<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec 17 15:55:23 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4492</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2122</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>228</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>286</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>32</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>AmoreAccurateClk_s1/Q </td>
</tr>
<tr>
<td>n750_20</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n750_s1/F </td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LED_WR_s7/F </td>
</tr>
<tr>
<td>PortSDconfigOut_10</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>PortSDconfigOut_s3/F </td>
</tr>
<tr>
<td>PortSDout_24</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>PortSDout_s10/F </td>
</tr>
<tr>
<td>n481_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SerialKeyboard/n481_s2/F </td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.750
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>AmoreAccurateClk_4</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">25.380(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>n750_20</td>
<td>50.000(MHz)</td>
<td>116.506(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>n481_6</td>
<td>50.000(MHz)</td>
<td>70.338(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>SerialKeyboard/RX_Strobe</td>
<td>50.000(MHz)</td>
<td>136.483(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.750(MHz)</td>
<td style="color: #FF0000;" class = "error">123.676(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>49.088(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin_i!</h4>
<h4>No timing paths to get frequency of LED_WR_18!</h4>
<h4>No timing paths to get frequency of PortSDconfigOut_10!</h4>
<h4>No timing paths to get frequency of PortSDout_24!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Setup</td>
<td>-1570.449</td>
<td>250</td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n750_20</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n750_20</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_18</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDconfigOut_10</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDconfigOut_10</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDout_24</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PortSDout_24</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n481_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n481_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-116.949</td>
<td>36</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-19.402</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>39.359</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-19.048</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>39.005</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-18.917</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-18.917</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-18.878</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-18.555</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/IncDecZ_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-18.229</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-18.194</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_6_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-17.458</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/ACC_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-17.245</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/SP_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-17.008</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/DO_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-16.484</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/SP_15_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.302</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.259</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.134</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.734</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-15.890</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-15.503</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.460</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-15.500</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-15.500</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-15.417</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-15.401</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.357</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-15.185</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.142</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-15.105</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.062</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.907</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.906</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_2_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.832</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.789</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.190</td>
<td>SPIoutBuffer_3_s2/Q</td>
<td>SPIBuffer_3_s3/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>0.937</td>
</tr>
<tr>
<td>2</td>
<td>0.208</td>
<td>SPIoutBuffer_0_s2/Q</td>
<td>SPIBuffer_0_s2/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>0.955</td>
</tr>
<tr>
<td>3</td>
<td>0.224</td>
<td>SPIoutBuffer_7_s2/Q</td>
<td>SPIBuffer_7_s3/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>0.970</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>SPIoutBuffer_6_s2/Q</td>
<td>SPIBuffer_6_s3/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>1.121</td>
</tr>
<tr>
<td>5</td>
<td>0.542</td>
<td>SPIoutBuffer_2_s2/Q</td>
<td>SPIBuffer_2_s3/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>1.289</td>
</tr>
<tr>
<td>6</td>
<td>0.544</td>
<td>SPIoutBuffer_5_s2/Q</td>
<td>SPIBuffer_5_s3/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>1.291</td>
</tr>
<tr>
<td>7</td>
<td>0.568</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0/RESET</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>8</td>
<td>0.643</td>
<td>SPIoutBuffer_1_s2/Q</td>
<td>SPIBuffer_1_s3/D</td>
<td>PortSDout_24:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>-0.717</td>
<td>1.389</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>HighClkPrescale_s0/Q</td>
<td>HighClkPrescale_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>VideoGenerator/Xcounter_0_s0/Q</td>
<td>VideoGenerator/Xcounter_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>SPIclkCount_0_s4/Q</td>
<td>SPIclkCount_0_s4/D</td>
<td>n750_20:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>VideoGenerator/ViewPortY_0_s1/Q</td>
<td>VideoGenerator/ViewPortY_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>VideoGenerator/ViewPortX_3_s0/Q</td>
<td>VideoGenerator/ViewPortX_3_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>CPU/u0/R_6_s1/Q</td>
<td>CPU/u0/R_6_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>SPIclkCount_1_s3/Q</td>
<td>SPIclkCount_1_s3/D</td>
<td>n750_20:[F]</td>
<td>n750_20:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>VideoGenerator/ViewPortX_1_s0/Q</td>
<td>VideoGenerator/ViewPortX_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>VideoGenerator/ViewPortX_4_s0/Q</td>
<td>VideoGenerator/ViewPortX_4_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>CPU/u0/MCycle_1_s0/Q</td>
<td>CPU/u0/MCycle_1_s0/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.775</td>
<td>SerialKeyboard/regDF_5_s0/Q</td>
<td>SerialKeyboard/regDF_5_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>8.760</td>
</tr>
<tr>
<td>2</td>
<td>2.425</td>
<td>SerialKeyboard/regEF_5_s1/Q</td>
<td>SerialKeyboard/regEF_5_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>7.109</td>
</tr>
<tr>
<td>3</td>
<td>2.495</td>
<td>SerialKeyboard/regDF_5_s4/Q</td>
<td>SerialKeyboard/regDF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>7.824</td>
</tr>
<tr>
<td>4</td>
<td>2.640</td>
<td>SerialKeyboard/reg7F_3_s0/Q</td>
<td>SerialKeyboard/reg7F_3_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>6.894</td>
</tr>
<tr>
<td>5</td>
<td>2.753</td>
<td>SerialKeyboard/regF7_3_s1/Q</td>
<td>SerialKeyboard/regF7_3_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>6.781</td>
</tr>
<tr>
<td>6</td>
<td>3.124</td>
<td>SerialKeyboard/regDF_2_s1/Q</td>
<td>SerialKeyboard/regDF_2_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>6.410</td>
</tr>
<tr>
<td>7</td>
<td>3.279</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>7.040</td>
</tr>
<tr>
<td>8</td>
<td>3.280</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>7.039</td>
</tr>
<tr>
<td>9</td>
<td>3.488</td>
<td>SerialKeyboard/regEF_4_s0/Q</td>
<td>SerialKeyboard/regEF_4_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>6.047</td>
</tr>
<tr>
<td>10</td>
<td>3.573</td>
<td>SerialKeyboard/regEF_5_s4/Q</td>
<td>SerialKeyboard/regEF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>6.746</td>
</tr>
<tr>
<td>11</td>
<td>3.615</td>
<td>SerialKeyboard/regFD_2_s4/Q</td>
<td>SerialKeyboard/regFD_2_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>6.704</td>
</tr>
<tr>
<td>12</td>
<td>3.721</td>
<td>SerialKeyboard/regF7_3_s4/Q</td>
<td>SerialKeyboard/regF7_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>6.598</td>
</tr>
<tr>
<td>13</td>
<td>3.828</td>
<td>SerialKeyboard/regF7_4_s4/Q</td>
<td>SerialKeyboard/regF7_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>6.491</td>
</tr>
<tr>
<td>14</td>
<td>3.892</td>
<td>SerialKeyboard/regF7_4_s0/Q</td>
<td>SerialKeyboard/regF7_4_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>5.642</td>
</tr>
<tr>
<td>15</td>
<td>3.936</td>
<td>SerialKeyboard/regFD_2_s0/Q</td>
<td>SerialKeyboard/regFD_2_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>5.599</td>
</tr>
<tr>
<td>16</td>
<td>3.979</td>
<td>SerialKeyboard/regEF_3_s1/Q</td>
<td>SerialKeyboard/regEF_3_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>5.556</td>
</tr>
<tr>
<td>17</td>
<td>4.056</td>
<td>SerialKeyboard/reg7F_1_s0/Q</td>
<td>SerialKeyboard/reg7F_1_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>5.479</td>
</tr>
<tr>
<td>18</td>
<td>4.123</td>
<td>SerialKeyboard/regDF_0_s0/Q</td>
<td>SerialKeyboard/regDF_0_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>5.412</td>
</tr>
<tr>
<td>19</td>
<td>4.148</td>
<td>SerialKeyboard/regEF_0_s0/Q</td>
<td>SerialKeyboard/regEF_0_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>5.386</td>
</tr>
<tr>
<td>20</td>
<td>4.342</td>
<td>SerialKeyboard/regDF_5_s4/Q</td>
<td>SerialKeyboard/regDF_5_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>5.977</td>
</tr>
<tr>
<td>21</td>
<td>4.343</td>
<td>SerialKeyboard/regDF_2_s4/Q</td>
<td>SerialKeyboard/regDF_2_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>5.975</td>
</tr>
<tr>
<td>22</td>
<td>4.344</td>
<td>SerialKeyboard/regDF_2_s4/Q</td>
<td>SerialKeyboard/regDF_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>5.974</td>
</tr>
<tr>
<td>23</td>
<td>4.383</td>
<td>SerialKeyboard/regFE_4_s1/Q</td>
<td>SerialKeyboard/regFE_4_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.399</td>
<td>5.144</td>
</tr>
<tr>
<td>24</td>
<td>4.574</td>
<td>SerialKeyboard/regF7_0_s4/Q</td>
<td>SerialKeyboard/regF7_0_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>n481_6:[R]</td>
<td>10.000</td>
<td>-0.392</td>
<td>5.745</td>
</tr>
<tr>
<td>25</td>
<td>4.614</td>
<td>SerialKeyboard/regF7_1_s0/Q</td>
<td>SerialKeyboard/regF7_1_s4/CLEAR</td>
<td>n481_6:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>0.392</td>
<td>4.920</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.205</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>n481_6:[R]</td>
<td>0.000</td>
<td>-1.986</td>
<td>1.825</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_31_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_30_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClk_s1</td>
</tr>
<tr>
<td>9</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_28_s0</td>
</tr>
<tr>
<td>10</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_18_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.763</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>CPU/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>38.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>38.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>CPU/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>39.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>40.721</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.079, 38.312%; route: 20.820, 52.897%; tC2Q: 3.460, 8.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.279</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>37.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.911</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>38.733</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>40.367</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 38.121%; route: 20.676, 53.008%; tC2Q: 3.460, 8.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.763</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>CPU/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>38.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>38.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>CPU/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>39.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>40.236</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.079, 38.789%; route: 20.335, 52.310%; tC2Q: 3.460, 8.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.763</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>CPU/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>38.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>38.801</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][B]</td>
<td>CPU/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>39.427</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>40.236</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.079, 38.789%; route: 20.335, 52.310%; tC2Q: 3.460, 8.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.279</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>37.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.911</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>38.733</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>40.197</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 38.288%; route: 20.505, 52.802%; tC2Q: 3.460, 8.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.031</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>CPU/u0/n1349_s33/I1</td>
</tr>
<tr>
<td>33.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s33/F</td>
</tr>
<tr>
<td>33.620</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>CPU/u0/n1349_s19/I2</td>
</tr>
<tr>
<td>34.681</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s19/F</td>
</tr>
<tr>
<td>35.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>CPU/u0/n1349_s8/I2</td>
</tr>
<tr>
<td>36.132</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s8/F</td>
</tr>
<tr>
<td>36.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>CPU/u0/n1349_s3/I2</td>
</tr>
<tr>
<td>37.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s3/F</td>
</tr>
<tr>
<td>38.695</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>CPU/u0/n1830_s0/I1</td>
</tr>
<tr>
<td>39.517</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>39.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td style=" font-weight:bold;">CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.581, 40.836%; route: 19.114, 50.096%; tC2Q: 3.460, 9.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.279</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>37.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>37.911</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>38.733</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>39.548</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.869, 38.939%; route: 19.856, 52.000%; tC2Q: 3.460, 9.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.031</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td>CPU/u0/n1349_s33/I1</td>
</tr>
<tr>
<td>33.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s33/F</td>
</tr>
<tr>
<td>33.620</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>CPU/u0/n1349_s19/I2</td>
</tr>
<tr>
<td>34.681</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s19/F</td>
</tr>
<tr>
<td>35.100</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>CPU/u0/n1349_s8/I2</td>
</tr>
<tr>
<td>36.132</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s8/F</td>
</tr>
<tr>
<td>36.137</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>CPU/u0/n1349_s3/I2</td>
</tr>
<tr>
<td>37.236</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s3/F</td>
</tr>
<tr>
<td>38.531</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>CPU/u0/n1349_s1/I1</td>
</tr>
<tr>
<td>39.157</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>39.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.385, 40.707%; route: 18.949, 50.138%; tC2Q: 3.460, 9.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/ACC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.599</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>CPU/u0/n1452_s7/I0</td>
</tr>
<tr>
<td>38.421</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1452_s7/F</td>
</tr>
<tr>
<td>38.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">CPU/u0/ACC_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>CPU/u0/ACC_7_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>CPU/u0/ACC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.243, 38.434%; route: 19.355, 52.229%; tC2Q: 3.460, 9.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>37.109</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>CPU/u0/n1476_s7/I0</td>
</tr>
<tr>
<td>38.208</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1476_s7/F</td>
</tr>
<tr>
<td>38.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/SP_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>CPU/u0/SP_7_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.520, 39.408%; route: 18.865, 51.201%; tC2Q: 3.460, 9.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>36.939</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>CPU/u0/n1373_s37/I1</td>
</tr>
<tr>
<td>37.971</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s37/F</td>
</tr>
<tr>
<td>37.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" font-weight:bold;">CPU/u0/DO_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>CPU/u0/DO_7_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.453, 39.480%; route: 18.695, 51.068%; tC2Q: 3.460, 9.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>36.624</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>CPU/u0/n1468_s9/I0</td>
</tr>
<tr>
<td>37.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1468_s9/F</td>
</tr>
<tr>
<td>37.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/SP_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>CPU/u0/SP_15_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>CPU/u0/SP_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.243, 39.472%; route: 18.381, 50.939%; tC2Q: 3.460, 9.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.961</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>27.782</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>CPU/u0/n1374_s11/I1</td>
</tr>
<tr>
<td>28.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s11/F</td>
</tr>
<tr>
<td>28.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>CPU/u0/n1374_s8/I1</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s8/F</td>
</tr>
<tr>
<td>30.790</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>CPU/u0/n1374_s5/I1</td>
</tr>
<tr>
<td>31.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CPU/u0/RegDIH_6_s3/I1</td>
</tr>
<tr>
<td>32.244</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>34.023</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>CPU/u0/RegDIH_6_s1/I1</td>
</tr>
<tr>
<td>34.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>34.850</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>CPU/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>35.672</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C20[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>37.621</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.900, 35.578%; route: 19.899, 54.880%; tC2Q: 3.460, 9.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.669</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td>CPU/u0/n1373_s17/I1</td>
</tr>
<tr>
<td>33.768</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s17/F</td>
</tr>
<tr>
<td>33.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td>CPU/u0/n1373_s9/I1</td>
</tr>
<tr>
<td>34.805</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s9/F</td>
</tr>
<tr>
<td>34.811</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>CPU/u0/n1373_s2/I3</td>
</tr>
<tr>
<td>35.633</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>36.470</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>CPU/u0/n1484_s6/I2</td>
</tr>
<tr>
<td>37.096</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s6/F</td>
</tr>
<tr>
<td>37.096</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>CPU/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>CPU/u0/F_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.047, 39.310%; route: 18.227, 51.007%; tC2Q: 3.460, 9.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.904</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.394</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>28.426</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>29.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.884</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.688</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>31.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.839</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>34.865</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>35.284</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>35.910</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>37.209</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.239, 34.143%; route: 20.147, 56.205%; tC2Q: 3.460, 9.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.961</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>27.782</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>CPU/u0/n1374_s11/I1</td>
</tr>
<tr>
<td>28.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s11/F</td>
</tr>
<tr>
<td>28.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>CPU/u0/n1374_s8/I1</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s8/F</td>
</tr>
<tr>
<td>30.790</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>CPU/u0/n1374_s5/I1</td>
</tr>
<tr>
<td>31.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CPU/u0/RegDIH_6_s3/I1</td>
</tr>
<tr>
<td>32.244</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>34.023</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>CPU/u0/RegDIH_6_s1/I1</td>
</tr>
<tr>
<td>34.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>34.850</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>CPU/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>35.672</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C20[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>36.822</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.900, 36.379%; route: 19.100, 53.863%; tC2Q: 3.460, 9.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.961</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>27.782</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>CPU/u0/n1374_s11/I1</td>
</tr>
<tr>
<td>28.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s11/F</td>
</tr>
<tr>
<td>28.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>CPU/u0/n1374_s8/I1</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s8/F</td>
</tr>
<tr>
<td>30.790</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>CPU/u0/n1374_s5/I1</td>
</tr>
<tr>
<td>31.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CPU/u0/RegDIH_6_s3/I1</td>
</tr>
<tr>
<td>32.244</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>33.873</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>34.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>34.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>36.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.387, 37.756%; route: 18.610, 52.486%; tC2Q: 3.460, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.961</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>27.782</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>CPU/u0/n1374_s11/I1</td>
</tr>
<tr>
<td>28.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s11/F</td>
</tr>
<tr>
<td>28.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>CPU/u0/n1374_s8/I1</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s8/F</td>
</tr>
<tr>
<td>30.790</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>CPU/u0/n1374_s5/I1</td>
</tr>
<tr>
<td>31.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CPU/u0/RegDIH_6_s3/I1</td>
</tr>
<tr>
<td>32.244</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>33.873</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>34.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>34.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>36.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.819</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.387, 37.756%; route: 18.610, 52.486%; tC2Q: 3.460, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.904</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.394</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>28.426</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>29.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.884</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.688</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>31.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.839</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>34.865</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>35.284</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>35.910</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>36.736</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.239, 34.599%; route: 19.675, 55.620%; tC2Q: 3.460, 9.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.904</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.394</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>28.426</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>29.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.884</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.688</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>31.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.839</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>34.865</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>35.284</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>35.910</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>36.720</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.239, 34.615%; route: 19.658, 55.599%; tC2Q: 3.460, 9.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.961</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>27.782</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>CPU/u0/n1374_s11/I1</td>
</tr>
<tr>
<td>28.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s11/F</td>
</tr>
<tr>
<td>28.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>CPU/u0/n1374_s8/I1</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s8/F</td>
</tr>
<tr>
<td>30.790</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>CPU/u0/n1374_s5/I1</td>
</tr>
<tr>
<td>31.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CPU/u0/RegDIH_6_s3/I1</td>
</tr>
<tr>
<td>32.244</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>34.023</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>CPU/u0/RegDIH_6_s1/I1</td>
</tr>
<tr>
<td>34.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s1/F</td>
</tr>
<tr>
<td>34.850</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>CPU/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>35.672</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C20[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>36.504</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.900, 36.709%; route: 18.782, 53.445%; tC2Q: 3.460, 9.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.961</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>27.782</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[3][B]</td>
<td>CPU/u0/n1374_s11/I1</td>
</tr>
<tr>
<td>28.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s11/F</td>
</tr>
<tr>
<td>28.615</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>CPU/u0/n1374_s8/I1</td>
</tr>
<tr>
<td>29.647</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s8/F</td>
</tr>
<tr>
<td>30.790</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>CPU/u0/n1374_s5/I1</td>
</tr>
<tr>
<td>31.416</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>CPU/u0/RegDIH_6_s3/I1</td>
</tr>
<tr>
<td>32.244</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s3/F</td>
</tr>
<tr>
<td>33.873</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>CPU/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>34.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>34.977</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>36.003</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.424</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.381, 38.164%; route: 18.221, 51.968%; tC2Q: 3.460, 9.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.904</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.394</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>CPU/u0/n1375_s9/I1</td>
</tr>
<tr>
<td>28.426</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s9/F</td>
</tr>
<tr>
<td>29.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>CPU/u0/n1375_s5/I2</td>
</tr>
<tr>
<td>29.884</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>30.688</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[3][B]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>31.720</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.504</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td>CPU/u0/RegDIH_5_s1/I0</td>
</tr>
<tr>
<td>34.130</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s1/F</td>
</tr>
<tr>
<td>34.136</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>CPU/u0/RegDIH_5_s0/I0</td>
</tr>
<tr>
<td>34.762</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C20[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>36.226</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.839, 33.958%; route: 19.565, 56.118%; tC2Q: 3.460, 9.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.833</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.947</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C8[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.284</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C8[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>28.168</td>
<td>1.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>29.267</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>29.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>CPU/u0/n1484_s13/I3</td>
</tr>
<tr>
<td>30.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s13/F</td>
</tr>
<tr>
<td>30.100</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CPU/u0/n1484_s12/I1</td>
</tr>
<tr>
<td>31.199</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s12/F</td>
</tr>
<tr>
<td>32.031</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>CPU/u0/n1489_s13/I2</td>
</tr>
<tr>
<td>33.063</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s13/F</td>
</tr>
<tr>
<td>34.198</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>CPU/u0/n1489_s8/I2</td>
</tr>
<tr>
<td>34.823</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s8/F</td>
</tr>
<tr>
<td>35.242</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CPU/u0/n1489_s7/I1</td>
</tr>
<tr>
<td>35.868</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>35.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/F_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>20.962</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.751, 36.953%; route: 18.295, 53.019%; tC2Q: 3.460, 10.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.822</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.392</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I1</td>
</tr>
<tr>
<td>9.424</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s7/I2</td>
</tr>
<tr>
<td>11.722</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s7/F</td>
</tr>
<tr>
<td>12.526</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>13.558</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>14.368</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I3</td>
</tr>
<tr>
<td>15.190</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>17.150</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s23/I2</td>
</tr>
<tr>
<td>17.972</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s23/F</td>
</tr>
<tr>
<td>17.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>18.121</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>19.594</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>CPU/u0/alu/n23_s2/I1</td>
</tr>
<tr>
<td>20.220</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>20.719</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[3][B]</td>
<td>CPU/u0/alu/n23_s1/I0</td>
</tr>
<tr>
<td>21.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C9[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.183</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.808</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C9[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.226</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.776</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C8[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>24.339</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>24.345</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][B]</td>
<td>CPU/u0/n1379_s8/I1</td>
</tr>
<tr>
<td>24.971</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C8[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s8/F</td>
</tr>
<tr>
<td>27.079</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>CPU/u0/n1379_s4/I2</td>
</tr>
<tr>
<td>27.705</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s4/F</td>
</tr>
<tr>
<td>28.515</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>CPU/u0/n1379_s2/I0</td>
</tr>
<tr>
<td>29.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s2/F</td>
</tr>
<tr>
<td>30.708</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>CPU/u0/RegDIH_1_s2/I0</td>
</tr>
<tr>
<td>31.807</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>31.813</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td>CPU/u0/RegDIH_1_s1/I0</td>
</tr>
<tr>
<td>32.845</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s1/F</td>
</tr>
<tr>
<td>32.850</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>CPU/u0/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>33.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>36.151</td>
<td>2.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.362</td>
<td>1.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>21.319</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.116, 37.702%; route: 18.213, 52.352%; tC2Q: 3.460, 9.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.362, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td>SPIoutBuffer_3_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][B]</td>
<td style=" font-weight:bold;">SPIoutBuffer_3_s2/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>n779_s1/I0</td>
</tr>
<tr>
<td>12.327</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" background: #97FFFF;">n779_s1/F</td>
</tr>
<tr>
<td>12.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">SPIBuffer_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPIBuffer_3_s3/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_3_s3</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>SPIBuffer_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>SPIoutBuffer_0_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td style=" font-weight:bold;">SPIoutBuffer_0_s2/Q</td>
</tr>
<tr>
<td>12.346</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">SPIBuffer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>SPIBuffer_0_s2/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_0_s2</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>SPIBuffer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>SPIoutBuffer_7_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">SPIoutBuffer_7_s2/Q</td>
</tr>
<tr>
<td>11.989</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>n775_s1/I0</td>
</tr>
<tr>
<td>12.361</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">n775_s1/F</td>
</tr>
<tr>
<td>12.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">SPIBuffer_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>SPIBuffer_7_s3/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_7_s3</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>SPIBuffer_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.340%; route: 0.265, 27.305%; tC2Q: 0.333, 34.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>SPIoutBuffer_6_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">SPIoutBuffer_6_s2/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>n776_s1/I0</td>
</tr>
<tr>
<td>12.511</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td style=" background: #97FFFF;">n776_s1/F</td>
</tr>
<tr>
<td>12.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td style=" font-weight:bold;">SPIBuffer_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>SPIBuffer_6_s3/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_6_s3</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>SPIBuffer_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.617%; route: 0.231, 20.637%; tC2Q: 0.333, 29.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>SPIoutBuffer_2_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td style=" font-weight:bold;">SPIoutBuffer_2_s2/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>n780_s1/I0</td>
</tr>
<tr>
<td>12.679</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">n780_s1/F</td>
</tr>
<tr>
<td>12.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" font-weight:bold;">SPIBuffer_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>SPIBuffer_2_s3/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_2_s3</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>SPIBuffer_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>SPIoutBuffer_5_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">SPIoutBuffer_5_s2/Q</td>
</tr>
<tr>
<td>11.955</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>n777_s1/I0</td>
</tr>
<tr>
<td>12.681</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">n777_s1/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td style=" font-weight:bold;">SPIBuffer_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>SPIBuffer_5_s3/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_5_s3</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>SPIBuffer_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.254%; route: 0.231, 17.918%; tC2Q: 0.333, 25.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
</tr>
<tr>
<td>2.276</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 42.827%; tC2Q: 0.333, 57.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIoutBuffer_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIBuffer_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PortSDout_24:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PortSDout_24</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R14C15[3][B]</td>
<td>PortSDout_s10/F</td>
</tr>
<tr>
<td>11.391</td>
<td>1.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>SPIoutBuffer_1_s2/CLK</td>
</tr>
<tr>
<td>11.724</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">SPIoutBuffer_1_s2/Q</td>
</tr>
<tr>
<td>12.224</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>n781_s1/I0</td>
</tr>
<tr>
<td>12.780</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">n781_s1/F</td>
</tr>
<tr>
<td>12.780</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">SPIBuffer_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>SPIBuffer_1_s3/CLK</td>
</tr>
<tr>
<td>12.138</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SPIBuffer_1_s3</td>
</tr>
<tr>
<td>12.138</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>SPIBuffer_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.391, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 40.015%; route: 0.500, 35.995%; tC2Q: 0.333, 23.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>n1068_s2/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n1068_s2/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/SerialUART/n134_s16/I2</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n134_s16/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C36[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/SerialUART/n126_s21/I2</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n126_s21/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Xcounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Xcounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>VideoGenerator/Xcounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>VideoGenerator/n447_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n447_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>VideoGenerator/Xcounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>VideoGenerator/Xcounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIclkCount_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIclkCount_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n750_20:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>SPIclkCount_0_s4/CLK</td>
</tr>
<tr>
<td>12.441</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">SPIclkCount_0_s4/Q</td>
</tr>
<tr>
<td>12.444</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>n761_s5/I0</td>
</tr>
<tr>
<td>12.816</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">n761_s5/F</td>
</tr>
<tr>
<td>12.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">SPIclkCount_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>SPIclkCount_0_s4/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>SPIclkCount_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_3_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/SerialUART/n130_s18/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n130_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_5_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>SerialKeyboard/SerialUART/n128_s18/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n128_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_6_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/SerialUART/n127_s18/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n127_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>VideoGenerator/ViewPortY_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>VideoGenerator/n472_s3/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n472_s3/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>VideoGenerator/ViewPortY_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>VideoGenerator/ViewPortY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>VideoGenerator/ViewPortX_3_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_3_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>VideoGenerator/n542_s3/I3</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n542_s3/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>VideoGenerator/ViewPortX_3_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>VideoGenerator/ViewPortX_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>CPU/u0/R_6_s1/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_6_s1/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>CPU/u0/n1104_s0/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1104_s0/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>CPU/u0/R_6_s1/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>CPU/u0/R_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPIclkCount_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPIclkCount_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n750_20:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n750_20:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>SPIclkCount_1_s3/CLK</td>
</tr>
<tr>
<td>12.441</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">SPIclkCount_1_s3/Q</td>
</tr>
<tr>
<td>12.446</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>n760_s2/I1</td>
</tr>
<tr>
<td>12.818</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">n760_s2/F</td>
</tr>
<tr>
<td>12.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">SPIclkCount_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n750_20</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>24</td>
<td>R11C33[0][B]</td>
<td>n750_s1/F</td>
</tr>
<tr>
<td>12.108</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>SPIclkCount_1_s3/CLK</td>
</tr>
<tr>
<td>12.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>SPIclkCount_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R25C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_0_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>SerialKeyboard/SerialUART/n136_s15/I1</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n136_s15/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/SerialUART/n133_s18/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n133_s18/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>VideoGenerator/ViewPortX_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_1_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>VideoGenerator/n544_s3/I1</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n544_s3/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>VideoGenerator/ViewPortX_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>VideoGenerator/ViewPortX_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>VideoGenerator/n541_s3/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n541_s3/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R21C16[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/MCycle_1_s0/Q</td>
</tr>
<tr>
<td>1.305</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/n2404_s1/I2</td>
</tr>
<tr>
<td>1.677</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2404_s1/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/MCycle_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>494</td>
<td>R11C33[1][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.967</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/MCycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.967, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>SerialKeyboard/regDF_5_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s0/Q</td>
</tr>
<tr>
<td>4.033</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>SerialKeyboard/n692_s3/I1</td>
</tr>
<tr>
<td>5.132</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n692_s3/F</td>
</tr>
<tr>
<td>6.426</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>SerialKeyboard/n157_s1/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n157_s1/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>SerialKeyboard/n1014_s0/I0</td>
</tr>
<tr>
<td>9.748</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1014_s0/F</td>
</tr>
<tr>
<td>11.526</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 33.712%; route: 5.348, 61.056%; tC2Q: 0.458, 5.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>SerialKeyboard/regEF_5_s1/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s1/Q</td>
</tr>
<tr>
<td>3.718</td>
<td>0.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td>SerialKeyboard/n680_s3/I0</td>
</tr>
<tr>
<td>4.750</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>5.560</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>6.186</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>6.999</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>SerialKeyboard/n993_s0/I0</td>
</tr>
<tr>
<td>8.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n993_s0/F</td>
</tr>
<tr>
<td>9.876</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 38.780%; route: 3.894, 54.774%; tC2Q: 0.458, 6.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/Q</td>
</tr>
<tr>
<td>13.178</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>SerialKeyboard/n692_s3/I2</td>
</tr>
<tr>
<td>13.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n692_s3/F</td>
</tr>
<tr>
<td>15.098</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>SerialKeyboard/n157_s1/I3</td>
</tr>
<tr>
<td>15.920</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n157_s1/F</td>
</tr>
<tr>
<td>17.388</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>SerialKeyboard/n1014_s0/I0</td>
</tr>
<tr>
<td>18.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1014_s0/F</td>
</tr>
<tr>
<td>20.198</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>SerialKeyboard/regDF_5_s0/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 31.698%; route: 4.885, 62.443%; tC2Q: 0.458, 5.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>SerialKeyboard/reg7F_3_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s0/Q</td>
</tr>
<tr>
<td>3.570</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>SerialKeyboard/n720_s3/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>5.412</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>6.038</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>6.851</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td>SerialKeyboard/n1070_s0/I0</td>
</tr>
<tr>
<td>7.883</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1070_s0/F</td>
</tr>
<tr>
<td>9.661</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 39.017%; route: 3.746, 54.335%; tC2Q: 0.458, 6.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>SerialKeyboard/regF7_3_s1/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s1/Q</td>
</tr>
<tr>
<td>3.570</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>SerialKeyboard/n672_s3/I0</td>
</tr>
<tr>
<td>4.631</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n672_s3/F</td>
</tr>
<tr>
<td>5.052</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/n133_s1/I3</td>
</tr>
<tr>
<td>6.151</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C37[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s1/F</td>
</tr>
<tr>
<td>6.991</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>SerialKeyboard/n980_s0/I0</td>
</tr>
<tr>
<td>8.090</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n980_s0/F</td>
</tr>
<tr>
<td>9.548</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 48.058%; route: 3.064, 45.183%; tC2Q: 0.458, 6.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>SerialKeyboard/regDF_2_s1/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s1/Q</td>
</tr>
<tr>
<td>3.564</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>SerialKeyboard/n698_s3/I0</td>
</tr>
<tr>
<td>4.625</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n698_s3/F</td>
</tr>
<tr>
<td>5.046</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>SerialKeyboard/n105_s1/I3</td>
</tr>
<tr>
<td>5.868</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n105_s1/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>SerialKeyboard/n1026_s0/I0</td>
</tr>
<tr>
<td>7.399</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1026_s0/F</td>
</tr>
<tr>
<td>9.177</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.915, 45.473%; route: 3.037, 47.377%; tC2Q: 0.458, 7.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.255</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>SerialKeyboard/n720_s3/I2</td>
</tr>
<tr>
<td>14.354</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>15.164</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>15.790</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>16.604</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>SerialKeyboard/n1068_s0/I1</td>
</tr>
<tr>
<td>17.636</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1068_s0/F</td>
</tr>
<tr>
<td>19.415</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>SerialKeyboard/reg7F_3_s1/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 39.162%; route: 3.825, 54.328%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.255</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>SerialKeyboard/n720_s3/I2</td>
</tr>
<tr>
<td>14.354</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>15.164</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>15.790</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>16.604</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][B]</td>
<td>SerialKeyboard/n1070_s0/I0</td>
</tr>
<tr>
<td>17.636</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C39[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1070_s0/F</td>
</tr>
<tr>
<td>19.414</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>SerialKeyboard/reg7F_3_s0/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[2][A]</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 39.167%; route: 3.824, 54.322%; tC2Q: 0.458, 6.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>SerialKeyboard/regEF_4_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s0/Q</td>
</tr>
<tr>
<td>3.645</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>SerialKeyboard/n682_s3/I1</td>
</tr>
<tr>
<td>4.671</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n682_s3/F</td>
</tr>
<tr>
<td>5.092</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/n473_s1/I3</td>
</tr>
<tr>
<td>5.718</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C35[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n473_s1/F</td>
</tr>
<tr>
<td>6.214</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>SerialKeyboard/n997_s0/I0</td>
</tr>
<tr>
<td>7.036</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n997_s0/F</td>
</tr>
<tr>
<td>8.814</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>SerialKeyboard/regEF_4_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[2][A]</td>
<td>SerialKeyboard/regEF_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.474, 40.914%; route: 3.114, 51.506%; tC2Q: 0.458, 7.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/Q</td>
</tr>
<tr>
<td>13.172</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td>SerialKeyboard/n680_s3/I2</td>
</tr>
<tr>
<td>13.994</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>14.804</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>15.430</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>SerialKeyboard/n993_s0/I0</td>
</tr>
<tr>
<td>17.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n993_s0/F</td>
</tr>
<tr>
<td>19.120</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>SerialKeyboard/regEF_5_s0/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 37.758%; route: 3.740, 55.448%; tC2Q: 0.458, 6.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/Q</td>
</tr>
<tr>
<td>13.172</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>SerialKeyboard/n650_s3/I2</td>
</tr>
<tr>
<td>13.974</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n650_s3/F</td>
</tr>
<tr>
<td>14.395</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>15.427</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>16.267</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[1][B]</td>
<td>SerialKeyboard/n934_s0/I1</td>
</tr>
<tr>
<td>17.299</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n934_s0/F</td>
</tr>
<tr>
<td>19.078</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>SerialKeyboard/regFD_2_s1/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 42.753%; route: 3.379, 50.410%; tC2Q: 0.458, 6.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/Q</td>
</tr>
<tr>
<td>13.253</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>SerialKeyboard/n672_s3/I2</td>
</tr>
<tr>
<td>14.055</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C37[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n672_s3/F</td>
</tr>
<tr>
<td>14.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][A]</td>
<td>SerialKeyboard/n133_s1/I3</td>
</tr>
<tr>
<td>15.575</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C37[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s1/F</td>
</tr>
<tr>
<td>16.415</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>SerialKeyboard/n980_s0/I0</td>
</tr>
<tr>
<td>17.514</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n980_s0/F</td>
</tr>
<tr>
<td>18.972</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>SerialKeyboard/regF7_3_s0/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>SerialKeyboard/regF7_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 45.470%; route: 3.139, 47.583%; tC2Q: 0.458, 6.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/regF7_4_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_4_s4/Q</td>
</tr>
<tr>
<td>13.172</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>SerialKeyboard/n670_s3/I2</td>
</tr>
<tr>
<td>13.974</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n670_s3/F</td>
</tr>
<tr>
<td>14.395</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>SerialKeyboard/n122_s1/I3</td>
</tr>
<tr>
<td>15.494</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n122_s1/F</td>
</tr>
<tr>
<td>16.307</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>SerialKeyboard/n974_s0/I1</td>
</tr>
<tr>
<td>17.406</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n974_s0/F</td>
</tr>
<tr>
<td>18.865</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>SerialKeyboard/regF7_4_s1/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_4_s1</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>SerialKeyboard/regF7_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 46.221%; route: 3.032, 46.718%; tC2Q: 0.458, 7.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>SerialKeyboard/regF7_4_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_4_s0/Q</td>
</tr>
<tr>
<td>3.570</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>SerialKeyboard/n670_s3/I1</td>
</tr>
<tr>
<td>4.631</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n670_s3/F</td>
</tr>
<tr>
<td>5.052</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>SerialKeyboard/n122_s1/I3</td>
</tr>
<tr>
<td>6.151</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n122_s1/F</td>
</tr>
<tr>
<td>6.964</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>SerialKeyboard/n976_s0/I0</td>
</tr>
<tr>
<td>8.063</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n976_s0/F</td>
</tr>
<tr>
<td>8.409</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/regF7_4_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>SerialKeyboard/regF7_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 57.759%; route: 1.925, 34.118%; tC2Q: 0.458, 8.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>SerialKeyboard/regFD_2_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s0/Q</td>
</tr>
<tr>
<td>4.039</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>SerialKeyboard/n650_s3/I1</td>
</tr>
<tr>
<td>5.100</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n650_s3/F</td>
</tr>
<tr>
<td>5.521</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>6.553</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>7.394</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>SerialKeyboard/n936_s0/I0</td>
</tr>
<tr>
<td>8.020</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n936_s0/F</td>
</tr>
<tr>
<td>8.366</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[0][A]</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.719, 48.562%; route: 2.422, 43.252%; tC2Q: 0.458, 8.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>SerialKeyboard/regEF_3_s1/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_3_s1/Q</td>
</tr>
<tr>
<td>3.564</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td>SerialKeyboard/n684_s3/I0</td>
</tr>
<tr>
<td>4.663</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n684_s3/F</td>
</tr>
<tr>
<td>4.674</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>SerialKeyboard/n97_s1/I3</td>
</tr>
<tr>
<td>5.496</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n97_s1/F</td>
</tr>
<tr>
<td>5.512</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>SerialKeyboard/n1001_s0/I0</td>
</tr>
<tr>
<td>6.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1001_s0/F</td>
</tr>
<tr>
<td>8.323</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>SerialKeyboard/regEF_3_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.152%; route: 2.144, 38.598%; tC2Q: 0.458, 8.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>SerialKeyboard/reg7F_1_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s0/Q</td>
</tr>
<tr>
<td>3.570</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>SerialKeyboard/n724_s3/I1</td>
</tr>
<tr>
<td>4.669</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n724_s3/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>SerialKeyboard/n296_s3/I3</td>
</tr>
<tr>
<td>5.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C42[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n296_s3/F</td>
</tr>
<tr>
<td>5.518</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td>SerialKeyboard/n1078_s0/I0</td>
</tr>
<tr>
<td>6.617</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1078_s0/F</td>
</tr>
<tr>
<td>8.245</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 55.122%; route: 2.000, 36.512%; tC2Q: 0.458, 8.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>SerialKeyboard/regDF_0_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s0/Q</td>
</tr>
<tr>
<td>3.570</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>SerialKeyboard/n702_s3/I1</td>
</tr>
<tr>
<td>4.669</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n702_s3/F</td>
</tr>
<tr>
<td>4.680</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][B]</td>
<td>SerialKeyboard/n150_s1/I3</td>
</tr>
<tr>
<td>5.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C32[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n150_s1/F</td>
</tr>
<tr>
<td>5.518</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>SerialKeyboard/n1034_s0/I0</td>
</tr>
<tr>
<td>6.550</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1034_s0/F</td>
</tr>
<tr>
<td>8.178</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>SerialKeyboard/regDF_0_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 54.567%; route: 2.000, 36.964%; tC2Q: 0.458, 8.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[1][A]</td>
<td>SerialKeyboard/regEF_0_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_0_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[3][A]</td>
<td>SerialKeyboard/n690_s3/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C40[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n690_s3/F</td>
</tr>
<tr>
<td>4.758</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>SerialKeyboard/n322_s1/I3</td>
</tr>
<tr>
<td>5.580</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n322_s1/F</td>
</tr>
<tr>
<td>5.596</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>SerialKeyboard/n1010_s0/I0</td>
</tr>
<tr>
<td>6.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C40[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1010_s0/F</td>
</tr>
<tr>
<td>8.153</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>SerialKeyboard/regEF_0_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>SerialKeyboard/regEF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 56.069%; route: 1.908, 35.422%; tC2Q: 0.458, 8.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/Q</td>
</tr>
<tr>
<td>13.178</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>SerialKeyboard/n692_s3/I2</td>
</tr>
<tr>
<td>13.804</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n692_s3/F</td>
</tr>
<tr>
<td>15.098</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][A]</td>
<td>SerialKeyboard/n157_s1/I3</td>
</tr>
<tr>
<td>15.920</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C36[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n157_s1/F</td>
</tr>
<tr>
<td>17.384</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>SerialKeyboard/n1012_s0/I1</td>
</tr>
<tr>
<td>18.010</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1012_s0/F</td>
</tr>
<tr>
<td>18.352</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>SerialKeyboard/regDF_5_s1/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 34.700%; route: 3.445, 57.632%; tC2Q: 0.458, 7.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/Q</td>
</tr>
<tr>
<td>13.172</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>SerialKeyboard/n698_s3/I2</td>
</tr>
<tr>
<td>13.797</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n698_s3/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>SerialKeyboard/n105_s1/I3</td>
</tr>
<tr>
<td>15.040</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n105_s1/F</td>
</tr>
<tr>
<td>15.539</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[3][A]</td>
<td>SerialKeyboard/n1024_s0/I1</td>
</tr>
<tr>
<td>16.571</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1024_s0/F</td>
</tr>
<tr>
<td>18.350</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>SerialKeyboard/regDF_2_s1/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[1][A]</td>
<td>SerialKeyboard/regDF_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 41.488%; route: 3.038, 50.842%; tC2Q: 0.458, 7.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>SerialKeyboard/regDF_2_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s4/Q</td>
</tr>
<tr>
<td>13.172</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>SerialKeyboard/n698_s3/I2</td>
</tr>
<tr>
<td>13.797</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n698_s3/F</td>
</tr>
<tr>
<td>14.218</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>SerialKeyboard/n105_s1/I3</td>
</tr>
<tr>
<td>15.040</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n105_s1/F</td>
</tr>
<tr>
<td>15.539</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>SerialKeyboard/n1026_s0/I0</td>
</tr>
<tr>
<td>16.571</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1026_s0/F</td>
</tr>
<tr>
<td>18.349</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>SerialKeyboard/regDF_2_s0/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>SerialKeyboard/regDF_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.479, 41.494%; route: 3.037, 50.834%; tC2Q: 0.458, 7.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.918</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFE_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFE_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.774</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>SerialKeyboard/regFE_4_s1/CLK</td>
</tr>
<tr>
<td>3.232</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_4_s1/Q</td>
</tr>
<tr>
<td>3.652</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>SerialKeyboard/n634_s3/I0</td>
</tr>
<tr>
<td>4.678</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n634_s3/F</td>
</tr>
<tr>
<td>5.107</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>SerialKeyboard/n907_s1/I2</td>
</tr>
<tr>
<td>6.139</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n907_s1/F</td>
</tr>
<tr>
<td>7.918</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFE_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>SerialKeyboard/regFE_4_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFE_4_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>SerialKeyboard/regFE_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.774, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.058, 40.007%; route: 2.628, 51.083%; tC2Q: 0.458, 8.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>SerialKeyboard/regF7_0_s4/G</td>
</tr>
<tr>
<td>12.833</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s4/Q</td>
</tr>
<tr>
<td>13.172</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>SerialKeyboard/n678_s3/I2</td>
</tr>
<tr>
<td>14.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n678_s3/F</td>
</tr>
<tr>
<td>14.766</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td>SerialKeyboard/n144_s1/I3</td>
</tr>
<tr>
<td>15.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C38[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n144_s1/F</td>
</tr>
<tr>
<td>16.679</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>SerialKeyboard/n987_s0/I1</td>
</tr>
<tr>
<td>17.778</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n987_s0/F</td>
</tr>
<tr>
<td>18.120</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>22.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>SerialKeyboard/regF7_0_s1/CLK</td>
</tr>
<tr>
<td>22.737</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[1][A]</td>
<td>SerialKeyboard/regF7_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.297, 57.388%; route: 1.990, 34.634%; tC2Q: 0.458, 7.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.301</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n481_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>2.767</td>
<td>2.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>SerialKeyboard/regF7_1_s0/CLK</td>
</tr>
<tr>
<td>3.225</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_1_s0/Q</td>
</tr>
<tr>
<td>3.645</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>SerialKeyboard/n676_s3/I1</td>
</tr>
<tr>
<td>4.706</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C38[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n676_s3/F</td>
</tr>
<tr>
<td>5.129</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[3][B]</td>
<td>SerialKeyboard/n985_s1/I2</td>
</tr>
<tr>
<td>6.228</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n985_s1/F</td>
</tr>
<tr>
<td>7.687</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.375</td>
<td>2.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>SerialKeyboard/regF7_1_s4/G</td>
</tr>
<tr>
<td>12.345</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_1_s4</td>
</tr>
<tr>
<td>12.301</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[2][A]</td>
<td>SerialKeyboard/regF7_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.767, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 43.901%; route: 2.302, 46.783%; tC2Q: 0.458, 9.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.375, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_23_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n481_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R25C34[2][B]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>1.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n481_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R6C30[0][A]</td>
<td>SerialKeyboard/n481_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>1.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0/CLK</td>
</tr>
<tr>
<td>2.016</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
<tr>
<td>2.031</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.825, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.986, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_31_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClk_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClk_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClk_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_28_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_18_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>494</td>
<td>AmoreAccurateClk_4</td>
<td>-19.402</td>
<td>2.044</td>
</tr>
<tr>
<td>177</td>
<td>clk25mhz</td>
<td>13.772</td>
<td>0.262</td>
</tr>
<tr>
<td>167</td>
<td>RX_Strobe</td>
<td>-6.473</td>
<td>3.196</td>
</tr>
<tr>
<td>123</td>
<td>n481_6</td>
<td>-0.482</td>
<td>3.756</td>
</tr>
<tr>
<td>98</td>
<td>IR[2]</td>
<td>-9.694</td>
<td>6.674</td>
</tr>
<tr>
<td>96</td>
<td>IR[3]</td>
<td>-11.023</td>
<td>5.408</td>
</tr>
<tr>
<td>95</td>
<td>IR[1]</td>
<td>-9.586</td>
<td>4.300</td>
</tr>
<tr>
<td>94</td>
<td>IR[0]</td>
<td>-7.086</td>
<td>6.374</td>
</tr>
<tr>
<td>89</td>
<td>IR[5]</td>
<td>-11.212</td>
<td>4.731</td>
</tr>
<tr>
<td>88</td>
<td>IR[4]</td>
<td>-10.484</td>
<td>5.417</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C15</td>
<td>91.67%</td>
</tr>
<tr>
<td>R16C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R22C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C38</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C38</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C36</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C16</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
