<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="dma_mm2reg" language="c" vlnv="user:hls:dma_mm2reg:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_IN_FRAME_BASE_V" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_OUT_FRAME_BASE_V" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x00000000"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
