#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr  2 18:48:26 2024
# Process ID: 17344
# Current directory: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1
# Command line: vivado.exe -log ip_2port_ram.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_2port_ram.tcl
# Log file: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/ip_2port_ram.vds
# Journal file: C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ip_2port_ram.tcl -notrace
Command: synth_design -top ip_2port_ram -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 369.738 ; gain = 100.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_2port_ram' [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:23]
INFO: [Synth 8-638] synthesizing module 'ram_wr' [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_wr.v:23]
INFO: [Synth 8-256] done synthesizing module 'ram_wr' (1#1) [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_wr.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ram_rd' [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_rd.v:23]
INFO: [Synth 8-256] done synthesizing module 'ram_rd' (3#1) [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_rd.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:79]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (4#1) [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ram_wr'. This will prevent further optimization [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_0'. This will prevent further optimization [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_blk_mem_gen_0'. This will prevent further optimization [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:55]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ram_rd'. This will prevent further optimization [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:68]
INFO: [Synth 8-256] done synthesizing module 'ip_2port_ram' (5#1) [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ip_2port_ram.v:23]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[7]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[6]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[5]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[4]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[3]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[2]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[1]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 421.934 ; gain = 152.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 421.934 ; gain = 152.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'u_blk_mem_gen_0'
Finished Parsing XDC File [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'u_blk_mem_gen_0'
Parsing XDC File [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/dcp3/ila_0_in_context.xdc] for cell 'u_ila_0'
Finished Parsing XDC File [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/.Xil/Vivado-17344-LAPTOP-SC6EAKJG/dcp3/ila_0_in_context.xdc] for cell 'u_ila_0'
Parsing XDC File [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/script/top.xdc]
Finished Parsing XDC File [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/script/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/script/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ip_2port_ram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ip_2port_ram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 753.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 753.469 ; gain = 484.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 753.469 ; gain = 484.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 753.469 ; gain = 484.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rd_flag" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ram_wr_addr_reg was removed.  [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_wr.v:43]
WARNING: [Synth 8-6014] Unused sequential element ram_rd_addr_reg was removed.  [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_rd.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 753.469 ; gain = 484.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ram_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ram_wr_addr_reg was removed.  [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_wr.v:43]
WARNING: [Synth 8-6014] Unused sequential element ram_rd_addr_reg was removed.  [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_rd.v:43]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[7]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[6]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[5]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[4]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[3]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[2]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[1]
WARNING: [Synth 8-3331] design ram_rd has unconnected port ram_rd_data[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 753.469 ; gain = 484.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 783.066 ; gain = 514.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 802.277 ; gain = 533.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/src/ram_rd.v:43]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |ila_0         |     1|
|3     |BUFG          |     1|
|4     |LUT1          |     2|
|5     |LUT2          |     4|
|6     |LUT3          |     2|
|7     |LUT4          |     2|
|8     |LUT5          |     2|
|9     |LUT6          |     5|
|10    |FDCE          |    14|
|11    |IBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    42|
|2     |  u_ram_wr |ram_wr |    17|
|3     |  u_ram_rd |ram_rd |    14|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 803.105 ; gain = 202.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 803.105 ; gain = 534.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 805.320 ; gain = 536.297
INFO: [Common 17-1381] The checkpoint 'C:/code/zynq_pri/zynq_study/ip_2port_ram/rtl/syn/top.runs/synth_1/ip_2port_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_2port_ram_utilization_synth.rpt -pb ip_2port_ram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 805.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 18:49:14 2024...
