
========================================================================

** ELF Header Information

    File Name: .\obj\GPIO_OutputInput.axf

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_EXEC (Executable) (2)
    Machine: EM_ARM (ARM)

    Image Entry point: 0x000000f1
    Flags: EF_ARM_HASENTRY + EF_ARM_ABI_FLOAT_SOFT (0x05000202)

    ARM ELF revision: 5 (ABI version 2)

    Conforms to Soft float procedure-call standard

    Built with
    Component: ARM Compiler 5.06 update 6 (build 750) Tool: armasm [4d35ec]
    Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed]

    Header size: 52 bytes (0x34)
    Program header entry size: 32 bytes (0x20)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 1
    Section header entries: 16

    Program header offset: 340192 (0x000530e0)
    Section header offset: 340224 (0x00053100)

    Section header string table index: 15

========================================================================

** Program header #0 (PT_LOAD) [PF_X + PF_W + PF_R + PF_ARM_ENTRY]
    Size : 5248 bytes (4224 bytes in file)
    Virtual address: 0x00000000 (Alignment 8)


========================================================================

** Section #1 'ER_RO' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 4176 bytes (alignment 4)
    Address: 0x00000000

    $d.realdata
    RESET
    __Vectors
        0x00000000:    20000430    0..     DCD    536871984
        0x00000004:    000000f1    ....    DCD    241
        0x00000008:    00000111    ....    DCD    273
        0x0000000c:    000000d5    ....    DCD    213
        0x00000010:    00000000    ....    DCD    0
        0x00000014:    00000000    ....    DCD    0
        0x00000018:    00000000    ....    DCD    0
        0x0000001c:    00000000    ....    DCD    0
        0x00000020:    00000000    ....    DCD    0
        0x00000024:    00000000    ....    DCD    0
        0x00000028:    00000000    ....    DCD    0
        0x0000002c:    00000115    ....    DCD    277
        0x00000030:    00000000    ....    DCD    0
        0x00000034:    00000000    ....    DCD    0
        0x00000038:    00000117    ....    DCD    279
        0x0000003c:    00000119    ....    DCD    281
        0x00000040:    0000011b    ....    DCD    283
        0x00000044:    0000011b    ....    DCD    283
        0x00000048:    0000011b    ....    DCD    283
        0x0000004c:    0000011b    ....    DCD    283
        0x00000050:    0000011b    ....    DCD    283
        0x00000054:    0000011b    ....    DCD    283
        0x00000058:    0000011b    ....    DCD    283
        0x0000005c:    0000011b    ....    DCD    283
        0x00000060:    0000011b    ....    DCD    283
        0x00000064:    0000011b    ....    DCD    283
        0x00000068:    0000011b    ....    DCD    283
        0x0000006c:    0000011b    ....    DCD    283
        0x00000070:    0000093d    =...    DCD    2365
        0x00000074:    0000011b    ....    DCD    283
        0x00000078:    0000011b    ....    DCD    283
        0x0000007c:    0000011b    ....    DCD    283
        0x00000080:    0000011b    ....    DCD    283
        0x00000084:    0000011b    ....    DCD    283
        0x00000088:    0000011b    ....    DCD    283
        0x0000008c:    0000011b    ....    DCD    283
        0x00000090:    0000011b    ....    DCD    283
        0x00000094:    0000011b    ....    DCD    283
        0x00000098:    0000011b    ....    DCD    283
        0x0000009c:    0000011b    ....    DCD    283
        0x000000a0:    0000011b    ....    DCD    283
        0x000000a4:    0000011b    ....    DCD    283
        0x000000a8:    0000011b    ....    DCD    283
        0x000000ac:    0000011b    ....    DCD    283
        0x000000b0:    0000011b    ....    DCD    283
        0x000000b4:    0000011b    ....    DCD    283
        0x000000b8:    0000011b    ....    DCD    283
        0x000000bc:    0000011b    ....    DCD    283
    $t
    .ARM.Collect$$$$00000000
    .ARM.Collect$$$$00000001
    __main
    _main_stk
        0x000000c0:    4803        .H      LDR      r0,__lit__00000000 ; [0xd0] = 0x20000430
        0x000000c2:    4685        .F      MOV      sp,r0
    .ARM.Collect$$$$00000004
    _main_scatterload
        0x000000c4:    f000f880    ....    BL       __scatterload ; 0x1c8
    .ARM.Collect$$$$00000008
    .ARM.Collect$$$$0000000A
    .ARM.Collect$$$$0000000B
    __main_after_scatterload
    _main_clock
    _main_cpp_init
    _main_init
        0x000000c8:    4800        .H      LDR      r0,[pc,#0] ; [0xcc] = 0xe21
        0x000000ca:    4700        .G      BX       r0
    $d
        0x000000cc:    00000e21    !...    DCD    3617
    .ARM.Collect$$$$00002712
    __lit__00000000
    .ARM.Collect$$$$0000000D
    .ARM.Collect$$$$0000000F
    __rt_final_cpp
    __rt_final_exit
        0x000000d0:    20000430    0..     DCD    536871984
    $t
    .emb_text
    HardFault_Handler
        0x000000d4:    2004        .       MOVS     r0,#4
        0x000000d6:    4671        qF      MOV      r1,lr
        0x000000d8:    4208        .B      TST      r0,r1
        0x000000da:    d002        ..      BEQ      0xe2 ; HardFault_Handler + 14
        0x000000dc:    f3ef8009    ....    MRS      r0,PSP
        0x000000e0:    e001        ..      B        0xe6 ; HardFault_Handler + 18
        0x000000e2:    f3ef8008    ....    MRS      r0,MSP
        0x000000e6:    4671        qF      MOV      r1,lr
        0x000000e8:    4a00        .J      LDR      r2,[pc,#0] ; [0xec] = 0x631
        0x000000ea:    4710        .G      BX       r2
    $d
        0x000000ec:    00000631    1...    DCD    1585
    $t
    .text
    Reset_Handler
        0x000000f0:    480a        .H      LDR      r0,[pc,#40] ; [0x11c] = 0x50000100
        0x000000f2:    490b        .I      LDR      r1,[pc,#44] ; [0x120] = 0x59
        0x000000f4:    6001        .`      STR      r1,[r0,#0]
        0x000000f6:    490b        .I      LDR      r1,[pc,#44] ; [0x124] = 0x16
        0x000000f8:    6001        .`      STR      r1,[r0,#0]
        0x000000fa:    490b        .I      LDR      r1,[pc,#44] ; [0x128] = 0x88
        0x000000fc:    6001        .`      STR      r1,[r0,#0]
        0x000000fe:    4a0b        .J      LDR      r2,[pc,#44] ; [0x12c] = 0x50000024
        0x00000100:    490b        .I      LDR      r1,[pc,#44] ; [0x130] = 0x5aa5
        0x00000102:    6011        .`      STR      r1,[r2,#0]
        0x00000104:    2100        .!      MOVS     r1,#0
        0x00000106:    6001        .`      STR      r1,[r0,#0]
        0x00000108:    480a        .H      LDR      r0,[pc,#40] ; [0x134] = 0x939
        0x0000010a:    4780        .G      BLX      r0
        0x0000010c:    480a        .H      LDR      r0,[pc,#40] ; [0x138] = 0xc1
        0x0000010e:    4700        .G      BX       r0
    NMI_Handler
        0x00000110:    e7fe        ..      B        NMI_Handler ; 0x110
        0x00000112:    e7fe        ..      B        0x112 ; NMI_Handler + 2
    SVC_Handler
        0x00000114:    e7fe        ..      B        SVC_Handler ; 0x114
    PendSV_Handler
        0x00000116:    e7fe        ..      B        PendSV_Handler ; 0x116
    SysTick_Handler
        0x00000118:    e7fe        ..      B        SysTick_Handler ; 0x118
    Default_Handler
    ADC_IRQHandler
    BOD_IRQHandler
    BPWM0_IRQHandler
    BPWM1_IRQHandler
    BRAKE0_IRQHandler
    BRAKE1_IRQHandler
    CAN0_IRQHandler
    CAN1_IRQHandler
    CKD_IRQHandler
    EINT0_IRQHandler
    EINT1_IRQHandler
    GPAB_IRQHandler
    GPCDEF_IRQHandler
    I2C0_IRQHandler
    I2C1_IRQHandler
    PWM0_IRQHandler
    PWM1_IRQHandler
    PWRWU_IRQHandler
    RTC_IRQHandler
    SPI0_IRQHandler
    TMR0_IRQHandler
    TMR1_IRQHandler
    TMR2_IRQHandler
    TMR3_IRQHandler
    UART1_IRQHandler
    UART3_IRQHandler
    UART4_IRQHandler
    UART5_IRQHandler
    WDT_IRQHandler
        0x0000011a:    e7fe        ..      B        Default_Handler ; 0x11a
    $d
        0x0000011c:    50000100    ...P    DCD    1342177536
        0x00000120:    00000059    Y...    DCD    89
        0x00000124:    00000016    ....    DCD    22
        0x00000128:    00000088    ....    DCD    136
        0x0000012c:    50000024    $..P    DCD    1342177316
        0x00000130:    00005aa5    .Z..    DCD    23205
        0x00000134:    00000939    9...    DCD    2361
        0x00000138:    000000c1    ....    DCD    193
    $t
    .text
    __aeabi_uidiv
    __aeabi_uidivmod
        0x0000013c:    b530        0.      PUSH     {r4,r5,lr}
        0x0000013e:    460b        .F      MOV      r3,r1
        0x00000140:    4601        .F      MOV      r1,r0
        0x00000142:    2000        .       MOVS     r0,#0
        0x00000144:    2220         "      MOVS     r2,#0x20
        0x00000146:    2401        .$      MOVS     r4,#1
        0x00000148:    e009        ..      B        0x15e ; __aeabi_uidiv + 34
        0x0000014a:    460d        .F      MOV      r5,r1
        0x0000014c:    40d5        .@      LSRS     r5,r5,r2
        0x0000014e:    429d        .B      CMP      r5,r3
        0x00000150:    d305        ..      BCC      0x15e ; __aeabi_uidiv + 34
        0x00000152:    461d        .F      MOV      r5,r3
        0x00000154:    4095        .@      LSLS     r5,r5,r2
        0x00000156:    1b49        I.      SUBS     r1,r1,r5
        0x00000158:    4625        %F      MOV      r5,r4
        0x0000015a:    4095        .@      LSLS     r5,r5,r2
        0x0000015c:    1940        @.      ADDS     r0,r0,r5
        0x0000015e:    4615        .F      MOV      r5,r2
        0x00000160:    1e52        R.      SUBS     r2,r2,#1
        0x00000162:    2d00        .-      CMP      r5,#0
        0x00000164:    dcf1        ..      BGT      0x14a ; __aeabi_uidiv + 14
        0x00000166:    bd30        0.      POP      {r4,r5,pc}
    .text
    __aeabi_uldivmod
        0x00000168:    b5f0        ..      PUSH     {r4-r7,lr}
        0x0000016a:    b41f        ..      PUSH     {r0-r4}
        0x0000016c:    4606        .F      MOV      r6,r0
        0x0000016e:    2000        .       MOVS     r0,#0
        0x00000170:    b082        ..      SUB      sp,sp,#8
        0x00000172:    4605        .F      MOV      r5,r0
        0x00000174:    2440        @$      MOVS     r4,#0x40
        0x00000176:    9101        ..      STR      r1,[sp,#4]
        0x00000178:    9000        ..      STR      r0,[sp,#0]
        0x0000017a:    e01b        ..      B        0x1b4 ; __aeabi_uldivmod + 76
        0x0000017c:    9901        ..      LDR      r1,[sp,#4]
        0x0000017e:    4622        "F      MOV      r2,r4
        0x00000180:    460f        .F      MOV      r7,r1
        0x00000182:    4630        0F      MOV      r0,r6
        0x00000184:    f000f842    ..B.    BL       __aeabi_llsr ; 0x20c
        0x00000188:    9a04        ..      LDR      r2,[sp,#0x10]
        0x0000018a:    9b05        ..      LDR      r3,[sp,#0x14]
        0x0000018c:    1a80        ..      SUBS     r0,r0,r2
        0x0000018e:    4199        .A      SBCS     r1,r1,r3
        0x00000190:    d310        ..      BCC      0x1b4 ; __aeabi_uldivmod + 76
        0x00000192:    4610        .F      MOV      r0,r2
        0x00000194:    4619        .F      MOV      r1,r3
        0x00000196:    4622        "F      MOV      r2,r4
        0x00000198:    f000f828    ..(.    BL       __aeabi_llsl ; 0x1ec
        0x0000019c:    1a36        6.      SUBS     r6,r6,r0
        0x0000019e:    418f        .A      SBCS     r7,r7,r1
        0x000001a0:    9701        ..      STR      r7,[sp,#4]
        0x000001a2:    4622        "F      MOV      r2,r4
        0x000001a4:    2001        .       MOVS     r0,#1
        0x000001a6:    2100        .!      MOVS     r1,#0
        0x000001a8:    9f00        ..      LDR      r7,[sp,#0]
        0x000001aa:    f000f81f    ....    BL       __aeabi_llsl ; 0x1ec
        0x000001ae:    1838        8.      ADDS     r0,r7,r0
        0x000001b0:    414d        MA      ADCS     r5,r5,r1
        0x000001b2:    9000        ..      STR      r0,[sp,#0]
        0x000001b4:    4620         F      MOV      r0,r4
        0x000001b6:    1e64        d.      SUBS     r4,r4,#1
        0x000001b8:    2800        .(      CMP      r0,#0
        0x000001ba:    dcdf        ..      BGT      0x17c ; __aeabi_uldivmod + 20
        0x000001bc:    9b01        ..      LDR      r3,[sp,#4]
        0x000001be:    9800        ..      LDR      r0,[sp,#0]
        0x000001c0:    4629        )F      MOV      r1,r5
        0x000001c2:    4632        2F      MOV      r2,r6
        0x000001c4:    b007        ..      ADD      sp,sp,#0x1c
        0x000001c6:    bdf0        ..      POP      {r4-r7,pc}
    .text
    __scatterload
    __scatterload_rt2
        0x000001c8:    4c06        .L      LDR      r4,[pc,#24] ; [0x1e4] = 0x1030
        0x000001ca:    2501        .%      MOVS     r5,#1
        0x000001cc:    4e06        .N      LDR      r6,[pc,#24] ; [0x1e8] = 0x1050
        0x000001ce:    e005        ..      B        0x1dc ; __scatterload + 20
        0x000001d0:    68e3        .h      LDR      r3,[r4,#0xc]
        0x000001d2:    cc07        ..      LDM      r4!,{r0-r2}
        0x000001d4:    432b        +C      ORRS     r3,r3,r5
        0x000001d6:    3c0c        .<      SUBS     r4,r4,#0xc
        0x000001d8:    4798        .G      BLX      r3
        0x000001da:    3410        .4      ADDS     r4,r4,#0x10
        0x000001dc:    42b4        .B      CMP      r4,r6
        0x000001de:    d3f7        ..      BCC      0x1d0 ; __scatterload + 8
        0x000001e0:    f7ffff72    ..r.    BL       __main_after_scatterload ; 0xc8
    $d
        0x000001e4:    00001030    0...    DCD    4144
        0x000001e8:    00001050    P...    DCD    4176
    $t
    .text
    __aeabi_llsl
    _ll_shift_l
        0x000001ec:    b510        ..      PUSH     {r4,lr}
        0x000001ee:    2a20         *      CMP      r2,#0x20
        0x000001f0:    db04        ..      BLT      0x1fc ; __aeabi_llsl + 16
        0x000001f2:    4601        .F      MOV      r1,r0
        0x000001f4:    3a20         :      SUBS     r2,r2,#0x20
        0x000001f6:    4091        .@      LSLS     r1,r1,r2
        0x000001f8:    2000        .       MOVS     r0,#0
        0x000001fa:    bd10        ..      POP      {r4,pc}
        0x000001fc:    4091        .@      LSLS     r1,r1,r2
        0x000001fe:    2320         #      MOVS     r3,#0x20
        0x00000200:    1a9c        ..      SUBS     r4,r3,r2
        0x00000202:    4603        .F      MOV      r3,r0
        0x00000204:    40e3        .@      LSRS     r3,r3,r4
        0x00000206:    4319        .C      ORRS     r1,r1,r3
        0x00000208:    4090        .@      LSLS     r0,r0,r2
        0x0000020a:    bd10        ..      POP      {r4,pc}
    .text
    __aeabi_llsr
    _ll_ushift_r
        0x0000020c:    b510        ..      PUSH     {r4,lr}
        0x0000020e:    2a20         *      CMP      r2,#0x20
        0x00000210:    db04        ..      BLT      0x21c ; __aeabi_llsr + 16
        0x00000212:    4608        .F      MOV      r0,r1
        0x00000214:    3a20         :      SUBS     r2,r2,#0x20
        0x00000216:    40d0        .@      LSRS     r0,r0,r2
        0x00000218:    2100        .!      MOVS     r1,#0
        0x0000021a:    bd10        ..      POP      {r4,pc}
        0x0000021c:    460b        .F      MOV      r3,r1
        0x0000021e:    40d3        .@      LSRS     r3,r3,r2
        0x00000220:    40d0        .@      LSRS     r0,r0,r2
        0x00000222:    2420         $      MOVS     r4,#0x20
        0x00000224:    1aa2        ..      SUBS     r2,r4,r2
        0x00000226:    4091        .@      LSLS     r1,r1,r2
        0x00000228:    4308        .C      ORRS     r0,r0,r1
        0x0000022a:    4619        .F      MOV      r1,r3
        0x0000022c:    bd10        ..      POP      {r4,pc}
        0x0000022e:    0000        ..      MOVS     r0,r0
    i.CLK_EnableModuleClock
    CLK_EnableModuleClock
        0x00000230:    b51f        ..      PUSH     {r0-r4,lr}
        0x00000232:    4909        .I      LDR      r1,[pc,#36] ; [0x258] = 0x1010
        0x00000234:    c91e        ..      LDM      r1,{r1-r4}
        0x00000236:    9403        ..      STR      r4,[sp,#0xc]
        0x00000238:    466c        lF      MOV      r4,sp
        0x0000023a:    c40e        ..      STM      r4!,{r1-r3}
        0x0000023c:    0f81        ..      LSRS     r1,r0,#30
        0x0000023e:    008a        ..      LSLS     r2,r1,#2
        0x00000240:    4669        iF      MOV      r1,sp
        0x00000242:    588a        .X      LDR      r2,[r1,r2]
        0x00000244:    4905        .I      LDR      r1,[pc,#20] ; [0x25c] = 0x50000200
        0x00000246:    1851        Q.      ADDS     r1,r2,r1
        0x00000248:    684a        Jh      LDR      r2,[r1,#4]
        0x0000024a:    06c3        ..      LSLS     r3,r0,#27
        0x0000024c:    0edb        ..      LSRS     r3,r3,#27
        0x0000024e:    2001        .       MOVS     r0,#1
        0x00000250:    4098        .@      LSLS     r0,r0,r3
        0x00000252:    4302        .C      ORRS     r2,r2,r0
        0x00000254:    604a        J`      STR      r2,[r1,#4]
        0x00000256:    bd1f        ..      POP      {r0-r4,pc}
    $d
        0x00000258:    00001010    ....    DCD    4112
        0x0000025c:    50000200    ...P    DCD    1342177792
    $t
    i.CLK_EnablePLL
    CLK_EnablePLL
        0x00000260:    b5f0        ..      PUSH     {r4-r7,lr}
        0x00000262:    0007        ..      MOVS     r7,r0
        0x00000264:    460c        .F      MOV      r4,r1
        0x00000266:    4856        VH      LDR      r0,[pc,#344] ; [0x3c0] = 0x50000200
        0x00000268:    b085        ..      SUB      sp,sp,#0x14
        0x0000026a:    4954        TI      LDR      r1,[pc,#336] ; [0x3bc] = 0x10000
        0x0000026c:    6201        .b      STR      r1,[r0,#0x20]
        0x0000026e:    4e55        UN      LDR      r6,[pc,#340] ; [0x3c4] = 0xb71b00
        0x00000270:    6801        .h      LDR      r1,[r0,#0]
        0x00000272:    d013        ..      BEQ      0x29c ; CLK_EnablePLL + 60
        0x00000274:    2204        ."      MOVS     r2,#4
        0x00000276:    4311        .C      ORRS     r1,r1,r2
        0x00000278:    6001        .`      STR      r1,[r0,#0]
        0x0000027a:    2010        .       MOVS     r0,#0x10
        0x0000027c:    f000f9ae    ....    BL       CLK_WaitClockReady ; 0x5dc
        0x00000280:    2001        .       MOVS     r0,#1
        0x00000282:    04c0        ..      LSLS     r0,r0,#19
        0x00000284:    9002        ..      STR      r0,[sp,#8]
        0x00000286:    4850        PH      LDR      r0,[pc,#320] ; [0x3c8] = 0x1518000
        0x00000288:    2504        .%      MOVS     r5,#4
        0x0000028a:    9003        ..      STR      r0,[sp,#0xc]
        0x0000028c:    484f        OH      LDR      r0,[pc,#316] ; [0x3cc] = 0xfa0a1eff
        0x0000028e:    4950        PI      LDR      r1,[pc,#320] ; [0x3d0] = 0x5f5e0ff
        0x00000290:    1820         .      ADDS     r0,r4,r0
        0x00000292:    4288        .B      CMP      r0,r1
        0x00000294:    d80d        ..      BHI      0x2b2 ; CLK_EnablePLL + 82
        0x00000296:    2000        .       MOVS     r0,#0
        0x00000298:    9004        ..      STR      r0,[sp,#0x10]
        0x0000029a:    e01c        ..      B        0x2d6 ; CLK_EnablePLL + 118
        0x0000029c:    2201        ."      MOVS     r2,#1
        0x0000029e:    4311        .C      ORRS     r1,r1,r2
        0x000002a0:    6001        .`      STR      r1,[r0,#0]
        0x000002a2:    4610        .F      MOV      r0,r2
        0x000002a4:    f000f99a    ....    BL       CLK_WaitClockReady ; 0x5dc
        0x000002a8:    2000        .       MOVS     r0,#0
        0x000002aa:    2502        .%      MOVS     r5,#2
        0x000002ac:    9603        ..      STR      r6,[sp,#0xc]
        0x000002ae:    9002        ..      STR      r0,[sp,#8]
        0x000002b0:    e7ec        ..      B        0x28c ; CLK_EnablePLL + 44
        0x000002b2:    4848        HH      LDR      r0,[pc,#288] ; [0x3d4] = 0xfd050f7f
        0x000002b4:    4948        HI      LDR      r1,[pc,#288] ; [0x3d8] = 0x2faf07f
        0x000002b6:    1820         .      ADDS     r0,r4,r0
        0x000002b8:    4288        .B      CMP      r0,r1
        0x000002ba:    d803        ..      BHI      0x2c4 ; CLK_EnablePLL + 100
        0x000002bc:    2001        .       MOVS     r0,#1
        0x000002be:    0064        d.      LSLS     r4,r4,#1
        0x000002c0:    9004        ..      STR      r0,[sp,#0x10]
        0x000002c2:    e008        ..      B        0x2d6 ; CLK_EnablePLL + 118
        0x000002c4:    4845        EH      LDR      r0,[pc,#276] ; [0x3dc] = 0xfe8287c0
        0x000002c6:    4945        EI      LDR      r1,[pc,#276] ; [0x3dc] = 0xfe8287c0
        0x000002c8:    1820         .      ADDS     r0,r4,r0
        0x000002ca:    4249        IB      RSBS     r1,r1,#0
        0x000002cc:    4288        .B      CMP      r0,r1
        0x000002ce:    d849        I.      BHI      0x364 ; CLK_EnablePLL + 260
        0x000002d0:    2003        .       MOVS     r0,#3
        0x000002d2:    00a4        ..      LSLS     r4,r4,#2
        0x000002d4:    9004        ..      STR      r0,[sp,#0x10]
        0x000002d6:    2600        .&      MOVS     r6,#0
        0x000002d8:    43f6        .C      MVNS     r6,r6
        0x000002da:    2000        .       MOVS     r0,#0
        0x000002dc:    9000        ..      STR      r0,[sp,#0]
        0x000002de:    9001        ..      STR      r0,[sp,#4]
        0x000002e0:    e021        !.      B        0x326 ; CLK_EnablePLL + 198
        0x000002e2:    4629        )F      MOV      r1,r5
        0x000002e4:    9803        ..      LDR      r0,[sp,#0xc]
        0x000002e6:    f7ffff29    ..).    BL       __aeabi_uidiv ; 0x13c
        0x000002ea:    493d        =I      LDR      r1,[pc,#244] ; [0x3e0] = 0xffe795ff
        0x000002ec:    4a3d        =J      LDR      r2,[pc,#244] ; [0x3e4] = 0xcc77bf
        0x000002ee:    1841        A.      ADDS     r1,r0,r1
        0x000002f0:    4291        .B      CMP      r1,r2
        0x000002f2:    d217        ..      BCS      0x324 ; CLK_EnablePLL + 196
        0x000002f4:    2202        ."      MOVS     r2,#2
        0x000002f6:    4b35        5K      LDR      r3,[pc,#212] ; [0x3cc] = 0xfa0a1eff
        0x000002f8:    4601        .F      MOV      r1,r0
        0x000002fa:    4351        QC      MULS     r1,r2,r1
        0x000002fc:    1c5b        [.      ADDS     r3,r3,#1
        0x000002fe:    18cf        ..      ADDS     r7,r1,r3
        0x00000300:    425b        [B      RSBS     r3,r3,#0
        0x00000302:    429f        .B      CMP      r7,r3
        0x00000304:    d80a        ..      BHI      0x31c ; CLK_EnablePLL + 188
        0x00000306:    42a1        .B      CMP      r1,r4
        0x00000308:    d901        ..      BLS      0x30e ; CLK_EnablePLL + 174
        0x0000030a:    1b0b        ..      SUBS     r3,r1,r4
        0x0000030c:    e000        ..      B        0x310 ; CLK_EnablePLL + 176
        0x0000030e:    1a63        c.      SUBS     r3,r4,r1
        0x00000310:    42b3        .B      CMP      r3,r6
        0x00000312:    d203        ..      BCS      0x31c ; CLK_EnablePLL + 188
        0x00000314:    001e        ..      MOVS     r6,r3
        0x00000316:    9500        ..      STR      r5,[sp,#0]
        0x00000318:    9201        ..      STR      r2,[sp,#4]
        0x0000031a:    d003        ..      BEQ      0x324 ; CLK_EnablePLL + 196
        0x0000031c:    4932        2I      LDR      r1,[pc,#200] ; [0x3e8] = 0x201
        0x0000031e:    1c52        R.      ADDS     r2,r2,#1
        0x00000320:    428a        .B      CMP      r2,r1
        0x00000322:    d9e8        ..      BLS      0x2f6 ; CLK_EnablePLL + 150
        0x00000324:    1c6d        m.      ADDS     r5,r5,#1
        0x00000326:    2d21        !-      CMP      r5,#0x21
        0x00000328:    d9db        ..      BLS      0x2e2 ; CLK_EnablePLL + 130
        0x0000032a:    9804        ..      LDR      r0,[sp,#0x10]
        0x0000032c:    9902        ..      LDR      r1,[sp,#8]
        0x0000032e:    0380        ..      LSLS     r0,r0,#14
        0x00000330:    4308        .C      ORRS     r0,r0,r1
        0x00000332:    9900        ..      LDR      r1,[sp,#0]
        0x00000334:    2201        ."      MOVS     r2,#1
        0x00000336:    0249        I.      LSLS     r1,r1,#9
        0x00000338:    0292        ..      LSLS     r2,r2,#10
        0x0000033a:    1a89        ..      SUBS     r1,r1,r2
        0x0000033c:    4308        .C      ORRS     r0,r0,r1
        0x0000033e:    9901        ..      LDR      r1,[sp,#4]
        0x00000340:    1e89        ..      SUBS     r1,r1,#2
        0x00000342:    4308        .C      ORRS     r0,r0,r1
        0x00000344:    491e        .I      LDR      r1,[pc,#120] ; [0x3c0] = 0x50000200
        0x00000346:    6208        .b      STR      r0,[r1,#0x20]
        0x00000348:    2004        .       MOVS     r0,#4
        0x0000034a:    f000f947    ..G.    BL       CLK_WaitClockReady ; 0x5dc
        0x0000034e:    9904        ..      LDR      r1,[sp,#0x10]
        0x00000350:    9800        ..      LDR      r0,[sp,#0]
        0x00000352:    1c49        I.      ADDS     r1,r1,#1
        0x00000354:    4341        AC      MULS     r1,r0,r1
        0x00000356:    9803        ..      LDR      r0,[sp,#0xc]
        0x00000358:    f7fffef0    ....    BL       __aeabi_uidiv ; 0x13c
        0x0000035c:    9901        ..      LDR      r1,[sp,#4]
        0x0000035e:    4348        HC      MULS     r0,r1,r0
        0x00000360:    b005        ..      ADD      sp,sp,#0x14
        0x00000362:    bdf0        ..      POP      {r4-r7,pc}
        0x00000364:    2f00        ./      CMP      r7,#0
        0x00000366:    d00f        ..      BEQ      0x388 ; CLK_EnablePLL + 296
        0x00000368:    4920         I      LDR      r1,[pc,#128] ; [0x3ec] = 0x8d66f
        0x0000036a:    4815        .H      LDR      r0,[pc,#84] ; [0x3c0] = 0x50000200
        0x0000036c:    6201        .b      STR      r1,[r0,#0x20]
        0x0000036e:    2004        .       MOVS     r0,#4
        0x00000370:    f000f934    ..4.    BL       CLK_WaitClockReady ; 0x5dc
        0x00000374:    a01e        ..      ADR      r0,{pc}+0x7c ; 0x3f0
        0x00000376:    6800        .h      LDR      r0,[r0,#0]
        0x00000378:    9000        ..      STR      r0,[sp,#0]
        0x0000037a:    4811        .H      LDR      r0,[pc,#68] ; [0x3c0] = 0x50000200
        0x0000037c:    6a01        .j      LDR      r1,[r0,#0x20]
        0x0000037e:    1300        ..      ASRS     r0,r0,#12
        0x00000380:    4201        .B      TST      r1,r0
        0x00000382:    d003        ..      BEQ      0x38c ; CLK_EnablePLL + 300
        0x00000384:    2000        .       MOVS     r0,#0
        0x00000386:    e7eb        ..      B        0x360 ; CLK_EnablePLL + 256
        0x00000388:    491a        .I      LDR      r1,[pc,#104] ; [0x3f4] = 0xc22e
        0x0000038a:    e7ee        ..      B        0x36a ; CLK_EnablePLL + 266
        0x0000038c:    0308        ..      LSLS     r0,r1,#12
        0x0000038e:    d500        ..      BPL      0x392 ; CLK_EnablePLL + 306
        0x00000390:    4e0d        .N      LDR      r6,[pc,#52] ; [0x3c8] = 0x1518000
        0x00000392:    0388        ..      LSLS     r0,r1,#14
        0x00000394:    d501        ..      BPL      0x39a ; CLK_EnablePLL + 314
        0x00000396:    4630        0F      MOV      r0,r6
        0x00000398:    e7e2        ..      B        0x360 ; CLK_EnablePLL + 256
        0x0000039a:    0408        ..      LSLS     r0,r1,#16
        0x0000039c:    0f80        ..      LSRS     r0,r0,#30
        0x0000039e:    466a        jF      MOV      r2,sp
        0x000003a0:    5c10        .\      LDRB     r0,[r2,r0]
        0x000003a2:    05ca        ..      LSLS     r2,r1,#23
        0x000003a4:    0489        ..      LSLS     r1,r1,#18
        0x000003a6:    0ec9        ..      LSRS     r1,r1,#27
        0x000003a8:    1c89        ..      ADDS     r1,r1,#2
        0x000003aa:    0dd2        ..      LSRS     r2,r2,#23
        0x000003ac:    4341        AC      MULS     r1,r0,r1
        0x000003ae:    08b0        ..      LSRS     r0,r6,#2
        0x000003b0:    1c92        ..      ADDS     r2,r2,#2
        0x000003b2:    4350        PC      MULS     r0,r2,r0
        0x000003b4:    f7fffec2    ....    BL       __aeabi_uidiv ; 0x13c
        0x000003b8:    0080        ..      LSLS     r0,r0,#2
        0x000003ba:    e7d1        ..      B        0x360 ; CLK_EnablePLL + 256
    $d
        0x000003bc:    00010000    ....    DCD    65536
        0x000003c0:    50000200    ...P    DCD    1342177792
        0x000003c4:    00b71b00    ....    DCD    12000000
        0x000003c8:    01518000    ..Q.    DCD    22118400
        0x000003cc:    fa0a1eff    ....    DCD    4194967295
        0x000003d0:    05f5e0ff    ....    DCD    99999999
        0x000003d4:    fd050f7f    ....    DCD    4244967295
        0x000003d8:    02faf07f    ....    DCD    49999999
        0x000003dc:    fe8287c0    ....    DCD    4269967296
        0x000003e0:    ffe795ff    ....    DCD    4293367295
        0x000003e4:    00cc77bf    .w..    DCD    13399999
        0x000003e8:    00000201    ....    DCD    513
        0x000003ec:    0008d66f    o...    DCD    579183
        0x000003f0:    04020201    ....    DCD    67240449
        0x000003f4:    0000c22e    ....    DCD    49710
    $t
    i.CLK_EnableXtalRC
    CLK_EnableXtalRC
        0x000003f8:    4902        .I      LDR      r1,[pc,#8] ; [0x404] = 0x50000200
        0x000003fa:    680a        .h      LDR      r2,[r1,#0]
        0x000003fc:    4302        .C      ORRS     r2,r2,r0
        0x000003fe:    600a        .`      STR      r2,[r1,#0]
        0x00000400:    4770        pG      BX       lr
    $d
        0x00000402:    0000        ..      DCW    0
        0x00000404:    50000200    ...P    DCD    1342177792
    $t
    i.CLK_GetPLLClockFreq
    CLK_GetPLLClockFreq
        0x00000408:    b508        ..      PUSH     {r3,lr}
        0x0000040a:    a011        ..      ADR      r0,{pc}+0x46 ; 0x450
        0x0000040c:    6800        .h      LDR      r0,[r0,#0]
        0x0000040e:    9000        ..      STR      r0,[sp,#0]
        0x00000410:    4810        .H      LDR      r0,[pc,#64] ; [0x454] = 0x50000200
        0x00000412:    6a01        .j      LDR      r1,[r0,#0x20]
        0x00000414:    1300        ..      ASRS     r0,r0,#12
        0x00000416:    4201        .B      TST      r1,r0
        0x00000418:    d001        ..      BEQ      0x41e ; CLK_GetPLLClockFreq + 22
        0x0000041a:    2000        .       MOVS     r0,#0
        0x0000041c:    bd08        ..      POP      {r3,pc}
        0x0000041e:    0308        ..      LSLS     r0,r1,#12
        0x00000420:    d501        ..      BPL      0x426 ; CLK_GetPLLClockFreq + 30
        0x00000422:    480d        .H      LDR      r0,[pc,#52] ; [0x458] = 0x1518000
        0x00000424:    e000        ..      B        0x428 ; CLK_GetPLLClockFreq + 32
        0x00000426:    480d        .H      LDR      r0,[pc,#52] ; [0x45c] = 0xb71b00
        0x00000428:    038a        ..      LSLS     r2,r1,#14
        0x0000042a:    d4f7        ..      BMI      0x41c ; CLK_GetPLLClockFreq + 20
        0x0000042c:    040a        ..      LSLS     r2,r1,#16
        0x0000042e:    0f92        ..      LSRS     r2,r2,#30
        0x00000430:    466b        kF      MOV      r3,sp
        0x00000432:    5c9b        .\      LDRB     r3,[r3,r2]
        0x00000434:    05ca        ..      LSLS     r2,r1,#23
        0x00000436:    0489        ..      LSLS     r1,r1,#18
        0x00000438:    0dd2        ..      LSRS     r2,r2,#23
        0x0000043a:    0ec9        ..      LSRS     r1,r1,#27
        0x0000043c:    1c89        ..      ADDS     r1,r1,#2
        0x0000043e:    0880        ..      LSRS     r0,r0,#2
        0x00000440:    1c92        ..      ADDS     r2,r2,#2
        0x00000442:    4359        YC      MULS     r1,r3,r1
        0x00000444:    4350        PC      MULS     r0,r2,r0
        0x00000446:    f7fffe79    ..y.    BL       __aeabi_uidiv ; 0x13c
        0x0000044a:    0080        ..      LSLS     r0,r0,#2
        0x0000044c:    bd08        ..      POP      {r3,pc}
    $d
        0x0000044e:    0000        ..      DCW    0
        0x00000450:    04020201    ....    DCD    67240449
        0x00000454:    50000200    ...P    DCD    1342177792
        0x00000458:    01518000    ..Q.    DCD    22118400
        0x0000045c:    00b71b00    ....    DCD    12000000
    $t
    i.CLK_GetPLLClockFreq
    CLK_GetPLLClockFreq
        0x00000460:    b508        ..      PUSH     {r3,lr}
        0x00000462:    a011        ..      ADR      r0,{pc}+0x46 ; 0x4a8
        0x00000464:    6800        .h      LDR      r0,[r0,#0]
        0x00000466:    9000        ..      STR      r0,[sp,#0]
        0x00000468:    4810        .H      LDR      r0,[pc,#64] ; [0x4ac] = 0x50000200
        0x0000046a:    6a01        .j      LDR      r1,[r0,#0x20]
        0x0000046c:    1300        ..      ASRS     r0,r0,#12
        0x0000046e:    4201        .B      TST      r1,r0
        0x00000470:    d001        ..      BEQ      0x476 ; CLK_GetPLLClockFreq + 22
        0x00000472:    2000        .       MOVS     r0,#0
        0x00000474:    bd08        ..      POP      {r3,pc}
        0x00000476:    0308        ..      LSLS     r0,r1,#12
        0x00000478:    d501        ..      BPL      0x47e ; CLK_GetPLLClockFreq + 30
        0x0000047a:    480d        .H      LDR      r0,[pc,#52] ; [0x4b0] = 0x1518000
        0x0000047c:    e000        ..      B        0x480 ; CLK_GetPLLClockFreq + 32
        0x0000047e:    480d        .H      LDR      r0,[pc,#52] ; [0x4b4] = 0xb71b00
        0x00000480:    038a        ..      LSLS     r2,r1,#14
        0x00000482:    d4f7        ..      BMI      0x474 ; CLK_GetPLLClockFreq + 20
        0x00000484:    040a        ..      LSLS     r2,r1,#16
        0x00000486:    0f92        ..      LSRS     r2,r2,#30
        0x00000488:    466b        kF      MOV      r3,sp
        0x0000048a:    5c9b        .\      LDRB     r3,[r3,r2]
        0x0000048c:    05ca        ..      LSLS     r2,r1,#23
        0x0000048e:    0489        ..      LSLS     r1,r1,#18
        0x00000490:    0dd2        ..      LSRS     r2,r2,#23
        0x00000492:    0ec9        ..      LSRS     r1,r1,#27
        0x00000494:    1c89        ..      ADDS     r1,r1,#2
        0x00000496:    0880        ..      LSRS     r0,r0,#2
        0x00000498:    1c92        ..      ADDS     r2,r2,#2
        0x0000049a:    4359        YC      MULS     r1,r3,r1
        0x0000049c:    4350        PC      MULS     r0,r2,r0
        0x0000049e:    f7fffe4d    ..M.    BL       __aeabi_uidiv ; 0x13c
        0x000004a2:    0080        ..      LSLS     r0,r0,#2
        0x000004a4:    bd08        ..      POP      {r3,pc}
    $d
        0x000004a6:    0000        ..      DCW    0
        0x000004a8:    04020201    ....    DCD    67240449
        0x000004ac:    50000200    ...P    DCD    1342177792
        0x000004b0:    01518000    ..Q.    DCD    22118400
        0x000004b4:    00b71b00    ....    DCD    12000000
    $t
    i.CLK_SetCoreClock
    CLK_SetCoreClock
        0x000004b8:    b5f8        ..      PUSH     {r3-r7,lr}
        0x000004ba:    4d1c        .M      LDR      r5,[pc,#112] ; [0x52c] = 0x50000200
        0x000004bc:    4604        .F      MOV      r4,r0
        0x000004be:    68ee        .h      LDR      r6,[r5,#0xc]
        0x000004c0:    2010        .       MOVS     r0,#0x10
        0x000004c2:    4006        .@      ANDS     r6,r6,r0
        0x000004c4:    481a        .H      LDR      r0,[pc,#104] ; [0x530] = 0x2faf080
        0x000004c6:    4284        .B      CMP      r4,r0
        0x000004c8:    d802        ..      BHI      0x4d0 ; CLK_SetCoreClock + 24
        0x000004ca:    1040        @.      ASRS     r0,r0,#1
        0x000004cc:    4284        .B      CMP      r4,r0
        0x000004ce:    d200        ..      BCS      0x4d2 ; CLK_SetCoreClock + 26
        0x000004d0:    4604        .F      MOV      r4,r0
        0x000004d2:    6828        (h      LDR      r0,[r5,#0]
        0x000004d4:    2704        .'      MOVS     r7,#4
        0x000004d6:    4338        8C      ORRS     r0,r0,r7
        0x000004d8:    6028        (`      STR      r0,[r5,#0]
        0x000004da:    2010        .       MOVS     r0,#0x10
        0x000004dc:    f000f87e    ..~.    BL       CLK_WaitClockReady ; 0x5dc
        0x000004e0:    6928        (i      LDR      r0,[r5,#0x10]
        0x000004e2:    2107        .!      MOVS     r1,#7
        0x000004e4:    4308        .C      ORRS     r0,r0,r1
        0x000004e6:    6128        (a      STR      r0,[r5,#0x10]
        0x000004e8:    69a8        .i      LDR      r0,[r5,#0x18]
        0x000004ea:    0900        ..      LSRS     r0,r0,#4
        0x000004ec:    0100        ..      LSLS     r0,r0,#4
        0x000004ee:    61a8        .a      STR      r0,[r5,#0x18]
        0x000004f0:    68e8        .h      LDR      r0,[r5,#0xc]
        0x000004f2:    07c0        ..      LSLS     r0,r0,#31
        0x000004f4:    d005        ..      BEQ      0x502 ; CLK_SetCoreClock + 74
        0x000004f6:    0061        a.      LSLS     r1,r4,#1
        0x000004f8:    2000        .       MOVS     r0,#0
        0x000004fa:    f7fffeb1    ....    BL       CLK_EnablePLL ; 0x260
        0x000004fe:    4604        .F      MOV      r4,r0
        0x00000500:    e008        ..      B        0x514 ; CLK_SetCoreClock + 92
        0x00000502:    2001        .       MOVS     r0,#1
        0x00000504:    0061        a.      LSLS     r1,r4,#1
        0x00000506:    04c0        ..      LSLS     r0,r0,#19
        0x00000508:    f7fffeaa    ....    BL       CLK_EnablePLL ; 0x260
        0x0000050c:    68ee        .h      LDR      r6,[r5,#0xc]
        0x0000050e:    4604        .F      MOV      r4,r0
        0x00000510:    2010        .       MOVS     r0,#0x10
        0x00000512:    4006        .@      ANDS     r6,r6,r0
        0x00000514:    2101        .!      MOVS     r1,#1
        0x00000516:    2002        .       MOVS     r0,#2
        0x00000518:    f000f80c    ....    BL       CLK_SetHCLK ; 0x534
        0x0000051c:    2e00        ..      CMP      r6,#0
        0x0000051e:    d102        ..      BNE      0x526 ; CLK_SetCoreClock + 110
        0x00000520:    6828        (h      LDR      r0,[r5,#0]
        0x00000522:    43b8        .C      BICS     r0,r0,r7
        0x00000524:    6028        (`      STR      r0,[r5,#0]
        0x00000526:    0860        `.      LSRS     r0,r4,#1
        0x00000528:    bdf8        ..      POP      {r3-r7,pc}
    $d
        0x0000052a:    0000        ..      DCW    0
        0x0000052c:    50000200    ...P    DCD    1342177792
        0x00000530:    02faf080    ....    DCD    50000000
    $t
    i.CLK_SetHCLK
    CLK_SetHCLK
        0x00000534:    b570        p.      PUSH     {r4-r6,lr}
        0x00000536:    4c10        .L      LDR      r4,[pc,#64] ; [0x578] = 0x50000200
        0x00000538:    68e5        .h      LDR      r5,[r4,#0xc]
        0x0000053a:    2210        ."      MOVS     r2,#0x10
        0x0000053c:    4015        .@      ANDS     r5,r5,r2
        0x0000053e:    6822        "h      LDR      r2,[r4,#0]
        0x00000540:    2604        .&      MOVS     r6,#4
        0x00000542:    4332        2C      ORRS     r2,r2,r6
        0x00000544:    6022        "`      STR      r2,[r4,#0]
        0x00000546:    68e2        .h      LDR      r2,[r4,#0xc]
        0x00000548:    06d2        ..      LSLS     r2,r2,#27
        0x0000054a:    d5fc        ..      BPL      0x546 ; CLK_SetHCLK + 18
        0x0000054c:    6922        "i      LDR      r2,[r4,#0x10]
        0x0000054e:    2307        .#      MOVS     r3,#7
        0x00000550:    431a        .C      ORRS     r2,r2,r3
        0x00000552:    6122        "a      STR      r2,[r4,#0x10]
        0x00000554:    69a2        .i      LDR      r2,[r4,#0x18]
        0x00000556:    0912        ..      LSRS     r2,r2,#4
        0x00000558:    0112        ..      LSLS     r2,r2,#4
        0x0000055a:    430a        .C      ORRS     r2,r2,r1
        0x0000055c:    61a2        .a      STR      r2,[r4,#0x18]
        0x0000055e:    6921        !i      LDR      r1,[r4,#0x10]
        0x00000560:    4399        .C      BICS     r1,r1,r3
        0x00000562:    4301        .C      ORRS     r1,r1,r0
        0x00000564:    6121        !a      STR      r1,[r4,#0x10]
        0x00000566:    f000f99f    ....    BL       SystemCoreClockUpdate ; 0x8a8
        0x0000056a:    2d00        .-      CMP      r5,#0
        0x0000056c:    d102        ..      BNE      0x574 ; CLK_SetHCLK + 64
        0x0000056e:    6820         h      LDR      r0,[r4,#0]
        0x00000570:    43b0        .C      BICS     r0,r0,r6
        0x00000572:    6020         `      STR      r0,[r4,#0]
        0x00000574:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x00000576:    0000        ..      DCW    0
        0x00000578:    50000200    ...P    DCD    1342177792
    $t
    i.CLK_SetModuleClock
    CLK_SetModuleClock
        0x0000057c:    b57f        ..      PUSH     {r0-r6,lr}
        0x0000057e:    4b15        .K      LDR      r3,[pc,#84] ; [0x5d4] = 0x1000
        0x00000580:    cb78        x.      LDM      r3,{r3-r6}
        0x00000582:    9603        ..      STR      r6,[sp,#0xc]
        0x00000584:    466e        nF      MOV      r6,sp
        0x00000586:    c638        8.      STM      r6!,{r3-r5}
        0x00000588:    0a84        ..      LSRS     r4,r0,#10
        0x0000058a:    0623        #.      LSLS     r3,r4,#24
        0x0000058c:    0e1b        ..      LSRS     r3,r3,#24
        0x0000058e:    d00c        ..      BEQ      0x5aa ; CLK_SetModuleClock + 46
        0x00000590:    0303        ..      LSLS     r3,r0,#12
        0x00000592:    0f9b        ..      LSRS     r3,r3,#30
        0x00000594:    4d10        .M      LDR      r5,[pc,#64] ; [0x5d8] = 0x50000218
        0x00000596:    009b        ..      LSLS     r3,r3,#2
        0x00000598:    195b        [.      ADDS     r3,r3,r5
        0x0000059a:    b2e5        ..      UXTB     r5,r4
        0x0000059c:    0584        ..      LSLS     r4,r0,#22
        0x0000059e:    0ee4        ..      LSRS     r4,r4,#27
        0x000005a0:    40a5        .@      LSLS     r5,r5,r4
        0x000005a2:    681c        .h      LDR      r4,[r3,#0]
        0x000005a4:    43ac        .C      BICS     r4,r4,r5
        0x000005a6:    4314        .C      ORRS     r4,r4,r2
        0x000005a8:    601c        .`      STR      r4,[r3,#0]
        0x000005aa:    0e42        B.      LSRS     r2,r0,#25
        0x000005ac:    0752        R.      LSLS     r2,r2,#29
        0x000005ae:    d010        ..      BEQ      0x5d2 ; CLK_SetModuleClock + 86
        0x000005b0:    0082        ..      LSLS     r2,r0,#2
        0x000005b2:    0f92        ..      LSRS     r2,r2,#30
        0x000005b4:    0092        ..      LSLS     r2,r2,#2
        0x000005b6:    466b        kF      MOV      r3,sp
        0x000005b8:    589a        .X      LDR      r2,[r3,r2]
        0x000005ba:    4b07        .K      LDR      r3,[pc,#28] ; [0x5d8] = 0x50000218
        0x000005bc:    3b08        .;      SUBS     r3,r3,#8
        0x000005be:    18d2        ..      ADDS     r2,r2,r3
        0x000005c0:    0103        ..      LSLS     r3,r0,#4
        0x000005c2:    0f5b        [.      LSRS     r3,r3,#29
        0x000005c4:    01c0        ..      LSLS     r0,r0,#7
        0x000005c6:    0ec0        ..      LSRS     r0,r0,#27
        0x000005c8:    4083        .@      LSLS     r3,r3,r0
        0x000005ca:    6810        .h      LDR      r0,[r2,#0]
        0x000005cc:    4398        .C      BICS     r0,r0,r3
        0x000005ce:    4308        .C      ORRS     r0,r0,r1
        0x000005d0:    6010        .`      STR      r0,[r2,#0]
        0x000005d2:    bd7f        ..      POP      {r0-r6,pc}
    $d
        0x000005d4:    00001000    ....    DCD    4096
        0x000005d8:    50000218    ...P    DCD    1342177816
    $t
    i.CLK_WaitClockReady
    CLK_WaitClockReady
        0x000005dc:    b510        ..      PUSH     {r4,lr}
        0x000005de:    4604        .F      MOV      r4,r0
        0x000005e0:    4907        .I      LDR      r1,[pc,#28] ; [0x600] = 0x124f80
        0x000005e2:    4b08        .K      LDR      r3,[pc,#32] ; [0x604] = 0x50000200
        0x000005e4:    e005        ..      B        0x5f2 ; CLK_WaitClockReady + 22
        0x000005e6:    460a        .F      MOV      r2,r1
        0x000005e8:    1e49        I.      SUBS     r1,r1,#1
        0x000005ea:    2a00        .*      CMP      r2,#0
        0x000005ec:    dc01        ..      BGT      0x5f2 ; CLK_WaitClockReady + 22
        0x000005ee:    2000        .       MOVS     r0,#0
        0x000005f0:    bd10        ..      POP      {r4,pc}
        0x000005f2:    68da        .h      LDR      r2,[r3,#0xc]
        0x000005f4:    4620         F      MOV      r0,r4
        0x000005f6:    4390        .C      BICS     r0,r0,r2
        0x000005f8:    d1f5        ..      BNE      0x5e6 ; CLK_WaitClockReady + 10
        0x000005fa:    2001        .       MOVS     r0,#1
        0x000005fc:    bd10        ..      POP      {r4,pc}
    $d
        0x000005fe:    0000        ..      DCW    0
        0x00000600:    00124f80    .O..    DCD    1200000
        0x00000604:    50000200    ...P    DCD    1342177792
    $t
    i.GPIO_SetMode
    GPIO_SetMode
        0x00000608:    b5f0        ..      PUSH     {r4-r7,lr}
        0x0000060a:    2300        .#      MOVS     r3,#0
        0x0000060c:    2701        .'      MOVS     r7,#1
        0x0000060e:    463c        <F      MOV      r4,r7
        0x00000610:    409c        .@      LSLS     r4,r4,r3
        0x00000612:    420c        .B      TST      r4,r1
        0x00000614:    d008        ..      BEQ      0x628 ; GPIO_SetMode + 32
        0x00000616:    6805        .h      LDR      r5,[r0,#0]
        0x00000618:    005c        \.      LSLS     r4,r3,#1
        0x0000061a:    2603        .&      MOVS     r6,#3
        0x0000061c:    40a6        .@      LSLS     r6,r6,r4
        0x0000061e:    43b5        .C      BICS     r5,r5,r6
        0x00000620:    4616        .F      MOV      r6,r2
        0x00000622:    40a6        .@      LSLS     r6,r6,r4
        0x00000624:    4335        5C      ORRS     r5,r5,r6
        0x00000626:    6005        .`      STR      r5,[r0,#0]
        0x00000628:    1c5b        [.      ADDS     r3,r3,#1
        0x0000062a:    2b10        .+      CMP      r3,#0x10
        0x0000062c:    d3ef        ..      BCC      0x60e ; GPIO_SetMode + 6
        0x0000062e:    bdf0        ..      POP      {r4-r7,pc}
    i.Hard_Fault_Handler
    Hard_Fault_Handler
    __tagsym$$used
        0x00000630:    4604        .F      MOV      r4,r0
        0x00000632:    a003        ..      ADR      r0,{pc}+0xe ; 0x640
        0x00000634:    f000fa60    ..`.    BL       __0printf$5 ; 0xaf8
        0x00000638:    4620         F      MOV      r0,r4
        0x0000063a:    f000fc75    ..u.    BL       stackDump ; 0xf28
        0x0000063e:    e7fe        ..      B        0x63e ; Hard_Fault_Handler + 14
    $d
        0x00000640:    48206e49    In H    DCD    1210084937
        0x00000644:    20647261    ard     DCD    543453793
        0x00000648:    6c756146    Faul    DCD    1819631942
        0x0000064c:    61482074    t Ha    DCD    1632116852
        0x00000650:    656c646e    ndle    DCD    1701602414
        0x00000654:    00000a72    r...    DCD    2674
    $t
    i.NVIC_EnableIRQ
    NVIC_EnableIRQ
        0x00000658:    06c1        ..      LSLS     r1,r0,#27
        0x0000065a:    0ec9        ..      LSRS     r1,r1,#27
        0x0000065c:    2001        .       MOVS     r0,#1
        0x0000065e:    4088        .@      LSLS     r0,r0,r1
        0x00000660:    4901        .I      LDR      r1,[pc,#4] ; [0x668] = 0xe000e100
        0x00000662:    6008        .`      STR      r0,[r1,#0]
        0x00000664:    4770        pG      BX       lr
    $d
        0x00000666:    0000        ..      DCW    0
        0x00000668:    e000e100    ....    DCD    3758153984
    $t
    i.PWM_ConfigOutputChannel
    PWM_ConfigOutputChannel
        0x0000066c:    b5ff        ..      PUSH     {r0-r7,lr}
        0x0000066e:    4604        .F      MOV      r4,r0
        0x00000670:    483e        >H      LDR      r0,[pc,#248] ; [0x76c] = 0x50000200
        0x00000672:    493d        =I      LDR      r1,[pc,#244] ; [0x768] = 0x40040000
        0x00000674:    2501        .%      MOVS     r5,#1
        0x00000676:    4e3b        ;N      LDR      r6,[pc,#236] ; [0x764] = 0xffff
        0x00000678:    6b40        @k      LDR      r0,[r0,#0x34]
        0x0000067a:    b083        ..      SUB      sp,sp,#0xc
        0x0000067c:    428c        .B      CMP      r4,r1
        0x0000067e:    d101        ..      BNE      0x684 ; PWM_ConfigOutputChannel + 24
        0x00000680:    0429        ).      LSLS     r1,r5,#16
        0x00000682:    e001        ..      B        0x688 ; PWM_ConfigOutputChannel + 28
        0x00000684:    2101        .!      MOVS     r1,#1
        0x00000686:    0449        I.      LSLS     r1,r1,#17
        0x00000688:    4208        .B      TST      r0,r1
        0x0000068a:    d103        ..      BNE      0x694 ; PWM_ConfigOutputChannel + 40
        0x0000068c:    f7fffee8    ....    BL       CLK_GetPLLClockFreq ; 0x460
        0x00000690:    4607        .F      MOV      r7,r0
        0x00000692:    e003        ..      B        0x69c ; PWM_ConfigOutputChannel + 48
        0x00000694:    f000f908    ....    BL       SystemCoreClockUpdate ; 0x8a8
        0x00000698:    4835        5H      LDR      r0,[pc,#212] ; [0x770] = 0x20000000
        0x0000069a:    6807        .h      LDR      r7,[r0,#0]
        0x0000069c:    9905        ..      LDR      r1,[sp,#0x14]
        0x0000069e:    4638        8F      MOV      r0,r7
        0x000006a0:    f7fffd4c    ..L.    BL       __aeabi_uidiv ; 0x13c
        0x000006a4:    9000        ..      STR      r0,[sp,#0]
        0x000006a6:    4629        )F      MOV      r1,r5
        0x000006a8:    f7fffd48    ..H.    BL       __aeabi_uidiv ; 0x13c
        0x000006ac:    2101        .!      MOVS     r1,#1
        0x000006ae:    0409        ..      LSLS     r1,r1,#16
        0x000006b0:    4288        .B      CMP      r0,r1
        0x000006b2:    d801        ..      BHI      0x6b8 ; PWM_ConfigOutputChannel + 76
        0x000006b4:    b286        ..      UXTH     r6,r0
        0x000006b6:    e006        ..      B        0x6c6 ; PWM_ConfigOutputChannel + 90
        0x000006b8:    1c6d        m.      ADDS     r5,r5,#1
        0x000006ba:    482e        .H      LDR      r0,[pc,#184] ; [0x774] = 0xfff
        0x000006bc:    b2ad        ..      UXTH     r5,r5
        0x000006be:    4285        .B      CMP      r5,r0
        0x000006c0:    d201        ..      BCS      0x6c6 ; PWM_ConfigOutputChannel + 90
        0x000006c2:    9800        ..      LDR      r0,[sp,#0]
        0x000006c4:    e7ef        ..      B        0x6a6 ; PWM_ConfigOutputChannel + 58
        0x000006c6:    4629        )F      MOV      r1,r5
        0x000006c8:    4371        qC      MULS     r1,r6,r1
        0x000006ca:    4638        8F      MOV      r0,r7
        0x000006cc:    f7fffd36    ..6.    BL       __aeabi_uidiv ; 0x13c
        0x000006d0:    9001        ..      STR      r0,[sp,#4]
        0x000006d2:    9804        ..      LDR      r0,[sp,#0x10]
        0x000006d4:    1e6d        m.      SUBS     r5,r5,#1
        0x000006d6:    0842        B.      LSRS     r2,r0,#1
        0x000006d8:    0090        ..      LSLS     r0,r2,#2
        0x000006da:    b2a9        ..      UXTH     r1,r5
        0x000006dc:    1903        ..      ADDS     r3,r0,r4
        0x000006de:    6159        Ya      STR      r1,[r3,#0x14]
        0x000006e0:    6861        ah      LDR      r1,[r4,#4]
        0x000006e2:    2303        .#      MOVS     r3,#3
        0x000006e4:    4083        .@      LSLS     r3,r3,r0
        0x000006e6:    4399        .C      BICS     r1,r1,r3
        0x000006e8:    2301        .#      MOVS     r3,#1
        0x000006ea:    4083        .@      LSLS     r3,r3,r0
        0x000006ec:    4319        .C      ORRS     r1,r1,r3
        0x000006ee:    6061        a`      STR      r1,[r4,#4]
        0x000006f0:    1e76        v.      SUBS     r6,r6,#1
        0x000006f2:    00d0        ..      LSLS     r0,r2,#3
        0x000006f4:    b2b1        ..      UXTH     r1,r6
        0x000006f6:    1900        ..      ADDS     r0,r0,r4
        0x000006f8:    6301        .c      STR      r1,[r0,#0x30]
        0x000006fa:    9804        ..      LDR      r0,[sp,#0x10]
        0x000006fc:    4d1e        .M      LDR      r5,[pc,#120] ; [0x778] = 0x30003
        0x000006fe:    0080        ..      LSLS     r0,r0,#2
        0x00000700:    1907        ..      ADDS     r7,r0,r4
        0x00000702:    9804        ..      LDR      r0,[sp,#0x10]
        0x00000704:    2602        .&      MOVS     r6,#2
        0x00000706:    0040        @.      LSLS     r0,r0,#1
        0x00000708:    4603        .F      MOV      r3,r0
        0x0000070a:    3310        .3      ADDS     r3,r3,#0x10
        0x0000070c:    409e        .@      LSLS     r6,r6,r3
        0x0000070e:    9a06        ..      LDR      r2,[sp,#0x18]
        0x00000710:    4085        .@      LSLS     r5,r5,r0
        0x00000712:    3480        .4      ADDS     r4,r4,#0x80
        0x00000714:    9300        ..      STR      r3,[sp,#0]
        0x00000716:    2a00        .*      CMP      r2,#0
        0x00000718:    d011        ..      BEQ      0x73e ; PWM_ConfigOutputChannel + 210
        0x0000071a:    4610        .F      MOV      r0,r2
        0x0000071c:    1c49        I.      ADDS     r1,r1,#1
        0x0000071e:    4348        HC      MULS     r0,r1,r0
        0x00000720:    2164        d!      MOVS     r1,#0x64
        0x00000722:    f7fffd0b    ....    BL       __aeabi_uidiv ; 0x13c
        0x00000726:    1e40        @.      SUBS     r0,r0,#1
        0x00000728:    6538        8e      STR      r0,[r7,#0x50]
        0x0000072a:    6b20         k      LDR      r0,[r4,#0x30]
        0x0000072c:    43a8        .C      BICS     r0,r0,r5
        0x0000072e:    6320         c      STR      r0,[r4,#0x30]
        0x00000730:    6b21        !k      LDR      r1,[r4,#0x30]
        0x00000732:    9a00        ..      LDR      r2,[sp,#0]
        0x00000734:    2001        .       MOVS     r0,#1
        0x00000736:    4090        .@      LSLS     r0,r0,r2
        0x00000738:    4301        .C      ORRS     r1,r1,r0
        0x0000073a:    6321        !c      STR      r1,[r4,#0x30]
        0x0000073c:    e009        ..      B        0x752 ; PWM_ConfigOutputChannel + 230
        0x0000073e:    2100        .!      MOVS     r1,#0
        0x00000740:    6539        9e      STR      r1,[r7,#0x50]
        0x00000742:    6b21        !k      LDR      r1,[r4,#0x30]
        0x00000744:    43a9        .C      BICS     r1,r1,r5
        0x00000746:    6321        !c      STR      r1,[r4,#0x30]
        0x00000748:    6b22        "k      LDR      r2,[r4,#0x30]
        0x0000074a:    2101        .!      MOVS     r1,#1
        0x0000074c:    4081        .@      LSLS     r1,r1,r0
        0x0000074e:    430a        .C      ORRS     r2,r2,r1
        0x00000750:    6322        "c      STR      r2,[r4,#0x30]
        0x00000752:    6b60        `k      LDR      r0,[r4,#0x34]
        0x00000754:    43a8        .C      BICS     r0,r0,r5
        0x00000756:    6360        `c      STR      r0,[r4,#0x34]
        0x00000758:    6b60        `k      LDR      r0,[r4,#0x34]
        0x0000075a:    4330        0C      ORRS     r0,r0,r6
        0x0000075c:    6360        `c      STR      r0,[r4,#0x34]
        0x0000075e:    9801        ..      LDR      r0,[sp,#4]
        0x00000760:    b007        ..      ADD      sp,sp,#0x1c
        0x00000762:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x00000764:    0000ffff    ....    DCD    65535
        0x00000768:    40040000    ...@    DCD    1074003968
        0x0000076c:    50000200    ...P    DCD    1342177792
        0x00000770:    20000000    ...     DCD    536870912
        0x00000774:    00000fff    ....    DCD    4095
        0x00000778:    00030003    ....    DCD    196611
    $t
    i.PWM_EnableOutput
    PWM_EnableOutput
        0x0000077c:    3080        .0      ADDS     r0,r0,#0x80
        0x0000077e:    6d82        .m      LDR      r2,[r0,#0x58]
        0x00000780:    430a        .C      ORRS     r2,r2,r1
        0x00000782:    6582        .e      STR      r2,[r0,#0x58]
        0x00000784:    4770        pG      BX       lr
    i.PWM_Start
    PWM_Start
        0x00000786:    b570        p.      PUSH     {r4-r6,lr}
        0x00000788:    2200        ."      MOVS     r2,#0
        0x0000078a:    2501        .%      MOVS     r5,#1
        0x0000078c:    462b        +F      MOV      r3,r5
        0x0000078e:    4093        .@      LSLS     r3,r3,r2
        0x00000790:    420b        .B      TST      r3,r1
        0x00000792:    d006        ..      BEQ      0x7a2 ; PWM_Start + 28
        0x00000794:    6a04        .j      LDR      r4,[r0,#0x20]
        0x00000796:    0856        V.      LSRS     r6,r2,#1
        0x00000798:    0076        v.      LSLS     r6,r6,#1
        0x0000079a:    462b        +F      MOV      r3,r5
        0x0000079c:    40b3        .@      LSLS     r3,r3,r6
        0x0000079e:    431c        .C      ORRS     r4,r4,r3
        0x000007a0:    6204        .b      STR      r4,[r0,#0x20]
        0x000007a2:    1c52        R.      ADDS     r2,r2,#1
        0x000007a4:    2a06        .*      CMP      r2,#6
        0x000007a6:    d3f1        ..      BCC      0x78c ; PWM_Start + 6
        0x000007a8:    bd70        p.      POP      {r4-r6,pc}
        0x000007aa:    0000        ..      MOVS     r0,r0
    i.SYS_Init
    SYS_Init
        0x000007ac:    b570        p.      PUSH     {r4-r6,lr}
        0x000007ae:    2004        .       MOVS     r0,#4
        0x000007b0:    f7fffe22    ..".    BL       CLK_EnableXtalRC ; 0x3f8
        0x000007b4:    2010        .       MOVS     r0,#0x10
        0x000007b6:    f7ffff11    ....    BL       CLK_WaitClockReady ; 0x5dc
        0x000007ba:    2100        .!      MOVS     r1,#0
        0x000007bc:    2007        .       MOVS     r0,#7
        0x000007be:    f7fffeb9    ....    BL       CLK_SetHCLK ; 0x534
        0x000007c2:    2005        .       MOVS     r0,#5
        0x000007c4:    f7fffe18    ....    BL       CLK_EnableXtalRC ; 0x3f8
        0x000007c8:    4c20         L      LDR      r4,[pc,#128] ; [0x84c] = 0x2faf080
        0x000007ca:    4620         F      MOV      r0,r4
        0x000007cc:    f7fffe74    ..t.    BL       CLK_SetCoreClock ; 0x4b8
        0x000007d0:    2015        .       MOVS     r0,#0x15
        0x000007d2:    f7ffff03    ....    BL       CLK_WaitClockReady ; 0x5dc
        0x000007d6:    2100        .!      MOVS     r1,#0
        0x000007d8:    4608        .F      MOV      r0,r1
        0x000007da:    f7fffeab    ....    BL       CLK_SetHCLK ; 0x534
        0x000007de:    4d1c        .M      LDR      r5,[pc,#112] ; [0x850] = 0x57803d10
        0x000007e0:    4628        (F      MOV      r0,r5
        0x000007e2:    f7fffd25    ..%.    BL       CLK_EnableModuleClock ; 0x230
        0x000007e6:    4e1b        .N      LDR      r6,[pc,#108] ; [0x854] = 0xb3100011
        0x000007e8:    4630        0F      MOV      r0,r6
        0x000007ea:    f7fffd21    ..!.    BL       CLK_EnableModuleClock ; 0x230
        0x000007ee:    2200        ."      MOVS     r2,#0
        0x000007f0:    4611        .F      MOV      r1,r2
        0x000007f2:    4628        (F      MOV      r0,r5
        0x000007f4:    f7fffec2    ....    BL       CLK_SetModuleClock ; 0x57c
        0x000007f8:    2101        .!      MOVS     r1,#1
        0x000007fa:    2200        ."      MOVS     r2,#0
        0x000007fc:    0449        I.      LSLS     r1,r1,#17
        0x000007fe:    4630        0F      MOV      r0,r6
        0x00000800:    f7fffebc    ....    BL       CLK_SetModuleClock ; 0x57c
        0x00000804:    4814        .H      LDR      r0,[pc,#80] ; [0x858] = 0x8000011
        0x00000806:    f000f831    ..1.    BL       SYS_ResetModule ; 0x86c
        0x0000080a:    4914        .I      LDR      r1,[pc,#80] ; [0x85c] = 0x20000008
        0x0000080c:    4814        .H      LDR      r0,[pc,#80] ; [0x860] = 0x20000000
        0x0000080e:    600c        .`      STR      r4,[r1,#0]
        0x00000810:    6004        .`      STR      r4,[r0,#0]
        0x00000812:    4914        .I      LDR      r1,[pc,#80] ; [0x864] = 0x20000004
        0x00000814:    2032        2       MOVS     r0,#0x32
        0x00000816:    6008        .`      STR      r0,[r1,#0]
        0x00000818:    2005        .       MOVS     r0,#5
        0x0000081a:    0700        ..      LSLS     r0,r0,#28
        0x0000081c:    6b41        Ak      LDR      r1,[r0,#0x34]
        0x0000081e:    0889        ..      LSRS     r1,r1,#2
        0x00000820:    0089        ..      LSLS     r1,r1,#2
        0x00000822:    6341        Ac      STR      r1,[r0,#0x34]
        0x00000824:    6b41        Ak      LDR      r1,[r0,#0x34]
        0x00000826:    2203        ."      MOVS     r2,#3
        0x00000828:    4311        .C      ORRS     r1,r1,r2
        0x0000082a:    6341        Ac      STR      r1,[r0,#0x34]
        0x0000082c:    6b02        .k      LDR      r2,[r0,#0x30]
        0x0000082e:    2104        .!      MOVS     r1,#4
        0x00000830:    438a        .C      BICS     r2,r2,r1
        0x00000832:    6302        .c      STR      r2,[r0,#0x30]
        0x00000834:    6b02        .k      LDR      r2,[r0,#0x30]
        0x00000836:    430a        .C      ORRS     r2,r2,r1
        0x00000838:    6302        .c      STR      r2,[r0,#0x30]
        0x0000083a:    480b        .H      LDR      r0,[pc,#44] ; [0x868] = 0x50000040
        0x0000083c:    6a02        .j      LDR      r2,[r0,#0x20]
        0x0000083e:    2140        @!      MOVS     r1,#0x40
        0x00000840:    438a        .C      BICS     r2,r2,r1
        0x00000842:    6202        .b      STR      r2,[r0,#0x20]
        0x00000844:    6a02        .j      LDR      r2,[r0,#0x20]
        0x00000846:    430a        .C      ORRS     r2,r2,r1
        0x00000848:    6202        .b      STR      r2,[r0,#0x20]
        0x0000084a:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x0000084c:    02faf080    ....    DCD    50000000
        0x00000850:    57803d10    .=.W    DCD    1468022032
        0x00000854:    b3100011    ....    DCD    3004170257
        0x00000858:    08000011    ....    DCD    134217745
        0x0000085c:    20000008    ...     DCD    536870920
        0x00000860:    20000000    ...     DCD    536870912
        0x00000864:    20000004    ...     DCD    536870916
        0x00000868:    50000040    @..P    DCD    1342177344
    $t
    i.SYS_ResetModule
    SYS_ResetModule
        0x0000086c:    2105        .!      MOVS     r1,#5
        0x0000086e:    0e02        ..      LSRS     r2,r0,#24
        0x00000870:    0709        ..      LSLS     r1,r1,#28
        0x00000872:    1851        Q.      ADDS     r1,r2,r1
        0x00000874:    688b        .h      LDR      r3,[r1,#8]
        0x00000876:    2201        ."      MOVS     r2,#1
        0x00000878:    4082        .@      LSLS     r2,r2,r0
        0x0000087a:    4313        .C      ORRS     r3,r3,r2
        0x0000087c:    608b        .`      STR      r3,[r1,#8]
        0x0000087e:    6888        .h      LDR      r0,[r1,#8]
        0x00000880:    4390        .C      BICS     r0,r0,r2
        0x00000882:    6088        .`      STR      r0,[r1,#8]
        0x00000884:    4770        pG      BX       lr
        0x00000886:    0000        ..      MOVS     r0,r0
    i.SendChar_ToUART
    SendChar_ToUART
        0x00000888:    4906        .I      LDR      r1,[pc,#24] ; [0x8a4] = 0x40050000
        0x0000088a:    698a        .i      LDR      r2,[r1,#0x18]
        0x0000088c:    0212        ..      LSLS     r2,r2,#8
        0x0000088e:    d4fc        ..      BMI      0x88a ; SendChar_ToUART + 2
        0x00000890:    6008        .`      STR      r0,[r1,#0]
        0x00000892:    280a        .(      CMP      r0,#0xa
        0x00000894:    d104        ..      BNE      0x8a0 ; SendChar_ToUART + 24
        0x00000896:    6988        .i      LDR      r0,[r1,#0x18]
        0x00000898:    0200        ..      LSLS     r0,r0,#8
        0x0000089a:    d4fc        ..      BMI      0x896 ; SendChar_ToUART + 14
        0x0000089c:    200d        .       MOVS     r0,#0xd
        0x0000089e:    6008        .`      STR      r0,[r1,#0]
        0x000008a0:    4770        pG      BX       lr
    $d
        0x000008a2:    0000        ..      DCW    0
        0x000008a4:    40050000    ...@    DCD    1074069504
    $t
    i.SystemCoreClockUpdate
    SystemCoreClockUpdate
        0x000008a8:    b538        8.      PUSH     {r3-r5,lr}
        0x000008aa:    a01d        ..      ADR      r0,{pc}+0x76 ; 0x920
        0x000008ac:    6800        .h      LDR      r0,[r0,#0]
        0x000008ae:    4c1d        .L      LDR      r4,[pc,#116] ; [0x924] = 0x50000200
        0x000008b0:    9000        ..      STR      r0,[sp,#0]
        0x000008b2:    6a21        !j      LDR      r1,[r4,#0x20]
        0x000008b4:    1320         .      ASRS     r0,r4,#12
        0x000008b6:    4201        .B      TST      r1,r0
        0x000008b8:    d001        ..      BEQ      0x8be ; SystemCoreClockUpdate + 22
        0x000008ba:    2000        .       MOVS     r0,#0
        0x000008bc:    e016        ..      B        0x8ec ; SystemCoreClockUpdate + 68
        0x000008be:    0308        ..      LSLS     r0,r1,#12
        0x000008c0:    d501        ..      BPL      0x8c6 ; SystemCoreClockUpdate + 30
        0x000008c2:    4819        .H      LDR      r0,[pc,#100] ; [0x928] = 0x1518000
        0x000008c4:    e000        ..      B        0x8c8 ; SystemCoreClockUpdate + 32
        0x000008c6:    4819        .H      LDR      r0,[pc,#100] ; [0x92c] = 0xb71b00
        0x000008c8:    038a        ..      LSLS     r2,r1,#14
        0x000008ca:    d40f        ..      BMI      0x8ec ; SystemCoreClockUpdate + 68
        0x000008cc:    040a        ..      LSLS     r2,r1,#16
        0x000008ce:    0f92        ..      LSRS     r2,r2,#30
        0x000008d0:    466b        kF      MOV      r3,sp
        0x000008d2:    5c9b        .\      LDRB     r3,[r3,r2]
        0x000008d4:    05ca        ..      LSLS     r2,r1,#23
        0x000008d6:    0489        ..      LSLS     r1,r1,#18
        0x000008d8:    0dd2        ..      LSRS     r2,r2,#23
        0x000008da:    0ec9        ..      LSRS     r1,r1,#27
        0x000008dc:    1c89        ..      ADDS     r1,r1,#2
        0x000008de:    0880        ..      LSRS     r0,r0,#2
        0x000008e0:    1c92        ..      ADDS     r2,r2,#2
        0x000008e2:    4359        YC      MULS     r1,r3,r1
        0x000008e4:    4350        PC      MULS     r0,r2,r0
        0x000008e6:    f7fffc29    ..).    BL       __aeabi_uidiv ; 0x13c
        0x000008ea:    0080        ..      LSLS     r0,r0,#2
        0x000008ec:    4d10        .M      LDR      r5,[pc,#64] ; [0x930] = 0x20000000
        0x000008ee:    60a8        .`      STR      r0,[r5,#8]
        0x000008f0:    6921        !i      LDR      r1,[r4,#0x10]
        0x000008f2:    0749        I.      LSLS     r1,r1,#29
        0x000008f4:    0f49        I.      LSRS     r1,r1,#29
        0x000008f6:    2902        .)      CMP      r1,#2
        0x000008f8:    d003        ..      BEQ      0x902 ; SystemCoreClockUpdate + 90
        0x000008fa:    0088        ..      LSLS     r0,r1,#2
        0x000008fc:    4629        )F      MOV      r1,r5
        0x000008fe:    310c        .1      ADDS     r1,r1,#0xc
        0x00000900:    5808        .X      LDR      r0,[r1,r0]
        0x00000902:    69a1        .i      LDR      r1,[r4,#0x18]
        0x00000904:    0709        ..      LSLS     r1,r1,#28
        0x00000906:    0f09        ..      LSRS     r1,r1,#28
        0x00000908:    1c49        I.      ADDS     r1,r1,#1
        0x0000090a:    f7fffc17    ....    BL       __aeabi_uidiv ; 0x13c
        0x0000090e:    4909        .I      LDR      r1,[pc,#36] ; [0x934] = 0xf4240
        0x00000910:    6028        (`      STR      r0,[r5,#0]
        0x00000912:    104a        J.      ASRS     r2,r1,#1
        0x00000914:    1880        ..      ADDS     r0,r0,r2
        0x00000916:    f7fffc11    ....    BL       __aeabi_uidiv ; 0x13c
        0x0000091a:    6068        h`      STR      r0,[r5,#4]
        0x0000091c:    bd38        8.      POP      {r3-r5,pc}
    $d
        0x0000091e:    0000        ..      DCW    0
        0x00000920:    04020201    ....    DCD    67240449
        0x00000924:    50000200    ...P    DCD    1342177792
        0x00000928:    01518000    ..Q.    DCD    22118400
        0x0000092c:    00b71b00    ....    DCD    12000000
        0x00000930:    20000000    ...     DCD    536870912
        0x00000934:    000f4240    @B..    DCD    1000000
    $t
    i.SystemInit
    SystemInit
        0x00000938:    4770        pG      BX       lr
        0x0000093a:    0000        ..      MOVS     r0,r0
    i.UART02_IRQHandler
    UART02_IRQHandler
        0x0000093c:    b570        p.      PUSH     {r4-r6,lr}
        0x0000093e:    4c14        .L      LDR      r4,[pc,#80] ; [0x990] = 0x40050000
        0x00000940:    69e0        .i      LDR      r0,[r4,#0x1c]
        0x00000942:    4d14        .M      LDR      r5,[pc,#80] ; [0x994] = 0x40140000
        0x00000944:    05c0        ..      LSLS     r0,r0,#23
        0x00000946:    d41e        ..      BMI      0x986 ; UART02_IRQHandler + 74
        0x00000948:    bd70        p.      POP      {r4-r6,pc}
        0x0000094a:    6820         h      LDR      r0,[r4,#0]
        0x0000094c:    b2c1        ..      UXTB     r1,r0
        0x0000094e:    2972        r)      CMP      r1,#0x72
        0x00000950:    d002        ..      BEQ      0x958 ; UART02_IRQHandler + 28
        0x00000952:    2952        R)      CMP      r1,#0x52
        0x00000954:    d117        ..      BNE      0x986 ; UART02_IRQHandler + 74
        0x00000956:    e007        ..      B        0x968 ; UART02_IRQHandler + 44
        0x00000958:    230a        .#      MOVS     r3,#0xa
        0x0000095a:    22fa        ."      MOVS     r2,#0xfa
        0x0000095c:    2100        .!      MOVS     r1,#0
        0x0000095e:    4628        (F      MOV      r0,r5
        0x00000960:    f7fffe84    ....    BL       PWM_ConfigOutputChannel ; 0x66c
        0x00000964:    2008        .       MOVS     r0,#8
        0x00000966:    e006        ..      B        0x976 ; UART02_IRQHandler + 58
        0x00000968:    2364        d#      MOVS     r3,#0x64
        0x0000096a:    22fa        ."      MOVS     r2,#0xfa
        0x0000096c:    2100        .!      MOVS     r1,#0
        0x0000096e:    4628        (F      MOV      r0,r5
        0x00000970:    f7fffe7c    ..|.    BL       PWM_ConfigOutputChannel ; 0x66c
        0x00000974:    2014        .       MOVS     r0,#0x14
        0x00000976:    f000f88b    ....    BL       User_Delay ; 0xa90
        0x0000097a:    2300        .#      MOVS     r3,#0
        0x0000097c:    22fa        ."      MOVS     r2,#0xfa
        0x0000097e:    4619        .F      MOV      r1,r3
        0x00000980:    4628        (F      MOV      r0,r5
        0x00000982:    f7fffe73    ..s.    BL       PWM_ConfigOutputChannel ; 0x66c
        0x00000986:    69e0        .i      LDR      r0,[r4,#0x1c]
        0x00000988:    07c0        ..      LSLS     r0,r0,#31
        0x0000098a:    d1de        ..      BNE      0x94a ; UART02_IRQHandler + 14
        0x0000098c:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x0000098e:    0000        ..      DCW    0
        0x00000990:    40050000    ...@    DCD    1074069504
        0x00000994:    40140000    ...@    DCD    1075052544
    $t
    i.UART0_Init
    UART0_Init
        0x00000998:    b510        ..      PUSH     {r4,lr}
        0x0000099a:    4804        .H      LDR      r0,[pc,#16] ; [0x9ac] = 0x4000010
        0x0000099c:    f7ffff66    ..f.    BL       SYS_ResetModule ; 0x86c
        0x000009a0:    21e1        .!      MOVS     r1,#0xe1
        0x000009a2:    0249        I.      LSLS     r1,r1,#9
        0x000009a4:    4802        .H      LDR      r0,[pc,#8] ; [0x9b0] = 0x40050000
        0x000009a6:    f000f82f    ../.    BL       UART_Open ; 0xa08
        0x000009aa:    bd10        ..      POP      {r4,pc}
    $d
        0x000009ac:    04000010    ....    DCD    67108880
        0x000009b0:    40050000    ...@    DCD    1074069504
    $t
    i.UART_EnableInt
    UART_EnableInt
        0x000009b4:    b510        ..      PUSH     {r4,lr}
        0x000009b6:    6842        Bh      LDR      r2,[r0,#4]
        0x000009b8:    430a        .C      ORRS     r2,r2,r1
        0x000009ba:    6042        B`      STR      r2,[r0,#4]
        0x000009bc:    490d        .I      LDR      r1,[pc,#52] ; [0x9f4] = 0x40050000
        0x000009be:    4288        .B      CMP      r0,r1
        0x000009c0:    d009        ..      BEQ      0x9d6 ; UART_EnableInt + 34
        0x000009c2:    490d        .I      LDR      r1,[pc,#52] ; [0x9f8] = 0x40150000
        0x000009c4:    4288        .B      CMP      r0,r1
        0x000009c6:    d103        ..      BNE      0x9d0 ; UART_EnableInt + 28
        0x000009c8:    200d        .       MOVS     r0,#0xd
        0x000009ca:    f7fffe45    ..E.    BL       NVIC_EnableIRQ ; 0x658
        0x000009ce:    bd10        ..      POP      {r4,pc}
        0x000009d0:    490a        .I      LDR      r1,[pc,#40] ; [0x9fc] = 0x40154000
        0x000009d2:    4288        .B      CMP      r0,r1
        0x000009d4:    d101        ..      BNE      0x9da ; UART_EnableInt + 38
        0x000009d6:    200c        .       MOVS     r0,#0xc
        0x000009d8:    e7f7        ..      B        0x9ca ; UART_EnableInt + 22
        0x000009da:    4909        .I      LDR      r1,[pc,#36] ; [0xa00] = 0x40054000
        0x000009dc:    4288        .B      CMP      r0,r1
        0x000009de:    d101        ..      BNE      0x9e4 ; UART_EnableInt + 48
        0x000009e0:    200f        .       MOVS     r0,#0xf
        0x000009e2:    e7f2        ..      B        0x9ca ; UART_EnableInt + 22
        0x000009e4:    4907        .I      LDR      r1,[pc,#28] ; [0xa04] = 0x40058000
        0x000009e6:    4288        .B      CMP      r0,r1
        0x000009e8:    d101        ..      BNE      0x9ee ; UART_EnableInt + 58
        0x000009ea:    2010        .       MOVS     r0,#0x10
        0x000009ec:    e7ed        ..      B        0x9ca ; UART_EnableInt + 22
        0x000009ee:    2011        .       MOVS     r0,#0x11
        0x000009f0:    e7eb        ..      B        0x9ca ; UART_EnableInt + 22
    $d
        0x000009f2:    0000        ..      DCW    0
        0x000009f4:    40050000    ...@    DCD    1074069504
        0x000009f8:    40150000    ...@    DCD    1075118080
        0x000009fc:    40154000    .@.@    DCD    1075134464
        0x00000a00:    40054000    .@.@    DCD    1074085888
        0x00000a04:    40058000    ...@    DCD    1074102272
    $t
    i.UART_Open
    UART_Open
        0x00000a08:    b5f0        ..      PUSH     {r4-r7,lr}
        0x00000a0a:    4604        .F      MOV      r4,r0
        0x00000a0c:    481c        .H      LDR      r0,[pc,#112] ; [0xa80] = 0xfd0
        0x00000a0e:    460d        .F      MOV      r5,r1
        0x00000a10:    c80f        ..      LDM      r0,{r0-r3}
        0x00000a12:    b085        ..      SUB      sp,sp,#0x14
        0x00000a14:    466e        nF      MOV      r6,sp
        0x00000a16:    c60f        ..      STM      r6!,{r0-r3}
        0x00000a18:    481a        .H      LDR      r0,[pc,#104] ; [0xa84] = 0x50000200
        0x00000a1a:    6941        Ai      LDR      r1,[r0,#0x14]
        0x00000a1c:    6980        .i      LDR      r0,[r0,#0x18]
        0x00000a1e:    018a        ..      LSLS     r2,r1,#6
        0x00000a20:    2103        .!      MOVS     r1,#3
        0x00000a22:    0f96        ..      LSRS     r6,r2,#30
        0x00000a24:    0500        ..      LSLS     r0,r0,#20
        0x00000a26:    0f07        ..      LSRS     r7,r0,#28
        0x00000a28:    2000        .       MOVS     r0,#0
        0x00000a2a:    6320         c      STR      r0,[r4,#0x30]
        0x00000a2c:    60e1        .`      STR      r1,[r4,#0xc]
        0x00000a2e:    68a0        .h      LDR      r0,[r4,#8]
        0x00000a30:    4915        .I      LDR      r1,[pc,#84] ; [0xa88] = 0xfff0ff0f
        0x00000a32:    4008        .@      ANDS     r0,r0,r1
        0x00000a34:    60a0        .`      STR      r0,[r4,#8]
        0x00000a36:    2e01        ..      CMP      r6,#1
        0x00000a38:    d102        ..      BNE      0xa40 ; UART_Open + 56
        0x00000a3a:    f7fffce5    ....    BL       CLK_GetPLLClockFreq ; 0x408
        0x00000a3e:    9001        ..      STR      r0,[sp,#4]
        0x00000a40:    2d00        .-      CMP      r5,#0
        0x00000a42:    d01b        ..      BEQ      0xa7c ; UART_Open + 116
        0x00000a44:    00b1        ..      LSLS     r1,r6,#2
        0x00000a46:    4668        hF      MOV      r0,sp
        0x00000a48:    5840        @X      LDR      r0,[r0,r1]
        0x00000a4a:    1c79        y.      ADDS     r1,r7,#1
        0x00000a4c:    f7fffb76    ..v.    BL       __aeabi_uidiv ; 0x13c
        0x00000a50:    4606        .F      MOV      r6,r0
        0x00000a52:    0869        i.      LSRS     r1,r5,#1
        0x00000a54:    1840        @.      ADDS     r0,r0,r1
        0x00000a56:    4629        )F      MOV      r1,r5
        0x00000a58:    f7fffb70    ..p.    BL       __aeabi_uidiv ; 0x13c
        0x00000a5c:    490b        .I      LDR      r1,[pc,#44] ; [0xa8c] = 0xffff
        0x00000a5e:    1e80        ..      SUBS     r0,r0,#2
        0x00000a60:    4288        .B      CMP      r0,r1
        0x00000a62:    d907        ..      BLS      0xa74 ; UART_Open + 108
        0x00000a64:    00e9        ..      LSLS     r1,r5,#3
        0x00000a66:    1870        p.      ADDS     r0,r6,r1
        0x00000a68:    4629        )F      MOV      r1,r5
        0x00000a6a:    f7fffb67    ..g.    BL       __aeabi_uidiv ; 0x13c
        0x00000a6e:    0900        ..      LSRS     r0,r0,#4
        0x00000a70:    1e80        ..      SUBS     r0,r0,#2
        0x00000a72:    e002        ..      B        0xa7a ; UART_Open + 114
        0x00000a74:    2103        .!      MOVS     r1,#3
        0x00000a76:    0709        ..      LSLS     r1,r1,#28
        0x00000a78:    4308        .C      ORRS     r0,r0,r1
        0x00000a7a:    6260        `b      STR      r0,[r4,#0x24]
        0x00000a7c:    b005        ..      ADD      sp,sp,#0x14
        0x00000a7e:    bdf0        ..      POP      {r4-r7,pc}
    $d
        0x00000a80:    00000fd0    ....    DCD    4048
        0x00000a84:    50000200    ...P    DCD    1342177792
        0x00000a88:    fff0ff0f    ....    DCD    4293984015
        0x00000a8c:    0000ffff    ....    DCD    65535
    $t
    i.User_Delay
    User_Delay
        0x00000a90:    4a04        .J      LDR      r2,[pc,#16] ; [0xaa4] = 0xfde8
        0x00000a92:    e004        ..      B        0xa9e ; User_Delay + 14
        0x00000a94:    2100        .!      MOVS     r1,#0
        0x00000a96:    1c49        I.      ADDS     r1,r1,#1
        0x00000a98:    4291        .B      CMP      r1,r2
        0x00000a9a:    d9fc        ..      BLS      0xa96 ; User_Delay + 6
        0x00000a9c:    1e40        @.      SUBS     r0,r0,#1
        0x00000a9e:    2800        .(      CMP      r0,#0
        0x00000aa0:    d1f8        ..      BNE      0xa94 ; User_Delay + 4
        0x00000aa2:    4770        pG      BX       lr
    $d
        0x00000aa4:    0000fde8    ....    DCD    65000
    $t
    i.User_GPIO_Init
    User_GPIO_Init
        0x00000aa8:    b570        p.      PUSH     {r4-r6,lr}
        0x00000aaa:    24ff        .$      MOVS     r4,#0xff
        0x00000aac:    4d11        .M      LDR      r5,[pc,#68] ; [0xaf4] = 0x50004080
        0x00000aae:    3401        .4      ADDS     r4,#1
        0x00000ab0:    2200        ."      MOVS     r2,#0
        0x00000ab2:    4621        !F      MOV      r1,r4
        0x00000ab4:    4628        (F      MOV      r0,r5
        0x00000ab6:    f7fffda7    ....    BL       GPIO_SetMode ; 0x608
        0x00000aba:    2200        ."      MOVS     r2,#0
        0x00000abc:    4621        !F      MOV      r1,r4
        0x00000abe:    4628        (F      MOV      r0,r5
        0x00000ac0:    f7fffda2    ....    BL       GPIO_SetMode ; 0x608
        0x00000ac4:    2200        ."      MOVS     r2,#0
        0x00000ac6:    4621        !F      MOV      r1,r4
        0x00000ac8:    4628        (F      MOV      r0,r5
        0x00000aca:    f7fffd9d    ....    BL       GPIO_SetMode ; 0x608
        0x00000ace:    2200        ."      MOVS     r2,#0
        0x00000ad0:    4621        !F      MOV      r1,r4
        0x00000ad2:    4628        (F      MOV      r0,r5
        0x00000ad4:    f7fffd98    ....    BL       GPIO_SetMode ; 0x608
        0x00000ad8:    4806        .H      LDR      r0,[pc,#24] ; [0xaf4] = 0x50004080
        0x00000ada:    2200        ."      MOVS     r2,#0
        0x00000adc:    4621        !F      MOV      r1,r4
        0x00000ade:    3840        @8      SUBS     r0,r0,#0x40
        0x00000ae0:    f7fffd92    ....    BL       GPIO_SetMode ; 0x608
        0x00000ae4:    4803        .H      LDR      r0,[pc,#12] ; [0xaf4] = 0x50004080
        0x00000ae6:    2200        ."      MOVS     r2,#0
        0x00000ae8:    4621        !F      MOV      r1,r4
        0x00000aea:    3880        .8      SUBS     r0,r0,#0x80
        0x00000aec:    f7fffd8c    ....    BL       GPIO_SetMode ; 0x608
        0x00000af0:    bd70        p.      POP      {r4-r6,pc}
    $d
        0x00000af2:    0000        ..      DCW    0
        0x00000af4:    50004080    .@.P    DCD    1342193792
    $t
    i.__0printf$5
    __0printf$5
    __1printf$5
    __2printf
        0x00000af8:    b40f        ..      PUSH     {r0-r3}
        0x00000afa:    b510        ..      PUSH     {r4,lr}
        0x00000afc:    a903        ..      ADD      r1,sp,#0xc
        0x00000afe:    4b04        .K      LDR      r3,[pc,#16] ; [0xb10] = 0xe15
        0x00000b00:    4a04        .J      LDR      r2,[pc,#16] ; [0xb14] = 0x2000002c
        0x00000b02:    9802        ..      LDR      r0,[sp,#8]
        0x00000b04:    f000f818    ....    BL       _printf_core ; 0xb38
        0x00000b08:    bc10        ..      POP      {r4}
        0x00000b0a:    bc08        ..      POP      {r3}
        0x00000b0c:    b004        ..      ADD      sp,sp,#0x10
        0x00000b0e:    4718        .G      BX       r3
    $d
        0x00000b10:    00000e15    ....    DCD    3605
        0x00000b14:    2000002c    ,..     DCD    536870956
    $t
    i.__scatterload_copy
    __scatterload_copy
        0x00000b18:    e002        ..      B        0xb20 ; __scatterload_copy + 8
        0x00000b1a:    c808        ..      LDM      r0!,{r3}
        0x00000b1c:    1f12        ..      SUBS     r2,r2,#4
        0x00000b1e:    c108        ..      STM      r1!,{r3}
        0x00000b20:    2a00        .*      CMP      r2,#0
        0x00000b22:    d1fa        ..      BNE      0xb1a ; __scatterload_copy + 2
        0x00000b24:    4770        pG      BX       lr
    i.__scatterload_null
    __scatterload_null
        0x00000b26:    4770        pG      BX       lr
    i.__scatterload_zeroinit
    __scatterload_zeroinit
        0x00000b28:    2000        .       MOVS     r0,#0
        0x00000b2a:    e001        ..      B        0xb30 ; __scatterload_zeroinit + 8
        0x00000b2c:    c101        ..      STM      r1!,{r0}
        0x00000b2e:    1f12        ..      SUBS     r2,r2,#4
        0x00000b30:    2a00        .*      CMP      r2,#0
        0x00000b32:    d1fb        ..      BNE      0xb2c ; __scatterload_zeroinit + 4
        0x00000b34:    4770        pG      BX       lr
        0x00000b36:    0000        ..      MOVS     r0,r0
    i._printf_core
    _printf_core
        0x00000b38:    b5ff        ..      PUSH     {r0-r7,lr}
        0x00000b3a:    b08f        ..      SUB      sp,sp,#0x3c
        0x00000b3c:    460f        .F      MOV      r7,r1
        0x00000b3e:    4604        .F      MOV      r4,r0
        0x00000b40:    2600        .&      MOVS     r6,#0
        0x00000b42:    e006        ..      B        0xb52 ; _printf_core + 26
        0x00000b44:    2825        %(      CMP      r0,#0x25
        0x00000b46:    d00a        ..      BEQ      0xb5e ; _printf_core + 38
        0x00000b48:    9a12        ..      LDR      r2,[sp,#0x48]
        0x00000b4a:    9911        ..      LDR      r1,[sp,#0x44]
        0x00000b4c:    4790        .G      BLX      r2
        0x00000b4e:    1c64        d.      ADDS     r4,r4,#1
        0x00000b50:    1c76        v.      ADDS     r6,r6,#1
        0x00000b52:    7820         x      LDRB     r0,[r4,#0]
        0x00000b54:    2800        .(      CMP      r0,#0
        0x00000b56:    d1f5        ..      BNE      0xb44 ; _printf_core + 12
        0x00000b58:    4630        0F      MOV      r0,r6
        0x00000b5a:    b013        ..      ADD      sp,sp,#0x4c
        0x00000b5c:    bdf0        ..      POP      {r4-r7,pc}
        0x00000b5e:    2500        .%      MOVS     r5,#0
        0x00000b60:    2101        .!      MOVS     r1,#1
        0x00000b62:    4aa1        .J      LDR      r2,[pc,#644] ; [0xde8] = 0x12809
        0x00000b64:    9500        ..      STR      r5,[sp,#0]
        0x00000b66:    e000        ..      B        0xb6a ; _printf_core + 50
        0x00000b68:    4305        .C      ORRS     r5,r5,r0
        0x00000b6a:    1c64        d.      ADDS     r4,r4,#1
        0x00000b6c:    7823        #x      LDRB     r3,[r4,#0]
        0x00000b6e:    4608        .F      MOV      r0,r1
        0x00000b70:    3b20         ;      SUBS     r3,r3,#0x20
        0x00000b72:    4098        .@      LSLS     r0,r0,r3
        0x00000b74:    4210        .B      TST      r0,r2
        0x00000b76:    d1f7        ..      BNE      0xb68 ; _printf_core + 48
        0x00000b78:    7820         x      LDRB     r0,[r4,#0]
        0x00000b7a:    282e        .(      CMP      r0,#0x2e
        0x00000b7c:    d115        ..      BNE      0xbaa ; _printf_core + 114
        0x00000b7e:    2004        .       MOVS     r0,#4
        0x00000b80:    4305        .C      ORRS     r5,r5,r0
        0x00000b82:    7860        `x      LDRB     r0,[r4,#1]
        0x00000b84:    1c64        d.      ADDS     r4,r4,#1
        0x00000b86:    282a        *(      CMP      r0,#0x2a
        0x00000b88:    d10a        ..      BNE      0xba0 ; _printf_core + 104
        0x00000b8a:    cf01        ..      LDM      r7!,{r0}
        0x00000b8c:    1c64        d.      ADDS     r4,r4,#1
        0x00000b8e:    9000        ..      STR      r0,[sp,#0]
        0x00000b90:    e00b        ..      B        0xbaa ; _printf_core + 114
        0x00000b92:    9900        ..      LDR      r1,[sp,#0]
        0x00000b94:    220a        ."      MOVS     r2,#0xa
        0x00000b96:    4351        QC      MULS     r1,r2,r1
        0x00000b98:    3930        09      SUBS     r1,r1,#0x30
        0x00000b9a:    1840        @.      ADDS     r0,r0,r1
        0x00000b9c:    1c64        d.      ADDS     r4,r4,#1
        0x00000b9e:    9000        ..      STR      r0,[sp,#0]
        0x00000ba0:    7820         x      LDRB     r0,[r4,#0]
        0x00000ba2:    4601        .F      MOV      r1,r0
        0x00000ba4:    3930        09      SUBS     r1,r1,#0x30
        0x00000ba6:    2909        .)      CMP      r1,#9
        0x00000ba8:    d9f3        ..      BLS      0xb92 ; _printf_core + 90
        0x00000baa:    7820         x      LDRB     r0,[r4,#0]
        0x00000bac:    286c        l(      CMP      r0,#0x6c
        0x00000bae:    d00e        ..      BEQ      0xbce ; _printf_core + 150
        0x00000bb0:    dc04        ..      BGT      0xbbc ; _printf_core + 132
        0x00000bb2:    284c        L(      CMP      r0,#0x4c
        0x00000bb4:    d013        ..      BEQ      0xbde ; _printf_core + 166
        0x00000bb6:    286a        j(      CMP      r0,#0x6a
        0x00000bb8:    d112        ..      BNE      0xbe0 ; _printf_core + 168
        0x00000bba:    e004        ..      B        0xbc6 ; _printf_core + 142
        0x00000bbc:    2874        t(      CMP      r0,#0x74
        0x00000bbe:    d00e        ..      BEQ      0xbde ; _printf_core + 166
        0x00000bc0:    287a        z(      CMP      r0,#0x7a
        0x00000bc2:    d10d        ..      BNE      0xbe0 ; _printf_core + 168
        0x00000bc4:    e00b        ..      B        0xbde ; _printf_core + 166
        0x00000bc6:    2001        .       MOVS     r0,#1
        0x00000bc8:    0540        @.      LSLS     r0,r0,#21
        0x00000bca:    4305        .C      ORRS     r5,r5,r0
        0x00000bcc:    e007        ..      B        0xbde ; _printf_core + 166
        0x00000bce:    2101        .!      MOVS     r1,#1
        0x00000bd0:    0509        ..      LSLS     r1,r1,#20
        0x00000bd2:    7862        bx      LDRB     r2,[r4,#1]
        0x00000bd4:    430d        .C      ORRS     r5,r5,r1
        0x00000bd6:    4282        .B      CMP      r2,r0
        0x00000bd8:    d101        ..      BNE      0xbde ; _printf_core + 166
        0x00000bda:    186d        m.      ADDS     r5,r5,r1
        0x00000bdc:    1c64        d.      ADDS     r4,r4,#1
        0x00000bde:    1c64        d.      ADDS     r4,r4,#1
        0x00000be0:    7820         x      LDRB     r0,[r4,#0]
        0x00000be2:    4686        .F      MOV      lr,r0
        0x00000be4:    2869        i(      CMP      r0,#0x69
        0x00000be6:    d04a        J.      BEQ      0xc7e ; _printf_core + 326
        0x00000be8:    dc08        ..      BGT      0xbfc ; _printf_core + 196
        0x00000bea:    2800        .(      CMP      r0,#0
        0x00000bec:    d0b4        ..      BEQ      0xb58 ; _printf_core + 32
        0x00000bee:    2858        X(      CMP      r0,#0x58
        0x00000bf0:    d06d        m.      BEQ      0xcce ; _printf_core + 406
        0x00000bf2:    2863        c(      CMP      r0,#0x63
        0x00000bf4:    d010        ..      BEQ      0xc18 ; _printf_core + 224
        0x00000bf6:    2864        d(      CMP      r0,#0x64
        0x00000bf8:    d108        ..      BNE      0xc0c ; _printf_core + 212
        0x00000bfa:    e040        @.      B        0xc7e ; _printf_core + 326
        0x00000bfc:    2870        p(      CMP      r0,#0x70
        0x00000bfe:    d06b        k.      BEQ      0xcd8 ; _printf_core + 416
        0x00000c00:    2873        s(      CMP      r0,#0x73
        0x00000c02:    d012        ..      BEQ      0xc2a ; _printf_core + 242
        0x00000c04:    2875        u(      CMP      r0,#0x75
        0x00000c06:    d060        `.      BEQ      0xcca ; _printf_core + 402
        0x00000c08:    2878        x(      CMP      r0,#0x78
        0x00000c0a:    d060        `.      BEQ      0xcce ; _printf_core + 406
        0x00000c0c:    9a12        ..      LDR      r2,[sp,#0x48]
        0x00000c0e:    4670        pF      MOV      r0,lr
        0x00000c10:    9911        ..      LDR      r1,[sp,#0x44]
        0x00000c12:    4790        .G      BLX      r2
        0x00000c14:    1c76        v.      ADDS     r6,r6,#1
        0x00000c16:    e0e5        ..      B        0xde4 ; _printf_core + 684
        0x00000c18:    7838        8x      LDRB     r0,[r7,#0]
        0x00000c1a:    4669        iF      MOV      r1,sp
        0x00000c1c:    7208        .r      STRB     r0,[r1,#8]
        0x00000c1e:    2000        .       MOVS     r0,#0
        0x00000c20:    7248        Hr      STRB     r0,[r1,#9]
        0x00000c22:    a802        ..      ADD      r0,sp,#8
        0x00000c24:    9001        ..      STR      r0,[sp,#4]
        0x00000c26:    2001        .       MOVS     r0,#1
        0x00000c28:    e003        ..      B        0xc32 ; _printf_core + 250
        0x00000c2a:    6838        8h      LDR      r0,[r7,#0]
        0x00000c2c:    9001        ..      STR      r0,[sp,#4]
        0x00000c2e:    2000        .       MOVS     r0,#0
        0x00000c30:    43c0        .C      MVNS     r0,r0
        0x00000c32:    1d3f        ?.      ADDS     r7,r7,#4
        0x00000c34:    0769        i.      LSLS     r1,r5,#29
        0x00000c36:    d50c        ..      BPL      0xc52 ; _printf_core + 282
        0x00000c38:    2500        .%      MOVS     r5,#0
        0x00000c3a:    e000        ..      B        0xc3e ; _printf_core + 262
        0x00000c3c:    1c6d        m.      ADDS     r5,r5,#1
        0x00000c3e:    9900        ..      LDR      r1,[sp,#0]
        0x00000c40:    428d        .B      CMP      r5,r1
        0x00000c42:    da0f        ..      BGE      0xc64 ; _printf_core + 300
        0x00000c44:    4285        .B      CMP      r5,r0
        0x00000c46:    dbf9        ..      BLT      0xc3c ; _printf_core + 260
        0x00000c48:    9901        ..      LDR      r1,[sp,#4]
        0x00000c4a:    5d49        I]      LDRB     r1,[r1,r5]
        0x00000c4c:    2900        .)      CMP      r1,#0
        0x00000c4e:    d1f5        ..      BNE      0xc3c ; _printf_core + 260
        0x00000c50:    e008        ..      B        0xc64 ; _printf_core + 300
        0x00000c52:    2500        .%      MOVS     r5,#0
        0x00000c54:    e000        ..      B        0xc58 ; _printf_core + 288
        0x00000c56:    1c6d        m.      ADDS     r5,r5,#1
        0x00000c58:    4285        .B      CMP      r5,r0
        0x00000c5a:    dbfc        ..      BLT      0xc56 ; _printf_core + 286
        0x00000c5c:    9901        ..      LDR      r1,[sp,#4]
        0x00000c5e:    5d49        I]      LDRB     r1,[r1,r5]
        0x00000c60:    2900        .)      CMP      r1,#0
        0x00000c62:    d1f8        ..      BNE      0xc56 ; _printf_core + 286
        0x00000c64:    1976        v.      ADDS     r6,r6,r5
        0x00000c66:    e007        ..      B        0xc78 ; _printf_core + 320
        0x00000c68:    9801        ..      LDR      r0,[sp,#4]
        0x00000c6a:    9901        ..      LDR      r1,[sp,#4]
        0x00000c6c:    7800        .x      LDRB     r0,[r0,#0]
        0x00000c6e:    1c49        I.      ADDS     r1,r1,#1
        0x00000c70:    9101        ..      STR      r1,[sp,#4]
        0x00000c72:    9a12        ..      LDR      r2,[sp,#0x48]
        0x00000c74:    9911        ..      LDR      r1,[sp,#0x44]
        0x00000c76:    4790        .G      BLX      r2
        0x00000c78:    1e6d        m.      SUBS     r5,r5,#1
        0x00000c7a:    d2f5        ..      BCS      0xc68 ; _printf_core + 304
        0x00000c7c:    e0b2        ..      B        0xde4 ; _printf_core + 684
        0x00000c7e:    200a        .       MOVS     r0,#0xa
        0x00000c80:    9002        ..      STR      r0,[sp,#8]
        0x00000c82:    2100        .!      MOVS     r1,#0
        0x00000c84:    0268        h.      LSLS     r0,r5,#9
        0x00000c86:    0f40        @.      LSRS     r0,r0,#29
        0x00000c88:    9103        ..      STR      r1,[sp,#0xc]
        0x00000c8a:    2802        .(      CMP      r0,#2
        0x00000c8c:    d00c        ..      BEQ      0xca8 ; _printf_core + 368
        0x00000c8e:    cf01        ..      LDM      r7!,{r0}
        0x00000c90:    17c1        ..      ASRS     r1,r0,#31
        0x00000c92:    4684        .F      MOV      r12,r0
        0x00000c94:    2900        .)      CMP      r1,#0
        0x00000c96:    da0d        ..      BGE      0xcb4 ; _printf_core + 380
        0x00000c98:    4662        bF      MOV      r2,r12
        0x00000c9a:    4608        .F      MOV      r0,r1
        0x00000c9c:    4252        RB      RSBS     r2,r2,#0
        0x00000c9e:    2100        .!      MOVS     r1,#0
        0x00000ca0:    4181        .A      SBCS     r1,r1,r0
        0x00000ca2:    4694        .F      MOV      r12,r2
        0x00000ca4:    202d        -       MOVS     r0,#0x2d
        0x00000ca6:    e008        ..      B        0xcba ; _printf_core + 386
        0x00000ca8:    1dff        ..      ADDS     r7,r7,#7
        0x00000caa:    08ff        ..      LSRS     r7,r7,#3
        0x00000cac:    00ff        ..      LSLS     r7,r7,#3
        0x00000cae:    cf03        ..      LDM      r7!,{r0,r1}
        0x00000cb0:    4684        .F      MOV      r12,r0
        0x00000cb2:    e7ef        ..      B        0xc94 ; _printf_core + 348
        0x00000cb4:    0528        (.      LSLS     r0,r5,#20
        0x00000cb6:    d504        ..      BPL      0xcc2 ; _printf_core + 394
        0x00000cb8:    202b        +       MOVS     r0,#0x2b
        0x00000cba:    466a        jF      MOV      r2,sp
        0x00000cbc:    7410        .t      STRB     r0,[r2,#0x10]
        0x00000cbe:    2001        .       MOVS     r0,#1
        0x00000cc0:    e03c        <.      B        0xd3c ; _printf_core + 516
        0x00000cc2:    07e8        ..      LSLS     r0,r5,#31
        0x00000cc4:    d03a        :.      BEQ      0xd3c ; _printf_core + 516
        0x00000cc6:    2020                MOVS     r0,#0x20
        0x00000cc8:    e7f7        ..      B        0xcba ; _printf_core + 386
        0x00000cca:    200a        .       MOVS     r0,#0xa
        0x00000ccc:    e000        ..      B        0xcd0 ; _printf_core + 408
        0x00000cce:    2010        .       MOVS     r0,#0x10
        0x00000cd0:    2100        .!      MOVS     r1,#0
        0x00000cd2:    9103        ..      STR      r1,[sp,#0xc]
        0x00000cd4:    9002        ..      STR      r0,[sp,#8]
        0x00000cd6:    e007        ..      B        0xce8 ; _printf_core + 432
        0x00000cd8:    2010        .       MOVS     r0,#0x10
        0x00000cda:    9002        ..      STR      r0,[sp,#8]
        0x00000cdc:    2100        .!      MOVS     r1,#0
        0x00000cde:    2004        .       MOVS     r0,#4
        0x00000ce0:    4305        .C      ORRS     r5,r5,r0
        0x00000ce2:    2008        .       MOVS     r0,#8
        0x00000ce4:    9103        ..      STR      r1,[sp,#0xc]
        0x00000ce6:    9000        ..      STR      r0,[sp,#0]
        0x00000ce8:    0268        h.      LSLS     r0,r5,#9
        0x00000cea:    0f40        @.      LSRS     r0,r0,#29
        0x00000cec:    2802        .(      CMP      r0,#2
        0x00000cee:    d010        ..      BEQ      0xd12 ; _printf_core + 474
        0x00000cf0:    cf01        ..      LDM      r7!,{r0}
        0x00000cf2:    2100        .!      MOVS     r1,#0
        0x00000cf4:    4684        .F      MOV      r12,r0
        0x00000cf6:    2000        .       MOVS     r0,#0
        0x00000cf8:    900d        ..      STR      r0,[sp,#0x34]
        0x00000cfa:    0728        (.      LSLS     r0,r5,#28
        0x00000cfc:    d51f        ..      BPL      0xd3e ; _printf_core + 518
        0x00000cfe:    4670        pF      MOV      r0,lr
        0x00000d00:    2870        p(      CMP      r0,#0x70
        0x00000d02:    d00c        ..      BEQ      0xd1e ; _printf_core + 486
        0x00000d04:    9a02        ..      LDR      r2,[sp,#8]
        0x00000d06:    2010        .       MOVS     r0,#0x10
        0x00000d08:    9b03        ..      LDR      r3,[sp,#0xc]
        0x00000d0a:    4042        B@      EORS     r2,r2,r0
        0x00000d0c:    431a        .C      ORRS     r2,r2,r3
        0x00000d0e:    d00c        ..      BEQ      0xd2a ; _printf_core + 498
        0x00000d10:    e015        ..      B        0xd3e ; _printf_core + 518
        0x00000d12:    1dff        ..      ADDS     r7,r7,#7
        0x00000d14:    08ff        ..      LSRS     r7,r7,#3
        0x00000d16:    00ff        ..      LSLS     r7,r7,#3
        0x00000d18:    cf03        ..      LDM      r7!,{r0,r1}
        0x00000d1a:    4684        .F      MOV      r12,r0
        0x00000d1c:    e7eb        ..      B        0xcf6 ; _printf_core + 446
        0x00000d1e:    2040        @       MOVS     r0,#0x40
        0x00000d20:    466a        jF      MOV      r2,sp
        0x00000d22:    7410        .t      STRB     r0,[r2,#0x10]
        0x00000d24:    2001        .       MOVS     r0,#1
        0x00000d26:    900d        ..      STR      r0,[sp,#0x34]
        0x00000d28:    e00c        ..      B        0xd44 ; _printf_core + 524
        0x00000d2a:    4660        `F      MOV      r0,r12
        0x00000d2c:    4308        .C      ORRS     r0,r0,r1
        0x00000d2e:    d006        ..      BEQ      0xd3e ; _printf_core + 518
        0x00000d30:    2030        0       MOVS     r0,#0x30
        0x00000d32:    466a        jF      MOV      r2,sp
        0x00000d34:    7410        .t      STRB     r0,[r2,#0x10]
        0x00000d36:    4670        pF      MOV      r0,lr
        0x00000d38:    7450        Pt      STRB     r0,[r2,#0x11]
        0x00000d3a:    2002        .       MOVS     r0,#2
        0x00000d3c:    900d        ..      STR      r0,[sp,#0x34]
        0x00000d3e:    4670        pF      MOV      r0,lr
        0x00000d40:    2858        X(      CMP      r0,#0x58
        0x00000d42:    d004        ..      BEQ      0xd4e ; _printf_core + 534
        0x00000d44:    a029        ).      ADR      r0,{pc}+0xa8 ; 0xdec
        0x00000d46:    9001        ..      STR      r0,[sp,#4]
        0x00000d48:    a80d        ..      ADD      r0,sp,#0x34
        0x00000d4a:    900e        ..      STR      r0,[sp,#0x38]
        0x00000d4c:    e00d        ..      B        0xd6a ; _printf_core + 562
        0x00000d4e:    a02c        ,.      ADR      r0,{pc}+0xb2 ; 0xe00
        0x00000d50:    e7f9        ..      B        0xd46 ; _printf_core + 526
        0x00000d52:    4660        `F      MOV      r0,r12
        0x00000d54:    9b03        ..      LDR      r3,[sp,#0xc]
        0x00000d56:    9a02        ..      LDR      r2,[sp,#8]
        0x00000d58:    f7fffa06    ....    BL       __aeabi_uldivmod ; 0x168
        0x00000d5c:    9b01        ..      LDR      r3,[sp,#4]
        0x00000d5e:    4684        .F      MOV      r12,r0
        0x00000d60:    5c9b        .\      LDRB     r3,[r3,r2]
        0x00000d62:    9a0e        ..      LDR      r2,[sp,#0x38]
        0x00000d64:    1e52        R.      SUBS     r2,r2,#1
        0x00000d66:    920e        ..      STR      r2,[sp,#0x38]
        0x00000d68:    7013        .p      STRB     r3,[r2,#0]
        0x00000d6a:    4660        `F      MOV      r0,r12
        0x00000d6c:    4308        .C      ORRS     r0,r0,r1
        0x00000d6e:    d1f0        ..      BNE      0xd52 ; _printf_core + 538
        0x00000d70:    980e        ..      LDR      r0,[sp,#0x38]
        0x00000d72:    a905        ..      ADD      r1,sp,#0x14
        0x00000d74:    1a08        ..      SUBS     r0,r1,r0
        0x00000d76:    3020         0      ADDS     r0,r0,#0x20
        0x00000d78:    9001        ..      STR      r0,[sp,#4]
        0x00000d7a:    0768        h.      LSLS     r0,r5,#29
        0x00000d7c:    d501        ..      BPL      0xd82 ; _printf_core + 586
        0x00000d7e:    9800        ..      LDR      r0,[sp,#0]
        0x00000d80:    e001        ..      B        0xd86 ; _printf_core + 590
        0x00000d82:    2001        .       MOVS     r0,#1
        0x00000d84:    9000        ..      STR      r0,[sp,#0]
        0x00000d86:    9901        ..      LDR      r1,[sp,#4]
        0x00000d88:    4288        .B      CMP      r0,r1
        0x00000d8a:    dd03        ..      BLE      0xd94 ; _printf_core + 604
        0x00000d8c:    4601        .F      MOV      r1,r0
        0x00000d8e:    9801        ..      LDR      r0,[sp,#4]
        0x00000d90:    1a08        ..      SUBS     r0,r1,r0
        0x00000d92:    e000        ..      B        0xd96 ; _printf_core + 606
        0x00000d94:    2000        .       MOVS     r0,#0
        0x00000d96:    2500        .%      MOVS     r5,#0
        0x00000d98:    9000        ..      STR      r0,[sp,#0]
        0x00000d9a:    e006        ..      B        0xdaa ; _printf_core + 626
        0x00000d9c:    a804        ..      ADD      r0,sp,#0x10
        0x00000d9e:    9a12        ..      LDR      r2,[sp,#0x48]
        0x00000da0:    5d40        @]      LDRB     r0,[r0,r5]
        0x00000da2:    9911        ..      LDR      r1,[sp,#0x44]
        0x00000da4:    4790        .G      BLX      r2
        0x00000da6:    1c6d        m.      ADDS     r5,r5,#1
        0x00000da8:    1c76        v.      ADDS     r6,r6,#1
        0x00000daa:    980d        ..      LDR      r0,[sp,#0x34]
        0x00000dac:    4285        .B      CMP      r5,r0
        0x00000dae:    dbf5        ..      BLT      0xd9c ; _printf_core + 612
        0x00000db0:    e004        ..      B        0xdbc ; _printf_core + 644
        0x00000db2:    9a12        ..      LDR      r2,[sp,#0x48]
        0x00000db4:    2030        0       MOVS     r0,#0x30
        0x00000db6:    9911        ..      LDR      r1,[sp,#0x44]
        0x00000db8:    4790        .G      BLX      r2
        0x00000dba:    1c76        v.      ADDS     r6,r6,#1
        0x00000dbc:    9900        ..      LDR      r1,[sp,#0]
        0x00000dbe:    1e48        H.      SUBS     r0,r1,#1
        0x00000dc0:    9000        ..      STR      r0,[sp,#0]
        0x00000dc2:    2900        .)      CMP      r1,#0
        0x00000dc4:    dcf5        ..      BGT      0xdb2 ; _printf_core + 634
        0x00000dc6:    e008        ..      B        0xdda ; _printf_core + 674
        0x00000dc8:    980e        ..      LDR      r0,[sp,#0x38]
        0x00000dca:    990e        ..      LDR      r1,[sp,#0x38]
        0x00000dcc:    7800        .x      LDRB     r0,[r0,#0]
        0x00000dce:    1c49        I.      ADDS     r1,r1,#1
        0x00000dd0:    910e        ..      STR      r1,[sp,#0x38]
        0x00000dd2:    9a12        ..      LDR      r2,[sp,#0x48]
        0x00000dd4:    9911        ..      LDR      r1,[sp,#0x44]
        0x00000dd6:    4790        .G      BLX      r2
        0x00000dd8:    1c76        v.      ADDS     r6,r6,#1
        0x00000dda:    9901        ..      LDR      r1,[sp,#4]
        0x00000ddc:    1e48        H.      SUBS     r0,r1,#1
        0x00000dde:    9001        ..      STR      r0,[sp,#4]
        0x00000de0:    2900        .)      CMP      r1,#0
        0x00000de2:    dcf1        ..      BGT      0xdc8 ; _printf_core + 656
        0x00000de4:    1c64        d.      ADDS     r4,r4,#1
        0x00000de6:    e6b4        ..      B        0xb52 ; _printf_core + 26
    $d
        0x00000de8:    00012809    .(..    DCD    75785
        0x00000dec:    33323130    0123    DCD    858927408
        0x00000df0:    37363534    4567    DCD    926299444
        0x00000df4:    62613938    89ab    DCD    1650538808
        0x00000df8:    66656463    cdef    DCD    1717920867
        0x00000dfc:    00000000    ....    DCD    0
        0x00000e00:    33323130    0123    DCD    858927408
        0x00000e04:    37363534    4567    DCD    926299444
        0x00000e08:    42413938    89AB    DCD    1111570744
        0x00000e0c:    46454443    CDEF    DCD    1178944579
        0x00000e10:    00000000    ....    DCD    0
    $t
    i.fputc
    fputc
        0x00000e14:    b500        ..      PUSH     {lr}
        0x00000e16:    4603        .F      MOV      r3,r0
        0x00000e18:    f7fffd36    ..6.    BL       SendChar_ToUART ; 0x888
        0x00000e1c:    4618        .F      MOV      r0,r3
        0x00000e1e:    bd00        ..      POP      {pc}
    i.main
    main
        0x00000e20:    4c3c        <L      LDR      r4,[pc,#240] ; [0xf14] = 0x50000100
        0x00000e22:    2159        Y!      MOVS     r1,#0x59
        0x00000e24:    2216        ."      MOVS     r2,#0x16
        0x00000e26:    2088        .       MOVS     r0,#0x88
        0x00000e28:    e002        ..      B        0xe30 ; main + 16
        0x00000e2a:    6021        !`      STR      r1,[r4,#0]
        0x00000e2c:    6022        "`      STR      r2,[r4,#0]
        0x00000e2e:    6020         `      STR      r0,[r4,#0]
        0x00000e30:    6823        #h      LDR      r3,[r4,#0]
        0x00000e32:    2b01        .+      CMP      r3,#1
        0x00000e34:    d1f9        ..      BNE      0xe2a ; main + 10
        0x00000e36:    f7fffcb9    ....    BL       SYS_Init ; 0x7ac
        0x00000e3a:    2000        .       MOVS     r0,#0
        0x00000e3c:    6020         `      STR      r0,[r4,#0]
        0x00000e3e:    f7fffdab    ....    BL       UART0_Init ; 0x998
        0x00000e42:    f7fffe31    ..1.    BL       User_GPIO_Init ; 0xaa8
        0x00000e46:    2101        .!      MOVS     r1,#1
        0x00000e48:    4833        3H      LDR      r0,[pc,#204] ; [0xf18] = 0x40050000
        0x00000e4a:    f7fffdb3    ....    BL       UART_EnableInt ; 0x9b4
        0x00000e4e:    4c33        3L      LDR      r4,[pc,#204] ; [0xf1c] = 0x40140000
        0x00000e50:    2300        .#      MOVS     r3,#0
        0x00000e52:    22fa        ."      MOVS     r2,#0xfa
        0x00000e54:    4619        .F      MOV      r1,r3
        0x00000e56:    4620         F      MOV      r0,r4
        0x00000e58:    f7fffc08    ....    BL       PWM_ConfigOutputChannel ; 0x66c
        0x00000e5c:    2101        .!      MOVS     r1,#1
        0x00000e5e:    4620         F      MOV      r0,r4
        0x00000e60:    f7fffc8c    ....    BL       PWM_EnableOutput ; 0x77c
        0x00000e64:    2101        .!      MOVS     r1,#1
        0x00000e66:    4620         F      MOV      r0,r4
        0x00000e68:    f7fffc8d    ....    BL       PWM_Start ; 0x786
        0x00000e6c:    4e2c        ,N      LDR      r6,[pc,#176] ; [0xf20] = 0x50004280
        0x00000e6e:    4d2c        ,M      LDR      r5,[pc,#176] ; [0xf20] = 0x50004280
        0x00000e70:    4c2b        +L      LDR      r4,[pc,#172] ; [0xf20] = 0x50004280
        0x00000e72:    3e40        @>      SUBS     r6,r6,#0x40
        0x00000e74:    3d80        .=      SUBS     r5,r5,#0x80
        0x00000e76:    6a20         j      LDR      r0,[r4,#0x20]
        0x00000e78:    2801        .(      CMP      r0,#1
        0x00000e7a:    d009        ..      BEQ      0xe90 ; main + 112
        0x00000e7c:    6a20         j      LDR      r0,[r4,#0x20]
        0x00000e7e:    2801        .(      CMP      r0,#1
        0x00000e80:    d1fc        ..      BNE      0xe7c ; main + 92
        0x00000e82:    2131        1!      MOVS     r1,#0x31
        0x00000e84:    a027        '.      ADR      r0,{pc}+0xa0 ; 0xf24
        0x00000e86:    f7fffe37    ..7.    BL       __0printf$5 ; 0xaf8
        0x00000e8a:    200a        .       MOVS     r0,#0xa
        0x00000e8c:    f7fffe00    ....    BL       User_Delay ; 0xa90
        0x00000e90:    6ae0        .j      LDR      r0,[r4,#0x2c]
        0x00000e92:    2801        .(      CMP      r0,#1
        0x00000e94:    d009        ..      BEQ      0xeaa ; main + 138
        0x00000e96:    6ae0        .j      LDR      r0,[r4,#0x2c]
        0x00000e98:    2801        .(      CMP      r0,#1
        0x00000e9a:    d1fc        ..      BNE      0xe96 ; main + 118
        0x00000e9c:    2132        2!      MOVS     r1,#0x32
        0x00000e9e:    a021        !.      ADR      r0,{pc}+0x86 ; 0xf24
        0x00000ea0:    f7fffe2a    ..*.    BL       __0printf$5 ; 0xaf8
        0x00000ea4:    200a        .       MOVS     r0,#0xa
        0x00000ea6:    f7fffdf3    ....    BL       User_Delay ; 0xa90
        0x00000eaa:    6820         h      LDR      r0,[r4,#0]
        0x00000eac:    2801        .(      CMP      r0,#1
        0x00000eae:    d009        ..      BEQ      0xec4 ; main + 164
        0x00000eb0:    6820         h      LDR      r0,[r4,#0]
        0x00000eb2:    2801        .(      CMP      r0,#1
        0x00000eb4:    d1fc        ..      BNE      0xeb0 ; main + 144
        0x00000eb6:    2133        3!      MOVS     r1,#0x33
        0x00000eb8:    a01a        ..      ADR      r0,{pc}+0x6c ; 0xf24
        0x00000eba:    f7fffe1d    ....    BL       __0printf$5 ; 0xaf8
        0x00000ebe:    200a        .       MOVS     r0,#0xa
        0x00000ec0:    f7fffde6    ....    BL       User_Delay ; 0xa90
        0x00000ec4:    6ba0        .k      LDR      r0,[r4,#0x38]
        0x00000ec6:    2801        .(      CMP      r0,#1
        0x00000ec8:    d009        ..      BEQ      0xede ; main + 190
        0x00000eca:    6ba0        .k      LDR      r0,[r4,#0x38]
        0x00000ecc:    2801        .(      CMP      r0,#1
        0x00000ece:    d1fc        ..      BNE      0xeca ; main + 170
        0x00000ed0:    2134        4!      MOVS     r1,#0x34
        0x00000ed2:    a014        ..      ADR      r0,{pc}+0x52 ; 0xf24
        0x00000ed4:    f7fffe10    ....    BL       __0printf$5 ; 0xaf8
        0x00000ed8:    200a        .       MOVS     r0,#0xa
        0x00000eda:    f7fffdd9    ....    BL       User_Delay ; 0xa90
        0x00000ede:    6b70        pk      LDR      r0,[r6,#0x34]
        0x00000ee0:    2801        .(      CMP      r0,#1
        0x00000ee2:    d009        ..      BEQ      0xef8 ; main + 216
        0x00000ee4:    6b70        pk      LDR      r0,[r6,#0x34]
        0x00000ee6:    2801        .(      CMP      r0,#1
        0x00000ee8:    d1fc        ..      BNE      0xee4 ; main + 196
        0x00000eea:    2135        5!      MOVS     r1,#0x35
        0x00000eec:    a00d        ..      ADR      r0,{pc}+0x38 ; 0xf24
        0x00000eee:    f7fffe03    ....    BL       __0printf$5 ; 0xaf8
        0x00000ef2:    200a        .       MOVS     r0,#0xa
        0x00000ef4:    f7fffdcc    ....    BL       User_Delay ; 0xa90
        0x00000ef8:    6ae8        .j      LDR      r0,[r5,#0x2c]
        0x00000efa:    2801        .(      CMP      r0,#1
        0x00000efc:    d0bb        ..      BEQ      0xe76 ; main + 86
        0x00000efe:    6ae8        .j      LDR      r0,[r5,#0x2c]
        0x00000f00:    2801        .(      CMP      r0,#1
        0x00000f02:    d1fc        ..      BNE      0xefe ; main + 222
        0x00000f04:    2136        6!      MOVS     r1,#0x36
        0x00000f06:    a007        ..      ADR      r0,{pc}+0x1e ; 0xf24
        0x00000f08:    f7fffdf6    ....    BL       __0printf$5 ; 0xaf8
        0x00000f0c:    200a        .       MOVS     r0,#0xa
        0x00000f0e:    f7fffdbf    ....    BL       User_Delay ; 0xa90
        0x00000f12:    e7b0        ..      B        0xe76 ; main + 86
    $d
        0x00000f14:    50000100    ...P    DCD    1342177536
        0x00000f18:    40050000    ...@    DCD    1074069504
        0x00000f1c:    40140000    ...@    DCD    1075052544
        0x00000f20:    50004280    .B.P    DCD    1342194304
        0x00000f24:    00006325    %c..    DCD    25381
    $t
    i.stackDump
    stackDump
        0x00000f28:    b510        ..      PUSH     {r4,lr}
        0x00000f2a:    4604        .F      MOV      r4,r0
        0x00000f2c:    6801        .h      LDR      r1,[r0,#0]
        0x00000f2e:    a010        ..      ADR      r0,{pc}+0x42 ; 0xf70
        0x00000f30:    f7fffde2    ....    BL       __0printf$5 ; 0xaf8
        0x00000f34:    a011        ..      ADR      r0,{pc}+0x48 ; 0xf7c
        0x00000f36:    6861        ah      LDR      r1,[r4,#4]
        0x00000f38:    f7fffdde    ....    BL       __0printf$5 ; 0xaf8
        0x00000f3c:    a012        ..      ADR      r0,{pc}+0x4c ; 0xf88
        0x00000f3e:    68a1        .h      LDR      r1,[r4,#8]
        0x00000f40:    f7fffdda    ....    BL       __0printf$5 ; 0xaf8
        0x00000f44:    a013        ..      ADR      r0,{pc}+0x50 ; 0xf94
        0x00000f46:    68e1        .h      LDR      r1,[r4,#0xc]
        0x00000f48:    f7fffdd6    ....    BL       __0printf$5 ; 0xaf8
        0x00000f4c:    a014        ..      ADR      r0,{pc}+0x54 ; 0xfa0
        0x00000f4e:    6921        !i      LDR      r1,[r4,#0x10]
        0x00000f50:    f7fffdd2    ....    BL       __0printf$5 ; 0xaf8
        0x00000f54:    a015        ..      ADR      r0,{pc}+0x58 ; 0xfac
        0x00000f56:    6961        ai      LDR      r1,[r4,#0x14]
        0x00000f58:    f7fffdce    ....    BL       __0printf$5 ; 0xaf8
        0x00000f5c:    a016        ..      ADR      r0,{pc}+0x5c ; 0xfb8
        0x00000f5e:    69a1        .i      LDR      r1,[r4,#0x18]
        0x00000f60:    f7fffdca    ....    BL       __0printf$5 ; 0xaf8
        0x00000f64:    a017        ..      ADR      r0,{pc}+0x60 ; 0xfc4
        0x00000f66:    69e1        .i      LDR      r1,[r4,#0x1c]
        0x00000f68:    f7fffdc6    ....    BL       __0printf$5 ; 0xaf8
        0x00000f6c:    bd10        ..      POP      {r4,pc}
    $d
        0x00000f6e:    0000        ..      DCW    0
        0x00000f70:    20203072    r0      DCD    538980466
        0x00000f74:    7830203d    = 0x    DCD    2016419901
        0x00000f78:    000a7825    %x..    DCD    686117
        0x00000f7c:    20203172    r1      DCD    538980722
        0x00000f80:    7830203d    = 0x    DCD    2016419901
        0x00000f84:    000a7825    %x..    DCD    686117
        0x00000f88:    20203272    r2      DCD    538980978
        0x00000f8c:    7830203d    = 0x    DCD    2016419901
        0x00000f90:    000a7825    %x..    DCD    686117
        0x00000f94:    20203372    r3      DCD    538981234
        0x00000f98:    7830203d    = 0x    DCD    2016419901
        0x00000f9c:    000a7825    %x..    DCD    686117
        0x00000fa0:    20323172    r12     DCD    540160370
        0x00000fa4:    7830203d    = 0x    DCD    2016419901
        0x00000fa8:    000a7825    %x..    DCD    686117
        0x00000fac:    2020726c    lr      DCD    538997356
        0x00000fb0:    7830203d    = 0x    DCD    2016419901
        0x00000fb4:    000a7825    %x..    DCD    686117
        0x00000fb8:    20206370    pc      DCD    538993520
        0x00000fbc:    7830203d    = 0x    DCD    2016419901
        0x00000fc0:    000a7825    %x..    DCD    686117
        0x00000fc4:    20727370    psr     DCD    544371568
        0x00000fc8:    7830203d    = 0x    DCD    2016419901
        0x00000fcc:    000a7825    %x..    DCD    686117
    $d.realdata
    .constdata
        0x00000fd0:    00b71b00    ....    DCD    12000000
        0x00000fd4:    00000000    ....    DCD    0
        0x00000fd8:    00000000    ....    DCD    0
        0x00000fdc:    01518000    ..Q.    DCD    22118400
        0x00000fe0:    00b71b00    ....    DCD    12000000
        0x00000fe4:    00000000    ....    DCD    0
        0x00000fe8:    00000000    ....    DCD    0
        0x00000fec:    01518000    ..Q.    DCD    22118400
        0x00000ff0:    00b71b00    ....    DCD    12000000
        0x00000ff4:    00000000    ....    DCD    0
        0x00000ff8:    00000000    ....    DCD    0
        0x00000ffc:    01518000    ..Q.    DCD    22118400
    .constdata
        0x00001000:    00000000    ....    DCD    0
        0x00001004:    00000004    ....    DCD    4
        0x00001008:    0000000c    ....    DCD    12
        0x0000100c:    00000024    $...    DCD    36
        0x00001010:    00000000    ....    DCD    0
        0x00001014:    00000004    ....    DCD    4
        0x00001018:    0000002c    ,...    DCD    44
        0x0000101c:    00000000    ....    DCD    0
        0x00001020:    00000000    ....    DCD    0
        0x00001024:    00000004    ....    DCD    4
        0x00001028:    0000002c    ,...    DCD    44
        0x0000102c:    00000000    ....    DCD    0
    Region$$Table$$Base
        0x00001030:    00001050    P...    DCD    4176
        0x00001034:    20000000    ...     DCD    536870912
        0x00001038:    00000030    0...    DCD    48
        0x0000103c:    00000b18    ....    DCD    2840
        0x00001040:    00001080    ....    DCD    4224
        0x00001044:    20000030    0..     DCD    536870960
        0x00001048:    00000400    ....    DCD    1024
        0x0000104c:    00000b28    (...    DCD    2856
    Region$$Table$$Limit

** Section #2 'ER_RW' (SHT_PROGBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 48 bytes (alignment 4)
    Address: 0x20000000


** Section #3 'ER_ZI' (SHT_NOBITS) [SHF_ALLOC + SHF_WRITE]
    Size   : 1024 bytes (alignment 8)
    Address: 0x20000030


** Section #4 '.debug_abbrev' (SHT_PROGBITS)
    Size   : 1476 bytes


** Section #5 '.debug_frame' (SHT_PROGBITS)
    Size   : 1488 bytes


** Section #6 '.debug_info' (SHT_PROGBITS)
    Size   : 29120 bytes


** Section #7 '.debug_line' (SHT_PROGBITS)
    Size   : 7160 bytes


** Section #8 '.debug_loc' (SHT_PROGBITS)
    Size   : 2896 bytes


** Section #9 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 273388 bytes


** Section #10 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 1141 bytes


** Section #11 '.symtab' (SHT_SYMTAB)
    Size   : 5104 bytes (alignment 4)
    String table #12 '.strtab'
    Last local symbol no. 182


** Section #12 '.strtab' (SHT_STRTAB)
    Size   : 4192 bytes


** Section #13 '.note' (SHT_NOTE)
    Size   : 28 bytes (alignment 4)


** Section #14 '.comment' (SHT_PROGBITS)
    Size   : 9764 bytes


** Section #15 '.shstrtab' (SHT_STRTAB)
    Size   : 156 bytes


