Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 07:53:34 2024
| Host         : LAPTOP-UR19FUI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
| Design       : vga_test
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1205 |
|    Minimum number of control sets                        |  1205 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3627 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1205 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |  1200 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            6084 |         2097 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | pixel_memory[13][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[9][25][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][5][11]_i_1_n_0       | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[0][10][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][0][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][11][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][12][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][13][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][26][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[0][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][21][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][20][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][1][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][23][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][24][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][27][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][25][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][16][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][19][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][17][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][18][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][22][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][2][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][28][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][8][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][9][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][29][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][6][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[10][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[0][3][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][4][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][13][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[10][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[0][7][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][15][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[11][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][11][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[11][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][17][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][1][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[10][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[10][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[11][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[11][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][11][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[12][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][5][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[12][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][17][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][18][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[12][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][13][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[12][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[12][20][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[12][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[12][24][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[13][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][10][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[13][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][17][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][20][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][28][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[13][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][1][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[13][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[13][5][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[13][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][24][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[14][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][16][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[14][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[14][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][27][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[14][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[13][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[15][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][17][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][1][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[14][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][20][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[14][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[14][9][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[15][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[15][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[15][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][6][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[17][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[17][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][7][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[17][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[17][20][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[17][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][24][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[16][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[16][22][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[16][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[17][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][24][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[17][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[16][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[16][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[17][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][10][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[18][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[18][15][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[17][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][11][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[18][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[18][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[18][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[17][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][0][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][12][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][13][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][10][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][11][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[19][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[18][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[19][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][18][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][22][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][26][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][2][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][23][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][27][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][19][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][28][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][29][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[1][17][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][16][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][1][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][20][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][21][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][3][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][24][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[20][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][7][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[1][4][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][6][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][9][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[20][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[1][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[20][27][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[20][4][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[20][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[1][8][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[20][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][17][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][20][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[21][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[20][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][7][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[21][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][12][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[21][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[21][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[22][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][24][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[22][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[22][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[21][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][15][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[23][29][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[23][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][28][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[23][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][9][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[24][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][17][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[24][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][13][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[24][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][12][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[23][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[23][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[23][8][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[25][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][22][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[24][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[24][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][9][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[24][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[24][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][23][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[26][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[25][4][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[26][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[25][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][8][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[27][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][20][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[27][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][11][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[26][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][1][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[26][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][9][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[25][8][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[25][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[26][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[26][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][6][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[27][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][28][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[27][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][2][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[27][9][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[28][16][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[27][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][17][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][0][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][18][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][18][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[28][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[27][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[27][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][23][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[28][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][18][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[29][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][22][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][29][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][6][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][4][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[29][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][28][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[29][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][17][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[29][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][20][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][1][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[28][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][12][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[29][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[28][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[28][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][10][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][14][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][16][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][19][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][7][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[2][17][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][11][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][12][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[29][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[29][29][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[2][13][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][0][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][18][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][4][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][7][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][1][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][27][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][21][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][3][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[2][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][26][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][24][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][29][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][6][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][22][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][28][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][2][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[2][20][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[2][23][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][16][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[30][21][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[2][8][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[30][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][22][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[30][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][6][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[30][7][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[31][11][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[30][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][17][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[30][1][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][5][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[2][9][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][19][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[30][24][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[30][23][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[30][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][3][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][10][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[31][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[30][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[30][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][12][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[31][8][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[31][2][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[31][9][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[32][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][1][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][25][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[31][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][18][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[31][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][26][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[31][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][3][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[31][23][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[31][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][27][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[31][19][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[31][22][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[31][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][28][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[31][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[31][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[31][7][11]_i_1_n_0      | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[32][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][24][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[32][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][23][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[32][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][18][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[32][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][22][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[32][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][15][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[33][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[32][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][16][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[32][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][17][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[34][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][1][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[33][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[33][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][12][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][28][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[35][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][24][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[34][7][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[34][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[34][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[34][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][23][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[35][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][8][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][22][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][16][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[35][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][14][11]_i_1_n_0     | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[35][28][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][18][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[35][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[35][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[35][15][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[35][19][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[35][24][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[36][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][12][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[36][1][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][6][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][8][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][23][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][26][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[36][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][14][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[36][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][10][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][25][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][29][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][5][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][8][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[37][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][0][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][15][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][7][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][24][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[37][28][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[37][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[37][14][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[37][21][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][25][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][14][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][4][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][20][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][27][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][13][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][1][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][12][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][19][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][6][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][17][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][2][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][26][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][8][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[38][11][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[38][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][18][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][11][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][23][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][12][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[39][10][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][24][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][27][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][15][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][13][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][1][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][20][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][21][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][22][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][16][11]_i_1_n_0     | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][28][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[38][9][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][25][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[39][0][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][18][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][14][11]_i_1_n_0     | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[39][29][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][19][11]_i_1_n_0     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][3][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][2][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][17][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[39][26][11]_i_1_n_0     | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[39][6][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[3][20][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][28][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][3][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][8][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[3][4][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][7][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][1][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][17][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[39][9][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][23][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][7][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][18][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][4][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][21][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[3][24][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][27][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][29][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][22][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][13][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][10][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][19][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][2][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][6][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][16][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[39][5][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][0][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][12][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][26][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][11][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][15][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][24][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[4][26][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][18][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][11][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][12][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][1][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][0][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][21][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][19][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][17][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][22][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][16][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][29][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][2][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][3][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][28][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][4][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][27][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][6][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][15][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][7][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][8][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[3][9][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[3][8][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][9][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][10][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][13][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[4][20][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[4][23][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][10][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][24][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][12][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[6][13][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][14][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][29][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][2][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][7][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][11][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][23][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][10][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[5][19][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[5][13][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][22][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][20][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[5][21][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][27][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][5][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[5][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][0][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][12][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][26][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][9][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][11][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][17][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][18][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][16][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][1][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][4][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][6][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[5][8][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][3][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[5][28][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][0][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][22][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][28][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][23][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[6][29][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][8][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][13][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][18][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][19][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][2][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][7][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][11][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][20][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][1][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][3][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][9][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][16][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][17][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[6][6][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][20][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][26][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][10][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][12][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][1][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][17][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][16][11]_i_1_n_0      | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[6][27][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][18][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[6][21][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][4][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[6][19][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[6][24][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][0][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][28][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[8][29][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][2][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][3][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][21][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[7][2][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][27][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[8][17][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[8][21][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[8][11][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[8][14][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][24][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][6][11]_i_1_n_0       | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[7][28][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[8][16][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][18][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][26][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][22][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][4][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[8][1][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[8][20][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][22][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][10][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[8][13][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[7][9][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][23][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][23][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[8][24][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][25][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[8][12][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][8][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][0][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[7][29][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][15][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[7][7][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][19][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[7][3][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][25][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[8][26][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[8][27][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][24][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][29][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[9][10][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][23][11]_i_1_n_0      | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[9][11][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[8][4][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[9][6][11]_i_1_n_0       | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[9][7][11]_i_1_n_0       | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[9][4][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][12][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][28][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][21][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][9][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][17][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[8][5][11]_i_1_n_0       | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][1][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][13][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][8][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[9][16][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][2][11]_i_1_n_0       | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[8][6][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[8][9][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | pixel_memory[8][8][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][26][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][3][11]_i_1_n_0       | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][0][11]_i_1_n_0       | reset_IBUF       |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pixel_memory[9][15][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][20][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][18][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][22][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[9][14][11]_i_1_n_0      | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pixel_memory[9][27][11]_i_1_n_0      | reset_IBUF       |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | pixel_memory[9][19][11]_i_1_n_0      | reset_IBUF       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | pixel_memory[8][7][11]_i_1_n_0       | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0           | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | cursor_y                             | reset_IBUF       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | cursor_x                             | reset_IBUF       |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG |                                      | reset_IBUF       |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG | vga_sync_unit/h_count_reg[9]_i_1_n_0 | reset_IBUF       |               14 |             42 |         3.00 |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+


