# skid_buffer
Skid Buffer in Verilog to pipeline between different stages / modules using simple valid-ready handshaking.

Source codes included
---------------------
-- Skid Buffer

Comments
--------
All codes are fully synthesizable and tested. All are open-source codes, free to use, modify and distribute without any conflicts of interest with the original developer.

Developer
---------
Mitu Raj, iammituraj@gmail.com, chip@chipmunklogic.com
