# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VLSI_Project.srcs/sources_1/new/eight_bit_divider.vhd" \
"../../../../VLSI_Project.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
