// Seed: 7847626
module module_0 (
    input  wand id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  wor  id_4;
  wire id_5;
  assign id_4 = id_0;
  tri1 id_6 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output wor id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    id_19,
    input tri1 id_8,
    output wand id_9,
    input tri id_10,
    input wand id_11,
    output uwire id_12,
    output wor id_13,
    input supply0 id_14,
    output wor id_15,
    input supply0 id_16,
    input tri0 id_17
);
  if (1) begin : LABEL_0
    id_20(
        1'b0, 1, 1
    );
    wire id_21;
  end
  wire id_22;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1
  );
  assign modCall_1.type_0 = 0;
  assign id_15 = -1;
  wire id_23, id_24;
endmodule
