Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id AB5F8B58A0
	for <lists+qemu-devel@lfdr.de>; Wed, 18 Sep 2019 01:39:47 +0200 (CEST)
Received: from localhost ([::1]:53544 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iAN4U-0004kx-Lg
	for lists+qemu-devel@lfdr.de; Tue, 17 Sep 2019 19:39:46 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:51863)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <alistair23@gmail.com>) id 1iAN2m-0003Zt-IW
 for qemu-devel@nongnu.org; Tue, 17 Sep 2019 19:38:02 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <alistair23@gmail.com>) id 1iAN2k-0000BN-8U
 for qemu-devel@nongnu.org; Tue, 17 Sep 2019 19:38:00 -0400
Received: from mail-lj1-x244.google.com ([2a00:1450:4864:20::244]:36457)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <alistair23@gmail.com>)
 id 1iAN2d-0008Vp-N2; Tue, 17 Sep 2019 19:37:52 -0400
Received: by mail-lj1-x244.google.com with SMTP id v24so5320317ljj.3;
 Tue, 17 Sep 2019 16:37:51 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=3teomjrJ9BAK4uTv3qNzly6UKC7nRanKuNhm2f1eor8=;
 b=dajk7mE/pABQntXHnFeyuNLVhYY1dQOTRgfeq4/7Pq1L5J4GhHHBLIJUBpH3JDxsLA
 WVRwXgirSOyW/vKuT1r7sl/NQQoSiUjvT9tVGruidfXYUOVrF7nK/o+gXpp7MTY+nvi5
 3yj2IGQ8vPY0XRUE2IQgOqYDekZgkqeIJPJp6B8u4OBD3s37j4rCiVveY7vp5/+Yw5l8
 OqljhNMrBC09KiD1MePV/72IT/BzTWecF97dxfHlbLBMyL730Iwqg04B2Tj+GgAfDlI4
 /Mmtl12DNYXIMo7pLPSqR0xWqE9Icr1BXH18a/Iz3EabV47J+ySRrc5V+S50XWHlezrI
 lCgQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=3teomjrJ9BAK4uTv3qNzly6UKC7nRanKuNhm2f1eor8=;
 b=GmQX3Md2wnaMSxTRmVOlRmEA7nzME0MyDZOv2pbQ4Vf1XIm5ox/BLg5ovUFUDuNelH
 NBm9M1uDGhS5qVgZLaD57Ln2XT2oaoJvmqcokNIR2HxUXDbiUlR7VCPXjf3oTqnXrBmG
 scW1u3iJy1uhEf1WdrzJ02HZ+D1OuMhLtHwF9OIvzVh95mQzabC4lAqaRLcImhXUNu3p
 YYAVEbdKl4aD7KbEKK1KJM5CK3Ha1WtaDvyIxGr9oIef3zNjP3s8NVvWo4Uzw7pfP3TZ
 lXI/pXO3Qfy5PA6shxvBIEerguGLh1W0hNhFEBWWSO4STPRH9Rx5LCktR8Qy3gCREe3v
 ZfTA==
X-Gm-Message-State: APjAAAX2Xf+FzR+OMNkCoFkeg7BKRxrbntSd+oFBhxlhrguv5laQ/lRK
 CC3nbteDPh54Iu4sVfV7dGX9XQKI9F9Ybp0KsGI=
X-Google-Smtp-Source: APXvYqzT5OR2LIg/O6rc19rYmwx6BpA/3yKNeUp1libdEjBwhO6DF2bVaCSTvXuYbSfOF2klFyRBIcsRqTcoBayLwl4=
X-Received: by 2002:a2e:8613:: with SMTP id a19mr331706lji.94.1568763470070;
 Tue, 17 Sep 2019 16:37:50 -0700 (PDT)
MIME-Version: 1.0
References: <850360df8fc15a3671bf2237f972ebaf09110015.1566603412.git.alistair.francis@wdc.com>
 <mhng-b813f03d-c23e-405a-8213-c4c9b22a6831@palmer-si-x1e>
 <CANnJOVFNqXEg9KkJC4CHkt0KTt2_6HjyhU2CvMROW+e79mDncA@mail.gmail.com>
In-Reply-To: <CANnJOVFNqXEg9KkJC4CHkt0KTt2_6HjyhU2CvMROW+e79mDncA@mail.gmail.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 17 Sep 2019 16:33:17 -0700
Message-ID: <CAKmqyKMfODSjbBm5ZgmHYYzzrf3B_4WEbANeKXo6rSO6V5Pzeg@mail.gmail.com>
To: Jonathan Behrens <fintelia@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2a00:1450:4864:20::244
Subject: Re: [Qemu-devel] [Qemu-riscv] [PATCH v1 10/28] target/riscv:
 Convert mie and mstatus to pointers
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Palmer Dabbelt <palmer@sifive.com>,
 "open list:RISC-V" <qemu-riscv@nongnu.org>, Anup Patel <Anup.Patel@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 Atish Patra <Atish.Patra@wdc.com>, Alistair Francis <Alistair.Francis@wdc.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Wed, Sep 11, 2019 at 7:55 AM Jonathan Behrens <fintelia@gmail.com> wrote=
:
>
> Version 0.4 of the hypervisor spec no longer talks about swapping registe=
rs. Instead when running in VS-mode some of the supervisor registers are "a=
liased" and actually refer to alternate versions. Implementations are of co=
urse still allowed to do swapping internally if desired, but it adds comple=
xity compared to a more straightforward implementation and isn't obvious to=
 me whether QEMU would get any benefit from it. At least, it is probably wo=
rth fleshing out the rest of the v0.4 implementation before deciding on thi=
s patch.

This patch is to handle the aliasing. The commit message isn't clear
(I'll fix that up) but this patch is required to handle the new alias
method instead of the previous swapping.

Alistair

> Jonathan
>
> On Wed, Sep 11, 2019 at 4:24 AM Palmer Dabbelt <palmer@sifive.com> wrote:
>>
>> On Fri, 23 Aug 2019 16:38:15 PDT (-0700), Alistair Francis wrote:
>> > To handle the new Hypervisor CSR register swapping let's use pointers.
>> >
>> > We only need to convert the MIE and MSTATUS CSRs. With the exception o=
f
>> > MIP all of the other CSRs that swap with virtulsation changes are S-Mo=
de
>> > only, so we can just do a lazy switch. This because more challenging f=
or
>> > the M-Mode registers so it ends up being easier to use pointers.
>> >
>> > As the MIP CSR is always accessed atomicly the pointer swap doesn't wo=
rk
>> > so we leave that as is.
>> >
>> > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
>> > ---
>> >  target/riscv/cpu.c        | 16 ++++++++++++----
>> >  target/riscv/cpu.h        | 12 ++++++++++--
>> >  target/riscv/cpu_helper.c | 32 ++++++++++++++++----------------
>> >  target/riscv/csr.c        | 28 ++++++++++++++--------------
>> >  target/riscv/op_helper.c  | 14 +++++++-------
>> >  5 files changed, 59 insertions(+), 43 deletions(-)
>> >
>> > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
>> > index be8f643fc2..371d5845af 100644
>> > --- a/target/riscv/cpu.c
>> > +++ b/target/riscv/cpu.c
>> > @@ -228,7 +228,7 @@ static void riscv_cpu_dump_state(CPUState *cs, FIL=
E *f, int flags)
>> >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "pc      ", env->pc);
>> >  #ifndef CONFIG_USER_ONLY
>> >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mhartid ", env->mhart=
id);
>> > -    qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mstatus ", env->mstat=
us);
>> > +    qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mstatus ", *env->msta=
tus);
>> >      if (riscv_has_ext(env, RVH)) {
>> >          qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "hstatus ", env->h=
status);
>> >          qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "bstatus ", env->v=
sstatus);
>> > @@ -239,7 +239,7 @@ static void riscv_cpu_dump_state(CPUState *cs, FIL=
E *f, int flags)
>> >          qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "vsip    ",
>> >                       (target_ulong)atomic_read(&env->vsip));
>> >      }
>> > -    qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mie     ", env->mie);
>> > +    qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mie     ", *env->mie)=
;
>> >      if (riscv_has_ext(env, RVH)) {
>> >          qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "vsie    ", env->v=
sie);
>> >      }
>> > @@ -309,7 +309,7 @@ static bool riscv_cpu_has_work(CPUState *cs)
>> >       * Definition of the WFI instruction requires it to ignore the pr=
ivilege
>> >       * mode and delegation registers, but respect individual enables
>> >       */
>> > -    return (atomic_read(&env->mip) & env->mie) !=3D 0;
>> > +    return (atomic_read(&env->mip) & *env->mie) !=3D 0;
>> >  #else
>> >      return true;
>> >  #endif
>> > @@ -330,7 +330,7 @@ static void riscv_cpu_reset(CPUState *cs)
>> >      mcc->parent_reset(cs);
>> >  #ifndef CONFIG_USER_ONLY
>> >      env->priv =3D PRV_M;
>> > -    env->mstatus &=3D ~(MSTATUS_MIE | MSTATUS_MPRV);
>> > +    *env->mstatus &=3D ~(MSTATUS_MIE | MSTATUS_MPRV);
>> >      env->mcause =3D 0;
>> >      env->pc =3D env->resetvec;
>> >  #endif
>> > @@ -459,8 +459,16 @@ static void riscv_cpu_realize(DeviceState *dev, E=
rror **errp)
>> >  static void riscv_cpu_init(Object *obj)
>> >  {
>> >      RISCVCPU *cpu =3D RISCV_CPU(obj);
>> > +#ifndef CONFIG_USER_ONLY
>> > +    CPURISCVState *env =3D &cpu->env;
>> > +#endif
>> >
>> >      cpu_set_cpustate_pointers(cpu);
>> > +
>> > +#ifndef CONFIG_USER_ONLY
>> > +    env->mie =3D &env->mie_novirt;
>> > +    env->mstatus =3D &env->mstatus_novirt;
>> > +#endif
>> >  }
>> >
>> >  static const VMStateDescription vmstate_riscv_cpu =3D {
>> > diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>> > index 4c342e7a79..680592cb60 100644
>> > --- a/target/riscv/cpu.h
>> > +++ b/target/riscv/cpu.h
>> > @@ -122,7 +122,7 @@ struct CPURISCVState {
>> >      target_ulong resetvec;
>> >
>> >      target_ulong mhartid;
>> > -    target_ulong mstatus;
>> > +    target_ulong *mstatus;
>> >
>> >      /*
>> >       * CAUTION! Unlike the rest of this struct, mip is accessed async=
honously
>> > @@ -136,7 +136,7 @@ struct CPURISCVState {
>> >      uint32_t mip;
>> >      uint32_t miclaim;
>> >
>> > -    target_ulong mie;
>> > +    target_ulong *mie;
>> >      target_ulong mideleg;
>> >
>> >      target_ulong sptbr;  /* until: priv-1.9.1 */
>> > @@ -154,6 +154,14 @@ struct CPURISCVState {
>> >      target_ulong mcause;
>> >      target_ulong mtval;  /* since: priv-1.10.0 */
>> >
>> > +    /* The following registers are the "real" versions that the point=
er
>> > +     * versions point to. These should never be used unless you know =
what you
>> > +     * are doing. To access these use the pointer versions instead. T=
his is
>> > +     * required to handle the Hypervisor register swapping.
>> > +     */
>> > +    target_ulong mie_novirt;
>> > +    target_ulong mstatus_novirt;
>> > +
>> >      /* Hypervisor CSRs */
>> >      target_ulong hstatus;
>> >      target_ulong hedeleg;
>> > diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
>> > index 5bcfc2e090..c597523d74 100644
>> > --- a/target/riscv/cpu_helper.c
>> > +++ b/target/riscv/cpu_helper.c
>> > @@ -36,9 +36,9 @@ int riscv_cpu_mmu_index(CPURISCVState *env, bool ife=
tch)
>> >  #ifndef CONFIG_USER_ONLY
>> >  static int riscv_cpu_local_irq_pending(CPURISCVState *env)
>> >  {
>> > -    target_ulong mstatus_mie =3D get_field(env->mstatus, MSTATUS_MIE)=
;
>> > -    target_ulong mstatus_sie =3D get_field(env->mstatus, MSTATUS_SIE)=
;
>> > -    target_ulong pending =3D atomic_read(&env->mip) & env->mie;
>> > +    target_ulong mstatus_mie =3D get_field(*env->mstatus, MSTATUS_MIE=
);
>> > +    target_ulong mstatus_sie =3D get_field(*env->mstatus, MSTATUS_SIE=
);
>> > +    target_ulong pending =3D atomic_read(env->mip) & *env->mie;
>> >      target_ulong mie =3D env->priv < PRV_M || (env->priv =3D=3D PRV_M=
 && mstatus_mie);
>> >      target_ulong sie =3D env->priv < PRV_S || (env->priv =3D=3D PRV_S=
 && mstatus_sie);
>> >      target_ulong irqs =3D (pending & ~env->mideleg & -mie) |
>> > @@ -74,7 +74,7 @@ bool riscv_cpu_exec_interrupt(CPUState *cs, int inte=
rrupt_request)
>> >  /* Return true is floating point support is currently enabled */
>> >  bool riscv_cpu_fp_enabled(CPURISCVState *env)
>> >  {
>> > -    if (env->mstatus & MSTATUS_FS) {
>> > +    if (*env->mstatus & MSTATUS_FS) {
>> >          return true;
>> >      }
>> >
>> > @@ -219,8 +219,8 @@ static int get_physical_address(CPURISCVState *env=
, hwaddr *physical,
>> >      int mode =3D mmu_idx;
>> >
>> >      if (mode =3D=3D PRV_M && access_type !=3D MMU_INST_FETCH) {
>> > -        if (get_field(env->mstatus, MSTATUS_MPRV)) {
>> > -            mode =3D get_field(env->mstatus, MSTATUS_MPP);
>> > +        if (get_field(*env->mstatus, MSTATUS_MPRV)) {
>> > +            mode =3D get_field(*env->mstatus, MSTATUS_MPP);
>> >          }
>> >      }
>> >
>> > @@ -234,11 +234,11 @@ static int get_physical_address(CPURISCVState *e=
nv, hwaddr *physical,
>> >
>> >      target_ulong base;
>> >      int levels, ptidxbits, ptesize, vm, sum;
>> > -    int mxr =3D get_field(env->mstatus, MSTATUS_MXR);
>> > +    int mxr =3D get_field(*env->mstatus, MSTATUS_MXR);
>> >
>> >      if (env->priv_ver >=3D PRIV_VERSION_1_10_0) {
>> >          base =3D get_field(env->satp, SATP_PPN) << PGSHIFT;
>> > -        sum =3D get_field(env->mstatus, MSTATUS_SUM);
>> > +        sum =3D get_field(*env->mstatus, MSTATUS_SUM);
>> >          vm =3D get_field(env->satp, SATP_MODE);
>> >          switch (vm) {
>> >          case VM_1_10_SV32:
>> > @@ -258,8 +258,8 @@ static int get_physical_address(CPURISCVState *env=
, hwaddr *physical,
>> >          }
>> >      } else {
>> >          base =3D env->sptbr << PGSHIFT;
>> > -        sum =3D !get_field(env->mstatus, MSTATUS_PUM);
>> > -        vm =3D get_field(env->mstatus, MSTATUS_VM);
>> > +        sum =3D !get_field(*env->mstatus, MSTATUS_PUM);
>> > +        vm =3D get_field(*env->mstatus, MSTATUS_VM);
>> >          switch (vm) {
>> >          case VM_1_09_SV32:
>> >            levels =3D 2; ptidxbits =3D 10; ptesize =3D 4; break;
>> > @@ -505,8 +505,8 @@ bool riscv_cpu_tlb_fill(CPUState *cs, vaddr addres=
s, int size,
>> >      ret =3D get_physical_address(env, &pa, &prot, address, access_typ=
e, mmu_idx);
>> >
>> >      if (mode =3D=3D PRV_M && access_type !=3D MMU_INST_FETCH) {
>> > -        if (get_field(env->mstatus, MSTATUS_MPRV)) {
>> > -            mode =3D get_field(env->mstatus, MSTATUS_MPP);
>> > +        if (get_field(*env->mstatus, MSTATUS_MPRV)) {
>> > +            mode =3D get_field(*env->mstatus, MSTATUS_MPP);
>> >          }
>> >      }
>> >
>> > @@ -606,12 +606,12 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>> >      if (env->priv <=3D PRV_S &&
>> >              cause < TARGET_LONG_BITS && ((deleg >> cause) & 1)) {
>> >          /* handle the trap in S-mode */
>> > -        target_ulong s =3D env->mstatus;
>> > +        target_ulong s =3D *env->mstatus;
>> >          s =3D set_field(s, MSTATUS_SPIE, env->priv_ver >=3D PRIV_VERS=
ION_1_10_0 ?
>> >              get_field(s, MSTATUS_SIE) : get_field(s, MSTATUS_UIE << e=
nv->priv));
>> >          s =3D set_field(s, MSTATUS_SPP, env->priv);
>> >          s =3D set_field(s, MSTATUS_SIE, 0);
>> > -        env->mstatus =3D s;
>> > +        *env->mstatus =3D s;
>> >          env->scause =3D cause | ((target_ulong)async << (TARGET_LONG_=
BITS - 1));
>> >          env->sepc =3D env->pc;
>> >          env->sbadaddr =3D tval;
>> > @@ -620,12 +620,12 @@ void riscv_cpu_do_interrupt(CPUState *cs)
>> >          riscv_cpu_set_mode(env, PRV_S);
>> >      } else {
>> >          /* handle the trap in M-mode */
>> > -        target_ulong s =3D env->mstatus;
>> > +        target_ulong s =3D *env->mstatus;
>> >          s =3D set_field(s, MSTATUS_MPIE, env->priv_ver >=3D PRIV_VERS=
ION_1_10_0 ?
>> >              get_field(s, MSTATUS_MIE) : get_field(s, MSTATUS_UIE << e=
nv->priv));
>> >          s =3D set_field(s, MSTATUS_MPP, env->priv);
>> >          s =3D set_field(s, MSTATUS_MIE, 0);
>> > -        env->mstatus =3D s;
>> > +        *env->mstatus =3D s;
>> >          env->mcause =3D cause | ~(((target_ulong)-1) >> async);
>> >          env->mepc =3D env->pc;
>> >          env->mbadaddr =3D tval;
>> > diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>> > index e2e908fbc0..30ec8c0a8e 100644
>> > --- a/target/riscv/csr.c
>> > +++ b/target/riscv/csr.c
>> > @@ -136,7 +136,7 @@ static int write_fflags(CPURISCVState *env, int cs=
rno, target_ulong val)
>> >      if (!env->debugger && !riscv_cpu_fp_enabled(env)) {
>> >          return -1;
>> >      }
>> > -    env->mstatus |=3D MSTATUS_FS;
>> > +    *env->mstatus |=3D MSTATUS_FS;
>> >  #endif
>> >      riscv_cpu_set_fflags(env, val & (FSR_AEXC >> FSR_AEXC_SHIFT));
>> >      return 0;
>> > @@ -159,7 +159,7 @@ static int write_frm(CPURISCVState *env, int csrno=
, target_ulong val)
>> >      if (!env->debugger && !riscv_cpu_fp_enabled(env)) {
>> >          return -1;
>> >      }
>> > -    env->mstatus |=3D MSTATUS_FS;
>> > +    *env->mstatus |=3D MSTATUS_FS;
>> >  #endif
>> >      env->frm =3D val & (FSR_RD >> FSR_RD_SHIFT);
>> >      return 0;
>> > @@ -183,7 +183,7 @@ static int write_fcsr(CPURISCVState *env, int csrn=
o, target_ulong val)
>> >      if (!env->debugger && !riscv_cpu_fp_enabled(env)) {
>> >          return -1;
>> >      }
>> > -    env->mstatus |=3D MSTATUS_FS;
>> > +    *env->mstatus |=3D MSTATUS_FS;
>> >  #endif
>> >      env->frm =3D (val & FSR_RD) >> FSR_RD_SHIFT;
>> >      riscv_cpu_set_fflags(env, (val & FSR_AEXC) >> FSR_AEXC_SHIFT);
>> > @@ -307,7 +307,7 @@ static int read_mhartid(CPURISCVState *env, int cs=
rno, target_ulong *val)
>> >  /* Machine Trap Setup */
>> >  static int read_mstatus(CPURISCVState *env, int csrno, target_ulong *=
val)
>> >  {
>> > -    *val =3D env->mstatus;
>> > +    *val =3D *env->mstatus;
>> >      return 0;
>> >  }
>> >
>> > @@ -319,7 +319,7 @@ static int validate_vm(CPURISCVState *env, target_=
ulong vm)
>> >
>> >  static int write_mstatus(CPURISCVState *env, int csrno, target_ulong =
val)
>> >  {
>> > -    target_ulong mstatus =3D env->mstatus;
>> > +    target_ulong mstatus =3D *env->mstatus;
>> >      target_ulong mask =3D 0;
>> >      int dirty;
>> >
>> > @@ -359,7 +359,7 @@ static int write_mstatus(CPURISCVState *env, int c=
srno, target_ulong val)
>> >               ((mstatus & MSTATUS_FS) =3D=3D MSTATUS_FS)) |
>> >              ((mstatus & MSTATUS_XS) =3D=3D MSTATUS_XS);
>> >      mstatus =3D set_field(mstatus, MSTATUS_SD, dirty);
>> > -    env->mstatus =3D mstatus;
>> > +    *env->mstatus =3D mstatus;
>> >
>> >      return 0;
>> >  }
>> > @@ -448,13 +448,13 @@ static int write_mideleg(CPURISCVState *env, int=
 csrno, target_ulong val)
>> >
>> >  static int read_mie(CPURISCVState *env, int csrno, target_ulong *val)
>> >  {
>> > -    *val =3D env->mie;
>> > +    *val =3D *env->mie;
>> >      return 0;
>> >  }
>> >
>> >  static int write_mie(CPURISCVState *env, int csrno, target_ulong val)
>> >  {
>> > -    env->mie =3D (env->mie & ~all_ints) | (val & all_ints);
>> > +    *env->mie =3D (*env->mie & ~all_ints) | (val & all_ints);
>> >      return 0;
>> >  }
>> >
>> > @@ -608,7 +608,7 @@ static int read_sstatus(CPURISCVState *env, int cs=
rno, target_ulong *val)
>> >  {
>> >      target_ulong mask =3D ((env->priv_ver >=3D PRIV_VERSION_1_10_0) ?
>> >                           sstatus_v1_10_mask : sstatus_v1_9_mask);
>> > -    *val =3D env->mstatus & mask;
>> > +    *val =3D *env->mstatus & mask;
>> >      return 0;
>> >  }
>> >
>> > @@ -616,19 +616,19 @@ static int write_sstatus(CPURISCVState *env, int=
 csrno, target_ulong val)
>> >  {
>> >      target_ulong mask =3D ((env->priv_ver >=3D PRIV_VERSION_1_10_0) ?
>> >                           sstatus_v1_10_mask : sstatus_v1_9_mask);
>> > -    target_ulong newval =3D (env->mstatus & ~mask) | (val & mask);
>> > +    target_ulong newval =3D (*env->mstatus & ~mask) | (val & mask);
>> >      return write_mstatus(env, CSR_MSTATUS, newval);
>> >  }
>> >
>> >  static int read_sie(CPURISCVState *env, int csrno, target_ulong *val)
>> >  {
>> > -    *val =3D env->mie & env->mideleg;
>> > +    *val =3D *env->mie & env->mideleg;
>> >      return 0;
>> >  }
>> >
>> >  static int write_sie(CPURISCVState *env, int csrno, target_ulong val)
>> >  {
>> > -    target_ulong newval =3D (env->mie & ~env->mideleg) | (val & env->=
mideleg);
>> > +    target_ulong newval =3D (*env->mie & ~env->mideleg) | (val & env-=
>mideleg);
>> >      return write_mie(env, CSR_MIE, newval);
>> >  }
>> >
>> > @@ -731,7 +731,7 @@ static int read_satp(CPURISCVState *env, int csrno=
, target_ulong *val)
>> >      if (!riscv_feature(env, RISCV_FEATURE_MMU)) {
>> >          *val =3D 0;
>> >      } else if (env->priv_ver >=3D PRIV_VERSION_1_10_0) {
>> > -        if (env->priv =3D=3D PRV_S && get_field(env->mstatus, MSTATUS=
_TVM)) {
>> > +        if (env->priv =3D=3D PRV_S && get_field(*env->mstatus, MSTATU=
S_TVM)) {
>> >              return -1;
>> >          } else {
>> >              *val =3D env->satp;
>> > @@ -756,7 +756,7 @@ static int write_satp(CPURISCVState *env, int csrn=
o, target_ulong val)
>> >          validate_vm(env, get_field(val, SATP_MODE)) &&
>> >          ((val ^ env->satp) & (SATP_MODE | SATP_ASID | SATP_PPN)))
>> >      {
>> > -        if (env->priv =3D=3D PRV_S && get_field(env->mstatus, MSTATUS=
_TVM)) {
>> > +        if (env->priv =3D=3D PRV_S && get_field(*env->mstatus, MSTATU=
S_TVM)) {
>> >              return -1;
>> >          } else {
>> >              if((val ^ env->satp) & SATP_ASID) {
>> > diff --git a/target/riscv/op_helper.c b/target/riscv/op_helper.c
>> > index 331cc36232..d150551bc9 100644
>> > --- a/target/riscv/op_helper.c
>> > +++ b/target/riscv/op_helper.c
>> > @@ -83,11 +83,11 @@ target_ulong helper_sret(CPURISCVState *env, targe=
t_ulong cpu_pc_deb)
>> >      }
>> >
>> >      if (env->priv_ver >=3D PRIV_VERSION_1_10_0 &&
>> > -        get_field(env->mstatus, MSTATUS_TSR)) {
>> > +        get_field(*env->mstatus, MSTATUS_TSR)) {
>> >          riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
>> >      }
>> >
>> > -    target_ulong mstatus =3D env->mstatus;
>> > +    target_ulong mstatus =3D *env->mstatus;
>> >      target_ulong prev_priv =3D get_field(mstatus, MSTATUS_SPP);
>> >      mstatus =3D set_field(mstatus,
>> >          env->priv_ver >=3D PRIV_VERSION_1_10_0 ?
>> > @@ -96,7 +96,7 @@ target_ulong helper_sret(CPURISCVState *env, target_=
ulong cpu_pc_deb)
>> >      mstatus =3D set_field(mstatus, MSTATUS_SPIE, 0);
>> >      mstatus =3D set_field(mstatus, MSTATUS_SPP, PRV_U);
>> >      riscv_cpu_set_mode(env, prev_priv);
>> > -    env->mstatus =3D mstatus;
>> > +    *env->mstatus =3D mstatus;
>> >
>> >      return retpc;
>> >  }
>> > @@ -112,7 +112,7 @@ target_ulong helper_mret(CPURISCVState *env, targe=
t_ulong cpu_pc_deb)
>> >          riscv_raise_exception(env, RISCV_EXCP_INST_ADDR_MIS, GETPC())=
;
>> >      }
>> >
>> > -    target_ulong mstatus =3D env->mstatus;
>> > +    target_ulong mstatus =3D *env->mstatus;
>> >      target_ulong prev_priv =3D get_field(mstatus, MSTATUS_MPP);
>> >      mstatus =3D set_field(mstatus,
>> >          env->priv_ver >=3D PRIV_VERSION_1_10_0 ?
>> > @@ -121,7 +121,7 @@ target_ulong helper_mret(CPURISCVState *env, targe=
t_ulong cpu_pc_deb)
>> >      mstatus =3D set_field(mstatus, MSTATUS_MPIE, 0);
>> >      mstatus =3D set_field(mstatus, MSTATUS_MPP, PRV_U);
>> >      riscv_cpu_set_mode(env, prev_priv);
>> > -    env->mstatus =3D mstatus;
>> > +    *env->mstatus =3D mstatus;
>> >
>> >      return retpc;
>> >  }
>> > @@ -132,7 +132,7 @@ void helper_wfi(CPURISCVState *env)
>> >
>> >      if (env->priv =3D=3D PRV_S &&
>> >          env->priv_ver >=3D PRIV_VERSION_1_10_0 &&
>> > -        get_field(env->mstatus, MSTATUS_TW)) {
>> > +        get_field(*env->mstatus, MSTATUS_TW)) {
>> >          riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
>> >      } else {
>> >          cs->halted =3D 1;
>> > @@ -147,7 +147,7 @@ void helper_tlb_flush(CPURISCVState *env)
>> >      if (!(env->priv >=3D PRV_S) ||
>> >          (env->priv =3D=3D PRV_S &&
>> >           env->priv_ver >=3D PRIV_VERSION_1_10_0 &&
>> > -         get_field(env->mstatus, MSTATUS_TVM))) {
>> > +         get_field(*env->mstatus, MSTATUS_TVM))) {
>> >          riscv_raise_exception(env, RISCV_EXCP_ILLEGAL_INST, GETPC());
>> >      } else {
>> >          tlb_flush(cs);
>>
>> I don't think this is that bad.
>>
>> Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
>>

