Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 11 17:57:24 2020
| Host         : USER-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file awgn_inv_mapping_bd_wrapper_timing_summary_routed.rpt -pb awgn_inv_mapping_bd_wrapper_timing_summary_routed.pb -rpx awgn_inv_mapping_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : awgn_inv_mapping_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.309        0.000                      0                 1389        0.051        0.000                      0                 1389        4.020        0.000                       0                  1202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.309        0.000                      0                 1389        0.051        0.000                      0                 1389        4.020        0.000                       0                  1202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[3].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 6.444ns (66.515%)  route 3.244ns (33.485%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518     7.787 f  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[38]
                         net (fo=2, routed)           1.196     8.983    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[25]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9/O
                         net (fo=1, routed)           0.590     9.698    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.822 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4/O
                         net (fo=10, routed)          0.716    10.537    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.661 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[3].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.661    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[3]
    SLICE_X34Y63         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[3].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X34Y63         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[3].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.081    10.970    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[3].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[4].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 6.444ns (66.943%)  route 3.182ns (33.057%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     7.787 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[41]
                         net (fo=12, routed)          1.197     8.984    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[28]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7/O
                         net (fo=1, routed)           0.492     9.600    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.724 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2/O
                         net (fo=10, routed)          0.751    10.475    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    10.599 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[4].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.599    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[4]
    SLICE_X33Y63         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[4].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X33Y63         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[4].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y63         FDRE (Setup_fdre_C_D)        0.029    10.918    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[4].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[1].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 6.444ns (66.992%)  route 3.175ns (33.008%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518     7.787 f  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[38]
                         net (fo=2, routed)           1.196     8.983    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[25]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9/O
                         net (fo=1, routed)           0.590     9.698    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.822 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4/O
                         net (fo=10, routed)          0.646    10.468    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.592 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[1].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.592    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[1]
    SLICE_X33Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[1].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X33Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[1].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.031    10.920    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[1].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 6.444ns (67.054%)  route 3.166ns (32.946%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518     7.787 f  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[38]
                         net (fo=2, routed)           1.196     8.983    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[25]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9/O
                         net (fo=1, routed)           0.590     9.698    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.822 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4/O
                         net (fo=10, routed)          0.638    10.459    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.583 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.583    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[5]
    SLICE_X34Y63         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X34Y63         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y63         FDRE (Setup_fdre_C_D)        0.079    10.968    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[5].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[6].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 6.444ns (67.608%)  route 3.087ns (32.392%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     7.787 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[41]
                         net (fo=12, routed)          1.197     8.984    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[28]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7/O
                         net (fo=1, routed)           0.492     9.600    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.724 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2/O
                         net (fo=10, routed)          0.657    10.380    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.504 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[6].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.504    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[6]
    SLICE_X33Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[6].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X33Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[6].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.032    10.921    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[6].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 6.444ns (67.742%)  route 3.068ns (32.258%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518     7.787 f  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[38]
                         net (fo=2, routed)           1.196     8.983    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[25]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9/O
                         net (fo=1, routed)           0.590     9.698    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.822 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4/O
                         net (fo=10, routed)          0.540    10.361    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.485 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.485    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[8]
    SLICE_X35Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X35Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.029    10.918    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[8].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 6.444ns (67.830%)  route 3.056ns (32.170%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[38])
                                                      1.518     7.787 f  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[38]
                         net (fo=2, routed)           1.196     8.983    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[25]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9/O
                         net (fo=1, routed)           0.590     9.698    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_9_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.822 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4/O
                         net (fo=10, routed)          0.528    10.349    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_4_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.473 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.473    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[0]
    SLICE_X33Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X33Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)        0.029    10.918    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[0].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 6.444ns (67.714%)  route 3.073ns (32.286%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     7.787 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[41]
                         net (fo=12, routed)          1.197     8.984    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[28]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7/O
                         net (fo=1, routed)           0.492     9.600    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.724 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2/O
                         net (fo=10, routed)          0.642    10.366    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.490 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.490    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[9]
    SLICE_X34Y61         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X34Y61         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)        0.081    10.970    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[7].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.506ns  (logic 6.444ns (67.792%)  route 3.062ns (32.208%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     7.787 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[41]
                         net (fo=12, routed)          1.197     8.984    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[28]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7/O
                         net (fo=1, routed)           0.492     9.600    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.724 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2/O
                         net (fo=10, routed)          0.631    10.355    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I2_O)        0.124    10.479 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[7].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.479    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[7]
    SLICE_X34Y61         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[7].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X34Y61         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[7].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y61         FDRE (Setup_fdre_C_D)        0.077    10.966    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[7].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[2].has_latency.u2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 6.444ns (68.804%)  route 2.922ns (31.196%))
  Logic Levels:           5  (DSP48E1=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.973     0.973    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X36Y57         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=1, routed)           0.740     2.231    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/A[4]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     6.267 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.269    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[41])
                                                      1.518     7.787 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[41]
                         net (fo=12, routed)          1.197     8.984    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/P[28]
    SLICE_X35Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7/O
                         net (fo=1, routed)           0.492     9.600    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.724 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2/O
                         net (fo=10, routed)          0.491    10.215    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[9].has_latency.u2_i_2_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.339 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[2].has_latency.u2_i_1/O
                         net (fo=1, routed)           0.000    10.339    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/conv_p[2]
    SLICE_X32Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[2].has_latency.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1201, unset)         0.924    10.924    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X32Y62         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[2].has_latency.u2/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y62         FDRE (Setup_fdre_C_D)        0.081    10.970    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/mult1/latency_gt_0.reg1/has_only_1.srlc33e_array0/reg_array[2].has_latency.u2
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y55         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.115     0.666    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X38Y55         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X38Y55         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/comp16.core_instance16/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X27Y44         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.607    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/comp16.core_instance16/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/d[0]
    SLICE_X26Y44         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/comp16.core_instance16/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/comp16.core_instance16/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/clk
    SLICE_X26Y44         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/comp16.core_instance16/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X26Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/lfsr_41_2/x7/asr/addressable_shift_register/comp16.core_instance16/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/comp40.core_instance40/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X35Y44         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.607    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/comp40.core_instance40/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/d[0]
    SLICE_X34Y44         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/comp40.core_instance40/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/comp40.core_instance40/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/clk
    SLICE_X34Y44         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/comp40.core_instance40/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X34Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/lfsr_47_5/x15/asr/addressable_shift_register/comp40.core_instance40/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/clk
    SLICE_X27Y45         FDSE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/register/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].set_comp.fdse_comp/Q
                         net (fo=1, routed)           0.056     0.607    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/d[0]
    SLICE_X26Y45         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/clk
    SLICE_X26Y45         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X26Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/lfsr_47_5/x16/asr/addressable_shift_register/comp21.core_instance21/U0/i_synth/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only/nocarry.shreg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom1/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom1/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y47         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom1/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom1/comp1.core_instance1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=2, routed)           0.128     0.680    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X36Y49         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X36Y49         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X22Y47         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom3/comp3.core_instance3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.116     0.690    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X20Y46         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X20Y46         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X20Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X19Y44         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.113     0.652    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X18Y44         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X18Y44         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X18Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X39Y50         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.113     0.652    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X38Y50         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X38Y50         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X38Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom2/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom2/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y51         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom2/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom2/comp2.core_instance2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.113     0.652    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X36Y51         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X36Y51         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.410     0.410    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X37Y54         FDRE                                         r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom/comp0.core_instance0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)           0.113     0.652    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/d[7]
    SLICE_X36Y54         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1201, unset)         0.432     0.432    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/clk
    SLICE_X36Y54         SRL16E                                       r  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X36Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.562    awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18   awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y19   awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y21   awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/mult/comp2.core_instance2/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y20  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/rom6/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y49  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y49  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y49  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y49  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y48  awgn_inv_mapping_bd_i/awgn_inv_mapping_1/inst/awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1/CLK



