Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 20 20:09:05 2023
| Host         : LAPTOP-C2VAUNDT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab7_control_sets_placed.rpt
| Design       : lab7
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           43 |
| Yes          | No                    | No                     |             820 |          381 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              87 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart/tx_out_i_1_n_0          |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                              | btn_db0/P_reg[0]           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0        |                            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | sel                          | index_counter[4]_i_1_n_0   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/reset_n               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | data2[2][7]_i_1_n_0          |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | data2[6][7]_i_1_n_0          |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | data2[7][7]_i_1_n_0          |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | data2[5][7]_i_1_n_0          |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data1[9][7]_i_1_n_0          |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data2[3][7]_i_1_n_0          |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data2[9][7]_i_1_n_0          |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data2[4][7]_i_1_n_0          |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | data1[0][7]_i_1_n_0          |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | data1[15][7]_i_1_n_0         |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data1[10][7]_i_1_n_0         |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data1[12][7]_i_1_n_0         |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data1[1][7]_i_1_n_0          |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | CEB2                         |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | data1[11][7]_i_1_n_0         |                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | data1[4][7]_i_1_n_0          |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | data1[5][7]_i_1_n_0          |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data1[3][7]_i_1_n_0          |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | CEA2                         |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data2[8][7]_i_1_n_0          |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | data1[2][7]_i_1_n_0          |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data1[6][7]_i_1_n_0          |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | data1[13][7]_i_1_n_0         |                            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | data1[14][7]_i_1_n_0         |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | data1[8][7]_i_1_n_0          |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | data2[14][7]_i_1_n_0         |                            |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | data2[0][7]_i_1_n_0          |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data2[10][7]_i_1_n_0         |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data2[11][7]_i_1_n_0         |                            |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | data2[12][7]_i_1_n_0         |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data2[13][7]_i_1_n_0         |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | data2[15][7]_i_1_n_0         |                            |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | uart/tx_bits_remaining       |                            |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | btn_db1/user_addr_reg[11]    | lcd0/reset_n               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                              | btn_db0/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |                              | btn_db1/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | lcd0/init_e_i_2_n_0          | lcd0/reset_n               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | solution                     |                            |               23 |             72 |         3.13 |
|  clk_IBUF_BUFG | solution[15][17]_i_1_n_0     |                            |               26 |             72 |         2.77 |
|  clk_IBUF_BUFG | solution[13][17]_i_1_n_0     |                            |               26 |             72 |         2.77 |
|  clk_IBUF_BUFG | solution[14][17]_i_1_n_0     |                            |               26 |             72 |         2.77 |
|  clk_IBUF_BUFG |                              | lcd0/reset_n               |               30 |             76 |         2.53 |
|  clk_IBUF_BUFG |                              |                            |               53 |            124 |         2.34 |
|  clk_IBUF_BUFG | temp[13][15]_i_1_n_0         |                            |              132 |            256 |         1.94 |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+


