{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 17:42:29 2020 " "Info: Processing started: Fri Sep 04 17:42:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Info: Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/instructionMemory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Info: Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signZeroExtend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signZeroExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signZeroExtend " "Info: Found entity 1: signZeroExtend" {  } { { "signZeroExtend.v" "" { Text "F:/Tool/QuartusII/project/test4/signZeroExtend.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Info: Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Info: Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "controlUnit inst4 " "Warning: Block or symbol \"controlUnit\" of instance \"inst4\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 672 856 248 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registerFile inst8 " "Warning: Block or symbol \"registerFile\" of instance \"inst8\" overlaps another block or symbol" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 280 424 640 472 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:inst4 " "Info: Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 24 672 856 248 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(9) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(9): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(10) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(10): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(11) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(11): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(12) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(12): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(14) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(14): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(15) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(15): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(16) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(16): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(17) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(17): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(18) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(18): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(19) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(19): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controlUnit.v(20) " "Warning (10230): Verilog HDL assignment warning at controlUnit.v(20): truncated value with size 32 to match size of target (1)" {  } { { "controlUnit.v" "" { Text "F:/Tool/QuartusII/project/test4/controlUnit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 304 712 912 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(21) " "Warning (10230): Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(26) " "Warning (10230): Verilog HDL assignment warning at ALU.v(26): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(31) " "Warning (10230): Verilog HDL assignment warning at ALU.v(31): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(36) " "Warning (10230): Verilog HDL assignment warning at ALU.v(36): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(41) " "Warning (10230): Verilog HDL assignment warning at ALU.v(41): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(46) " "Warning (10230): Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(51) " "Warning (10230): Verilog HDL assignment warning at ALU.v(51): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(56) " "Warning (10230): Verilog HDL assignment warning at ALU.v(56): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "F:/Tool/QuartusII/project/test4/ALU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signZeroExtend signZeroExtend:inst9 " "Info: Elaborating entity \"signZeroExtend\" for hierarchy \"signZeroExtend:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 464 712 896 560 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst6 " "Info: Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 64 392 584 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst7 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 64 80 288 192 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Address PC.v(13) " "Warning (10240): Verilog HDL Always Construct warning at PC.v(13): inferring latch(es) for variable \"Address\", which holds its previous value in one or more paths through the always construct" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] PC.v(18) " "Info (10041): Inferred latch for \"Address\[0\]\" at PC.v(18)" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] PC.v(18) " "Info (10041): Inferred latch for \"Address\[1\]\" at PC.v(18)" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst8 " "Info: Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 280 424 640 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst5 " "Info: Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 72 1040 1232 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DAddr dataMemory.v(12) " "Warning (10235): Verilog HDL Always Construct warning at dataMemory.v(12): variable \"DAddr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut dataMemory.v(10) " "Warning (10240): Verilog HDL Always Construct warning at dataMemory.v(10): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[0\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[1\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[2\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[3\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[4\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[5\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[6\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[7\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[8\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[9\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[10\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[11\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[12\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[13\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[14\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[15\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[16\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[16\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[17\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[17\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[18\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[18\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[19\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[19\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[20\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[20\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[21\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[21\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[22\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[22\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[23\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[23\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[24\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[24\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[25\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[25\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[26\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[26\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[27\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[27\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[28\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[28\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[29\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[29\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[30\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[30\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[31\] dataMemory.v(11) " "Info (10041): Inferred latch for \"DataOut\[31\]\" at dataMemory.v(11)" {  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "registerFile:inst8\|register " "Info: RAM logic \"registerFile:inst8\|register\" is uninferred due to asynchronous read logic" {  } { { "registerFile.v" "register" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "CPU.ram0_registerFile_e16e767d.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"CPU.ram0_registerFile_e16e767d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[31\] " "Warning: Latch dataMemory:inst5\|DataOut\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[30\] " "Warning: Latch dataMemory:inst5\|DataOut\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[29\] " "Warning: Latch dataMemory:inst5\|DataOut\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[28\] " "Warning: Latch dataMemory:inst5\|DataOut\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[27\] " "Warning: Latch dataMemory:inst5\|DataOut\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[26\] " "Warning: Latch dataMemory:inst5\|DataOut\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[25\] " "Warning: Latch dataMemory:inst5\|DataOut\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[24\] " "Warning: Latch dataMemory:inst5\|DataOut\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[23\] " "Warning: Latch dataMemory:inst5\|DataOut\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[22\] " "Warning: Latch dataMemory:inst5\|DataOut\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[21\] " "Warning: Latch dataMemory:inst5\|DataOut\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[20\] " "Warning: Latch dataMemory:inst5\|DataOut\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[19\] " "Warning: Latch dataMemory:inst5\|DataOut\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[18\] " "Warning: Latch dataMemory:inst5\|DataOut\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[17\] " "Warning: Latch dataMemory:inst5\|DataOut\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[16\] " "Warning: Latch dataMemory:inst5\|DataOut\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[15\] " "Warning: Latch dataMemory:inst5\|DataOut\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[14\] " "Warning: Latch dataMemory:inst5\|DataOut\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[13\] " "Warning: Latch dataMemory:inst5\|DataOut\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[12\] " "Warning: Latch dataMemory:inst5\|DataOut\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[11\] " "Warning: Latch dataMemory:inst5\|DataOut\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[10\] " "Warning: Latch dataMemory:inst5\|DataOut\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[9\] " "Warning: Latch dataMemory:inst5\|DataOut\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[8\] " "Warning: Latch dataMemory:inst5\|DataOut\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[7\] " "Warning: Latch dataMemory:inst5\|DataOut\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[6\] " "Warning: Latch dataMemory:inst5\|DataOut\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[5\] " "Warning: Latch dataMemory:inst5\|DataOut\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[4\] " "Warning: Latch dataMemory:inst5\|DataOut\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[3\] " "Warning: Latch dataMemory:inst5\|DataOut\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[2\] " "Warning: Latch dataMemory:inst5\|DataOut\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[1\] " "Warning: Latch dataMemory:inst5\|DataOut\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|DataOut\[0\] " "Warning: Latch dataMemory:inst5\|DataOut\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst7\|Address\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal PC:inst7\|Address\[2\]" {  } { { "PC.v" "" { Text "F:/Tool/QuartusII/project/test4/PC.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~164 " "Warning: Latch dataMemory:inst5\|memory~164 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~228 " "Warning: Latch dataMemory:inst5\|memory~228 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~132 " "Warning: Latch dataMemory:inst5\|memory~132 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~36 " "Warning: Latch dataMemory:inst5\|memory~36 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~100 " "Warning: Latch dataMemory:inst5\|memory~100 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~4 " "Warning: Latch dataMemory:inst5\|memory~4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~68 " "Warning: Latch dataMemory:inst5\|memory~68 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~196 " "Warning: Latch dataMemory:inst5\|memory~196 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~420 " "Warning: Latch dataMemory:inst5\|memory~420 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~484 " "Warning: Latch dataMemory:inst5\|memory~484 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~388 " "Warning: Latch dataMemory:inst5\|memory~388 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~292 " "Warning: Latch dataMemory:inst5\|memory~292 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~356 " "Warning: Latch dataMemory:inst5\|memory~356 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~260 " "Warning: Latch dataMemory:inst5\|memory~260 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~324 " "Warning: Latch dataMemory:inst5\|memory~324 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~452 " "Warning: Latch dataMemory:inst5\|memory~452 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~676 " "Warning: Latch dataMemory:inst5\|memory~676 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~740 " "Warning: Latch dataMemory:inst5\|memory~740 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~644 " "Warning: Latch dataMemory:inst5\|memory~644 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~548 " "Warning: Latch dataMemory:inst5\|memory~548 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~612 " "Warning: Latch dataMemory:inst5\|memory~612 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~516 " "Warning: Latch dataMemory:inst5\|memory~516 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~580 " "Warning: Latch dataMemory:inst5\|memory~580 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~708 " "Warning: Latch dataMemory:inst5\|memory~708 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~932 " "Warning: Latch dataMemory:inst5\|memory~932 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~996 " "Warning: Latch dataMemory:inst5\|memory~996 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~900 " "Warning: Latch dataMemory:inst5\|memory~900 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~804 " "Warning: Latch dataMemory:inst5\|memory~804 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~868 " "Warning: Latch dataMemory:inst5\|memory~868 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~772 " "Warning: Latch dataMemory:inst5\|memory~772 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~836 " "Warning: Latch dataMemory:inst5\|memory~836 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~964 " "Warning: Latch dataMemory:inst5\|memory~964 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~163 " "Warning: Latch dataMemory:inst5\|memory~163 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~227 " "Warning: Latch dataMemory:inst5\|memory~227 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~131 " "Warning: Latch dataMemory:inst5\|memory~131 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~35 " "Warning: Latch dataMemory:inst5\|memory~35 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~99 " "Warning: Latch dataMemory:inst5\|memory~99 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~3 " "Warning: Latch dataMemory:inst5\|memory~3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~67 " "Warning: Latch dataMemory:inst5\|memory~67 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~195 " "Warning: Latch dataMemory:inst5\|memory~195 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~419 " "Warning: Latch dataMemory:inst5\|memory~419 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~483 " "Warning: Latch dataMemory:inst5\|memory~483 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~387 " "Warning: Latch dataMemory:inst5\|memory~387 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~291 " "Warning: Latch dataMemory:inst5\|memory~291 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~355 " "Warning: Latch dataMemory:inst5\|memory~355 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~259 " "Warning: Latch dataMemory:inst5\|memory~259 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~323 " "Warning: Latch dataMemory:inst5\|memory~323 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~451 " "Warning: Latch dataMemory:inst5\|memory~451 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~675 " "Warning: Latch dataMemory:inst5\|memory~675 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~739 " "Warning: Latch dataMemory:inst5\|memory~739 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~643 " "Warning: Latch dataMemory:inst5\|memory~643 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~547 " "Warning: Latch dataMemory:inst5\|memory~547 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~611 " "Warning: Latch dataMemory:inst5\|memory~611 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~515 " "Warning: Latch dataMemory:inst5\|memory~515 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~579 " "Warning: Latch dataMemory:inst5\|memory~579 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~707 " "Warning: Latch dataMemory:inst5\|memory~707 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~931 " "Warning: Latch dataMemory:inst5\|memory~931 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~995 " "Warning: Latch dataMemory:inst5\|memory~995 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~899 " "Warning: Latch dataMemory:inst5\|memory~899 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~803 " "Warning: Latch dataMemory:inst5\|memory~803 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~867 " "Warning: Latch dataMemory:inst5\|memory~867 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~771 " "Warning: Latch dataMemory:inst5\|memory~771 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~835 " "Warning: Latch dataMemory:inst5\|memory~835 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~963 " "Warning: Latch dataMemory:inst5\|memory~963 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~162 " "Warning: Latch dataMemory:inst5\|memory~162 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~226 " "Warning: Latch dataMemory:inst5\|memory~226 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~130 " "Warning: Latch dataMemory:inst5\|memory~130 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~34 " "Warning: Latch dataMemory:inst5\|memory~34 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~98 " "Warning: Latch dataMemory:inst5\|memory~98 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~2 " "Warning: Latch dataMemory:inst5\|memory~2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~66 " "Warning: Latch dataMemory:inst5\|memory~66 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~194 " "Warning: Latch dataMemory:inst5\|memory~194 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~418 " "Warning: Latch dataMemory:inst5\|memory~418 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~482 " "Warning: Latch dataMemory:inst5\|memory~482 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~386 " "Warning: Latch dataMemory:inst5\|memory~386 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~290 " "Warning: Latch dataMemory:inst5\|memory~290 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~354 " "Warning: Latch dataMemory:inst5\|memory~354 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~258 " "Warning: Latch dataMemory:inst5\|memory~258 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~322 " "Warning: Latch dataMemory:inst5\|memory~322 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~450 " "Warning: Latch dataMemory:inst5\|memory~450 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~674 " "Warning: Latch dataMemory:inst5\|memory~674 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~738 " "Warning: Latch dataMemory:inst5\|memory~738 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~642 " "Warning: Latch dataMemory:inst5\|memory~642 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~546 " "Warning: Latch dataMemory:inst5\|memory~546 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~610 " "Warning: Latch dataMemory:inst5\|memory~610 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~514 " "Warning: Latch dataMemory:inst5\|memory~514 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~578 " "Warning: Latch dataMemory:inst5\|memory~578 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~706 " "Warning: Latch dataMemory:inst5\|memory~706 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~930 " "Warning: Latch dataMemory:inst5\|memory~930 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~994 " "Warning: Latch dataMemory:inst5\|memory~994 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~898 " "Warning: Latch dataMemory:inst5\|memory~898 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~802 " "Warning: Latch dataMemory:inst5\|memory~802 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~866 " "Warning: Latch dataMemory:inst5\|memory~866 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~770 " "Warning: Latch dataMemory:inst5\|memory~770 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~834 " "Warning: Latch dataMemory:inst5\|memory~834 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~962 " "Warning: Latch dataMemory:inst5\|memory~962 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~161 " "Warning: Latch dataMemory:inst5\|memory~161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~225 " "Warning: Latch dataMemory:inst5\|memory~225 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~129 " "Warning: Latch dataMemory:inst5\|memory~129 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~33 " "Warning: Latch dataMemory:inst5\|memory~33 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~97 " "Warning: Latch dataMemory:inst5\|memory~97 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~1 " "Warning: Latch dataMemory:inst5\|memory~1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~65 " "Warning: Latch dataMemory:inst5\|memory~65 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~193 " "Warning: Latch dataMemory:inst5\|memory~193 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~417 " "Warning: Latch dataMemory:inst5\|memory~417 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~481 " "Warning: Latch dataMemory:inst5\|memory~481 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~385 " "Warning: Latch dataMemory:inst5\|memory~385 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~289 " "Warning: Latch dataMemory:inst5\|memory~289 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~353 " "Warning: Latch dataMemory:inst5\|memory~353 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~257 " "Warning: Latch dataMemory:inst5\|memory~257 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~321 " "Warning: Latch dataMemory:inst5\|memory~321 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~449 " "Warning: Latch dataMemory:inst5\|memory~449 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~673 " "Warning: Latch dataMemory:inst5\|memory~673 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~737 " "Warning: Latch dataMemory:inst5\|memory~737 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~641 " "Warning: Latch dataMemory:inst5\|memory~641 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~545 " "Warning: Latch dataMemory:inst5\|memory~545 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~609 " "Warning: Latch dataMemory:inst5\|memory~609 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~513 " "Warning: Latch dataMemory:inst5\|memory~513 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~577 " "Warning: Latch dataMemory:inst5\|memory~577 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~705 " "Warning: Latch dataMemory:inst5\|memory~705 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~929 " "Warning: Latch dataMemory:inst5\|memory~929 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~993 " "Warning: Latch dataMemory:inst5\|memory~993 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~897 " "Warning: Latch dataMemory:inst5\|memory~897 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~801 " "Warning: Latch dataMemory:inst5\|memory~801 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~865 " "Warning: Latch dataMemory:inst5\|memory~865 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~769 " "Warning: Latch dataMemory:inst5\|memory~769 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~833 " "Warning: Latch dataMemory:inst5\|memory~833 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~961 " "Warning: Latch dataMemory:inst5\|memory~961 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~160 " "Warning: Latch dataMemory:inst5\|memory~160 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~224 " "Warning: Latch dataMemory:inst5\|memory~224 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~128 " "Warning: Latch dataMemory:inst5\|memory~128 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~32 " "Warning: Latch dataMemory:inst5\|memory~32 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~96 " "Warning: Latch dataMemory:inst5\|memory~96 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~0 " "Warning: Latch dataMemory:inst5\|memory~0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~64 " "Warning: Latch dataMemory:inst5\|memory~64 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~192 " "Warning: Latch dataMemory:inst5\|memory~192 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~416 " "Warning: Latch dataMemory:inst5\|memory~416 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~480 " "Warning: Latch dataMemory:inst5\|memory~480 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~384 " "Warning: Latch dataMemory:inst5\|memory~384 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~288 " "Warning: Latch dataMemory:inst5\|memory~288 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~352 " "Warning: Latch dataMemory:inst5\|memory~352 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~256 " "Warning: Latch dataMemory:inst5\|memory~256 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~320 " "Warning: Latch dataMemory:inst5\|memory~320 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~448 " "Warning: Latch dataMemory:inst5\|memory~448 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~672 " "Warning: Latch dataMemory:inst5\|memory~672 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~736 " "Warning: Latch dataMemory:inst5\|memory~736 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~640 " "Warning: Latch dataMemory:inst5\|memory~640 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~544 " "Warning: Latch dataMemory:inst5\|memory~544 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~608 " "Warning: Latch dataMemory:inst5\|memory~608 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~512 " "Warning: Latch dataMemory:inst5\|memory~512 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~576 " "Warning: Latch dataMemory:inst5\|memory~576 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~704 " "Warning: Latch dataMemory:inst5\|memory~704 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~928 " "Warning: Latch dataMemory:inst5\|memory~928 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~992 " "Warning: Latch dataMemory:inst5\|memory~992 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~896 " "Warning: Latch dataMemory:inst5\|memory~896 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~800 " "Warning: Latch dataMemory:inst5\|memory~800 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~864 " "Warning: Latch dataMemory:inst5\|memory~864 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~768 " "Warning: Latch dataMemory:inst5\|memory~768 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~832 " "Warning: Latch dataMemory:inst5\|memory~832 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dataMemory:inst5\|memory~960 " "Warning: Latch dataMemory:inst5\|memory~960 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registerFile:inst8\|register~synth " "Warning: Ports D and ENA on the latch are fed by the same signal registerFile:inst8\|register~synth" {  } { { "registerFile.v" "" { Text "F:/Tool/QuartusII/project/test4/registerFile.v" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "dataMemory.v" "" { Text "F:/Tool/QuartusII/project/test4/dataMemory.v" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "curPC\[1\] GND " "Warning (13410): Pin \"curPC\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "curPC\[0\] GND " "Warning (13410): Pin \"curPC\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 208 312 488 224 "curPC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[4\] GND " "Warning (13410): Pin \"rt\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rt\[3\] GND " "Warning (13410): Pin \"rt\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "F:/Tool/QuartusII/project/test4/CPU.bdf" { { 272 272 448 288 "rt\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 100 " "Info: 768 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~256 " "Info: Register \"registerFile:inst8\|register~256\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~257 " "Info: Register \"registerFile:inst8\|register~257\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~258 " "Info: Register \"registerFile:inst8\|register~258\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~259 " "Info: Register \"registerFile:inst8\|register~259\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~260 " "Info: Register \"registerFile:inst8\|register~260\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~261 " "Info: Register \"registerFile:inst8\|register~261\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~262 " "Info: Register \"registerFile:inst8\|register~262\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~263 " "Info: Register \"registerFile:inst8\|register~263\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~264 " "Info: Register \"registerFile:inst8\|register~264\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~265 " "Info: Register \"registerFile:inst8\|register~265\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~266 " "Info: Register \"registerFile:inst8\|register~266\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~267 " "Info: Register \"registerFile:inst8\|register~267\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~268 " "Info: Register \"registerFile:inst8\|register~268\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~269 " "Info: Register \"registerFile:inst8\|register~269\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~270 " "Info: Register \"registerFile:inst8\|register~270\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~271 " "Info: Register \"registerFile:inst8\|register~271\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~272 " "Info: Register \"registerFile:inst8\|register~272\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~273 " "Info: Register \"registerFile:inst8\|register~273\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~274 " "Info: Register \"registerFile:inst8\|register~274\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~275 " "Info: Register \"registerFile:inst8\|register~275\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~276 " "Info: Register \"registerFile:inst8\|register~276\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~277 " "Info: Register \"registerFile:inst8\|register~277\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~278 " "Info: Register \"registerFile:inst8\|register~278\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~279 " "Info: Register \"registerFile:inst8\|register~279\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~280 " "Info: Register \"registerFile:inst8\|register~280\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~281 " "Info: Register \"registerFile:inst8\|register~281\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~282 " "Info: Register \"registerFile:inst8\|register~282\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~283 " "Info: Register \"registerFile:inst8\|register~283\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~284 " "Info: Register \"registerFile:inst8\|register~284\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~285 " "Info: Register \"registerFile:inst8\|register~285\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~286 " "Info: Register \"registerFile:inst8\|register~286\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~287 " "Info: Register \"registerFile:inst8\|register~287\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~288 " "Info: Register \"registerFile:inst8\|register~288\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~289 " "Info: Register \"registerFile:inst8\|register~289\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~290 " "Info: Register \"registerFile:inst8\|register~290\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~291 " "Info: Register \"registerFile:inst8\|register~291\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~292 " "Info: Register \"registerFile:inst8\|register~292\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~293 " "Info: Register \"registerFile:inst8\|register~293\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~294 " "Info: Register \"registerFile:inst8\|register~294\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~295 " "Info: Register \"registerFile:inst8\|register~295\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~296 " "Info: Register \"registerFile:inst8\|register~296\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~297 " "Info: Register \"registerFile:inst8\|register~297\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~298 " "Info: Register \"registerFile:inst8\|register~298\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~299 " "Info: Register \"registerFile:inst8\|register~299\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~300 " "Info: Register \"registerFile:inst8\|register~300\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~301 " "Info: Register \"registerFile:inst8\|register~301\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~302 " "Info: Register \"registerFile:inst8\|register~302\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~303 " "Info: Register \"registerFile:inst8\|register~303\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~304 " "Info: Register \"registerFile:inst8\|register~304\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~305 " "Info: Register \"registerFile:inst8\|register~305\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~306 " "Info: Register \"registerFile:inst8\|register~306\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~307 " "Info: Register \"registerFile:inst8\|register~307\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~308 " "Info: Register \"registerFile:inst8\|register~308\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~309 " "Info: Register \"registerFile:inst8\|register~309\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~310 " "Info: Register \"registerFile:inst8\|register~310\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~311 " "Info: Register \"registerFile:inst8\|register~311\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~312 " "Info: Register \"registerFile:inst8\|register~312\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~313 " "Info: Register \"registerFile:inst8\|register~313\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~314 " "Info: Register \"registerFile:inst8\|register~314\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~315 " "Info: Register \"registerFile:inst8\|register~315\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~316 " "Info: Register \"registerFile:inst8\|register~316\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~317 " "Info: Register \"registerFile:inst8\|register~317\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~318 " "Info: Register \"registerFile:inst8\|register~318\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~319 " "Info: Register \"registerFile:inst8\|register~319\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~320 " "Info: Register \"registerFile:inst8\|register~320\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~321 " "Info: Register \"registerFile:inst8\|register~321\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~322 " "Info: Register \"registerFile:inst8\|register~322\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~323 " "Info: Register \"registerFile:inst8\|register~323\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~324 " "Info: Register \"registerFile:inst8\|register~324\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~325 " "Info: Register \"registerFile:inst8\|register~325\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~326 " "Info: Register \"registerFile:inst8\|register~326\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~327 " "Info: Register \"registerFile:inst8\|register~327\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~328 " "Info: Register \"registerFile:inst8\|register~328\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~329 " "Info: Register \"registerFile:inst8\|register~329\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~330 " "Info: Register \"registerFile:inst8\|register~330\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~331 " "Info: Register \"registerFile:inst8\|register~331\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~332 " "Info: Register \"registerFile:inst8\|register~332\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~333 " "Info: Register \"registerFile:inst8\|register~333\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~334 " "Info: Register \"registerFile:inst8\|register~334\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~335 " "Info: Register \"registerFile:inst8\|register~335\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~336 " "Info: Register \"registerFile:inst8\|register~336\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~337 " "Info: Register \"registerFile:inst8\|register~337\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~338 " "Info: Register \"registerFile:inst8\|register~338\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~339 " "Info: Register \"registerFile:inst8\|register~339\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~340 " "Info: Register \"registerFile:inst8\|register~340\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~341 " "Info: Register \"registerFile:inst8\|register~341\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~342 " "Info: Register \"registerFile:inst8\|register~342\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~343 " "Info: Register \"registerFile:inst8\|register~343\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~344 " "Info: Register \"registerFile:inst8\|register~344\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~345 " "Info: Register \"registerFile:inst8\|register~345\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~346 " "Info: Register \"registerFile:inst8\|register~346\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~347 " "Info: Register \"registerFile:inst8\|register~347\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~348 " "Info: Register \"registerFile:inst8\|register~348\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~349 " "Info: Register \"registerFile:inst8\|register~349\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~350 " "Info: Register \"registerFile:inst8\|register~350\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~351 " "Info: Register \"registerFile:inst8\|register~351\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~352 " "Info: Register \"registerFile:inst8\|register~352\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~353 " "Info: Register \"registerFile:inst8\|register~353\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~354 " "Info: Register \"registerFile:inst8\|register~354\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "registerFile:inst8\|register~355 " "Info: Register \"registerFile:inst8\|register~355\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2251 " "Info: Implemented 2251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Info: Implemented 146 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2103 " "Info: Implemented 2103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 414 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 414 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 17:42:34 2020 " "Info: Processing ended: Fri Sep 04 17:42:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
