{
    "title": "High-Speed and Energy-Efficient Non-Binary Computing with Polymorphic Electro-Optic Circuits and Architectures. (arXiv:2304.07608v1 [cs.AR])",
    "abstract": "In this paper, we present microring resonator (MRR) based polymorphic E-O circuits and architectures that can be employed for high-speed and energy-efficient non-binary reconfigurable computing. Our polymorphic E-O circuits can be dynamically programmed to implement different logic and arithmetic functions at different times. They can provide compactness and polymorphism to consequently improve operand handling, reduce idle time, and increase amortization of area and static power overheads. When combined with flexible photodetectors with the innate ability to accumulate a high number of optical pulses in situ, our circuits can support energy-efficient processing of data in non-binary formats such as stochastic/unary and high-dimensional reservoir formats. Furthermore, our polymorphic E-O circuits enable configurable E-O computing accelerator architectures for processing binarized and integer quantized convolutional neural networks (CNNs). We compare our designed polymorphic E-O circuit",
    "link": "http://arxiv.org/abs/2304.07608",
    "context": "Title: High-Speed and Energy-Efficient Non-Binary Computing with Polymorphic Electro-Optic Circuits and Architectures. (arXiv:2304.07608v1 [cs.AR])\nAbstract: In this paper, we present microring resonator (MRR) based polymorphic E-O circuits and architectures that can be employed for high-speed and energy-efficient non-binary reconfigurable computing. Our polymorphic E-O circuits can be dynamically programmed to implement different logic and arithmetic functions at different times. They can provide compactness and polymorphism to consequently improve operand handling, reduce idle time, and increase amortization of area and static power overheads. When combined with flexible photodetectors with the innate ability to accumulate a high number of optical pulses in situ, our circuits can support energy-efficient processing of data in non-binary formats such as stochastic/unary and high-dimensional reservoir formats. Furthermore, our polymorphic E-O circuits enable configurable E-O computing accelerator architectures for processing binarized and integer quantized convolutional neural networks (CNNs). We compare our designed polymorphic E-O circuit",
    "path": "papers/23/04/2304.07608.json",
    "total_tokens": 879,
    "translated_title": "基于多态电光电路与架构的高速、节能的非二进制计算",
    "translated_abstract": "本文提出了基于微环谐振器的多态电光电路与架构，可用于高速、节能的非二进制可重构计算。我们的多态电光电路可以动态编程，在不同时间实现不同的逻辑和算术功能。它们可以提供紧凑性和多态性，从而提高操作数处理能力，减少空闲时间，并增加面积和静态功率开销的摊销。当与柔性光电探测器结合使用时，我们的电路可以支持非二进制格式（如随机/一元和高维储备格式）的数据的节能处理。此外，我们的多态电光电路还可以实现可配置的电光计算加速器架构，用于处理二进制和整数量化的卷积神经网络（CNN）。我们比较了我们设计的多态电光电路",
    "tldr": "本文提出了一种基于微环谐振器的多态电光电路与架构，可用于高速、节能的非二进制可重构计算，并能处理多种数据格式和卷积神经网络。"
}