<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MemoriaRam.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Ram.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Ram.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Ram.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rams.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rams.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rams.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rams.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rams.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rams.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rams.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rams.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rams_01.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rams_01.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rams_01.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rams_01.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rams_01.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rams_01.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rams_01.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rams_01.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rams_01.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rams_01.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rams_01.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rams_01.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rams_01.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rams_01.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rams_01.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rams_01.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rams_01.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rams_01.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rams_01.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rams_01_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rams_01_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rams_01_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rams_01_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rams_01_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rams_01_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rams_01_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rams_01_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rams_01_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rams_01_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rams_01_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rams_01_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rams_01_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rams_01_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rams_01_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rams_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rams_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rams_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1711414301" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1711414301">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1711415043" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-641648321497255499" xil_pn:start_ts="1711415043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711415043" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1649398414716912659" xil_pn:start_ts="1711415043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711414301" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1711414301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711415043" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1599823292715464269" xil_pn:start_ts="1711415043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711414301" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1711414301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711415043" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5123955294714613239" xil_pn:start_ts="1711415043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1711415340" xil_pn:in_ck="109827557104" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4005044439353611746" xil_pn:start_ts="1711415316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rams.lso"/>
      <outfile xil_pn:name="rams.ngc"/>
      <outfile xil_pn:name="rams.ngr"/>
      <outfile xil_pn:name="rams.prj"/>
      <outfile xil_pn:name="rams.stx"/>
      <outfile xil_pn:name="rams.syr"/>
      <outfile xil_pn:name="rams.xst"/>
      <outfile xil_pn:name="rams_01.prj"/>
      <outfile xil_pn:name="rams_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1711414328" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8287417113609631688" xil_pn:start_ts="1711414328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1711414344" xil_pn:in_ck="179260242595309689" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6871826223919327078" xil_pn:start_ts="1711414328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rams_01.bld"/>
      <outfile xil_pn:name="rams_01.ngd"/>
      <outfile xil_pn:name="rams_01_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1711414358" xil_pn:in_ck="179260242595309690" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6904161257216636093" xil_pn:start_ts="1711414344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="rams_01.pcf"/>
      <outfile xil_pn:name="rams_01_map.map"/>
      <outfile xil_pn:name="rams_01_map.mrp"/>
      <outfile xil_pn:name="rams_01_map.ncd"/>
      <outfile xil_pn:name="rams_01_map.ngm"/>
      <outfile xil_pn:name="rams_01_map.xrpt"/>
      <outfile xil_pn:name="rams_01_summary.xml"/>
      <outfile xil_pn:name="rams_01_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1711414455" xil_pn:in_ck="8207455530183484563" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-1229177303592316936" xil_pn:start_ts="1711414358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="rams_01.ncd"/>
      <outfile xil_pn:name="rams_01.pad"/>
      <outfile xil_pn:name="rams_01.par"/>
      <outfile xil_pn:name="rams_01.ptwx"/>
      <outfile xil_pn:name="rams_01.unroutes"/>
      <outfile xil_pn:name="rams_01.xpi"/>
      <outfile xil_pn:name="rams_01_pad.csv"/>
      <outfile xil_pn:name="rams_01_pad.txt"/>
      <outfile xil_pn:name="rams_01_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1711414455" xil_pn:in_ck="179260242595309558" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1711414445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="rams_01.twr"/>
      <outfile xil_pn:name="rams_01.twx"/>
    </transform>
  </transforms>

</generated_project>
