<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-55" package="PBGA484" speed="8" partNumber="GW2A-LV55PG484C8/I7"/>
    <FileList>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\MiniLED_driver.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\SPI7001_gowin.vp" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\block_360_ave.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\gowin_rpll\gowin_rpll.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\i2c\i2c_controller.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\i2c\i2c_top.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\bit_align_ctl.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\gowin_rpll2\LVDS_RX_rPLL2.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\word_align_ctl.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\gowin_rpll2\gowin_rpll\LVDS_TX_rPLL2.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\ip_gddr71tx.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\lvds_7to1_tx_defines.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video_top.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\ramflag_In.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\rgb_to_gray.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\sram_top_gowin_top_sim.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\i2c\AP3216_driver.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\impl\gwsynthesis\lvds_video.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="vcc" value="1.0"/>
        <Option type="vccx" value="3.3"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
