Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 260f8a52230c4927b5e006ece945537e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:195]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:200]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:205]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:210]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:215]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:220]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:225]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'a' [F:/GitHub/Digital_Design_MCU-main/v200_MCU_multi/rtl/top.v:230]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
