{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571538654218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571538654223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 22:30:54 2019 " "Processing started: Sat Oct 19 22:30:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571538654223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571538654223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter8bit_main -c counter8bit_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter8bit_main -c counter8bit_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571538654223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571538654838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571538654838 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "counter8bit_main counter8bit_main.v(40) " "Verilog HDL error at counter8bit_main.v(40): module \"counter8bit_main\" cannot be declared more than once" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1571538663060 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "counter8bit_main counter8bit_main.v(12) " "HDL info at counter8bit_main.v(12): see declaration for object \"counter8bit_main\"" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571538663060 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ1seg0 counter8bit_main.v(56) " "Ignored design unit \"EQ1seg0\" at counter8bit_main.v(56) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 56 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663060 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ2seg1 counter8bit_main.v(60) " "Ignored design unit \"EQ2seg1\" at counter8bit_main.v(60) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663060 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ3seg2 counter8bit_main.v(64) " "Ignored design unit \"EQ3seg2\" at counter8bit_main.v(64) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 64 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663060 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ4seg3 counter8bit_main.v(68) " "Ignored design unit \"EQ4seg3\" at counter8bit_main.v(68) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 68 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663060 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ5seg4 counter8bit_main.v(72) " "Ignored design unit \"EQ5seg4\" at counter8bit_main.v(72) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 72 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ6seg5 counter8bit_main.v(76) " "Ignored design unit \"EQ6seg5\" at counter8bit_main.v(76) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 76 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "EQ7seg6 counter8bit_main.v(80) " "Ignored design unit \"EQ7seg6\" at counter8bit_main.v(80) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 80 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bitsToHex counter8bit_main.v(84) " "Ignored design unit \"bitsToHex\" at counter8bit_main.v(84) due to previous errors" {  } { { "counter8bit_main.v" "" { Text "C:/Users/Americo/Documents/Quartus/lab5_part1/counter8bit_main.v" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1571538663076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8bit_main.v 0 0 " "Found 0 design units, including 0 entities, in source file counter8bit_main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571538663076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571538663154 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 19 22:31:03 2019 " "Processing ended: Sat Oct 19 22:31:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571538663154 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571538663154 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571538663154 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571538663154 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571538663795 ""}
