#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 12 09:51:43 2021
# Process ID: 15535
# Current directory: /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1
# Command line: vivado -log Top_xadc_wiz_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_xadc_wiz_1_0.tcl
# Log file: /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/Top_xadc_wiz_1_0.vds
# Journal file: /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source Top_xadc_wiz_1_0.tcl -notrace
Command: synth_design -top Top_xadc_wiz_1_0 -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2319.332 ; gain = 0.000 ; free physical = 5029 ; free virtual = 10788
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_xadc_wiz_1_0' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0.v:53]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_axi_xadc' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_axi_xadc.vhd:236]
	Parameter C_INSTANCE bound to: Top_xadc_wiz_1_0_axi_xadc - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_INTR bound to: 1 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_axi_lite_ipif' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000001111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_slave_attachment' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_slave_attachment.vhd:227]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 11 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_address_decoder' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 1023 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized0' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized0' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized1' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized1' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized2' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized2' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized3' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized3' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized4' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized4' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized5' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized5' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized6' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized6' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized7' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized7' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized8' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b0001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized8' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized9' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized9' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized10' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized10' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized11' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized11' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized12' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized12' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized13' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized13' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized14' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized14' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized15' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized15' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized16' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized16' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized17' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized17' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized18' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized18' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized19' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized19' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized20' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized20' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized21' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized21' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized22' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized22' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized23' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized23' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized24' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized24' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized25' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 10 - type: integer 
	Parameter C_BAR bound to: 10'b1000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_pselect_f__parameterized25' (1#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_address_decoder' (2#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_slave_attachment' (3#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_axi_lite_ipif' (4#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_axi_lite_ipif.vhd:241]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Top_xadc_wiz_1_0_xadc_core_drp' declared at '/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_xadc_core_drp.vhd:141' bound to instance 'AXI_XADC_CORE_I' of component 'Top_xadc_wiz_1_0_xadc_core_drp' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_axi_xadc.vhd:691]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_xadc_core_drp' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_xadc_core_drp.vhd:187]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter CE_NUMBERS bound to: 9 - type: integer 
	Parameter IP_INTR_NUM bound to: 17 - type: integer 
	Parameter C_SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter MUX_ADDR_NO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'temperature_update' declared at '/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_temperature_update.vhd:53' bound to instance 'temperature_update_inst' of component 'temperature_update' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_xadc_core_drp.vhd:936]
INFO: [Synth 8-638] synthesizing module 'temperature_update' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_temperature_update.vhd:71]
INFO: [Synth 8-226] default block is never used [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_temperature_update.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'temperature_update' (5#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_temperature_update.vhd:71]
INFO: [Synth 8-3491] module 'drp_arbiter' declared at '/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_drp_arbiter.vhd:51' bound to instance 'Inst_drp_arbiter' of component 'drp_arbiter' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_xadc_core_drp.vhd:951]
INFO: [Synth 8-638] synthesizing module 'drp_arbiter' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_drp_arbiter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'drp_arbiter' (6#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_drp_arbiter.vhd:82]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0011000110100000 
	Parameter INIT_42 bound to: 16'b0000010100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_xadc_core_drp.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_xadc_core_drp' (7#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_xadc_core_drp.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_soft_reset' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:142]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:273]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_soft_reset' (8#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/proc_common_v3_30_a/hdl/src/vhdl/Top_xadc_wiz_1_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Top_xadc_wiz_1_0_interrupt_control' [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/interrupt_control_v2_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_interrupt_control.vhd:240]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 544'b0000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_interrupt_control' (9#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/interrupt_control_v2_01_a/hdl/src/vhdl/Top_xadc_wiz_1_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'Top_xadc_wiz_1_0_axi_xadc' (10#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_axi_xadc.vhd:236]
INFO: [Synth 8-6155] done synthesizing module 'Top_xadc_wiz_1_0' (11#1) [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2319.332 ; gain = 0.000 ; free physical = 6577 ; free virtual = 12337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2319.332 ; gain = 0.000 ; free physical = 6585 ; free virtual = 12346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2319.332 ; gain = 0.000 ; free physical = 6585 ; free virtual = 12346
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2319.332 ; gain = 0.000 ; free physical = 6571 ; free virtual = 12331
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/billy/Projects/FPGA-A100T-2/project/project.srcs/sources_1/bd/Top/ip/Top_xadc_wiz_1_0/Top_xadc_wiz_1_0.xdc] for cell 'inst'
Parsing XDC File [/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.277 ; gain = 0.000 ; free physical = 6490 ; free virtual = 12251
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2367.277 ; gain = 0.000 ; free physical = 6489 ; free virtual = 12250
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6243 ; free virtual = 12007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6242 ; free virtual = 12006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6241 ; free virtual = 12006
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Top_xadc_wiz_1_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'temperature_update'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Top_xadc_wiz_1_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      wait_update_enable |                             0001 |                               01
     rd_en_ctrl_reg_temp |                             0010 |                               10
        rd_ctrl_reg_temp |                             0100 |                               11
       wait_timer_update |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'temperature_update'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 nogrant |                               00 |                              000
                 grant_a |                               01 |                              001
                 grant_b |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'drp_arbiter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6151 ; free virtual = 11916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 138   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 2     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 117   
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 5774 ; free virtual = 11543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 5572 ; free virtual = 11338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 5505 ; free virtual = 11271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 5582 ; free virtual = 11348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6107 ; free virtual = 11874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6107 ; free virtual = 11874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6101 ; free virtual = 11867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6101 ; free virtual = 11867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6100 ; free virtual = 11867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6100 ; free virtual = 11866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    84|
|4     |LUT3   |    61|
|5     |LUT4   |    50|
|6     |LUT5   |    77|
|7     |LUT6   |    81|
|8     |XADC   |     1|
|9     |FDCE   |   117|
|10    |FDPE   |     1|
|11    |FDRE   |   216|
|12    |FDSE   |    37|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6099 ; free virtual = 11866
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2367.277 ; gain = 0.000 ; free physical = 6149 ; free virtual = 11916
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.277 ; gain = 47.945 ; free physical = 6149 ; free virtual = 11916
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2367.277 ; gain = 0.000 ; free physical = 6141 ; free virtual = 11907
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.277 ; gain = 0.000 ; free physical = 6282 ; free virtual = 12082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2367.277 ; gain = 48.023 ; free physical = 6425 ; free virtual = 12227
INFO: [Common 17-1381] The checkpoint '/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/Top_xadc_wiz_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Top_xadc_wiz_1_0, cache-ID = 938277da532f698a
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/billy/Projects/FPGA-A100T-2/project/project.runs/Top_xadc_wiz_1_0_synth_1/Top_xadc_wiz_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_xadc_wiz_1_0_utilization_synth.rpt -pb Top_xadc_wiz_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 09:52:15 2021...
