// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "xfMat2axis.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic xfMat2axis::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic xfMat2axis::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> xfMat2axis::ap_ST_fsm_state1 = "1";
const sc_lv<4> xfMat2axis::ap_ST_fsm_state2 = "10";
const sc_lv<4> xfMat2axis::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<4> xfMat2axis::ap_ST_fsm_state6 = "1000";
const sc_lv<32> xfMat2axis::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool xfMat2axis::ap_const_boolean_1 = true;
const sc_lv<1> xfMat2axis::ap_const_lv1_0 = "0";
const sc_lv<1> xfMat2axis::ap_const_lv1_1 = "1";
const sc_lv<2> xfMat2axis::ap_const_lv2_0 = "00";
const sc_lv<2> xfMat2axis::ap_const_lv2_2 = "10";
const sc_lv<2> xfMat2axis::ap_const_lv2_3 = "11";
const sc_lv<2> xfMat2axis::ap_const_lv2_1 = "1";
const sc_lv<32> xfMat2axis::ap_const_lv32_2 = "10";
const bool xfMat2axis::ap_const_boolean_0 = false;
const sc_lv<32> xfMat2axis::ap_const_lv32_1 = "1";
const sc_lv<8> xfMat2axis::ap_const_lv8_0 = "00000000";
const sc_lv<32> xfMat2axis::ap_const_lv32_3 = "11";
const sc_lv<9> xfMat2axis::ap_const_lv9_0 = "000000000";
const sc_lv<8> xfMat2axis::ap_const_lv8_B4 = "10110100";
const sc_lv<8> xfMat2axis::ap_const_lv8_1 = "1";
const sc_lv<8> xfMat2axis::ap_const_lv8_B3 = "10110011";
const sc_lv<9> xfMat2axis::ap_const_lv9_140 = "101000000";
const sc_lv<9> xfMat2axis::ap_const_lv9_1 = "1";
const sc_lv<9> xfMat2axis::ap_const_lv9_13F = "100111111";

xfMat2axis::xfMat2axis(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_reg_156 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_reg_156 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state4_io );
    sensitive << ( ap_block_state5_io );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_reg_156 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state4_io );
    sensitive << ( ap_block_state5_io );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( dst_last_V_1_ack_in );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_io);
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( exitcond_reg_156 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( exitcond_reg_156 );

    SC_METHOD(thread_ap_block_state5_io);
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( exitcond_reg_156_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( exitcond_fu_119_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( dst_last_V_1_ack_in );
    sensitive << ( exitcond1_fu_101_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( dst_last_V_1_ack_in );
    sensitive << ( exitcond1_fu_101_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_dst_TDATA);
    sensitive << ( dst_data_V_1_data_out );

    SC_METHOD(thread_dst_TDATA_blk_n);
    sensitive << ( dst_data_V_1_state );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_reg_156 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_reg_156_pp0_iter1_reg );

    SC_METHOD(thread_dst_TLAST);
    sensitive << ( dst_last_V_1_data_out );

    SC_METHOD(thread_dst_TVALID);
    sensitive << ( dst_last_V_1_state );

    SC_METHOD(thread_dst_data_V_1_ack_in);
    sensitive << ( dst_data_V_1_state );

    SC_METHOD(thread_dst_data_V_1_ack_out);
    sensitive << ( dst_TREADY );

    SC_METHOD(thread_dst_data_V_1_data_out);
    sensitive << ( dst_data_V_1_payload_A );
    sensitive << ( dst_data_V_1_payload_B );
    sensitive << ( dst_data_V_1_sel );

    SC_METHOD(thread_dst_data_V_1_load_A);
    sensitive << ( dst_data_V_1_sel_wr );
    sensitive << ( dst_data_V_1_state_cmp_full );

    SC_METHOD(thread_dst_data_V_1_load_B);
    sensitive << ( dst_data_V_1_sel_wr );
    sensitive << ( dst_data_V_1_state_cmp_full );

    SC_METHOD(thread_dst_data_V_1_sel);
    sensitive << ( dst_data_V_1_sel_rd );

    SC_METHOD(thread_dst_data_V_1_state_cmp_full);
    sensitive << ( dst_data_V_1_state );

    SC_METHOD(thread_dst_data_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_reg_156 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_dst_data_V_1_vld_out);
    sensitive << ( dst_data_V_1_state );

    SC_METHOD(thread_dst_last_V_1_ack_in);
    sensitive << ( dst_last_V_1_state );

    SC_METHOD(thread_dst_last_V_1_ack_out);
    sensitive << ( dst_TREADY );

    SC_METHOD(thread_dst_last_V_1_data_out);
    sensitive << ( dst_last_V_1_payload_A );
    sensitive << ( dst_last_V_1_payload_B );
    sensitive << ( dst_last_V_1_sel );

    SC_METHOD(thread_dst_last_V_1_load_A);
    sensitive << ( dst_last_V_1_sel_wr );
    sensitive << ( dst_last_V_1_state_cmp_full );

    SC_METHOD(thread_dst_last_V_1_load_B);
    sensitive << ( dst_last_V_1_sel_wr );
    sensitive << ( dst_last_V_1_state_cmp_full );

    SC_METHOD(thread_dst_last_V_1_sel);
    sensitive << ( dst_last_V_1_sel_rd );

    SC_METHOD(thread_dst_last_V_1_state_cmp_full);
    sensitive << ( dst_last_V_1_state );

    SC_METHOD(thread_dst_last_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_reg_156 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_dst_last_V_1_vld_out);
    sensitive << ( dst_last_V_1_state );

    SC_METHOD(thread_exitcond1_fu_101_p2);
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( dst_last_V_1_ack_in );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_reg_79 );

    SC_METHOD(thread_exitcond_fu_119_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_reg_90 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_i_1_fu_107_p2);
    sensitive << ( i_reg_79 );

    SC_METHOD(thread_j_1_fu_125_p2);
    sensitive << ( j_reg_90 );

    SC_METHOD(thread_p_dst_data_V_blk_n);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_reg_156 );

    SC_METHOD(thread_p_dst_data_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( exitcond_reg_156 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_s_fu_137_p2);
    sensitive << ( tmp_reg_151 );
    sensitive << ( tmp_3_fu_131_p2 );

    SC_METHOD(thread_tmp_3_fu_131_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_reg_90 );
    sensitive << ( exitcond_fu_119_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_fu_113_p2);
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( dst_last_V_1_ack_in );
    sensitive << ( exitcond1_fu_101_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_reg_79 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dst_data_V_1_ack_in );
    sensitive << ( dst_last_V_1_ack_in );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond1_fu_101_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( exitcond_fu_119_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0001";
    dst_data_V_1_sel_rd = SC_LOGIC_0;
    dst_data_V_1_sel_wr = SC_LOGIC_0;
    dst_data_V_1_state = "00";
    dst_last_V_1_sel_rd = SC_LOGIC_0;
    dst_last_V_1_sel_wr = SC_LOGIC_0;
    dst_last_V_1_state = "00";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "xfMat2axis_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, p_dst_data_V_dout, "(port)p_dst_data_V_dout");
    sc_trace(mVcdFile, p_dst_data_V_empty_n, "(port)p_dst_data_V_empty_n");
    sc_trace(mVcdFile, p_dst_data_V_read, "(port)p_dst_data_V_read");
    sc_trace(mVcdFile, dst_TDATA, "(port)dst_TDATA");
    sc_trace(mVcdFile, dst_TVALID, "(port)dst_TVALID");
    sc_trace(mVcdFile, dst_TREADY, "(port)dst_TREADY");
    sc_trace(mVcdFile, dst_TLAST, "(port)dst_TLAST");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, dst_data_V_1_data_out, "dst_data_V_1_data_out");
    sc_trace(mVcdFile, dst_data_V_1_vld_in, "dst_data_V_1_vld_in");
    sc_trace(mVcdFile, dst_data_V_1_vld_out, "dst_data_V_1_vld_out");
    sc_trace(mVcdFile, dst_data_V_1_ack_in, "dst_data_V_1_ack_in");
    sc_trace(mVcdFile, dst_data_V_1_ack_out, "dst_data_V_1_ack_out");
    sc_trace(mVcdFile, dst_data_V_1_payload_A, "dst_data_V_1_payload_A");
    sc_trace(mVcdFile, dst_data_V_1_payload_B, "dst_data_V_1_payload_B");
    sc_trace(mVcdFile, dst_data_V_1_sel_rd, "dst_data_V_1_sel_rd");
    sc_trace(mVcdFile, dst_data_V_1_sel_wr, "dst_data_V_1_sel_wr");
    sc_trace(mVcdFile, dst_data_V_1_sel, "dst_data_V_1_sel");
    sc_trace(mVcdFile, dst_data_V_1_load_A, "dst_data_V_1_load_A");
    sc_trace(mVcdFile, dst_data_V_1_load_B, "dst_data_V_1_load_B");
    sc_trace(mVcdFile, dst_data_V_1_state, "dst_data_V_1_state");
    sc_trace(mVcdFile, dst_data_V_1_state_cmp_full, "dst_data_V_1_state_cmp_full");
    sc_trace(mVcdFile, dst_last_V_1_data_out, "dst_last_V_1_data_out");
    sc_trace(mVcdFile, dst_last_V_1_vld_in, "dst_last_V_1_vld_in");
    sc_trace(mVcdFile, dst_last_V_1_vld_out, "dst_last_V_1_vld_out");
    sc_trace(mVcdFile, dst_last_V_1_ack_in, "dst_last_V_1_ack_in");
    sc_trace(mVcdFile, dst_last_V_1_ack_out, "dst_last_V_1_ack_out");
    sc_trace(mVcdFile, dst_last_V_1_payload_A, "dst_last_V_1_payload_A");
    sc_trace(mVcdFile, dst_last_V_1_payload_B, "dst_last_V_1_payload_B");
    sc_trace(mVcdFile, dst_last_V_1_sel_rd, "dst_last_V_1_sel_rd");
    sc_trace(mVcdFile, dst_last_V_1_sel_wr, "dst_last_V_1_sel_wr");
    sc_trace(mVcdFile, dst_last_V_1_sel, "dst_last_V_1_sel");
    sc_trace(mVcdFile, dst_last_V_1_load_A, "dst_last_V_1_load_A");
    sc_trace(mVcdFile, dst_last_V_1_load_B, "dst_last_V_1_load_B");
    sc_trace(mVcdFile, dst_last_V_1_state, "dst_last_V_1_state");
    sc_trace(mVcdFile, dst_last_V_1_state_cmp_full, "dst_last_V_1_state_cmp_full");
    sc_trace(mVcdFile, p_dst_data_V_blk_n, "p_dst_data_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_reg_156, "exitcond_reg_156");
    sc_trace(mVcdFile, dst_TDATA_blk_n, "dst_TDATA_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, exitcond_reg_156_pp0_iter1_reg, "exitcond_reg_156_pp0_iter1_reg");
    sc_trace(mVcdFile, j_reg_90, "j_reg_90");
    sc_trace(mVcdFile, exitcond1_fu_101_p2, "exitcond1_fu_101_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, i_1_fu_107_p2, "i_1_fu_107_p2");
    sc_trace(mVcdFile, i_1_reg_146, "i_1_reg_146");
    sc_trace(mVcdFile, tmp_fu_113_p2, "tmp_fu_113_p2");
    sc_trace(mVcdFile, tmp_reg_151, "tmp_reg_151");
    sc_trace(mVcdFile, exitcond_fu_119_p2, "exitcond_fu_119_p2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_io, "ap_block_state4_io");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter2, "ap_block_state5_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_io, "ap_block_state5_io");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, j_1_fu_125_p2, "j_1_fu_125_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, p_s_fu_137_p2, "p_s_fu_137_p2");
    sc_trace(mVcdFile, p_s_reg_165, "p_s_reg_165");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, i_reg_79, "i_reg_79");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_3_fu_131_p2, "tmp_3_fu_131_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

xfMat2axis::~xfMat2axis() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void xfMat2axis::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && 
                    esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_101_p2.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, exitcond1_fu_101_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, exitcond1_fu_101_p2.read()))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        dst_data_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_vld_out.read()))) {
            dst_data_V_1_sel_rd =  (sc_logic) (~dst_data_V_1_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        dst_data_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_ack_in.read()))) {
            dst_data_V_1_sel_wr =  (sc_logic) (~dst_data_V_1_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        dst_data_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_2)))) {
            dst_data_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_1)))) {
            dst_data_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(dst_data_V_1_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_ack_out.read()))))) {
            dst_data_V_1_state = ap_const_lv2_3;
        } else {
            dst_data_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        dst_last_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_vld_out.read()))) {
            dst_last_V_1_sel_rd =  (sc_logic) (~dst_last_V_1_sel_rd.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        dst_last_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_ack_in.read()))) {
            dst_last_V_1_sel_wr =  (sc_logic) (~dst_last_V_1_sel_wr.read());
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        dst_last_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, dst_last_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, dst_last_V_1_state.read())))) {
            dst_last_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, dst_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, dst_last_V_1_state.read())))) {
            dst_last_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, dst_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, dst_last_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, dst_last_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_ack_out.read()))))) {
            dst_last_V_1_state = ap_const_lv2_3;
        } else {
            dst_last_V_1_state = ap_const_lv2_2;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        i_reg_79 = i_1_reg_146.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_reg_79 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond1_fu_101_p2.read()))) {
        j_reg_90 = ap_const_lv9_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_119_p2.read()))) {
        j_reg_90 = j_1_fu_125_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_load_A.read())) {
        dst_data_V_1_payload_A = p_dst_data_V_dout.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_load_B.read())) {
        dst_data_V_1_payload_B = p_dst_data_V_dout.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_load_A.read())) {
        dst_last_V_1_payload_A = p_s_reg_165.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_load_B.read())) {
        dst_last_V_1_payload_B = p_s_reg_165.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_reg_156 = exitcond_fu_119_p2.read();
        exitcond_reg_156_pp0_iter1_reg = exitcond_reg_156.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())))) {
        i_1_reg_146 = i_1_fu_107_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_119_p2.read()))) {
        p_s_reg_165 = p_s_fu_137_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond1_fu_101_p2.read()))) {
        tmp_reg_151 = tmp_fu_113_p2.read();
    }
}

void xfMat2axis::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void xfMat2axis::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void xfMat2axis::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void xfMat2axis::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[3];
}

void xfMat2axis::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2axis::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read()));
}

void xfMat2axis::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read())) || 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state4_io.read()))) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state5_io.read())));
}

void xfMat2axis::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  ((esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && 
    esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read())) || 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state4_io.read()))) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state5_io.read())));
}

void xfMat2axis::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void xfMat2axis::thread_ap_block_state2() {
    ap_block_state2 = (esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read()));
}

void xfMat2axis::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2axis::thread_ap_block_state4_io() {
    ap_block_state4_io = (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()));
}

void xfMat2axis::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read()));
}

void xfMat2axis::thread_ap_block_state5_io() {
    ap_block_state5_io = (esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()));
}

void xfMat2axis::thread_ap_block_state5_pp0_stage0_iter2() {
    ap_block_state5_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2axis::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_119_p2.read())) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void xfMat2axis::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_101_p2.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void xfMat2axis::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void xfMat2axis::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void xfMat2axis::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void xfMat2axis::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_101_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void xfMat2axis::thread_dst_TDATA() {
    dst_TDATA = dst_data_V_1_data_out.read();
}

void xfMat2axis::thread_dst_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156_pp0_iter1_reg.read())))) {
        dst_TDATA_blk_n = dst_data_V_1_state.read()[1];
    } else {
        dst_TDATA_blk_n = ap_const_logic_1;
    }
}

void xfMat2axis::thread_dst_TLAST() {
    dst_TLAST = dst_last_V_1_data_out.read();
}

void xfMat2axis::thread_dst_TVALID() {
    dst_TVALID = dst_last_V_1_state.read()[0];
}

void xfMat2axis::thread_dst_data_V_1_ack_in() {
    dst_data_V_1_ack_in = dst_data_V_1_state.read()[1];
}

void xfMat2axis::thread_dst_data_V_1_ack_out() {
    dst_data_V_1_ack_out = dst_TREADY.read();
}

void xfMat2axis::thread_dst_data_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, dst_data_V_1_sel.read())) {
        dst_data_V_1_data_out = dst_data_V_1_payload_B.read();
    } else {
        dst_data_V_1_data_out = dst_data_V_1_payload_A.read();
    }
}

void xfMat2axis::thread_dst_data_V_1_load_A() {
    dst_data_V_1_load_A = (dst_data_V_1_state_cmp_full.read() & ~dst_data_V_1_sel_wr.read());
}

void xfMat2axis::thread_dst_data_V_1_load_B() {
    dst_data_V_1_load_B = (dst_data_V_1_sel_wr.read() & dst_data_V_1_state_cmp_full.read());
}

void xfMat2axis::thread_dst_data_V_1_sel() {
    dst_data_V_1_sel = dst_data_V_1_sel_rd.read();
}

void xfMat2axis::thread_dst_data_V_1_state_cmp_full() {
    dst_data_V_1_state_cmp_full =  (sc_logic) ((!dst_data_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(dst_data_V_1_state.read() != ap_const_lv2_1))[0];
}

void xfMat2axis::thread_dst_data_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        dst_data_V_1_vld_in = ap_const_logic_1;
    } else {
        dst_data_V_1_vld_in = ap_const_logic_0;
    }
}

void xfMat2axis::thread_dst_data_V_1_vld_out() {
    dst_data_V_1_vld_out = dst_data_V_1_state.read()[0];
}

void xfMat2axis::thread_dst_last_V_1_ack_in() {
    dst_last_V_1_ack_in = dst_last_V_1_state.read()[1];
}

void xfMat2axis::thread_dst_last_V_1_ack_out() {
    dst_last_V_1_ack_out = dst_TREADY.read();
}

void xfMat2axis::thread_dst_last_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, dst_last_V_1_sel.read())) {
        dst_last_V_1_data_out = dst_last_V_1_payload_B.read();
    } else {
        dst_last_V_1_data_out = dst_last_V_1_payload_A.read();
    }
}

void xfMat2axis::thread_dst_last_V_1_load_A() {
    dst_last_V_1_load_A = (dst_last_V_1_state_cmp_full.read() & ~dst_last_V_1_sel_wr.read());
}

void xfMat2axis::thread_dst_last_V_1_load_B() {
    dst_last_V_1_load_B = (dst_last_V_1_sel_wr.read() & dst_last_V_1_state_cmp_full.read());
}

void xfMat2axis::thread_dst_last_V_1_sel() {
    dst_last_V_1_sel = dst_last_V_1_sel_rd.read();
}

void xfMat2axis::thread_dst_last_V_1_state_cmp_full() {
    dst_last_V_1_state_cmp_full =  (sc_logic) ((!dst_last_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(dst_last_V_1_state.read() != ap_const_lv2_1))[0];
}

void xfMat2axis::thread_dst_last_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        dst_last_V_1_vld_in = ap_const_logic_1;
    } else {
        dst_last_V_1_vld_in = ap_const_logic_0;
    }
}

void xfMat2axis::thread_dst_last_V_1_vld_out() {
    dst_last_V_1_vld_out = dst_last_V_1_state.read()[0];
}

void xfMat2axis::thread_exitcond1_fu_101_p2() {
    exitcond1_fu_101_p2 = (!i_reg_79.read().is_01() || !ap_const_lv8_B4.is_01())? sc_lv<1>(): sc_lv<1>(i_reg_79.read() == ap_const_lv8_B4);
}

void xfMat2axis::thread_exitcond_fu_119_p2() {
    exitcond_fu_119_p2 = (!j_reg_90.read().is_01() || !ap_const_lv9_140.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_90.read() == ap_const_lv9_140);
}

void xfMat2axis::thread_i_1_fu_107_p2() {
    i_1_fu_107_p2 = (!i_reg_79.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(i_reg_79.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void xfMat2axis::thread_j_1_fu_125_p2() {
    j_1_fu_125_p2 = (!j_reg_90.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(j_reg_90.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void xfMat2axis::thread_p_dst_data_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()))) {
        p_dst_data_V_blk_n = p_dst_data_V_empty_n.read();
    } else {
        p_dst_data_V_blk_n = ap_const_logic_1;
    }
}

void xfMat2axis::thread_p_dst_data_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_reg_156.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_dst_data_V_read = ap_const_logic_1;
    } else {
        p_dst_data_V_read = ap_const_logic_0;
    }
}

void xfMat2axis::thread_p_s_fu_137_p2() {
    p_s_fu_137_p2 = (tmp_reg_151.read() & tmp_3_fu_131_p2.read());
}

void xfMat2axis::thread_tmp_3_fu_131_p2() {
    tmp_3_fu_131_p2 = (!j_reg_90.read().is_01() || !ap_const_lv9_13F.is_01())? sc_lv<1>(): sc_lv<1>(j_reg_90.read() == ap_const_lv9_13F);
}

void xfMat2axis::thread_tmp_fu_113_p2() {
    tmp_fu_113_p2 = (!i_reg_79.read().is_01() || !ap_const_lv8_B3.is_01())? sc_lv<1>(): sc_lv<1>(i_reg_79.read() == ap_const_lv8_B3);
}

void xfMat2axis::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond1_fu_101_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, dst_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dst_last_V_1_ack_in.read())) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond1_fu_101_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_119_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, exitcond_fu_119_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXX";
            break;
    }
}

}

