{:input (genetic.crossover/dumb-crossover 1623871738 (genetic.mutation/change-names-remove-clause 430927363 (genetic.mutation/change-names-remove-clause 12345685 (genetic.mutation/change-names-remove-clause 2012219315 (genetic.mutation/change-names-remove-clause 1710407309 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif"))))))) (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire3_:missing , wire8_30, wire9_36, \\wire11_:missing , wire13_54, wire14_29, wire16_37, wire17_34);\n  wire \\:missing_edge ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  input wire13_54;\n  wire wire13_54;\n  output wire14_29;\n  wire wire14_29;\n  output wire16_37;\n  wire wire16_37;\n  output wire17_34;\n  wire wire17_34;\n  wire wire20;\n  wire wire22_34;\n  wire \\wire22_:missing ;\n  wire wire23_30;\n  wire wire23_31;\n  wire wire24_32;\n  wire wire24_34;\n  wire wire25_34;\n  wire wire26_34;\n  wire \\wire26_:missing ;\n  wire wire32_33;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire43;\n  wire wire43_27;\n  wire wire43_29;\n  wire wire43_35;\n  wire wire43_37;\n  wire wire43_4;\n  wire wire43_40;\n  wire wire43_44;\n  wire wire43_45;\n  wire wire43_47;\n  wire wire43_50;\n  wire wire43_52;\n  wire wire43_6;\n  wire \\wire44_:missing ;\n  wire \\wire48_:missing ;\n  wire wire4_5;\n  wire wire52_53;\n  wire \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  input wire8_30;\n  wire wire8_30;\n  input wire9_36;\n  wire wire9_36;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_54 ;\n  wire \\wire:missing_55 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_5 = 4'he >> { wire43_4, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> wire43_6;\n  assign \\wire22_:missing  = 4'h8 >> { wire22_34, \\wire:missing_edge  };\n  assign \\wire55_39_46_31_43_51_34_23_:missing_49  = 4'h8 >> { wire23_31, wire23_30 };\n  assign wire24_32 = 4'h8 >> { wire24_34, wire24_34 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire25_34 };\n  assign \\wire26_:missing  = 4'h8 >> { \\wire:missing_edge , wire26_34 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire20 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_55  = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire:missing_54  = wire13_54;\n  assign \\wire:missing_53  = wire52_53;\n  assign wire52_53 = wire43_52;\n  assign \\wire:missing_51  = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire:missing_50  = wire43_50;\n  assign \\wire:missing_49  = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire48_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_47;\n  assign \\wire:missing_edge  = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire:missing_45  = wire43_45;\n  assign \\wire44_:missing  = wire43_44;\n  assign wire43 = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_40  = wire43_40;\n  assign \\wire:missing_edge  = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign wire16_37 = wire43_37;\n  assign \\wire:missing_36  = wire9_36;\n  assign \\wire:missing_35  = wire43_35;\n  assign \\wire:missing_34  = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign \\wire:missing_edge  = wire32_33;\n  assign wire32_33 = wire24_32;\n  assign wire23_31 = \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  assign wire23_30 = wire8_30;\n  assign wire14_29 = wire43_29;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_27;\n  assign \\wire:missing_edge  = wire4_5;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:3.1-106.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire3_:missing , wire8_30, wire9_36, \\wire11_:missing , wire13_54, wire14_29, wire16_37, wire17_34);\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:5.9-5.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:7.9-7.18\" *)\n  input wire13_54;\n  wire wire13_54;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:9.10-9.19\" *)\n  output wire14_29;\n  wire wire14_29;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:11.10-11.19\" *)\n  output wire16_37;\n  wire wire16_37;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:13.10-13.19\" *)\n  output wire17_34;\n  wire wire17_34;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:15.8-15.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:18.8-18.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire23_30;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:19.8-19.17\" *)\n  wire wire23_31;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:20.8-20.17\" *)\n  wire wire24_32;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:25.8-25.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:26.9-26.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:28.8-28.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:29.8-29.17\" *)\n  wire wire43_27;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:30.8-30.17\" *)\n  wire wire43_29;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:32.8-32.17\" *)\n  wire wire43_37;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:37.8-37.17\" *)\n  wire wire43_47;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:42.8-42.24\" *)\n  wire \\wire48_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:43.8-43.15\" *)\n  wire wire4_5;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:45.8-45.48\" *)\n  wire \\wire55_39_46_31_43_51_34_23_:missing_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:46.9-46.17\" *)\n  input wire8_30;\n  wire wire8_30;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:48.9-48.17\" *)\n  input wire9_36;\n  wire wire9_36;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:50.8-50.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:52.8-52.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:53.8-53.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:55.8-55.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:57.8-57.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:59.8-59.24\" *)\n  wire \\wire:missing_51 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:61.8-61.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_54 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:62.8-62.24\" *)\n  wire \\wire:missing_55 ;\n  (* src = \"/tmp/fuzzmount745B5940/7AB05E89.v:63.9-63.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_29 = 1'hx;\n  assign wire16_37 = 1'hx;\n  assign wire17_34 = 1'hx;\n  assign wire20 = 1'h0;\n  assign wire23_30 = wire8_30;\n  assign wire23_31 = 1'h0;\n  assign wire24_32 = 1'h0;\n  assign wire32_33 = 1'h0;\n  assign wire43 = 1'h0;\n  assign wire43_27 = 1'h0;\n  assign wire43_29 = 1'hx;\n  assign wire43_37 = 1'hx;\n  assign wire43_47 = 1'h0;\n  assign \\wire48_:missing  = 1'h0;\n  assign wire4_5 = 1'h0;\n  assign \\wire55_39_46_31_43_51_34_23_:missing_49  = 1'h0;\n  assign \\wire:missing_34  = 1'h0;\n  assign \\wire:missing_36  = wire9_36;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_49  = 1'h0;\n  assign \\wire:missing_51  = 1'h0;\n  assign \\wire:missing_54  = wire13_54;\n  assign \\wire:missing_55  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  0:08:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht/src/top.v'.\nSBY  0:08:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] Copy '/tmp/fuzzmount745B5940/7AB05E89.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht/src/7AB05E89.v'.\nSBY  0:08:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] Copy '/tmp/fuzzmount745B5940/7AB05E89.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht/src/7AB05E89.post.v'.\nSBY  0:08:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: abc pdr\nSBY  0:08:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: /tmp/fuzzmount745B5940/top.v:26: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/7AB05E89.v:70$49_Y [0] between cell $shr$/tmp/fuzzmount745B5940/7AB05E89.v:70$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/7AB05E89.v:69$48_Y [0] between cell $shr$/tmp/fuzzmount745B5940/7AB05E89.v:69$48.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/7AB05E89.v:68$47_Y [0] between cell $shr$/tmp/fuzzmount745B5940/7AB05E89.v:68$47.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/7AB05E89.v:66$45_Y [0] between cell $shr$/tmp/fuzzmount745B5940/7AB05E89.v:66$45.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/7AB05E89.v:65$44_Y [0] between cell $shr$/tmp/fuzzmount745B5940/7AB05E89.v:65$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire presynth.\\wire17_34 is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire presynth.\\wire16_37 is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire presynth.\\wire14_29 is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:08:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:08:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] base: finished (returncode=0)\nSBY  0:08:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire presynth.\\wire17_34 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire presynth.\\wire16_37 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire presynth.\\wire14_29 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY  0:08:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] aig: finished (returncode=0)\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: Warning: The network has no constraints.\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: finished (returncode=0)\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] engine_0: Status returned by engine: FAIL\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht'.\nSBY  0:08:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw_ku42ht] DONE (FAIL, rc=2)\n", :err ""}}}