[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 17 components and 92 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 34 connections.
[INFO ODB-0133]     Created 7 nets and 30 connections.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.891    0.891 ^ r1/Q (DFF_X1)
   0.029    0.920 ^ u1/A (BUF_X1)
   0.220    1.140 ^ u1/Z (BUF_X1)
   0.002    1.142 ^ u2/A (BUF_X1)
   0.146    1.288 ^ u2/Z (BUF_X1)
   0.002    1.289 ^ u3/A (BUF_X1)
   0.144    1.433 ^ u3/Z (BUF_X1)
   0.002    1.435 ^ u4/A (BUF_X1)
   0.144    1.579 ^ u4/Z (BUF_X1)
   0.002    1.581 ^ u5/A (BUF_X1)
   0.451    2.032 ^ u5/Z (BUF_X1)
   0.052    2.083 ^ r2/D (DFF_X1)
            2.083   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.171    0.129   library setup time
            0.129   data required time
-----------------------------------------------------------
            0.129   data required time
           -2.083   data arrival time
-----------------------------------------------------------
           -1.954   slack (VIOLATED)


[INFO RSZ-0040] Inserted 2 buffers.
[INFO RSZ-0041] Resized 17 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X2)
   0.447    0.447 ^ r1/Q (DFF_X2)
   0.004    0.451 ^ u1/A (BUF_X4)
   0.094    0.545 ^ u1/Z (BUF_X4)
   0.004    0.549 ^ u2/A (BUF_X8)
   0.068    0.617 ^ u2/Z (BUF_X8)
   0.004    0.621 ^ u3/A (BUF_X8)
   0.061    0.682 ^ u3/Z (BUF_X8)
   0.004    0.685 ^ u4/A (BUF_X8)
   0.067    0.752 ^ u4/Z (BUF_X8)
   0.006    0.758 ^ u5/A (BUF_X16)
   0.067    0.825 ^ u5/Z (BUF_X16)
   0.042    0.867 ^ r2/D (DFF_X1)
            0.867   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.088    0.212   library setup time
            0.212   data required time
-----------------------------------------------------------
            0.212   data required time
           -0.867   data arrival time
-----------------------------------------------------------
           -0.655   slack (VIOLATED)


