HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cariomart_toplevel
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||cariomart_toplevel.srr(53);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/53||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||cariomart_toplevel.srr(134);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/134||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CG133 ||@W:Object PRDATA is declared but not assigned. Either assign a value or remove the declaration.||cariomart_toplevel.srr(137);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/137||interrupt_generator_mux.v(13);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/13
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 31 of debounce_counter[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||cariomart_toplevel.srr(141);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/141||interrupt_generator_mux.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/37
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 30 of debounce_counter[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||cariomart_toplevel.srr(143);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/143||interrupt_generator_mux.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/37
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 29 of debounce_counter[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||cariomart_toplevel.srr(145);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/145||interrupt_generator_mux.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/37
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 28 of debounce_counter[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||cariomart_toplevel.srr(147);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/147||interrupt_generator_mux.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/37
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||cariomart_toplevel.srr(148);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/148||interrupt_generator_mux.v(10);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/10
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 1 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||cariomart_toplevel.srr(149);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/149||interrupt_generator_mux.v(11);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/11
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cariomart_toplevel.srr(199);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/199||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cariomart_toplevel.srr(200);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/200||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cariomart_toplevel.srr(201);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/201||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||cariomart_toplevel.srr(202);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/202||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||cariomart_toplevel.srr(203);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/203||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||cariomart_toplevel.srr(204);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/204||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||cariomart_toplevel.srr(205);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/205||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||cariomart_toplevel.srr(206);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/206||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||cariomart_toplevel.srr(207);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/207||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||cariomart_toplevel.srr(208);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/208||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||cariomart_toplevel.srr(209);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/209||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||cariomart_toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/210||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||cariomart_toplevel.srr(211);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/211||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||cariomart_toplevel.srr(212);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/212||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||cariomart_toplevel.srr(213);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/213||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||cariomart_toplevel.srr(214);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/214||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||cariomart_toplevel.srr(215);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/215||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||cariomart_toplevel.srr(216);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/216||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis||null||@N: Running in 64-bit mode||cariomart_toplevel.srr(227);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/227||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||cariomart_toplevel.srr(248);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/248||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cariomart_toplevel.srr(272);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/272||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cariomart_toplevel.srr(273);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/273||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_toplevel.srr(280);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/280||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_toplevel.srr(281);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/281||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_toplevel.srr(282);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/282||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN115 ||@N: Removing instance CAPB3IIII (in view: COREAPB3_LIB.CoreAPB3_Z1(verilog)) of type view:COREAPB3_LIB.CAPB3II(verilog) because it does not drive other instances.||cariomart_toplevel.srr(283);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/283||coreapb3.v(3815);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/3815
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.sap.||cariomart_toplevel.srr(300);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/300||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cariomart_toplevel.srr(327);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/327||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cariomart_toplevel.srr(328);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/328||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_toplevel.srr(339);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/339||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_toplevel.srr(340);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/340||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_toplevel.srr(341);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/341||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MF239 ||@N: Found 28-bit decrementor, 'debounce_counter_0[27:0]'||cariomart_toplevel.srr(349);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/349||interrupt_generator_mux.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_cc\hdl\interrupt_generator_mux.v'/linenumber/44
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||cariomart_toplevel.srr(436);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/436||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||cariomart_toplevel.srr(437);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/437||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cariomart_toplevel.srr(454);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/454||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cariomart_toplevel.srr(456);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/456||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||cariomart_toplevel.srr(473);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_cc\synthesis\cariomart_toplevel.srr'/linenumber/473||null;null
Implementation;Compile;RootName:cariomart_toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 316 Warning(s) , 1 Info(s)||cariomart_toplevel_compile_log.rpt;liberoaction://open_report/file/cariomart_toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:cariomart_toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||cariomart_toplevel_placeroute_log.rpt;liberoaction://open_report/file/cariomart_toplevel_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:cariomart_toplevel
