#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 26 11:25:19 2025
# Process ID: 30288
# Current directory: D:/WorkSpace/Vivado/HDMI_AXI_LAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8984 D:\WorkSpace\Vivado\HDMI_AXI_LAB\HDMI_AXI_LAB.xpr
# Log file: D:/WorkSpace/Vivado/HDMI_AXI_LAB/vivado.log
# Journal file: D:/WorkSpace/Vivado/HDMI_AXI_LAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.xpr
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v] -no_script -reset -force -quiet
remove_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_rom -dir d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src
set_property -dict [list CONFIG.Component_Name {pic_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {56000} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips pic_rom]
generate_target {instantiation_template} [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
catch { config_ip_cache -export [get_ips -all pic_rom] }
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
launch_runs -jobs 8 pic_rom_synth_1
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset pic_rom d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name pic_rom -dir d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src
set_property -dict [list CONFIG.Component_Name {pic_rom} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {56000} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.Disable_Collision_Warnings {true} CONFIG.Disable_Out_of_Range_Warnings {true}] [get_ips pic_rom]
generate_target {instantiation_template} [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
