// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func julia_AssertionError_6537
()
.noreturn
{
	trap;
}
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1280[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<251>;
	.reg .b16 	%rs<297>;
	.reg .b32 	%r<2479>;
	.reg .f32 	%f<929>;
	.reg .b64 	%rd<165>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r157, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd54, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r158, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r158, 67839;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L10
	ld.param.u64 	%rd71, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd55, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r159, %r4, 9;
	or.b32  	%r160, %r2, %r3;
	or.b32  	%r161, %r160, %r159;
	mul.wide.u32 	%rd77, %r161, 4;
	add.s64 	%rd4, %rd71, %rd77;
	mov.u32 	%r162, 1;
	st.global.u32 	[%rd4], %r162;
	ld.global.u32 	%r5, [%rd55];
	setp.lt.s32 	%p2, %r5, 0;
	@%p2 bra 	LBB0_7;
// %bb.3:                               // %L205
	ld.param.u64 	%rd59, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r6, [%rd59];
	setp.lt.s32 	%p3, %r6, %r5;
	setp.gt.s32 	%p4, %r6, 262144;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	LBB0_7;
// %bb.4:                               // %L215
	ld.param.u64 	%rd63, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r7, [%rd63];
	sub.s32 	%r163, %r6, %r5;
	and.b32  	%r164, %r163, 255;
	setp.ne.s32 	%p6, %r164, 0;
	setp.lt.s32 	%p7, %r7, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	LBB0_7;
// %bb.5:                               // %L221
	ld.param.u64 	%rd67, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r8, [%rd67];
	setp.lt.s32 	%p9, %r8, %r7;
	setp.gt.s32 	%p10, %r8, 8192;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	LBB0_7;
// %bb.6:                               // %L231
	sub.s32 	%r165, %r8, %r7;
	add.s32 	%r166, %r165, 3;
	and.b32  	%r167, %r166, 7;
	setp.eq.s32 	%p12, %r167, 0;
	@%p12 bra 	LBB0_8;
	bra.uni 	LBB0_7;
LBB0_8:                                 // %L341
	bfe.u32 	%r16, %r3, 1, 1;
	and.b32  	%r17, %r3, 1;
	bfe.u32 	%r19, %r3, 2, 1;
	shl.b32 	%r171, %r19, 1;
	shl.b32 	%r172, %r17, 2;
	shl.b32 	%r173, %r16, 3;
	or.b32  	%r174, %r172, %r173;
	or.b32  	%r175, %r171, %r174;
	shr.u32 	%r20, %r3, 4;
	or.b32  	%r21, %r20, %r175;
	or.b32  	%r22, %r21, 16;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f42FE0000;
	div.approx.f32 	%f1, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r21;
	sub.f32 	%f187, %f186, %f1;
	mov.f32 	%f188, 0f43010000;
	div.approx.f32 	%f189, %f187, %f188;
	abs.f32 	%f190, %f189;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	add.f32 	%f193, %f192, %f192;
	mov.b32 	%r176, %f193;
	and.b32  	%r177, %r176, -2147483648;
	or.b32  	%r178, %r177, 1056964608;
	mov.b32 	%f194, %r178;
	add.f32 	%f195, %f193, %f194;
	cvt.rzi.f32.f32 	%f196, %f195;
	abs.f32 	%f197, %f193;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f200, %f199, %f198, %p15;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	mul.f32 	%f202, %f201, %f201;
	mov.f32 	%f216, 0f42000000;
	div.approx.f32 	%f3, %f187, %f216;
	setp.eq.f32 	%p18, %f3, 0f00000000;
	mov.f32 	%f896, 0f3F800000;
	mov.f32 	%f889, %f896;
	@%p18 bra 	LBB0_10;
// %bb.9:                               // %L528
	sin.approx.f32 	%f217, %f3;
	div.approx.f32 	%f889, %f217, %f3;
LBB0_10:                                // %L531
	cvt.rzi.s32.f32 	%r179, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rn.f32.s32 	%f220, %r22;
	sub.f32 	%f221, %f220, %f1;
	div.approx.f32 	%f223, %f221, %f188;
	abs.f32 	%f224, %f223;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	selp.f32 	%f226, %f225, %f223, %p19;
	add.f32 	%f227, %f226, %f226;
	mov.b32 	%r183, %f227;
	and.b32  	%r184, %r183, -2147483648;
	or.b32  	%r185, %r184, 1056964608;
	mov.b32 	%f228, %r185;
	add.f32 	%f229, %f227, %f228;
	cvt.rzi.f32.f32 	%f230, %f229;
	abs.f32 	%f231, %f227;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f234, %f233, %f232, %p21;
	cvt.rzi.s32.f32 	%r186, %f234;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	mul.f32 	%f236, %f235, %f235;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	div.approx.f32 	%f8, %f221, %f216;
	setp.eq.f32 	%p24, %f8, 0f00000000;
	mov.f32 	%f890, %f896;
	@%p24 bra 	LBB0_12;
// %bb.11:                              // %L548
	sin.approx.f32 	%f251, %f8;
	div.approx.f32 	%f890, %f251, %f8;
LBB0_12:                                // %L551
	add.s32 	%r180, %r179, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r187, %r186, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	or.b32  	%r193, %r21, 32;
	or.b32  	%r24, %r21, 48;
	cvt.rn.f32.s32 	%f255, %r193;
	sub.f32 	%f256, %f255, %f1;
	div.approx.f32 	%f258, %f256, %f188;
	abs.f32 	%f259, %f258;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	selp.f32 	%f261, %f260, %f258, %p25;
	add.f32 	%f262, %f261, %f261;
	mov.b32 	%r194, %f262;
	and.b32  	%r195, %r194, -2147483648;
	or.b32  	%r196, %r195, 1056964608;
	mov.b32 	%f263, %r196;
	add.f32 	%f264, %f262, %f263;
	cvt.rzi.f32.f32 	%f265, %f264;
	abs.f32 	%f266, %f262;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f269, %f268, %f267, %p27;
	cvt.rzi.s32.f32 	%r197, %f269;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	add.s32 	%r198, %r197, 1;
	mul.f32 	%f271, %f270, %f270;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	div.approx.f32 	%f12, %f256, %f216;
	setp.eq.f32 	%p30, %f12, 0f00000000;
	mov.f32 	%f891, %f896;
	@%p30 bra 	LBB0_14;
// %bb.13:                              // %L629
	sin.approx.f32 	%f286, %f12;
	div.approx.f32 	%f891, %f286, %f12;
LBB0_14:                                // %L632
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r181, %r180, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r188, %r187, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r199, %r198, 1;
	cvt.rn.f32.s32 	%f289, %r24;
	sub.f32 	%f290, %f289, %f1;
	div.approx.f32 	%f292, %f290, %f188;
	abs.f32 	%f293, %f292;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	selp.f32 	%f295, %f294, %f292, %p31;
	add.f32 	%f296, %f295, %f295;
	mov.b32 	%r201, %f296;
	and.b32  	%r202, %r201, -2147483648;
	or.b32  	%r203, %r202, 1056964608;
	mov.b32 	%f297, %r203;
	add.f32 	%f298, %f296, %f297;
	cvt.rzi.f32.f32 	%f299, %f298;
	abs.f32 	%f300, %f296;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f303, %f302, %f301, %p33;
	cvt.rzi.s32.f32 	%r204, %f303;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	add.s32 	%r205, %r204, 1;
	mul.f32 	%f305, %f304, %f304;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r206, %r205, 1;
	div.approx.f32 	%f17, %f290, %f216;
	setp.eq.f32 	%p36, %f17, 0f00000000;
	mov.f32 	%f892, %f896;
	@%p36 bra 	LBB0_16;
// %bb.15:                              // %L649
	sin.approx.f32 	%f320, %f17;
	div.approx.f32 	%f892, %f320, %f17;
LBB0_16:                                // %L652
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r181, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r188, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r199, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r206, 1;
	or.b32  	%r211, %r21, 64;
	or.b32  	%r26, %r21, 80;
	cvt.rn.f32.s32 	%f324, %r211;
	sub.f32 	%f325, %f324, %f1;
	div.approx.f32 	%f327, %f325, %f188;
	abs.f32 	%f328, %f327;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	selp.f32 	%f330, %f329, %f327, %p37;
	add.f32 	%f331, %f330, %f330;
	mov.b32 	%r212, %f331;
	and.b32  	%r213, %r212, -2147483648;
	or.b32  	%r214, %r213, 1056964608;
	mov.b32 	%f332, %r214;
	add.f32 	%f333, %f331, %f332;
	cvt.rzi.f32.f32 	%f334, %f333;
	abs.f32 	%f335, %f331;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f338, %f337, %f336, %p39;
	cvt.rzi.s32.f32 	%r215, %f338;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	add.s32 	%r216, %r215, 1;
	mul.f32 	%f340, %f339, %f339;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	and.b32  	%r217, %r216, 1;
	setp.eq.b32 	%p40, %r217, 1;
	div.approx.f32 	%f21, %f325, %f216;
	setp.eq.f32 	%p42, %f21, 0f00000000;
	mov.f32 	%f893, %f896;
	@%p42 bra 	LBB0_18;
// %bb.17:                              // %L730
	sin.approx.f32 	%f355, %f21;
	div.approx.f32 	%f893, %f355, %f21;
LBB0_18:                                // %L733
	shl.b32 	%r9, %r3, 2;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r182, %r180, 2;
	mov.f32 	%f213, 0f00000000;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r189, %r187, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r200, %r198, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r207, %r205, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r218, %r216, 2;
	cvt.rn.f32.s32 	%f358, %r26;
	sub.f32 	%f359, %f358, %f1;
	div.approx.f32 	%f361, %f359, %f188;
	abs.f32 	%f362, %f361;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	selp.f32 	%f364, %f363, %f361, %p43;
	add.f32 	%f365, %f364, %f364;
	mov.b32 	%r219, %f365;
	and.b32  	%r220, %r219, -2147483648;
	or.b32  	%r221, %r220, 1056964608;
	mov.b32 	%f366, %r221;
	add.f32 	%f367, %f365, %f366;
	cvt.rzi.f32.f32 	%f368, %f367;
	abs.f32 	%f369, %f365;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f372, %f371, %f370, %p45;
	cvt.rzi.s32.f32 	%r222, %f372;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	add.s32 	%r223, %r222, 1;
	mul.f32 	%f374, %f373, %f373;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	and.b32  	%r224, %r223, 1;
	setp.eq.b32 	%p46, %r224, 1;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r225, %r223, 2;
	div.approx.f32 	%f26, %f359, %f216;
	setp.eq.f32 	%p48, %f26, 0f00000000;
	mov.f32 	%f894, %f896;
	@%p48 bra 	LBB0_20;
// %bb.19:                              // %L750
	sin.approx.f32 	%f389, %f26;
	div.approx.f32 	%f894, %f389, %f26;
LBB0_20:                                // %L753
	and.b32  	%r10, %r9, 4;
	shl.b32 	%r11, %r3, 1;
	and.b32  	%r13, %r3, 18;
	setp.eq.s32 	%p17, %r182, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r189, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r200, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r207, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r218, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r225, 0;
	sub.f32 	%f386, %f213, %f384;
	or.b32  	%r229, %r21, 96;
	or.b32  	%r28, %r21, 112;
	cvt.rn.f32.s32 	%f393, %r229;
	sub.f32 	%f394, %f393, %f1;
	div.approx.f32 	%f396, %f394, %f188;
	abs.f32 	%f397, %f396;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	selp.f32 	%f399, %f398, %f396, %p49;
	add.f32 	%f400, %f399, %f399;
	mov.b32 	%r230, %f400;
	and.b32  	%r231, %r230, -2147483648;
	or.b32  	%r232, %r231, 1056964608;
	mov.b32 	%f401, %r232;
	add.f32 	%f402, %f400, %f401;
	cvt.rzi.f32.f32 	%f403, %f402;
	abs.f32 	%f404, %f400;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f407, %f406, %f405, %p51;
	cvt.rzi.s32.f32 	%r233, %f407;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	add.s32 	%r234, %r233, 1;
	mul.f32 	%f409, %f408, %f408;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	and.b32  	%r235, %r234, 1;
	setp.eq.b32 	%p52, %r235, 1;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r236, %r234, 2;
	setp.eq.s32 	%p53, %r236, 0;
	sub.f32 	%f421, %f213, %f419;
	div.approx.f32 	%f30, %f394, %f216;
	setp.eq.f32 	%p54, %f30, 0f00000000;
	mov.f32 	%f895, %f896;
	@%p54 bra 	LBB0_22;
// %bb.21:                              // %L831
	sin.approx.f32 	%f424, %f30;
	div.approx.f32 	%f895, %f424, %f30;
LBB0_22:                                // %L834
	and.b32  	%r12, %r11, 8;
	or.b32  	%r168, %r13, %r10;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	cvt.rn.f32.s32 	%f427, %r28;
	sub.f32 	%f428, %f427, %f1;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f434, %f433, %f433;
	mov.b32 	%r237, %f434;
	and.b32  	%r238, %r237, -2147483648;
	or.b32  	%r239, %r238, 1056964608;
	mov.b32 	%f435, %r239;
	add.f32 	%f436, %f434, %f435;
	cvt.rzi.f32.f32 	%f437, %f436;
	abs.f32 	%f438, %f434;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f441, %f440, %f439, %p57;
	cvt.rzi.s32.f32 	%r240, %f441;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	add.s32 	%r241, %r240, 1;
	mul.f32 	%f443, %f442, %f442;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	and.b32  	%r242, %r241, 1;
	setp.eq.b32 	%p58, %r242, 1;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r243, %r241, 2;
	setp.eq.s32 	%p59, %r243, 0;
	sub.f32 	%f455, %f213, %f453;
	selp.f32 	%f456, %f453, %f455, %p59;
	div.approx.f32 	%f35, %f428, %f216;
	setp.eq.f32 	%p60, %f35, 0f00000000;
	@%p60 bra 	LBB0_24;
// %bb.23:                              // %L851
	sin.approx.f32 	%f458, %f35;
	div.approx.f32 	%f896, %f458, %f35;
LBB0_24:                                // %L854
	or.b32  	%r169, %r168, %r12;
	mul.f32 	%f2, %f215, %f215;
	mul.f32 	%f7, %f249, %f249;
	mul.f32 	%f11, %f284, %f284;
	mul.f32 	%f16, %f318, %f318;
	mul.f32 	%f20, %f353, %f353;
	mul.f32 	%f25, %f387, %f387;
	mul.f32 	%f29, %f422, %f422;
	mul.f32 	%f34, %f456, %f456;
	mul.lo.s32 	%r30, %r21, 31;
	cvt.rn.f32.s32 	%f461, %r30;
	div.approx.f32 	%f38, %f461, %f216;
	abs.f32 	%f899, %f38;
	setp.lt.f32 	%p61, %f899, 0f40000000;
	@%p61 bra 	LBB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f899, 0f4B800000;
	@%p62 bra 	LBB0_32;
	bra.uni 	LBB0_26;
LBB0_32:
	mov.b32 	%r32, %f899;
	and.b32  	%r247, %r32, 8388607;
	or.b32  	%r2448, %r247, 1065353216;
	mov.b32 	%f898, %r2448;
	add.s32 	%r248, %r32, -1073741824;
	and.b32  	%r2449, %r248, -8388608;
	setp.eq.s32 	%p68, %r2449, 0;
	@%p68 bra 	LBB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
LBB0_34:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r249, %r2449, 192937984;
	add.s32 	%r250, %r249, %r2448;
	mov.b32 	%f473, %r250;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f898, %f473, %f479;
	sub.s32 	%r2449, %r2449, %r249;
	mov.b32 	%r2448, %f898;
	setp.ne.s32 	%p69, %r2449, 0;
	setp.ne.s32 	%p70, %r2448, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	LBB0_34;
LBB0_35:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r32, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f898, 0f34000000;
	mul.f32 	%f899, %f480, %f481;
	bra.uni 	LBB0_36;
LBB0_26:                                // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f899, %f184;
	cvt.rzi.f32.f32 	%f897, %f464;
	fma.rn.f32 	%f41, %f897, 0fC0000000, %f899;
	mov.b32 	%r31, %f41;
	setp.lt.u32 	%p63, %r31, 1073741824;
	@%p63 bra 	LBB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r31, -2147483647;
	@%p64 bra 	LBB0_29;
// %bb.28:
	add.f32 	%f469, %f897, 0fBF800000;
	setp.lt.f32 	%p67, %f41, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f897, %f470, %f469, %p67;
	bra.uni 	LBB0_31;
LBB0_29:
	add.f32 	%f897, %f897, 0f3F800000;
	setp.ltu.f32 	%p65, %f41, 0f40800000;
	@%p65 bra 	LBB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f897, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f41;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f897, %f468, %f465, %p66;
LBB0_31:                                // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f899, %f897, 0fC0000000, %f899;
LBB0_36:                                // %__internal_fmodf_kernel.exit.i
	shr.u32 	%r170, %r169, 1;
	mul.f32 	%f219, %f2, 0f3C8A83B8;
	mul.f32 	%f253, %f7, 0f3C8A83B8;
	mul.f32 	%f288, %f11, 0f3C8A83B8;
	mul.f32 	%f322, %f16, 0f3C8A83B8;
	mul.f32 	%f357, %f20, 0f3C8A83B8;
	mul.f32 	%f391, %f25, 0f3C8A83B8;
	mul.f32 	%f426, %f29, 0f3C8A83B8;
	mul.f32 	%f459, %f34, 0f3C8A83B8;
	abs.f32 	%f482, %f899;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	LBB0_38;
// %bb.37:
	mov.b32 	%r251, %f38;
	and.b32  	%r252, %r251, -2147483648;
	mov.b32 	%r253, %f899;
	or.b32  	%r254, %r252, %r253;
	mov.b32 	%f899, %r254;
LBB0_38:                                // %__nv_fmodf.exit
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd78, %r170, 4;
	mul.f32 	%f6, %f219, %f889;
	mul.f32 	%f254, %f253, %f890;
	mul.f32 	%f15, %f288, %f891;
	mul.f32 	%f323, %f322, %f892;
	mul.f32 	%f24, %f357, %f893;
	mul.f32 	%f392, %f391, %f894;
	mul.f32 	%f33, %f426, %f895;
	mul.f32 	%f460, %f459, %f896;
	add.f32 	%f483, %f899, %f899;
	mov.b32 	%r255, %f483;
	and.b32  	%r256, %r255, -2147483648;
	or.b32  	%r257, %r256, 1056964608;
	mov.b32 	%f484, %r257;
	add.f32 	%f485, %f483, %f484;
	cvt.rzi.f32.f32 	%f486, %f485;
	abs.f32 	%f487, %f483;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f490, %f489, %f488, %p75;
	cvt.rzi.s32.f32 	%r258, %f490;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f899;
	mul.f32 	%f492, %f491, %f491;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	and.b32  	%r259, %r258, 1;
	setp.eq.b32 	%p76, %r259, 1;
	selp.f32 	%f502, %f500, %f501, %p76;
	selp.f32 	%f503, %f501, %f500, %p76;
	and.b32  	%r260, %r258, 2;
	setp.eq.s32 	%p77, %r260, 0;
	neg.f32 	%f504, %f502;
	selp.f32 	%f505, %f502, %f504, %p77;
	add.s32 	%r261, %r258, 1;
	and.b32  	%r262, %r261, 2;
	setp.eq.s32 	%p78, %r262, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f508, %f503, %f507, %p78;
	cvt.rzi.f32.f32 	%f509, %f899;
	setp.eq.f32 	%p79, %f509, %f899;
	mul.f32 	%f510, %f899, 0f00000000;
	selp.f32 	%f55, %f510, %f505, %p79;
	abs.f32 	%f511, %f899;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f55, 0f3F800000;
	add.s32 	%r263, %r30, 496;
	cvt.rn.f32.s32 	%f513, %r263;
	div.approx.f32 	%f57, %f513, %f216;
	abs.f32 	%f903, %f57;
	setp.lt.f32 	%p81, %f903, 0f40000000;
	@%p81 bra 	LBB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f903, 0f4B800000;
	@%p82 bra 	LBB0_46;
	bra.uni 	LBB0_40;
LBB0_46:
	mov.b32 	%r40, %f903;
	and.b32  	%r264, %r40, 8388607;
	or.b32  	%r2450, %r264, 1065353216;
	mov.b32 	%f902, %r2450;
	add.s32 	%r265, %r40, -1073741824;
	and.b32  	%r2451, %r265, -8388608;
	setp.eq.s32 	%p88, %r2451, 0;
	@%p88 bra 	LBB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i893.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
LBB0_48:                                // %__nv_fmaf_rn.exit4.i.i.i893
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r266, %r2451, 192937984;
	add.s32 	%r267, %r266, %r2450;
	mov.b32 	%f525, %r267;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f902, %f525, %f531;
	sub.s32 	%r2451, %r2451, %r266;
	mov.b32 	%r2450, %f902;
	setp.ne.s32 	%p89, %r2451, 0;
	setp.ne.s32 	%p90, %r2450, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	LBB0_48;
LBB0_49:                                // %__internal_fmodf_slowpath_mod.exit.i.i895
	setp.gt.u32 	%p92, %r40, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f902, 0f34000000;
	mul.f32 	%f903, %f532, %f533;
	bra.uni 	LBB0_50;
LBB0_40:                                // %__nv_fast_fdividef.exit.i.i.i865
	div.approx.f32 	%f516, %f903, %f184;
	cvt.rzi.f32.f32 	%f901, %f516;
	fma.rn.f32 	%f60, %f901, 0fC0000000, %f903;
	mov.b32 	%r39, %f60;
	setp.lt.u32 	%p83, %r39, 1073741824;
	@%p83 bra 	LBB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r39, -2147483647;
	@%p84 bra 	LBB0_43;
// %bb.42:
	add.f32 	%f521, %f901, 0fBF800000;
	setp.lt.f32 	%p87, %f60, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f901, %f522, %f521, %p87;
	bra.uni 	LBB0_45;
LBB0_43:
	add.f32 	%f901, %f901, 0f3F800000;
	setp.ltu.f32 	%p85, %f60, 0f40800000;
	@%p85 bra 	LBB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i870
	add.f32 	%f517, %f901, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f60;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f901, %f520, %f517, %p86;
LBB0_45:                                // %__internal_fmodf_fastpath_quot.exit.i.i874
	fma.rn.f32 	%f903, %f901, 0fC0000000, %f903;
LBB0_50:                                // %__internal_fmodf_kernel.exit.i899
	add.s64 	%rd79, %rd1, %rd78;
	mov.b32 	%r192, %f254;
	mov.b32 	%r191, %f6;
	mov.b32 	%r210, %f323;
	mov.b32 	%r209, %f15;
	mov.b32 	%r228, %f392;
	mov.b32 	%r227, %f24;
	mov.b32 	%r246, %f460;
	mov.b32 	%r245, %f33;
	selp.f32 	%f56, %f512, %f508, %p80;
	abs.f32 	%f534, %f903;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	LBB0_52;
// %bb.51:
	mov.b32 	%r268, %f57;
	and.b32  	%r269, %r268, -2147483648;
	mov.b32 	%r270, %f903;
	or.b32  	%r271, %r269, %r270;
	mov.b32 	%f903, %r271;
LBB0_52:                                // %__nv_fmodf.exit900
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	ld.global.u32 	%r14, [%rd79];
	shr.u32 	%r15, %r3, 1;
	shr.u32 	%r18, %r3, 2;
	// begin inline asm
	cvt.rn.f16x2.f32 %r190, %r192, %r191;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r208, %r210, %r209;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r226, %r228, %r227;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r244, %r246, %r245;
	// end inline asm
	add.f32 	%f535, %f903, %f903;
	mov.b32 	%r278, %f535;
	and.b32  	%r279, %r278, -2147483648;
	or.b32  	%r280, %r279, 1056964608;
	mov.b32 	%f536, %r280;
	add.f32 	%f537, %f535, %f536;
	cvt.rzi.f32.f32 	%f538, %f537;
	abs.f32 	%f539, %f535;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f542, %f541, %f540, %p95;
	cvt.rzi.s32.f32 	%r281, %f542;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f903;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	and.b32  	%r282, %r281, 1;
	setp.eq.b32 	%p96, %r282, 1;
	selp.f32 	%f554, %f552, %f553, %p96;
	selp.f32 	%f555, %f553, %f552, %p96;
	and.b32  	%r283, %r281, 2;
	setp.eq.s32 	%p97, %r283, 0;
	neg.f32 	%f556, %f554;
	selp.f32 	%f557, %f554, %f556, %p97;
	add.s32 	%r284, %r281, 1;
	and.b32  	%r285, %r284, 2;
	setp.eq.s32 	%p98, %r285, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f560, %f555, %f559, %p98;
	cvt.rzi.f32.f32 	%f561, %f903;
	setp.eq.f32 	%p99, %f561, %f903;
	mul.f32 	%f562, %f903, 0f00000000;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f903;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r274, %f566;
	mov.b32 	%r273, %f56;
	// begin inline asm
	cvt.rn.f16x2.f32 %r47, %r274, %r273;
	// end inline asm
	mov.b32 	%r277, %f563;
	mov.b32 	%r276, %f55;
	// begin inline asm
	cvt.rn.f16x2.f32 %r48, %r277, %r276;
	// end inline asm
	mov.u64 	%rd151, 2;
	mov.u64 	%rd152, %rd151;
LBB0_53:                                // %L966.prol
                                        // =>This Inner Loop Header: Depth=1
	.pragma "nounroll";
	mul.lo.s64 	%rd152, %rd152, %rd152;
	add.s64 	%rd151, %rd151, -1;
	setp.ne.s64 	%p101, %rd151, 0;
	@%p101 bra 	LBB0_53;
// %bb.54:                              // %L968
	and.b64  	%rd81, %rd152, 9223372036854775807;
	setp.ne.s64 	%p102, %rd81, 16;
	@%p102 bra 	LBB0_134;
// %bb.55:                              // %L975
	and.b32  	%r286, %r3, 3;
	mul.lo.s32 	%r287, %r286, %r18;
	shl.b32 	%r288, %r287, 1;
	neg.s32 	%r49, %r288;
	cvt.rn.f32.s32 	%f567, %r49;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f74, %f567, %f568;
	abs.f32 	%f907, %f74;
	setp.lt.f32 	%p103, %f907, 0f40000000;
	@%p103 bra 	LBB0_67;
// %bb.56:
	setp.gtu.f32 	%p104, %f907, 0f4B800000;
	@%p104 bra 	LBB0_63;
	bra.uni 	LBB0_57;
LBB0_63:
	mov.b32 	%r51, %f907;
	and.b32  	%r289, %r51, 8388607;
	or.b32  	%r2452, %r289, 1065353216;
	mov.b32 	%f906, %r2452;
	add.s32 	%r290, %r51, -1073741824;
	and.b32  	%r2453, %r290, -8388608;
	setp.eq.s32 	%p110, %r2453, 0;
	@%p110 bra 	LBB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i939.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
LBB0_65:                                // %__nv_fmaf_rn.exit4.i.i.i939
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r291, %r2453, 192937984;
	add.s32 	%r292, %r291, %r2452;
	mov.b32 	%f579, %r292;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f906, %f579, %f585;
	sub.s32 	%r2453, %r2453, %r291;
	mov.b32 	%r2452, %f906;
	setp.ne.s32 	%p111, %r2453, 0;
	setp.ne.s32 	%p112, %r2452, 0;
	and.pred  	%p113, %p111, %p112;
	@%p113 bra 	LBB0_65;
LBB0_66:                                // %__internal_fmodf_slowpath_mod.exit.i.i941
	setp.gt.u32 	%p114, %r51, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p114;
	mul.f32 	%f587, %f906, 0f34000000;
	mul.f32 	%f907, %f586, %f587;
	bra.uni 	LBB0_67;
LBB0_57:                                // %__nv_fast_fdividef.exit.i.i.i911
	div.approx.f32 	%f570, %f907, %f184;
	cvt.rzi.f32.f32 	%f905, %f570;
	fma.rn.f32 	%f77, %f905, 0fC0000000, %f907;
	mov.b32 	%r50, %f77;
	setp.lt.u32 	%p105, %r50, 1073741824;
	@%p105 bra 	LBB0_62;
// %bb.58:
	setp.lt.u32 	%p106, %r50, -2147483647;
	@%p106 bra 	LBB0_60;
// %bb.59:
	add.f32 	%f575, %f905, 0fBF800000;
	setp.lt.f32 	%p109, %f77, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f905, %f576, %f575, %p109;
	bra.uni 	LBB0_62;
LBB0_60:
	add.f32 	%f905, %f905, 0f3F800000;
	setp.ltu.f32 	%p107, %f77, 0f40800000;
	@%p107 bra 	LBB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i916
	add.f32 	%f571, %f905, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f77;
	setp.ge.f32 	%p108, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f905, %f574, %f571, %p108;
LBB0_62:                                // %__internal_fmodf_fastpath_quot.exit.i.i920
	fma.rn.f32 	%f907, %f905, 0fC0000000, %f907;
LBB0_67:                                // %__internal_fmodf_kernel.exit.i945
	abs.f32 	%f588, %f907;
	setp.gtu.f32 	%p115, %f588, 0f7F800000;
	@%p115 bra 	LBB0_69;
// %bb.68:
	mov.b32 	%r293, %f74;
	and.b32  	%r294, %r293, -2147483648;
	mov.b32 	%r295, %f907;
	or.b32  	%r296, %r294, %r295;
	mov.b32 	%f907, %r296;
LBB0_69:                                // %__nv_fmodf.exit946
	add.f32 	%f589, %f907, %f907;
	mov.b32 	%r297, %f589;
	and.b32  	%r298, %r297, -2147483648;
	or.b32  	%r299, %r298, 1056964608;
	mov.b32 	%f590, %r299;
	add.f32 	%f591, %f589, %f590;
	cvt.rzi.f32.f32 	%f592, %f591;
	abs.f32 	%f593, %f589;
	setp.gt.f32 	%p116, %f593, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p116;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p117, %f593, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p117;
	cvt.rzi.s32.f32 	%r300, %f596;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f907;
	mul.f32 	%f598, %f597, %f597;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	and.b32  	%r301, %r300, 1;
	setp.eq.b32 	%p118, %r301, 1;
	selp.f32 	%f608, %f606, %f607, %p118;
	selp.f32 	%f609, %f607, %f606, %p118;
	and.b32  	%r302, %r300, 2;
	setp.eq.s32 	%p119, %r302, 0;
	neg.f32 	%f610, %f608;
	selp.f32 	%f611, %f608, %f610, %p119;
	add.s32 	%r303, %r300, 1;
	and.b32  	%r304, %r303, 2;
	setp.eq.s32 	%p120, %r304, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f614, %f609, %f613, %p120;
	cvt.rzi.f32.f32 	%f615, %f907;
	setp.eq.f32 	%p121, %f615, %f907;
	mul.f32 	%f616, %f907, 0f00000000;
	selp.f32 	%f91, %f616, %f611, %p121;
	abs.f32 	%f617, %f907;
	setp.gt.f32 	%p122, %f617, 0f4B800000;
	add.f32 	%f618, %f91, 0f3F800000;
	shl.b32 	%r305, %r18, 3;
	sub.s32 	%r306, %r49, %r305;
	cvt.rn.f32.s32 	%f619, %r306;
	div.approx.f32 	%f93, %f619, %f568;
	abs.f32 	%f911, %f93;
	setp.lt.f32 	%p123, %f911, 0f40000000;
	@%p123 bra 	LBB0_81;
// %bb.70:
	setp.gtu.f32 	%p124, %f911, 0f4B800000;
	@%p124 bra 	LBB0_77;
	bra.uni 	LBB0_71;
LBB0_77:
	mov.b32 	%r59, %f911;
	and.b32  	%r307, %r59, 8388607;
	or.b32  	%r2454, %r307, 1065353216;
	mov.b32 	%f910, %r2454;
	add.s32 	%r308, %r59, -1073741824;
	and.b32  	%r2455, %r308, -8388608;
	setp.eq.s32 	%p130, %r2455, 0;
	@%p130 bra 	LBB0_80;
// %bb.78:                              // %__nv_fmaf_rn.exit4.i.i.i985.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
LBB0_79:                                // %__nv_fmaf_rn.exit4.i.i.i985
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r309, %r2455, 192937984;
	add.s32 	%r310, %r309, %r2454;
	mov.b32 	%f631, %r310;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f910, %f631, %f637;
	sub.s32 	%r2455, %r2455, %r309;
	mov.b32 	%r2454, %f910;
	setp.ne.s32 	%p131, %r2455, 0;
	setp.ne.s32 	%p132, %r2454, 0;
	and.pred  	%p133, %p131, %p132;
	@%p133 bra 	LBB0_79;
LBB0_80:                                // %__internal_fmodf_slowpath_mod.exit.i.i987
	setp.gt.u32 	%p134, %r59, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p134;
	mul.f32 	%f639, %f910, 0f34000000;
	mul.f32 	%f911, %f638, %f639;
	bra.uni 	LBB0_81;
LBB0_71:                                // %__nv_fast_fdividef.exit.i.i.i957
	div.approx.f32 	%f622, %f911, %f184;
	cvt.rzi.f32.f32 	%f909, %f622;
	fma.rn.f32 	%f96, %f909, 0fC0000000, %f911;
	mov.b32 	%r58, %f96;
	setp.lt.u32 	%p125, %r58, 1073741824;
	@%p125 bra 	LBB0_76;
// %bb.72:
	setp.lt.u32 	%p126, %r58, -2147483647;
	@%p126 bra 	LBB0_74;
// %bb.73:
	add.f32 	%f627, %f909, 0fBF800000;
	setp.lt.f32 	%p129, %f96, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f909, %f628, %f627, %p129;
	bra.uni 	LBB0_76;
LBB0_74:
	add.f32 	%f909, %f909, 0f3F800000;
	setp.ltu.f32 	%p127, %f96, 0f40800000;
	@%p127 bra 	LBB0_76;
// %bb.75:                              // %__nv_fmaf_rn.exit.i.i.i962
	add.f32 	%f623, %f909, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f96;
	setp.ge.f32 	%p128, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f909, %f626, %f623, %p128;
LBB0_76:                                // %__internal_fmodf_fastpath_quot.exit.i.i966
	fma.rn.f32 	%f911, %f909, 0fC0000000, %f911;
LBB0_81:                                // %__internal_fmodf_kernel.exit.i991
	selp.f32 	%f92, %f618, %f614, %p122;
	abs.f32 	%f640, %f911;
	setp.gtu.f32 	%p135, %f640, 0f7F800000;
	@%p135 bra 	LBB0_83;
// %bb.82:
	mov.b32 	%r311, %f93;
	and.b32  	%r312, %r311, -2147483648;
	mov.b32 	%r313, %f911;
	or.b32  	%r314, %r312, %r313;
	mov.b32 	%f911, %r314;
LBB0_83:                                // %__nv_fmodf.exit992
	add.f32 	%f641, %f911, %f911;
	mov.b32 	%r327, %f641;
	and.b32  	%r328, %r327, -2147483648;
	or.b32  	%r329, %r328, 1056964608;
	mov.b32 	%f642, %r329;
	add.f32 	%f643, %f641, %f642;
	cvt.rzi.f32.f32 	%f644, %f643;
	abs.f32 	%f645, %f641;
	setp.gt.f32 	%p136, %f645, 0f4B000000;
	selp.f32 	%f646, %f641, %f644, %p136;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p137, %f645, 0f3F000000;
	selp.f32 	%f648, %f647, %f646, %p137;
	cvt.rzi.s32.f32 	%r330, %f648;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f911;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	and.b32  	%r331, %r330, 1;
	setp.eq.b32 	%p138, %r331, 1;
	selp.f32 	%f660, %f658, %f659, %p138;
	selp.f32 	%f661, %f659, %f658, %p138;
	and.b32  	%r332, %r330, 2;
	setp.eq.s32 	%p139, %r332, 0;
	neg.f32 	%f662, %f660;
	selp.f32 	%f663, %f660, %f662, %p139;
	add.s32 	%r333, %r330, 1;
	and.b32  	%r334, %r333, 2;
	setp.eq.s32 	%p140, %r334, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f666, %f661, %f665, %p140;
	cvt.rzi.f32.f32 	%f667, %f911;
	setp.eq.f32 	%p141, %f667, %f911;
	mul.f32 	%f668, %f911, 0f00000000;
	selp.f32 	%f669, %f668, %f663, %p141;
	abs.f32 	%f670, %f911;
	setp.gt.f32 	%p142, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	selp.f32 	%f672, %f671, %f666, %p142;
	mov.b32 	%r317, %f672;
	mov.b32 	%r316, %f92;
	// begin inline asm
	cvt.rn.f16x2.f32 %r66, %r317, %r316;
	// end inline asm
	mov.b32 	%r323, %f669;
	xor.b32  	%r320, %r323, -2147483648;
	mov.b32 	%r322, %f91;
	xor.b32  	%r319, %r322, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r67, %r320, %r319;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r68, %r323, %r322;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r69, %r317, %r316;
	// end inline asm
	mov.u64 	%rd153, 2;
	mov.u64 	%rd154, %rd153;
LBB0_84:                                // %L1128.prol
                                        // =>This Inner Loop Header: Depth=1
	.pragma "nounroll";
	mul.lo.s64 	%rd154, %rd154, %rd154;
	add.s64 	%rd153, %rd153, -1;
	setp.ne.s64 	%p143, %rd153, 0;
	@%p143 bra 	LBB0_84;
// %bb.85:                              // %L1130
	and.b64  	%rd85, %rd154, 9223372036854775807;
	setp.ne.s64 	%p144, %rd85, 16;
	@%p144 bra 	LBB0_133;
// %bb.86:                              // %L1137
	shl.b32 	%r335, %r16, 1;
	neg.s32 	%r70, %r335;
	mov.u64 	%rd155, 2;
	mov.u64 	%rd156, %rd155;
LBB0_87:                                // %L1196.prol
                                        // =>This Inner Loop Header: Depth=1
	.pragma "nounroll";
	mul.lo.s64 	%rd156, %rd156, %rd156;
	add.s64 	%rd155, %rd155, -1;
	setp.ne.s64 	%p145, %rd155, 0;
	@%p145 bra 	LBB0_87;
// %bb.88:                              // %L1198
	mul.lo.s32 	%r71, %r70, %r18;
	cvt.rn.f32.s32 	%f673, %r71;
	shl.b64 	%rd89, %rd156, 1;
	cvt.rn.f32.s64 	%f674, %rd89;
	div.approx.f32 	%f110, %f673, %f674;
	abs.f32 	%f915, %f110;
	setp.lt.f32 	%p146, %f915, 0f40000000;
	@%p146 bra 	LBB0_100;
// %bb.89:
	setp.gtu.f32 	%p147, %f915, 0f4B800000;
	@%p147 bra 	LBB0_96;
	bra.uni 	LBB0_90;
LBB0_96:
	mov.b32 	%r73, %f915;
	and.b32  	%r336, %r73, 8388607;
	or.b32  	%r2456, %r336, 1065353216;
	mov.b32 	%f914, %r2456;
	add.s32 	%r337, %r73, -1073741824;
	and.b32  	%r2457, %r337, -8388608;
	setp.eq.s32 	%p153, %r2457, 0;
	@%p153 bra 	LBB0_99;
// %bb.97:                              // %__nv_fmaf_rn.exit4.i.i.i1031.preheader
	mov.f32 	%f684, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f683,%f684;
	// end inline asm
LBB0_98:                                // %__nv_fmaf_rn.exit4.i.i.i1031
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r338, %r2457, 192937984;
	add.s32 	%r339, %r338, %r2456;
	mov.b32 	%f685, %r339;
	mul.f32 	%f686, %f683, %f685;
	sub.f32 	%f687, %f685, %f686;
	fma.rn.f32 	%f688, %f687, %f683, %f686;
	sub.f32 	%f689, %f685, %f688;
	fma.rz.f32 	%f690, %f689, %f683, %f688;
	cvt.rzi.f32.f32 	%f691, %f690;
	sub.f32 	%f914, %f685, %f691;
	sub.s32 	%r2457, %r2457, %r338;
	mov.b32 	%r2456, %f914;
	setp.ne.s32 	%p154, %r2457, 0;
	setp.ne.s32 	%p155, %r2456, 0;
	and.pred  	%p156, %p154, %p155;
	@%p156 bra 	LBB0_98;
LBB0_99:                                // %__internal_fmodf_slowpath_mod.exit.i.i1033
	setp.gt.u32 	%p157, %r73, 2139095039;
	selp.f32 	%f692, 0f7FFFFFFF, 0f4B800000, %p157;
	mul.f32 	%f693, %f914, 0f34000000;
	mul.f32 	%f915, %f692, %f693;
	bra.uni 	LBB0_100;
LBB0_90:                                // %__nv_fast_fdividef.exit.i.i.i1003
	div.approx.f32 	%f676, %f915, %f184;
	cvt.rzi.f32.f32 	%f913, %f676;
	fma.rn.f32 	%f113, %f913, 0fC0000000, %f915;
	mov.b32 	%r72, %f113;
	setp.lt.u32 	%p148, %r72, 1073741824;
	@%p148 bra 	LBB0_95;
// %bb.91:
	setp.lt.u32 	%p149, %r72, -2147483647;
	@%p149 bra 	LBB0_93;
// %bb.92:
	add.f32 	%f681, %f913, 0fBF800000;
	setp.lt.f32 	%p152, %f113, 0fC0000000;
	add.f32 	%f682, %f681, 0fBF800000;
	selp.f32 	%f913, %f682, %f681, %p152;
	bra.uni 	LBB0_95;
LBB0_93:
	add.f32 	%f913, %f913, 0f3F800000;
	setp.ltu.f32 	%p150, %f113, 0f40800000;
	@%p150 bra 	LBB0_95;
// %bb.94:                              // %__nv_fmaf_rn.exit.i.i.i1008
	add.f32 	%f677, %f913, 0f3F800000;
	fma.rn.f32 	%f679, %f184, 0fC0400000, %f113;
	setp.ge.f32 	%p151, %f679, 0f00000000;
	add.f32 	%f680, %f677, 0f3F800000;
	selp.f32 	%f913, %f680, %f677, %p151;
LBB0_95:                                // %__internal_fmodf_fastpath_quot.exit.i.i1012
	fma.rn.f32 	%f915, %f913, 0fC0000000, %f915;
LBB0_100:                               // %__internal_fmodf_kernel.exit.i1037
	abs.f32 	%f694, %f915;
	setp.gtu.f32 	%p158, %f694, 0f7F800000;
	@%p158 bra 	LBB0_102;
// %bb.101:
	mov.b32 	%r340, %f110;
	and.b32  	%r341, %r340, -2147483648;
	mov.b32 	%r342, %f915;
	or.b32  	%r343, %r341, %r342;
	mov.b32 	%f915, %r343;
LBB0_102:                               // %__nv_fmodf.exit1038
	add.f32 	%f695, %f915, %f915;
	mov.b32 	%r344, %f695;
	and.b32  	%r345, %r344, -2147483648;
	or.b32  	%r346, %r345, 1056964608;
	mov.b32 	%f696, %r346;
	add.f32 	%f697, %f695, %f696;
	cvt.rzi.f32.f32 	%f698, %f697;
	abs.f32 	%f699, %f695;
	setp.gt.f32 	%p159, %f699, 0f4B000000;
	selp.f32 	%f700, %f695, %f698, %p159;
	cvt.rzi.f32.f32 	%f701, %f695;
	setp.lt.f32 	%p160, %f699, 0f3F000000;
	selp.f32 	%f702, %f701, %f700, %p160;
	cvt.rzi.s32.f32 	%r347, %f702;
	fma.rn.f32 	%f703, %f702, 0fBF000000, %f915;
	mul.f32 	%f704, %f703, %f703;
	fma.rn.f32 	%f705, %f704, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f706, %f704, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f707, %f705, %f704, 0fC0A55DF6;
	fma.rn.f32 	%f708, %f706, %f704, 0f4081E0CF;
	fma.rn.f32 	%f709, %f704, %f703, 0f00000000;
	fma.rn.f32 	%f710, %f708, %f704, 0fC09DE9E6;
	fma.rn.f32 	%f711, %f707, %f709, 0f00000000;
	fma.rn.f32 	%f712, %f710, %f704, 0f3F800000;
	fma.rn.f32 	%f713, %f703, 0f40490FDB, %f711;
	and.b32  	%r348, %r347, 1;
	setp.eq.b32 	%p161, %r348, 1;
	selp.f32 	%f714, %f712, %f713, %p161;
	selp.f32 	%f715, %f713, %f712, %p161;
	and.b32  	%r349, %r347, 2;
	setp.eq.s32 	%p162, %r349, 0;
	neg.f32 	%f716, %f714;
	selp.f32 	%f717, %f714, %f716, %p162;
	add.s32 	%r350, %r347, 1;
	and.b32  	%r351, %r350, 2;
	setp.eq.s32 	%p163, %r351, 0;
	sub.f32 	%f719, %f213, %f715;
	selp.f32 	%f720, %f715, %f719, %p163;
	cvt.rzi.f32.f32 	%f721, %f915;
	setp.eq.f32 	%p164, %f721, %f915;
	mul.f32 	%f722, %f915, 0f00000000;
	selp.f32 	%f127, %f722, %f717, %p164;
	abs.f32 	%f723, %f915;
	setp.gt.f32 	%p165, %f723, 0f4B800000;
	add.f32 	%f724, %f127, 0f3F800000;
	selp.f32 	%f128, %f724, %f720, %p165;
	mov.u64 	%rd157, 2;
	mov.u64 	%rd158, %rd157;
LBB0_103:                               // %L1237.prol
                                        // =>This Inner Loop Header: Depth=1
	.pragma "nounroll";
	mul.lo.s64 	%rd158, %rd158, %rd158;
	add.s64 	%rd157, %rd157, -1;
	setp.ne.s64 	%p166, %rd157, 0;
	@%p166 bra 	LBB0_103;
// %bb.104:                             // %L1239
	shl.b32 	%r352, %r18, 2;
	sub.s32 	%r353, %r71, %r352;
	cvt.rn.f32.s32 	%f725, %r353;
	shl.b64 	%rd91, %rd158, 1;
	cvt.rn.f32.s64 	%f726, %rd91;
	div.approx.f32 	%f129, %f725, %f726;
	abs.f32 	%f919, %f129;
	setp.lt.f32 	%p167, %f919, 0f40000000;
	@%p167 bra 	LBB0_116;
// %bb.105:
	setp.gtu.f32 	%p168, %f919, 0f4B800000;
	@%p168 bra 	LBB0_112;
	bra.uni 	LBB0_106;
LBB0_112:
	mov.b32 	%r81, %f919;
	and.b32  	%r354, %r81, 8388607;
	or.b32  	%r2458, %r354, 1065353216;
	mov.b32 	%f918, %r2458;
	add.s32 	%r355, %r81, -1073741824;
	and.b32  	%r2459, %r355, -8388608;
	setp.eq.s32 	%p174, %r2459, 0;
	@%p174 bra 	LBB0_115;
// %bb.113:                             // %__nv_fmaf_rn.exit4.i.i.i1077.preheader
	mov.f32 	%f736, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f735,%f736;
	// end inline asm
LBB0_114:                               // %__nv_fmaf_rn.exit4.i.i.i1077
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r356, %r2459, 192937984;
	add.s32 	%r357, %r356, %r2458;
	mov.b32 	%f737, %r357;
	mul.f32 	%f738, %f735, %f737;
	sub.f32 	%f739, %f737, %f738;
	fma.rn.f32 	%f740, %f739, %f735, %f738;
	sub.f32 	%f741, %f737, %f740;
	fma.rz.f32 	%f742, %f741, %f735, %f740;
	cvt.rzi.f32.f32 	%f743, %f742;
	sub.f32 	%f918, %f737, %f743;
	sub.s32 	%r2459, %r2459, %r356;
	mov.b32 	%r2458, %f918;
	setp.ne.s32 	%p175, %r2459, 0;
	setp.ne.s32 	%p176, %r2458, 0;
	and.pred  	%p177, %p175, %p176;
	@%p177 bra 	LBB0_114;
LBB0_115:                               // %__internal_fmodf_slowpath_mod.exit.i.i1079
	setp.gt.u32 	%p178, %r81, 2139095039;
	selp.f32 	%f744, 0f7FFFFFFF, 0f4B800000, %p178;
	mul.f32 	%f745, %f918, 0f34000000;
	mul.f32 	%f919, %f744, %f745;
	bra.uni 	LBB0_116;
LBB0_106:                               // %__nv_fast_fdividef.exit.i.i.i1049
	div.approx.f32 	%f728, %f919, %f184;
	cvt.rzi.f32.f32 	%f917, %f728;
	fma.rn.f32 	%f132, %f917, 0fC0000000, %f919;
	mov.b32 	%r80, %f132;
	setp.lt.u32 	%p169, %r80, 1073741824;
	@%p169 bra 	LBB0_111;
// %bb.107:
	setp.lt.u32 	%p170, %r80, -2147483647;
	@%p170 bra 	LBB0_109;
// %bb.108:
	add.f32 	%f733, %f917, 0fBF800000;
	setp.lt.f32 	%p173, %f132, 0fC0000000;
	add.f32 	%f734, %f733, 0fBF800000;
	selp.f32 	%f917, %f734, %f733, %p173;
	bra.uni 	LBB0_111;
LBB0_109:
	add.f32 	%f917, %f917, 0f3F800000;
	setp.ltu.f32 	%p171, %f132, 0f40800000;
	@%p171 bra 	LBB0_111;
// %bb.110:                             // %__nv_fmaf_rn.exit.i.i.i1054
	add.f32 	%f729, %f917, 0f3F800000;
	fma.rn.f32 	%f731, %f184, 0fC0400000, %f132;
	setp.ge.f32 	%p172, %f731, 0f00000000;
	add.f32 	%f732, %f729, 0f3F800000;
	selp.f32 	%f917, %f732, %f729, %p172;
LBB0_111:                               // %__internal_fmodf_fastpath_quot.exit.i.i1058
	fma.rn.f32 	%f919, %f917, 0fC0000000, %f919;
LBB0_116:                               // %__internal_fmodf_kernel.exit.i1083
	abs.f32 	%f746, %f919;
	setp.gtu.f32 	%p179, %f746, 0f7F800000;
	@%p179 bra 	LBB0_118;
// %bb.117:
	mov.b32 	%r358, %f129;
	and.b32  	%r359, %r358, -2147483648;
	mov.b32 	%r360, %f919;
	or.b32  	%r361, %r359, %r360;
	mov.b32 	%f919, %r361;
LBB0_118:                               // %__nv_fmodf.exit1084
	add.f32 	%f747, %f919, %f919;
	mov.b32 	%r368, %f747;
	and.b32  	%r369, %r368, -2147483648;
	or.b32  	%r370, %r369, 1056964608;
	mov.b32 	%f748, %r370;
	add.f32 	%f749, %f747, %f748;
	cvt.rzi.f32.f32 	%f750, %f749;
	abs.f32 	%f751, %f747;
	setp.gt.f32 	%p180, %f751, 0f4B000000;
	selp.f32 	%f752, %f747, %f750, %p180;
	cvt.rzi.f32.f32 	%f753, %f747;
	setp.lt.f32 	%p181, %f751, 0f3F000000;
	selp.f32 	%f754, %f753, %f752, %p181;
	cvt.rzi.s32.f32 	%r371, %f754;
	fma.rn.f32 	%f755, %f754, 0fBF000000, %f919;
	mul.f32 	%f756, %f755, %f755;
	fma.rn.f32 	%f757, %f756, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f758, %f756, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f759, %f757, %f756, 0fC0A55DF6;
	fma.rn.f32 	%f760, %f758, %f756, 0f4081E0CF;
	fma.rn.f32 	%f761, %f756, %f755, 0f00000000;
	fma.rn.f32 	%f762, %f760, %f756, 0fC09DE9E6;
	fma.rn.f32 	%f763, %f759, %f761, 0f00000000;
	fma.rn.f32 	%f764, %f762, %f756, 0f3F800000;
	fma.rn.f32 	%f765, %f755, 0f40490FDB, %f763;
	and.b32  	%r372, %r371, 1;
	setp.eq.b32 	%p182, %r372, 1;
	selp.f32 	%f766, %f764, %f765, %p182;
	selp.f32 	%f767, %f765, %f764, %p182;
	and.b32  	%r373, %r371, 2;
	setp.eq.s32 	%p183, %r373, 0;
	neg.f32 	%f768, %f766;
	selp.f32 	%f769, %f766, %f768, %p183;
	add.s32 	%r374, %r371, 1;
	and.b32  	%r375, %r374, 2;
	setp.eq.s32 	%p184, %r375, 0;
	sub.f32 	%f771, %f213, %f767;
	selp.f32 	%f772, %f767, %f771, %p184;
	cvt.rzi.f32.f32 	%f773, %f919;
	setp.eq.f32 	%p185, %f773, %f919;
	mul.f32 	%f774, %f919, 0f00000000;
	selp.f32 	%f775, %f774, %f769, %p185;
	abs.f32 	%f776, %f919;
	setp.gt.f32 	%p186, %f776, 0f4B800000;
	add.f32 	%f777, %f775, 0f3F800000;
	selp.f32 	%f778, %f777, %f772, %p186;
	mov.b32 	%r364, %f778;
	mov.b32 	%r363, %f128;
	// begin inline asm
	cvt.rn.f16x2.f32 %r88, %r364, %r363;
	// end inline asm
	mov.b32 	%r367, %f775;
	mov.b32 	%r366, %f127;
	// begin inline asm
	cvt.rn.f16x2.f32 %r89, %r367, %r366;
	// end inline asm
	mov.u64 	%rd159, 2;
	mov.u64 	%rd160, %rd159;
LBB0_119:                               // %L1280.prol
                                        // =>This Inner Loop Header: Depth=1
	.pragma "nounroll";
	mul.lo.s64 	%rd160, %rd160, %rd160;
	add.s64 	%rd159, %rd159, -1;
	setp.ne.s64 	%p187, %rd159, 0;
	@%p187 bra 	LBB0_119;
// %bb.120:                             // %L1282
	and.b64  	%rd93, %rd160, 9223372036854775807;
	setp.ne.s64 	%p188, %rd93, 16;
	@%p188 bra 	LBB0_132;
// %bb.121:                             // %L1289
	shr.u32 	%r90, %r3, 3;
	and.b32  	%r376, %r90, 2;
	or.b32  	%r91, %r19, %r376;
	mul.lo.s32 	%r93, %r70, %r91;
	cvt.rn.f32.s32 	%f779, %r93;
	mov.f32 	%f780, 0f40800000;
	div.approx.f32 	%f146, %f779, %f780;
	abs.f32 	%f923, %f146;
	setp.lt.f32 	%p189, %f923, 0f40000000;
	@%p189 bra 	LBB0_142;
// %bb.122:
	setp.gtu.f32 	%p190, %f923, 0f4B800000;
	@%p190 bra 	LBB0_138;
	bra.uni 	LBB0_123;
LBB0_138:
	mov.b32 	%r115, %f923;
	and.b32  	%r377, %r115, 8388607;
	or.b32  	%r2474, %r377, 1065353216;
	mov.b32 	%f922, %r2474;
	add.s32 	%r378, %r115, -1073741824;
	and.b32  	%r2475, %r378, -8388608;
	setp.eq.s32 	%p196, %r2475, 0;
	@%p196 bra 	LBB0_141;
// %bb.139:                             // %__nv_fmaf_rn.exit4.i.i.i1123.preheader
	mov.f32 	%f790, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f789,%f790;
	// end inline asm
LBB0_140:                               // %__nv_fmaf_rn.exit4.i.i.i1123
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r379, %r2475, 192937984;
	add.s32 	%r380, %r379, %r2474;
	mov.b32 	%f791, %r380;
	mul.f32 	%f792, %f789, %f791;
	sub.f32 	%f793, %f791, %f792;
	fma.rn.f32 	%f794, %f793, %f789, %f792;
	sub.f32 	%f795, %f791, %f794;
	fma.rz.f32 	%f796, %f795, %f789, %f794;
	cvt.rzi.f32.f32 	%f797, %f796;
	sub.f32 	%f922, %f791, %f797;
	sub.s32 	%r2475, %r2475, %r379;
	mov.b32 	%r2474, %f922;
	setp.ne.s32 	%p197, %r2475, 0;
	setp.ne.s32 	%p198, %r2474, 0;
	and.pred  	%p199, %p197, %p198;
	@%p199 bra 	LBB0_140;
LBB0_141:                               // %__internal_fmodf_slowpath_mod.exit.i.i1125
	setp.gt.u32 	%p200, %r115, 2139095039;
	selp.f32 	%f798, 0f7FFFFFFF, 0f4B800000, %p200;
	mul.f32 	%f799, %f922, 0f34000000;
	mul.f32 	%f923, %f798, %f799;
	bra.uni 	LBB0_142;
LBB0_123:                               // %__nv_fast_fdividef.exit.i.i.i1095
	div.approx.f32 	%f782, %f923, %f184;
	cvt.rzi.f32.f32 	%f921, %f782;
	fma.rn.f32 	%f149, %f921, 0fC0000000, %f923;
	mov.b32 	%r114, %f149;
	setp.lt.u32 	%p191, %r114, 1073741824;
	@%p191 bra 	LBB0_137;
// %bb.124:
	setp.lt.u32 	%p192, %r114, -2147483647;
	@%p192 bra 	LBB0_135;
// %bb.125:
	add.f32 	%f787, %f921, 0fBF800000;
	setp.lt.f32 	%p195, %f149, 0fC0000000;
	add.f32 	%f788, %f787, 0fBF800000;
	selp.f32 	%f921, %f788, %f787, %p195;
	bra.uni 	LBB0_137;
LBB0_135:
	add.f32 	%f921, %f921, 0f3F800000;
	setp.ltu.f32 	%p193, %f149, 0f40800000;
	@%p193 bra 	LBB0_137;
// %bb.136:                             // %__nv_fmaf_rn.exit.i.i.i1100
	add.f32 	%f783, %f921, 0f3F800000;
	fma.rn.f32 	%f785, %f184, 0fC0400000, %f149;
	setp.ge.f32 	%p194, %f785, 0f00000000;
	add.f32 	%f786, %f783, 0f3F800000;
	selp.f32 	%f921, %f786, %f783, %p194;
LBB0_137:                               // %__internal_fmodf_fastpath_quot.exit.i.i1104
	fma.rn.f32 	%f923, %f921, 0fC0000000, %f923;
LBB0_142:                               // %__internal_fmodf_kernel.exit.i1129
	abs.f32 	%f800, %f923;
	setp.gtu.f32 	%p201, %f800, 0f7F800000;
	@%p201 bra 	LBB0_144;
// %bb.143:
	mov.b32 	%r381, %f146;
	and.b32  	%r382, %r381, -2147483648;
	mov.b32 	%r383, %f923;
	or.b32  	%r384, %r382, %r383;
	mov.b32 	%f923, %r384;
LBB0_144:                               // %__nv_fmodf.exit1130
	shl.b32 	%r394, %r91, 2;
	sub.s32 	%r395, %r93, %r394;
	cvt.rn.f32.s32 	%f833, %r395;
	div.approx.f32 	%f166, %f833, %f780;
	abs.f32 	%f927, %f166;
	setp.lt.f32 	%p210, %f927, 0f40000000;
	@%p210 bra 	LBB0_156;
// %bb.145:
	setp.gtu.f32 	%p211, %f927, 0f4B800000;
	@%p211 bra 	LBB0_152;
	bra.uni 	LBB0_146;
LBB0_152:
	mov.b32 	%r123, %f927;
	and.b32  	%r396, %r123, 8388607;
	or.b32  	%r2476, %r396, 1065353216;
	mov.b32 	%f926, %r2476;
	add.s32 	%r397, %r123, -1073741824;
	and.b32  	%r2477, %r397, -8388608;
	setp.eq.s32 	%p217, %r2477, 0;
	@%p217 bra 	LBB0_155;
// %bb.153:                             // %__nv_fmaf_rn.exit4.i.i.i1169.preheader
	mov.f32 	%f844, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f843,%f844;
	// end inline asm
LBB0_154:                               // %__nv_fmaf_rn.exit4.i.i.i1169
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r398, %r2477, 192937984;
	add.s32 	%r399, %r398, %r2476;
	mov.b32 	%f845, %r399;
	mul.f32 	%f846, %f843, %f845;
	sub.f32 	%f847, %f845, %f846;
	fma.rn.f32 	%f848, %f847, %f843, %f846;
	sub.f32 	%f849, %f845, %f848;
	fma.rz.f32 	%f850, %f849, %f843, %f848;
	cvt.rzi.f32.f32 	%f851, %f850;
	sub.f32 	%f926, %f845, %f851;
	sub.s32 	%r2477, %r2477, %r398;
	mov.b32 	%r2476, %f926;
	setp.ne.s32 	%p218, %r2477, 0;
	setp.ne.s32 	%p219, %r2476, 0;
	and.pred  	%p220, %p218, %p219;
	@%p220 bra 	LBB0_154;
LBB0_155:                               // %__internal_fmodf_slowpath_mod.exit.i.i1171
	setp.gt.u32 	%p221, %r123, 2139095039;
	selp.f32 	%f852, 0f7FFFFFFF, 0f4B800000, %p221;
	mul.f32 	%f853, %f926, 0f34000000;
	mul.f32 	%f927, %f852, %f853;
	bra.uni 	LBB0_156;
LBB0_146:                               // %__nv_fast_fdividef.exit.i.i.i1141
	div.approx.f32 	%f836, %f927, %f184;
	cvt.rzi.f32.f32 	%f925, %f836;
	fma.rn.f32 	%f169, %f925, 0fC0000000, %f927;
	mov.b32 	%r122, %f169;
	setp.lt.u32 	%p212, %r122, 1073741824;
	@%p212 bra 	LBB0_151;
// %bb.147:
	setp.lt.u32 	%p213, %r122, -2147483647;
	@%p213 bra 	LBB0_149;
// %bb.148:
	add.f32 	%f841, %f925, 0fBF800000;
	setp.lt.f32 	%p216, %f169, 0fC0000000;
	add.f32 	%f842, %f841, 0fBF800000;
	selp.f32 	%f925, %f842, %f841, %p216;
	bra.uni 	LBB0_151;
LBB0_149:
	add.f32 	%f925, %f925, 0f3F800000;
	setp.ltu.f32 	%p214, %f169, 0f40800000;
	@%p214 bra 	LBB0_151;
// %bb.150:                             // %__nv_fmaf_rn.exit.i.i.i1146
	add.f32 	%f837, %f925, 0f3F800000;
	fma.rn.f32 	%f839, %f184, 0fC0400000, %f169;
	setp.ge.f32 	%p215, %f839, 0f00000000;
	add.f32 	%f840, %f837, 0f3F800000;
	selp.f32 	%f925, %f840, %f837, %p215;
LBB0_151:                               // %__internal_fmodf_fastpath_quot.exit.i.i1150
	fma.rn.f32 	%f927, %f925, 0fC0000000, %f927;
LBB0_156:                               // %__internal_fmodf_kernel.exit.i1175
	abs.f32 	%f854, %f927;
	setp.gtu.f32 	%p222, %f854, 0f7F800000;
	@%p222 bra 	LBB0_158;
// %bb.157:
	mov.b32 	%r400, %f166;
	and.b32  	%r401, %r400, -2147483648;
	mov.b32 	%r402, %f927;
	or.b32  	%r403, %r401, %r402;
	mov.b32 	%f927, %r403;
LBB0_158:                               // %__nv_fmodf.exit1176
	setp.le.s32 	%p230, %r6, %r5;
	mov.u32 	%r2446, 0;
	@%p230 bra 	LBB0_131;
// %bb.159:                             // %L1396.lr.ph
	add.f32 	%f801, %f923, %f923;
	mov.b32 	%r385, %f801;
	and.b32  	%r386, %r385, -2147483648;
	or.b32  	%r387, %r386, 1056964608;
	mov.b32 	%f802, %r387;
	add.f32 	%f803, %f801, %f802;
	abs.f32 	%f805, %f801;
	cvt.rzi.f32.f32 	%f804, %f803;
	setp.gt.f32 	%p202, %f805, 0f4B000000;
	selp.f32 	%f806, %f801, %f804, %p202;
	cvt.rzi.f32.f32 	%f807, %f801;
	setp.lt.f32 	%p203, %f805, 0f3F000000;
	selp.f32 	%f808, %f807, %f806, %p203;
	fma.rn.f32 	%f809, %f808, 0fBF000000, %f923;
	mul.f32 	%f810, %f809, %f809;
	fma.rn.f32 	%f811, %f810, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f812, %f810, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r388, %f808;
	fma.rn.f32 	%f813, %f811, %f810, 0fC0A55DF6;
	fma.rn.f32 	%f814, %f812, %f810, 0f4081E0CF;
	fma.rn.f32 	%f815, %f810, %f809, 0f00000000;
	fma.rn.f32 	%f816, %f814, %f810, 0fC09DE9E6;
	fma.rn.f32 	%f817, %f813, %f815, 0f00000000;
	and.b32  	%r389, %r388, 1;
	fma.rn.f32 	%f818, %f816, %f810, 0f3F800000;
	fma.rn.f32 	%f819, %f809, 0f40490FDB, %f817;
	setp.eq.b32 	%p204, %r389, 1;
	selp.f32 	%f820, %f818, %f819, %p204;
	and.b32  	%r390, %r388, 2;
	setp.eq.s32 	%p205, %r390, 0;
	neg.f32 	%f822, %f820;
	add.s32 	%r391, %r388, 1;
	cvt.rzi.f32.f32 	%f827, %f923;
	xor.b32  	%r92, %r90, %r3;
	selp.f32 	%f821, %f819, %f818, %p204;
	selp.f32 	%f823, %f820, %f822, %p205;
	and.b32  	%r392, %r391, 2;
	setp.eq.f32 	%p207, %f827, %f923;
	mul.f32 	%f828, %f923, 0f00000000;
	setp.eq.s32 	%p206, %r392, 0;
	sub.f32 	%f825, %f213, %f821;
	selp.f32 	%f829, %f828, %f823, %p207;
	abs.f32 	%f830, %f923;
	and.b32  	%r393, %r92, 1;
	selp.f32 	%f826, %f821, %f825, %p206;
	setp.gt.f32 	%p208, %f830, 0f4B800000;
	add.f32 	%f831, %f829, 0f3F800000;
	setp.eq.b32 	%p209, %r393, 1;
	selp.f32 	%f832, %f831, %f826, %p208;
	selp.f32 	%f163, 0f00000000, 0f3F800000, %p209;
	mul.f32 	%f164, %f832, %f163;
	mul.f32 	%f165, %f829, %f163;
	add.f32 	%f855, %f927, %f927;
	mov.b32 	%r416, %f855;
	and.b32  	%r417, %r416, -2147483648;
	or.b32  	%r418, %r417, 1056964608;
	mov.b32 	%f856, %r418;
	add.f32 	%f857, %f855, %f856;
	cvt.rzi.f32.f32 	%f858, %f857;
	abs.f32 	%f859, %f855;
	setp.gt.f32 	%p223, %f859, 0f4B000000;
	selp.f32 	%f860, %f855, %f858, %p223;
	cvt.rzi.f32.f32 	%f861, %f855;
	setp.lt.f32 	%p224, %f859, 0f3F000000;
	selp.f32 	%f862, %f861, %f860, %p224;
	cvt.rzi.s32.f32 	%r419, %f862;
	fma.rn.f32 	%f863, %f862, 0fBF000000, %f927;
	mul.f32 	%f864, %f863, %f863;
	fma.rn.f32 	%f865, %f864, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f866, %f864, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f867, %f865, %f864, 0fC0A55DF6;
	fma.rn.f32 	%f868, %f866, %f864, 0f4081E0CF;
	fma.rn.f32 	%f869, %f864, %f863, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f864, 0fC09DE9E6;
	fma.rn.f32 	%f871, %f867, %f869, 0f00000000;
	fma.rn.f32 	%f872, %f870, %f864, 0f3F800000;
	fma.rn.f32 	%f873, %f863, 0f40490FDB, %f871;
	and.b32  	%r420, %r419, 1;
	setp.eq.b32 	%p225, %r420, 1;
	selp.f32 	%f874, %f872, %f873, %p225;
	selp.f32 	%f875, %f873, %f872, %p225;
	and.b32  	%r421, %r419, 2;
	setp.eq.s32 	%p226, %r421, 0;
	neg.f32 	%f876, %f874;
	selp.f32 	%f877, %f874, %f876, %p226;
	add.s32 	%r422, %r419, 1;
	and.b32  	%r423, %r422, 2;
	setp.eq.s32 	%p227, %r423, 0;
	sub.f32 	%f879, %f213, %f875;
	selp.f32 	%f880, %f875, %f879, %p227;
	cvt.rzi.f32.f32 	%f881, %f927;
	setp.eq.f32 	%p228, %f881, %f927;
	mul.f32 	%f882, %f927, 0f00000000;
	selp.f32 	%f883, %f882, %f877, %p228;
	abs.f32 	%f884, %f927;
	setp.gt.f32 	%p229, %f884, 0f4B800000;
	add.f32 	%f885, %f883, 0f3F800000;
	selp.f32 	%f886, %f885, %f880, %p229;
	mul.f32 	%f887, %f886, %f163;
	mul.f32 	%f888, %f883, %f163;
	mov.b32 	%r406, %f887;
	mov.b32 	%r405, %f164;
	// begin inline asm
	cvt.rn.f16x2.f32 %r404, %r406, %r405;
	// end inline asm
	mov.b32 	%r412, %f888;
	xor.b32  	%r409, %r412, -2147483648;
	mov.b32 	%r411, %f165;
	xor.b32  	%r408, %r411, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r407, %r409, %r408;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r410, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r413, %r406, %r405;
	// end inline asm
	shl.b32 	%r134, %r5, 12;
	and.b32  	%r425, %r15, 8;
	shl.b32 	%r135, %r1, 2;
	and.b32  	%r426, %r135, 32;
	and.b32  	%r427, %r11, 16;
	and.b32  	%r428, %r1, 7;
	or.b32  	%r429, %r426, %r428;
	or.b32  	%r430, %r429, %r425;
	or.b32  	%r136, %r430, %r427;
	and.b32  	%r431, %r9, 28;
	shl.b32 	%r432, %r4, 5;
	and.b32  	%r433, %r432, 96;
	or.b32  	%r137, %r433, %r431;
	and.b32  	%r138, %r432, 128;
	or.b32  	%r434, %r137, %r138;
	or.b32  	%r139, %r434, %r134;
	and.b32  	%r140, %r3, 8;
	mul.lo.s32 	%r435, %r20, 65;
	bfe.u32 	%r436, %r1, 1, 1;
	mul.lo.s32 	%r437, %r436, 260;
	shl.b32 	%r438, %r3, 4;
	or.b32  	%r439, %r438, %r140;
	shr.u32 	%r440, %r439, 2;
	and.b32  	%r441, %r440, 30;
	and.b32  	%r442, %r1, 1;
	bfe.u32 	%r443, %r1, 2, 1;
	mul.lo.s32 	%r444, %r443, 130;
	shr.u32 	%r445, %r1, 3;
	mul.lo.s32 	%r446, %r445, 1057;
	mad.lo.s32 	%r447, %r442, 520, %r435;
	add.s32 	%r448, %r447, %r446;
	add.s32 	%r449, %r448, %r437;
	add.s32 	%r450, %r449, %r444;
	add.s32 	%r451, %r450, %r441;
	mul.wide.u32 	%rd96, %r451, 4;
	mov.u64 	%rd97, shmem;
	add.s64 	%rd37, %rd97, %rd96;
	add.s32 	%r452, %r447, 32;
	add.s32 	%r453, %r452, %r446;
	add.s32 	%r454, %r453, %r437;
	add.s32 	%r455, %r454, %r444;
	add.s32 	%r456, %r455, %r441;
	mul.wide.u32 	%rd98, %r456, 4;
	add.s64 	%rd38, %rd97, %rd98;
	add.s32 	%r457, %r447, 1;
	add.s32 	%r458, %r457, %r446;
	add.s32 	%r459, %r458, %r437;
	add.s32 	%r460, %r459, %r444;
	add.s32 	%r461, %r460, %r441;
	mul.wide.u32 	%rd99, %r461, 4;
	add.s64 	%rd39, %rd97, %rd99;
	add.s32 	%r462, %r447, 33;
	add.s32 	%r463, %r462, %r446;
	add.s32 	%r464, %r463, %r437;
	add.s32 	%r465, %r464, %r444;
	add.s32 	%r466, %r465, %r441;
	mul.wide.u32 	%rd100, %r466, 4;
	add.s64 	%rd40, %rd97, %rd100;
	or.b32  	%r467, %r445, 4;
	mul.lo.s32 	%r468, %r467, 1057;
	add.s32 	%r469, %r447, %r437;
	add.s32 	%r470, %r469, %r444;
	add.s32 	%r471, %r470, %r468;
	add.s32 	%r472, %r471, %r441;
	mul.wide.s32 	%rd101, %r472, 4;
	add.s64 	%rd41, %rd97, %rd101;
	add.s32 	%r473, %r452, %r437;
	add.s32 	%r474, %r473, %r444;
	add.s32 	%r475, %r474, %r468;
	add.s32 	%r476, %r475, %r441;
	mul.wide.s32 	%rd102, %r476, 4;
	add.s64 	%rd42, %rd97, %rd102;
	add.s32 	%r477, %r457, %r437;
	add.s32 	%r478, %r477, %r444;
	add.s32 	%r479, %r478, %r468;
	add.s32 	%r480, %r479, %r441;
	mul.wide.s32 	%rd103, %r480, 4;
	add.s64 	%rd43, %rd97, %rd103;
	add.s32 	%r481, %r462, %r437;
	add.s32 	%r482, %r481, %r444;
	add.s32 	%r483, %r482, %r468;
	add.s32 	%r484, %r483, %r441;
	mul.wide.s32 	%rd104, %r484, 4;
	add.s64 	%rd44, %rd97, %rd104;
	shl.b32 	%r485, %r3, 3;
	and.b32  	%r486, %r485, 64;
	shl.b32 	%r487, %r1, 1;
	or.b32  	%r488, %r486, %r487;
	shr.u32 	%r489, %r488, 2;
	and.b32  	%r490, %r2, 32;
	mad.lo.s32 	%r491, %r20, 520, %r490;
	mad.lo.s32 	%r492, %r17, 130, %r491;
	mad.lo.s32 	%r493, %r19, 260, %r492;
	mad.lo.s32 	%r494, %r16, 65, %r493;
	add.s32 	%r495, %r494, %r489;
	or.b32  	%r496, %r489, 8;
	add.s32 	%r497, %r494, %r496;
	shl.b32 	%r498, %r4, 2;
	and.b32  	%r499, %r498, 480;
	or.b32  	%r500, %r13, %r12;
	or.b32  	%r501, %r500, %r10;
	shr.u32 	%r502, %r501, 1;
	mul.lo.s32 	%r503, %r502, 65;
	or.b32  	%r504, %r489, %r490;
	add.s32 	%r505, %r503, %r504;
	or.b32  	%r506, %r504, 8;
	add.s32 	%r507, %r503, %r506;
	shl.b32 	%r508, %r7, 17;
	add.s32 	%r509, %r508, -393216;
	shl.b32 	%r510, %r1, 14;
	and.b32  	%r511, %r510, 131072;
	and.b32  	%r512, %r135, 28;
	or.b32  	%r513, %r512, %r90;
	or.b32  	%r514, %r434, %r511;
	cvt.s64.s32 	%rd45, %r509;
	or.b32  	%r141, %r514, 524288;
	and.b32  	%r515, %r487, 14;
	or.b32  	%r516, %r515, %r20;
	mul.lo.s32 	%r517, %r516, 65;
	add.s32 	%r518, %r517, %r446;
	add.s32 	%r519, %r518, %r441;
	mul.wide.u32 	%rd105, %r519, 4;
	add.s64 	%rd46, %rd97, %rd105;
	cvt.u64.u32 	%rd106, %r517;
	cvt.u64.u32 	%rd107, %r441;
	cvt.u64.u32 	%rd108, %r446;
	add.s64 	%rd109, %rd108, %rd107;
	add.s64 	%rd110, %rd109, %rd106;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd47, %rd97, %rd111;
	add.s32 	%r520, %r517, %r468;
	add.s32 	%r521, %r520, %r441;
	mul.wide.u32 	%rd112, %r521, 4;
	add.s64 	%rd48, %rd97, %rd112;
	cvt.u64.u32 	%rd113, %r468;
	add.s64 	%rd114, %rd113, %rd107;
	add.s64 	%rd115, %rd114, %rd106;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd49, %rd97, %rd116;
	or.b32  	%r522, %r513, %r499;
	shl.b32 	%r142, %r522, 8;
	or.b32  	%r143, %r514, %r142;
	mul.wide.u32 	%rd117, %r507, 4;
	add.s64 	%rd50, %rd97, %rd117;
	mul.wide.u32 	%rd118, %r505, 4;
	add.s64 	%rd51, %rd97, %rd118;
	mul.wide.u32 	%rd119, %r497, 4;
	add.s64 	%rd52, %rd97, %rd119;
	mul.wide.u32 	%rd120, %r495, 4;
	add.s64 	%rd53, %rd97, %rd120;
	setp.eq.s32 	%p231, %r140, 0;
	mov.u16 	%rs288, 25600;
	mov.u16 	%rs236, 21504;
	mov.u16 	%rs296, 18432;
	mov.u16 	%rs274, -14592;
	add.s32 	%r2441, %r141, %r142;
	mov.u32 	%r94, %r2446;
	mov.u32 	%r2473, %r2446;
	mov.u32 	%r2472, %r2446;
	mov.u32 	%r2463, %r2446;
	mov.u32 	%r2464, %r2446;
	mov.u32 	%r2465, %r2446;
	mov.u32 	%r2466, %r2446;
	bra.uni 	LBB0_126;
LBB0_130:                               // %pass5605
                                        //   in Loop: Header=BB0_126 Depth=1
	add.s32 	%r2442, %r2441, %r2478;
	cvt.u64.u32 	%rd137, %r2442;
	add.s64 	%rd138, %rd137, %rd45;
	shr.u64 	%rd139, %rd138, 35;
	add.s64 	%rd140, %rd138, %rd139;
	shr.s64 	%rd141, %rd140, 29;
	setp.lt.s64 	%p245, %rd138, 0;
	and.b64  	%rd142, %rd140, -536870912;
	setp.ne.s64 	%p246, %rd142, %rd138;
	and.pred  	%p247, %p245, %p246;
	selp.u64 	%rd143, 1, 0, %p247;
	sub.s64 	%rd144, %rd143, %rd141;
	shl.b64 	%rd145, %rd144, 29;
	add.s64 	%rd146, %rd145, %rd138;
	shl.b64 	%rd147, %rd146, 2;
	add.s64 	%rd148, %rd3, %rd147;
	st.global.v4.u32 	[%rd148], {%r152, %r154, %r153, %r155};
	setp.ne.s32 	%p248, %r94, 130816;
	add.s32 	%r94, %r94, 256;
	add.s32 	%r2443, %r94, %r5;
	setp.gt.s32 	%p249, %r6, %r2443;
	and.pred  	%p250, %p248, %p249;
	@%p250 bra 	LBB0_126;
	bra.uni 	LBB0_131;
LBB0_126:                               // %L1396
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_127 Depth 2
	or.b32  	%r556, %r136, %r94;
	shl.b32 	%r557, %r556, 12;
	add.s32 	%r558, %r139, %r557;
	shr.s32 	%r559, %r558, 31;
	shr.u32 	%r560, %r559, 3;
	add.s32 	%r561, %r558, %r560;
	shr.s32 	%r562, %r561, 29;
	setp.lt.s32 	%p232, %r558, 0;
	and.b32  	%r563, %r561, -536870912;
	setp.ne.s32 	%p233, %r563, %r558;
	and.pred  	%p234, %p232, %p233;
	selp.u32 	%r564, 1, 0, %p234;
	sub.s32 	%r565, %r564, %r562;
	shl.b32 	%r566, %r565, 29;
	add.s32 	%r567, %r566, %r558;
	mul.wide.s32 	%rd121, %r567, 4;
	add.s64 	%rd122, %rd2, %rd121;
	ld.global.v4.u32 	{%r568, %r569, %r570, %r571}, [%rd122];
	or.b32  	%r572, %r557, %r137;
	or.b32  	%r573, %r572, %r138;
	or.b32  	%r574, %r573, 524288;
	add.s32 	%r575, %r574, %r134;
	shr.s32 	%r576, %r575, 31;
	shr.u32 	%r577, %r576, 3;
	add.s32 	%r578, %r575, %r577;
	shr.s32 	%r579, %r578, 29;
	setp.lt.s32 	%p235, %r575, 0;
	and.b32  	%r580, %r578, -536870912;
	setp.ne.s32 	%p236, %r580, %r575;
	and.pred  	%p237, %p235, %p236;
	selp.u32 	%r581, 1, 0, %p237;
	sub.s32 	%r582, %r581, %r579;
	shl.b32 	%r583, %r582, 29;
	add.s32 	%r584, %r583, %r575;
	mul.wide.s32 	%rd123, %r584, 4;
	add.s64 	%rd124, %rd2, %rd123;
	ld.global.v4.u32 	{%r585, %r586, %r587, %r588}, [%rd124];
	selp.b32 	%r589, %r570, %r568, %p231;
	shfl.sync.bfly.b32	%r590, %r589, 8, 31, -1;
	selp.b32 	%r524, %r568, %r590, %p231;
	selp.b32 	%r525, %r590, %r570, %p231;
	selp.b32 	%r591, %r571, %r569, %p231;
	shfl.sync.bfly.b32	%r592, %r591, 8, 31, -1;
	selp.b32 	%r532, %r569, %r592, %p231;
	selp.b32 	%r533, %r592, %r571, %p231;
	selp.b32 	%r593, %r587, %r585, %p231;
	shfl.sync.bfly.b32	%r594, %r593, 8, 31, -1;
	selp.b32 	%r540, %r585, %r594, %p231;
	selp.b32 	%r541, %r594, %r587, %p231;
	selp.b32 	%r595, %r588, %r586, %p231;
	shfl.sync.bfly.b32	%r596, %r595, 8, 31, -1;
	selp.b32 	%r548, %r586, %r596, %p231;
	selp.b32 	%r549, %r596, %r588, %p231;
	mov.u32 	%r550, 21520;
	// begin inline asm
	prmt.b32 %r523, %r524, %r525, %r550;
	// end inline asm
	mov.u32 	%r554, 30258;
	// begin inline asm
	prmt.b32 %r527, %r524, %r525, %r554;
	// end inline asm
	// begin inline asm
	prmt.b32 %r531, %r532, %r533, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r535, %r532, %r533, %r554;
	// end inline asm
	// begin inline asm
	prmt.b32 %r539, %r540, %r541, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r543, %r540, %r541, %r554;
	// end inline asm
	// begin inline asm
	prmt.b32 %r547, %r548, %r549, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r551, %r548, %r549, %r554;
	// end inline asm
	st.shared.u32 	[%rd37], %r523;
	st.shared.u32 	[%rd38], %r527;
	st.shared.u32 	[%rd39], %r531;
	st.shared.u32 	[%rd40], %r535;
	st.shared.u32 	[%rd41], %r539;
	st.shared.u32 	[%rd42], %r543;
	st.shared.u32 	[%rd43], %r547;
	st.shared.u32 	[%rd44], %r551;
	bar.sync 	0;
	mov.u32 	%r2467, 256;
	mov.u64 	%rd161, %rd53;
	mov.u64 	%rd162, %rd52;
	mov.u64 	%rd163, %rd51;
	mov.u64 	%rd164, %rd50;
	mov.u32 	%r2468, %r2466;
	mov.u32 	%r2469, %r2465;
	mov.u32 	%r2470, %r2464;
	mov.u32 	%r2471, %r2463;
LBB0_127:                               // %L6936
                                        //   Parent Loop BB0_126 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2465, %r2473;
	mov.u32 	%r2466, %r2472;
	ld.shared.u32 	%r2464, [%rd161];
	ld.shared.u32 	%r2463, [%rd162];
	// begin inline asm
	mov.b32 %r602, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r613, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r601, %r2464, -2004318072;
	mov.u32 	%r600, 983055;
	// begin inline asm
	lop3.b32 %r599, %r600, %r601, %r602, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r603, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r604, %r602, %r603;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r607, %r599, %r604;
	// end inline asm
	mov.u32 	%r611, 15728880;
	// begin inline asm
	lop3.b32 %r610, %r611, %r601, %r613, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r614, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r615, %r613, %r614;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r618, %r610, %r615;
	// end inline asm
	shr.u32 	%r623, %r601, 8;
	// begin inline asm
	lop3.b32 %r621, %r600, %r623, %r602, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r625, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r626, %r602, %r625;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r629, %r621, %r626;
	// end inline asm
	// begin inline asm
	lop3.b32 %r632, %r611, %r623, %r613, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r636, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r637, %r613, %r636;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r640, %r632, %r637;
	// end inline asm
	// begin inline asm
	mov.b32 %r648, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r659, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r647, %r2463, -2004318072;
	// begin inline asm
	lop3.b32 %r645, %r600, %r647, %r648, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r649, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r650, %r648, %r649;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r653, %r645, %r650;
	// end inline asm
	// begin inline asm
	lop3.b32 %r656, %r611, %r647, %r659, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r660, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r661, %r659, %r660;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r664, %r656, %r661;
	// end inline asm
	shr.u32 	%r669, %r647, 8;
	// begin inline asm
	lop3.b32 %r667, %r600, %r669, %r648, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r671, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r672, %r648, %r671;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r675, %r667, %r672;
	// end inline asm
	// begin inline asm
	lop3.b32 %r678, %r611, %r669, %r659, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r682, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r683, %r659, %r682;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r686, %r678, %r683;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r689, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r691, %r689, %r607;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r694, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r696, %r694, %r618;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r699, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r701, %r699, %r629;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r704, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r706, %r704, %r640;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r709, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r711, %r709, %r653;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r714, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r716, %r714, %r664;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r719, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r721, %r719, %r675;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r724, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r726, %r724, %r686;
	// end inline asm
	// begin inline asm
	mov.b32 %r734, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r745, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r733, %r2468, -2004318072;
	// begin inline asm
	lop3.b32 %r731, %r600, %r733, %r734, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r735, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r736, %r734, %r735;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r739, %r731, %r736;
	// end inline asm
	// begin inline asm
	lop3.b32 %r742, %r611, %r733, %r745, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r746, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r747, %r745, %r746;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r750, %r742, %r747;
	// end inline asm
	shr.u32 	%r755, %r733, 8;
	// begin inline asm
	lop3.b32 %r753, %r600, %r755, %r734, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r757, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r758, %r734, %r757;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r761, %r753, %r758;
	// end inline asm
	// begin inline asm
	lop3.b32 %r764, %r611, %r755, %r745, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r768, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r769, %r745, %r768;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r772, %r764, %r769;
	// end inline asm
	// begin inline asm
	mov.b32 %r780, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r791, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r779, %r2469, -2004318072;
	// begin inline asm
	lop3.b32 %r777, %r600, %r779, %r780, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r781, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r782, %r780, %r781;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r785, %r777, %r782;
	// end inline asm
	// begin inline asm
	lop3.b32 %r788, %r611, %r779, %r791, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r792, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r793, %r791, %r792;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r796, %r788, %r793;
	// end inline asm
	shr.u32 	%r801, %r779, 8;
	// begin inline asm
	lop3.b32 %r799, %r600, %r801, %r780, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r803, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r804, %r780, %r803;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r807, %r799, %r804;
	// end inline asm
	// begin inline asm
	lop3.b32 %r810, %r611, %r801, %r791, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r814, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r815, %r791, %r814;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r818, %r810, %r815;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r821, %r190, %r739, %r691;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r825, %r190, %r750, %r696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r829, %r190, %r761, %r701;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r833, %r190, %r772, %r706;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r837, %r190, %r785, %r711;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r841, %r190, %r796, %r716;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r845, %r190, %r807, %r721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r849, %r190, %r818, %r726;
	// end inline asm
	// begin inline asm
	mov.b32 %r858, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r869, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r857, %r2470, -2004318072;
	// begin inline asm
	lop3.b32 %r855, %r600, %r857, %r858, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r859, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r860, %r858, %r859;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r863, %r855, %r860;
	// end inline asm
	// begin inline asm
	lop3.b32 %r866, %r611, %r857, %r869, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r870, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r871, %r869, %r870;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r874, %r866, %r871;
	// end inline asm
	shr.u32 	%r879, %r857, 8;
	// begin inline asm
	lop3.b32 %r877, %r600, %r879, %r858, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r881, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r882, %r858, %r881;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r885, %r877, %r882;
	// end inline asm
	// begin inline asm
	lop3.b32 %r888, %r611, %r879, %r869, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r893, %r869, %r892;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r896, %r888, %r893;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r903, %r2471, -2004318072;
	// begin inline asm
	lop3.b32 %r901, %r600, %r903, %r904, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r905, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r906, %r904, %r905;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r909, %r901, %r906;
	// end inline asm
	// begin inline asm
	lop3.b32 %r912, %r611, %r903, %r915, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r916, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r917, %r915, %r916;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r920, %r912, %r917;
	// end inline asm
	shr.u32 	%r925, %r903, 8;
	// begin inline asm
	lop3.b32 %r923, %r600, %r925, %r904, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r928, %r904, %r927;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r931, %r923, %r928;
	// end inline asm
	// begin inline asm
	lop3.b32 %r934, %r611, %r925, %r915, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r939, %r915, %r938;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r942, %r934, %r939;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r945, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r947, %r945, %r863, %r821;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r951, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r953, %r951, %r874, %r825;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r957, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r959, %r957, %r885, %r829;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r963, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r965, %r963, %r896, %r833;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r969, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r971, %r969, %r909, %r837;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r975, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r977, %r975, %r920, %r841;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r981, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r983, %r981, %r931, %r845;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r987, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r989, %r987, %r942, %r849;
	// end inline asm
	// begin inline asm
	mov.b32 %r998, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1009, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r997, %r2466, -2004318072;
	// begin inline asm
	lop3.b32 %r995, %r600, %r997, %r998, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r999, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1000, %r998, %r999;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1003, %r995, %r1000;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1006, %r611, %r997, %r1009, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1010, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1011, %r1009, %r1010;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1014, %r1006, %r1011;
	// end inline asm
	shr.u32 	%r1019, %r997, 8;
	// begin inline asm
	lop3.b32 %r1017, %r600, %r1019, %r998, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1021, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1022, %r998, %r1021;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1025, %r1017, %r1022;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1028, %r611, %r1019, %r1009, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1033, %r1009, %r1032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1036, %r1028, %r1033;
	// end inline asm
	// begin inline asm
	mov.b32 %r1044, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1055, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1043, %r2465, -2004318072;
	// begin inline asm
	lop3.b32 %r1041, %r600, %r1043, %r1044, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1045, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1046, %r1044, %r1045;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1049, %r1041, %r1046;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1052, %r611, %r1043, %r1055, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1056, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1057, %r1055, %r1056;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1060, %r1052, %r1057;
	// end inline asm
	shr.u32 	%r1065, %r1043, 8;
	// begin inline asm
	lop3.b32 %r1063, %r600, %r1065, %r1044, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1067, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1068, %r1044, %r1067;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1071, %r1063, %r1068;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1074, %r611, %r1065, %r1055, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1078, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1079, %r1055, %r1078;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1082, %r1074, %r1079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1124, %r226, %r1003, %r947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1121, %r226, %r1014, %r953;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1133, %r226, %r1025, %r959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1130, %r226, %r1036, %r965;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1142, %r226, %r1049, %r971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1139, %r226, %r1060, %r977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1151, %r226, %r1071, %r983;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1148, %r226, %r1082, %r989;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1117, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1119, %r1117, %r1121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1122, %r47, %r1124, %r1119;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1126, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1128, %r1126, %r1130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1131, %r47, %r1133, %r1128;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1135, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1137, %r1135, %r1139;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1140, %r47, %r1142, %r1137;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1144, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1146, %r1144, %r1148;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1149, %r47, %r1151, %r1146;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1153, %r48, %r1124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1156, %r47, %r1121, %r1153;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1160, %r48, %r1133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1163, %r47, %r1130, %r1160;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1167, %r48, %r1142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1170, %r47, %r1139, %r1167;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1174, %r48, %r1151;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1177, %r47, %r1148, %r1174;
	// end inline asm
	mov.u32 	%r1189, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1228, %r1225}, {%r66, %r68, %r67, %r69}, {%r1122, %r1156}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1237, %r1234}, {%r66, %r68, %r67, %r69}, {%r1131, %r1163}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1246, %r1243}, {%r66, %r68, %r67, %r69}, {%r1140, %r1170}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1255, %r1252}, {%r66, %r68, %r67, %r69}, {%r1149, %r1177}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1221, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1223, %r1221, %r1225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1226, %r88, %r1228, %r1223;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1230, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1232, %r1230, %r1234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1235, %r88, %r1237, %r1232;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1239, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1241, %r1239, %r1243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1244, %r88, %r1246, %r1241;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1248, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1250, %r1248, %r1252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1253, %r88, %r1255, %r1250;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1257, %r89, %r1228;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1260, %r88, %r1225, %r1257;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1264, %r89, %r1237;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1267, %r88, %r1234, %r1264;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1271, %r89, %r1246;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1274, %r88, %r1243, %r1271;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1278, %r89, %r1255;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1281, %r88, %r1252, %r1278;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1285, %r1286}, {%r404, %r410, %r407, %r413}, {%r1226, %r1260}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1295, %r1296}, {%r404, %r410, %r407, %r413}, {%r1235, %r1267}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1305, %r1306}, {%r404, %r410, %r407, %r413}, {%r1244, %r1274}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1315, %r1316}, {%r404, %r410, %r407, %r413}, {%r1253, %r1281}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1325, %r14, %r1285;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1328, %r14, %r1286;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1331, %r14, %r1295;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1334, %r14, %r1296;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1337, %r14, %r1305;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1340, %r14, %r1306;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1343, %r14, %r1315;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1346, %r14, %r1316;
	// end inline asm
	// begin inline asm
	mov.b32 %r1349, {%rs274, %rs274};
	// end inline asm
	mov.u16 	%rs99, 18176;
	// begin inline asm
	mov.b32 %r1350, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1351, %r1325, %r1349;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1354, %r1351, %r1350;
	// end inline asm
	// begin inline asm
	mov.b32 %r1357, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1358, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1359, %r1328, %r1357;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1362, %r1359, %r1358;
	// end inline asm
	// begin inline asm
	mov.b32 %r1365, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1366, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1367, %r1331, %r1365;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1370, %r1367, %r1366;
	// end inline asm
	// begin inline asm
	mov.b32 %r1373, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1374, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1375, %r1334, %r1373;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1378, %r1375, %r1374;
	// end inline asm
	// begin inline asm
	mov.b32 %r1381, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1382, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1383, %r1337, %r1381;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1386, %r1383, %r1382;
	// end inline asm
	// begin inline asm
	mov.b32 %r1389, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1390, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1391, %r1340, %r1389;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1394, %r1391, %r1390;
	// end inline asm
	// begin inline asm
	mov.b32 %r1397, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1398, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1399, %r1343, %r1397;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1402, %r1399, %r1398;
	// end inline asm
	// begin inline asm
	mov.b32 %r1405, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r1406, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1407, %r1346, %r1405;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1410, %r1407, %r1406;
	// end inline asm
	// begin inline asm
	mov.b32 %r1416, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1414, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1415, %r1416, %r1414;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1418, %r1354, %r1415;
	// end inline asm
	// begin inline asm
	mov.b32 %r1421, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1422, %r1416, %r1421;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1425, %r1362, %r1422;
	// end inline asm
	// begin inline asm
	mov.b32 %r1428, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1429, %r1416, %r1428;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1432, %r1370, %r1429;
	// end inline asm
	// begin inline asm
	mov.b32 %r1435, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1436, %r1416, %r1435;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1439, %r1378, %r1436;
	// end inline asm
	mov.u32 	%r1445, 25152;
	// begin inline asm
	prmt.b32 %r1442, %r1418, %r1432, %r1445;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1446, %r1425, %r1439, %r1445;
	// end inline asm
	shl.b32 	%r1453, %r1446, 4;
	mov.u32 	%r1451, 252645135;
	// begin inline asm
	lop3.b32 %r1450, %r1451, %r1442, %r1453, 202;
	// end inline asm
	xor.b32  	%r2393, %r1450, -2004318072;
	// begin inline asm
	mov.b32 %r1457, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1455, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1456, %r1457, %r1455;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1459, %r1386, %r1456;
	// end inline asm
	// begin inline asm
	mov.b32 %r1462, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1463, %r1457, %r1462;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1466, %r1394, %r1463;
	// end inline asm
	// begin inline asm
	mov.b32 %r1469, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1470, %r1457, %r1469;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1473, %r1402, %r1470;
	// end inline asm
	// begin inline asm
	mov.b32 %r1476, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1477, %r1457, %r1476;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1480, %r1410, %r1477;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1483, %r1459, %r1473, %r1445;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1487, %r1466, %r1480, %r1445;
	// end inline asm
	shl.b32 	%r1494, %r1487, 4;
	// begin inline asm
	lop3.b32 %r1491, %r1451, %r1483, %r1494, 202;
	// end inline asm
	xor.b32  	%r2394, %r1491, -2004318072;
	st.shared.u32 	[%rd163], %r2393;
	st.shared.u32 	[%rd164], %r2394;
	ld.shared.u32 	%r2472, [%rd161];
	ld.shared.u32 	%r2473, [%rd162];
	// begin inline asm
	mov.b32 %r1500, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1511, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1499, %r2472, -2004318072;
	// begin inline asm
	lop3.b32 %r1497, %r600, %r1499, %r1500, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1501, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1502, %r1500, %r1501;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1505, %r1497, %r1502;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1508, %r611, %r1499, %r1511, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1512, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1513, %r1511, %r1512;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1516, %r1508, %r1513;
	// end inline asm
	shr.u32 	%r1521, %r1499, 8;
	// begin inline asm
	lop3.b32 %r1519, %r600, %r1521, %r1500, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1523, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1524, %r1500, %r1523;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1527, %r1519, %r1524;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1530, %r611, %r1521, %r1511, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1534, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1535, %r1511, %r1534;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1538, %r1530, %r1535;
	// end inline asm
	// begin inline asm
	mov.b32 %r1546, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1557, {%rs236, %rs236};
	// end inline asm
	xor.b32  	%r1545, %r2473, -2004318072;
	// begin inline asm
	lop3.b32 %r1543, %r600, %r1545, %r1546, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1547, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1548, %r1546, %r1547;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1551, %r1543, %r1548;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1554, %r611, %r1545, %r1557, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1558, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1559, %r1557, %r1558;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1562, %r1554, %r1559;
	// end inline asm
	shr.u32 	%r1567, %r1545, 8;
	// begin inline asm
	lop3.b32 %r1565, %r600, %r1567, %r1546, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1569, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1570, %r1546, %r1569;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1573, %r1565, %r1570;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1576, %r611, %r1567, %r1557, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1580, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1581, %r1557, %r1580;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1584, %r1576, %r1581;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1587, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1589, %r1587, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1592, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1594, %r1592, %r1516;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1597, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1599, %r1597, %r1527;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1602, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1604, %r1602, %r1538;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1607, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1609, %r1607, %r1551;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1612, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1614, %r1612, %r1562;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1617, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1619, %r1617, %r1573;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1622, %r244;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1624, %r1622, %r1584;
	// end inline asm
	// begin inline asm
	mov.b32 %r1632, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1643, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1629, %r600, %r857, %r1632, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1633, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1634, %r1632, %r1633;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1637, %r1629, %r1634;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1640, %r611, %r857, %r1643, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1644, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1645, %r1643, %r1644;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1648, %r1640, %r1645;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1651, %r600, %r879, %r1632, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1655, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1656, %r1632, %r1655;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1659, %r1651, %r1656;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1662, %r611, %r879, %r1643, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1666, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1667, %r1643, %r1666;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1670, %r1662, %r1667;
	// end inline asm
	// begin inline asm
	mov.b32 %r1678, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1689, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1675, %r600, %r903, %r1678, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1679, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1680, %r1678, %r1679;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1683, %r1675, %r1680;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1686, %r611, %r903, %r1689, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1690, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1691, %r1689, %r1690;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1694, %r1686, %r1691;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1697, %r600, %r925, %r1678, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1701, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1702, %r1678, %r1701;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1705, %r1697, %r1702;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1708, %r611, %r925, %r1689, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1712, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1713, %r1689, %r1712;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1716, %r1708, %r1713;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r190, %r1637, %r1589;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1723, %r190, %r1648, %r1594;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1727, %r190, %r1659, %r1599;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1731, %r190, %r1670, %r1604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1735, %r190, %r1683, %r1609;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1739, %r190, %r1694, %r1614;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1743, %r190, %r1705, %r1619;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1747, %r190, %r1716, %r1624;
	// end inline asm
	// begin inline asm
	mov.b32 %r1756, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1767, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1753, %r600, %r997, %r1756, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1757, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1758, %r1756, %r1757;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1761, %r1753, %r1758;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1764, %r611, %r997, %r1767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1768, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1769, %r1767, %r1768;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1772, %r1764, %r1769;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1775, %r600, %r1019, %r1756, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1779, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1780, %r1756, %r1779;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1783, %r1775, %r1780;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1786, %r611, %r1019, %r1767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1790, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1791, %r1767, %r1790;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1794, %r1786, %r1791;
	// end inline asm
	// begin inline asm
	mov.b32 %r1802, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1813, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1799, %r600, %r1043, %r1802, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1803, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1804, %r1802, %r1803;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1807, %r1799, %r1804;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1810, %r611, %r1043, %r1813, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1814, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1815, %r1813, %r1814;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1818, %r1810, %r1815;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1821, %r600, %r1065, %r1802, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1825, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1826, %r1802, %r1825;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1829, %r1821, %r1826;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1832, %r611, %r1065, %r1813, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1836, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1837, %r1813, %r1836;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1840, %r1832, %r1837;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1843, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1845, %r1843, %r1761, %r1719;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1849, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1851, %r1849, %r1772, %r1723;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1855, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1857, %r1855, %r1783, %r1727;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1861, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1863, %r1861, %r1794, %r1731;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1867, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1869, %r1867, %r1807, %r1735;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1873, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r1873, %r1818, %r1739;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1879, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1881, %r1879, %r1829, %r1743;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1885, %r208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r1885, %r1840, %r1747;
	// end inline asm
	// begin inline asm
	mov.b32 %r1896, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1907, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1893, %r600, %r601, %r1896, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1897, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1898, %r1896, %r1897;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1901, %r1893, %r1898;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1904, %r611, %r601, %r1907, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1908, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1909, %r1907, %r1908;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1912, %r1904, %r1909;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1915, %r600, %r623, %r1896, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1919, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1920, %r1896, %r1919;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1923, %r1915, %r1920;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1926, %r611, %r623, %r1907, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1930, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1931, %r1907, %r1930;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1934, %r1926, %r1931;
	// end inline asm
	// begin inline asm
	mov.b32 %r1942, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r1953, {%rs236, %rs236};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1939, %r600, %r647, %r1942, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1943, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1944, %r1942, %r1943;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1947, %r1939, %r1944;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1950, %r611, %r647, %r1953, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1954, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1955, %r1953, %r1954;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1958, %r1950, %r1955;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1961, %r600, %r669, %r1942, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1965, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1966, %r1942, %r1965;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1969, %r1961, %r1966;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1972, %r611, %r669, %r1953, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1976, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1977, %r1953, %r1976;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1980, %r1972, %r1977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2022, %r226, %r1901, %r1845;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2019, %r226, %r1912, %r1851;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2031, %r226, %r1923, %r1857;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2028, %r226, %r1934, %r1863;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2040, %r226, %r1947, %r1869;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2037, %r226, %r1958, %r1875;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2049, %r226, %r1969, %r1881;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2046, %r226, %r1980, %r1887;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2015, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2017, %r2015, %r2019;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2020, %r47, %r2022, %r2017;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2024, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2026, %r2024, %r2028;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2029, %r47, %r2031, %r2026;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2033, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2035, %r2033, %r2037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2038, %r47, %r2040, %r2035;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2042, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2044, %r2042, %r2046;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2047, %r47, %r2049, %r2044;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2051, %r48, %r2022;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2054, %r47, %r2019, %r2051;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2058, %r48, %r2031;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2061, %r47, %r2028, %r2058;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2065, %r48, %r2040;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2068, %r47, %r2037, %r2065;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2072, %r48, %r2049;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2075, %r47, %r2046, %r2072;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2126, %r2123}, {%r66, %r68, %r67, %r69}, {%r2020, %r2054}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2135, %r2132}, {%r66, %r68, %r67, %r69}, {%r2029, %r2061}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2144, %r2141}, {%r66, %r68, %r67, %r69}, {%r2038, %r2068}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2153, %r2150}, {%r66, %r68, %r67, %r69}, {%r2047, %r2075}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2119, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2121, %r2119, %r2123;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2124, %r88, %r2126, %r2121;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2128, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2130, %r2128, %r2132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2133, %r88, %r2135, %r2130;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2137, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2139, %r2137, %r2141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2142, %r88, %r2144, %r2139;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2146, %r89;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2148, %r2146, %r2150;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2151, %r88, %r2153, %r2148;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2155, %r89, %r2126;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2158, %r88, %r2123, %r2155;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2162, %r89, %r2135;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2165, %r88, %r2132, %r2162;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2169, %r89, %r2144;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2172, %r88, %r2141, %r2169;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2176, %r89, %r2153;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2179, %r88, %r2150, %r2176;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2183, %r2184}, {%r404, %r410, %r407, %r413}, {%r2124, %r2158}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2193, %r2194}, {%r404, %r410, %r407, %r413}, {%r2133, %r2165}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2203, %r2204}, {%r404, %r410, %r407, %r413}, {%r2142, %r2172}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2213, %r2214}, {%r404, %r410, %r407, %r413}, {%r2151, %r2179}, {%r1189, %r1189};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2223, %r14, %r2183;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2226, %r14, %r2184;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r14, %r2193;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2232, %r14, %r2194;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2235, %r14, %r2203;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2238, %r14, %r2204;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2241, %r14, %r2213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2244, %r14, %r2214;
	// end inline asm
	// begin inline asm
	mov.b32 %r2247, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2248, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2249, %r2223, %r2247;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2252, %r2249, %r2248;
	// end inline asm
	// begin inline asm
	mov.b32 %r2255, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2256, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2257, %r2226, %r2255;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2260, %r2257, %r2256;
	// end inline asm
	// begin inline asm
	mov.b32 %r2263, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2264, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2265, %r2229, %r2263;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2268, %r2265, %r2264;
	// end inline asm
	// begin inline asm
	mov.b32 %r2271, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2272, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2273, %r2232, %r2271;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2276, %r2273, %r2272;
	// end inline asm
	// begin inline asm
	mov.b32 %r2279, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2280, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2281, %r2235, %r2279;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2284, %r2281, %r2280;
	// end inline asm
	// begin inline asm
	mov.b32 %r2287, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2288, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2289, %r2238, %r2287;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2292, %r2289, %r2288;
	// end inline asm
	// begin inline asm
	mov.b32 %r2295, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2296, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2297, %r2241, %r2295;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2300, %r2297, %r2296;
	// end inline asm
	// begin inline asm
	mov.b32 %r2303, {%rs274, %rs274};
	// end inline asm
	// begin inline asm
	mov.b32 %r2304, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2305, %r2244, %r2303;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2308, %r2305, %r2304;
	// end inline asm
	// begin inline asm
	mov.b32 %r2314, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2312, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2313, %r2314, %r2312;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2316, %r2252, %r2313;
	// end inline asm
	// begin inline asm
	mov.b32 %r2319, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2320, %r2314, %r2319;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2323, %r2260, %r2320;
	// end inline asm
	// begin inline asm
	mov.b32 %r2326, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2327, %r2314, %r2326;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2330, %r2268, %r2327;
	// end inline asm
	// begin inline asm
	mov.b32 %r2333, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2334, %r2314, %r2333;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2337, %r2276, %r2334;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2340, %r2316, %r2330, %r1445;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2344, %r2323, %r2337, %r1445;
	// end inline asm
	shl.b32 	%r2351, %r2344, 4;
	// begin inline asm
	lop3.b32 %r2348, %r1451, %r2340, %r2351, 202;
	// end inline asm
	xor.b32  	%r2395, %r2348, -2004318072;
	// begin inline asm
	mov.b32 %r2355, {%rs288, %rs288};
	// end inline asm
	// begin inline asm
	mov.b32 %r2353, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2354, %r2355, %r2353;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2357, %r2284, %r2354;
	// end inline asm
	// begin inline asm
	mov.b32 %r2360, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2361, %r2355, %r2360;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2364, %r2292, %r2361;
	// end inline asm
	// begin inline asm
	mov.b32 %r2367, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2368, %r2355, %r2367;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2371, %r2300, %r2368;
	// end inline asm
	// begin inline asm
	mov.b32 %r2374, {%rs296, %rs296};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2375, %r2355, %r2374;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2378, %r2308, %r2375;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2381, %r2357, %r2371, %r1445;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2385, %r2364, %r2378, %r1445;
	// end inline asm
	shl.b32 	%r2392, %r2385, 4;
	// begin inline asm
	lop3.b32 %r2389, %r1451, %r2381, %r2392, 202;
	// end inline asm
	xor.b32  	%r2396, %r2389, -2004318072;
	st.shared.u32 	[%rd163], %r2395;
	st.shared.u32 	[%rd164], %r2396;
	add.s32 	%r2467, %r2467, -32;
	add.s64 	%rd164, %rd164, 4228;
	add.s64 	%rd163, %rd163, 4228;
	add.s64 	%rd162, %rd162, 4228;
	add.s64 	%rd161, %rd161, 4228;
	setp.eq.s32 	%p238, %r2467, 0;
	mov.u32 	%r2468, %r2466;
	mov.u32 	%r2469, %r2465;
	mov.u32 	%r2470, %r2464;
	mov.u32 	%r2471, %r2463;
	@%p238 bra 	LBB0_128;
	bra.uni 	LBB0_127;
LBB0_128:                               // %guard_pass5816
                                        //   in Loop: Header=BB0_126 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2402, [%rd46];
	ld.shared.u32 	%r2403, [%rd47+128];
	ld.shared.u32 	%r2410, [%rd47+4];
	ld.shared.u32 	%r2411, [%rd47+132];
	ld.shared.u32 	%r2418, [%rd48];
	ld.shared.u32 	%r2419, [%rd49+128];
	ld.shared.u32 	%r2426, [%rd49+4];
	ld.shared.u32 	%r2427, [%rd49+132];
	// begin inline asm
	prmt.b32 %r2397, %r2402, %r2403, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2401, %r2402, %r2403, %r554;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2405, %r2410, %r2411, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2409, %r2410, %r2411, %r554;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2413, %r2418, %r2419, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2417, %r2418, %r2419, %r554;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2421, %r2426, %r2427, %r550;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2425, %r2426, %r2427, %r554;
	// end inline asm
	selp.b32 	%r2429, %r2401, %r2397, %p231;
	shfl.sync.bfly.b32	%r150, %r2429, 8, 31, -1;
	selp.b32 	%r2430, %r2409, %r2405, %p231;
	shfl.sync.bfly.b32	%r151, %r2430, 8, 31, -1;
	selp.b32 	%r2431, %r2417, %r2413, %p231;
	shfl.sync.bfly.b32	%r2432, %r2431, 8, 31, -1;
	selp.b32 	%r152, %r2413, %r2432, %p231;
	selp.b32 	%r153, %r2432, %r2417, %p231;
	selp.b32 	%r2433, %r2425, %r2421, %p231;
	shfl.sync.bfly.b32	%r2434, %r2433, 8, 31, -1;
	selp.b32 	%r154, %r2421, %r2434, %p231;
	selp.b32 	%r155, %r2434, %r2425, %p231;
	or.b32  	%r2435, %r94, %r135;
	setp.gt.u32 	%p240, %r2435, 95;
	shl.b32 	%r2478, %r94, 12;
	@%p240 bra 	LBB0_129;
	bra.uni 	LBB0_130;
LBB0_129:                               // %L14992
                                        //   in Loop: Header=BB0_126 Depth=1
	selp.b32 	%r2436, %r151, %r2409, %p231;
	selp.b32 	%r2437, %r2405, %r151, %p231;
	selp.b32 	%r2438, %r150, %r2401, %p231;
	selp.b32 	%r2439, %r2397, %r150, %p231;
	or.b32  	%r2440, %r143, %r2478;
	cvt.u64.u32 	%rd125, %r2440;
	add.s64 	%rd126, %rd125, %rd45;
	shr.u64 	%rd127, %rd126, 35;
	add.s64 	%rd128, %rd126, %rd127;
	shr.s64 	%rd129, %rd128, 29;
	setp.lt.s64 	%p242, %rd126, 0;
	and.b64  	%rd130, %rd128, -536870912;
	setp.ne.s64 	%p243, %rd130, %rd126;
	and.pred  	%p244, %p242, %p243;
	selp.u64 	%rd131, 1, 0, %p244;
	sub.s64 	%rd132, %rd131, %rd129;
	shl.b64 	%rd133, %rd132, 29;
	add.s64 	%rd134, %rd133, %rd126;
	shl.b64 	%rd135, %rd134, 2;
	add.s64 	%rd136, %rd3, %rd135;
	st.global.v4.u32 	[%rd136], {%r2439, %r2437, %r2438, %r2436};
	bra.uni 	LBB0_130;
LBB0_131:                               // %L15457
	st.global.u32 	[%rd4], %r2446;
	ret;
LBB0_7:                                 // %L247
	mov.u32 	%r2445, 2;
	st.global.u32 	[%rd4], %r2445;
	mov.u64 	%rd149, exception1280;
	cvta.global.u64 	%rd150, %rd149;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd150;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 11
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd54;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 12
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_1:                                 // %L8
	mov.u64 	%rd75, exception1;
	cvta.global.u64 	%rd76, %rd75;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd76;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd54;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_134:                               // %L15557
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	call.uni 
	julia_AssertionError_6537, 
	(
	);
	} // callseq 2
	mov.u64 	%rd82, exception1;
	cvta.global.u64 	%rd83, %rd82;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd83;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 3
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd54;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 4
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_133:                               // %L15554
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	call.uni 
	julia_AssertionError_6537, 
	(
	);
	} // callseq 5
	mov.u64 	%rd86, exception1;
	cvta.global.u64 	%rd87, %rd86;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd87;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd54;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_132:                               // %L15551
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	call.uni 
	julia_AssertionError_6537, 
	(
	);
	} // callseq 8
	mov.u64 	%rd94, exception1;
	cvta.global.u64 	%rd95, %rd94;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd95;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 9
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd54;
	st.param.b32 	[param0+8], %r157;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 10
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
