# Reading D:/Modeltech_ae/tcl/vsim/pref.tcl 
#  OpenFile "E:/4 - EDA/1Design&Verificaion_VerilogHDL/draft/03/Round2/release/Example-3-1/FullAdd.v" 
