Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\DE10_Nano\UART_IO\UART_IO.qsys --block-symbol-file --output-directory=D:\DE10_Nano\UART_IO\UART_IO --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading UART_IO/UART_IO.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_button [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_button
Progress: Adding pio_led [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_switch [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_switch
Progress: Adding pll_sys [altera_pll 17.1]
Progress: Parameterizing module pll_sys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_IO.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: UART_IO.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: UART_IO.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: UART_IO.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: UART_IO.pll_sys: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: UART_IO.pll_sys: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\DE10_Nano\UART_IO\UART_IO.qsys --synthesis=VHDL --output-directory=D:\DE10_Nano\UART_IO\UART_IO\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading UART_IO/UART_IO.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pio_button [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_button
Progress: Adding pio_led [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_switch [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_switch
Progress: Adding pll_sys [altera_pll 17.1]
Progress: Parameterizing module pll_sys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_IO.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: UART_IO.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: UART_IO.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: UART_IO.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: UART_IO.pll_sys: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: UART_IO.pll_sys: Able to implement PLL with user settings
Info: UART_IO: Generating UART_IO "UART_IO" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'UART_IO_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=UART_IO_jtag_uart --dir=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0002_jtag_uart_gen//UART_IO_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'UART_IO_jtag_uart'
Info: jtag_uart: "UART_IO" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_qsys: Starting RTL generation for module 'UART_IO_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=UART_IO_nios2_qsys --dir=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0003_nios2_qsys_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0003_nios2_qsys_gen//UART_IO_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2018.03.02 13:34:57 (*) Starting Nios II generation
Info: nios2_qsys: # 2018.03.02 13:34:57 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2018.03.02 13:34:58 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_qsys: # 2018.03.02 13:34:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys: # 2018.03.02 13:34:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys: # 2018.03.02 13:34:58 (*)   Plaintext license not found.
Info: nios2_qsys: # 2018.03.02 13:34:58 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)     Testbench
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)     Instruction decoding
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)       Instruction fields
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)       Instruction decodes
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2018.03.02 13:34:59 (*)       Instruction controls
Info: nios2_qsys: # 2018.03.02 13:35:00 (*)     Pipeline frontend
Info: nios2_qsys: # 2018.03.02 13:35:00 (*)     Pipeline backend
Info: nios2_qsys: # 2018.03.02 13:35:01 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2018.03.02 13:35:03 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2018.03.02 13:35:04 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'UART_IO_nios2_qsys'
Info: nios2_qsys: "UART_IO" instantiated altera_nios2_qsys "nios2_qsys"
Info: onchip_memory2: Starting RTL generation for module 'UART_IO_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=UART_IO_onchip_memory2 --dir=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0004_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0004_onchip_memory2_gen//UART_IO_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'UART_IO_onchip_memory2'
Info: onchip_memory2: "UART_IO" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pio_button: Starting RTL generation for module 'UART_IO_pio_button'
Info: pio_button:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=UART_IO_pio_button --dir=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0005_pio_button_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0005_pio_button_gen//UART_IO_pio_button_component_configuration.pl  --do_build_sim=0  ]
Info: pio_button: Done RTL generation for module 'UART_IO_pio_button'
Info: pio_button: "UART_IO" instantiated altera_avalon_pio "pio_button"
Info: pio_led: Starting RTL generation for module 'UART_IO_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=UART_IO_pio_led --dir=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0006_pio_led_gen//UART_IO_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'UART_IO_pio_led'
Info: pio_led: "UART_IO" instantiated altera_avalon_pio "pio_led"
Info: pio_switch: Starting RTL generation for module 'UART_IO_pio_switch'
Info: pio_switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=UART_IO_pio_switch --dir=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0007_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/jlchrist/AppData/Local/Temp/alt7592_805912399453909815.dir/0007_pio_switch_gen//UART_IO_pio_switch_component_configuration.pl  --do_build_sim=0  ]
Info: pio_switch: Done RTL generation for module 'UART_IO_pio_switch'
Info: pio_switch: "UART_IO" instantiated altera_avalon_pio "pio_switch"
Info: pll_sys: "UART_IO" instantiated altera_pll "pll_sys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "UART_IO" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "UART_IO" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "UART_IO" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_qsys_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_data_master_limiter"
Info: Reusing file D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/DE10_Nano/UART_IO/UART_IO/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: UART_IO: Done "UART_IO" with 31 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
