#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_021e3f00 .scope module, "fourBitALUTest" "fourBitALUTest" 2 1;
 .timescale 0 0;
v021e0a40_0 .var/i "i", 31 0;
v021e04c0_0 .var "in0", 3 0;
v021e0a98_0 .var "in1", 3 0;
v021e0af0_0 .net "out", 3 0, v0115d9c0_0;  1 drivers
v021e06d0_0 .var "sel", 2 0;
S_0115bc08 .scope module, "ALU0" "system" 2 9, 3 1 0, S_021e3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 3 "sel"
    .port_info 2 /INPUT 4 "inA"
    .port_info 3 /INPUT 4 "inB"
    .port_info 4 /OUTPUT 4 "out"
o021e4094 .functor BUFZ 1, C4<z>; HiZ drive
v0115b768_0 .net "clk", 0 0, o021e4094;  0 drivers
v011530b8_0 .net "inA", 3 0, v021e04c0_0;  1 drivers
v01153110_0 .net "inB", 3 0, v021e0a98_0;  1 drivers
v01153168_0 .net "out", 3 0, v0115d9c0_0;  alias, 1 drivers
v021e0990_0 .net "sel", 2 0, v021e06d0_0;  1 drivers
S_0115b640 .scope module, "ALU0" "fourBitALU" 3 7, 4 1 0, S_0115bc08;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inA"
    .port_info 1 /INPUT 4 "inB"
    .port_info 2 /INPUT 3 "sel"
    .port_info 3 /OUTPUT 4 "out"
P_0115d860 .param/l "ADD" 0 4 9, C4<000>;
P_0115d880 .param/l "AND" 0 4 11, C4<010>;
P_0115d8a0 .param/l "CMP" 0 4 16, C4<111>;
P_0115d8c0 .param/l "OR" 0 4 12, C4<011>;
P_0115d8e0 .param/l "SHL" 0 4 15, C4<110>;
P_0115d900 .param/l "SHR" 0 4 14, C4<101>;
P_0115d920 .param/l "SUB" 0 4 10, C4<001>;
P_0115d940 .param/l "XOR" 0 4 13, C4<100>;
v0115bcd8_0 .net "inA", 3 0, v021e04c0_0;  alias, 1 drivers
v0115d968_0 .net "inB", 3 0, v021e0a98_0;  alias, 1 drivers
v0115d9c0_0 .var "out", 3 0;
v0115b710_0 .net "sel", 2 0, v021e06d0_0;  alias, 1 drivers
E_01159f30 .event edge, v0115b710_0, v0115bcd8_0, v0115d968_0;
    .scope S_0115b640;
T_0 ;
    %wait E_01159f30;
    %load/vec4 v0115b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0115bcd8_0;
    %load/vec4 v0115d968_0;
    %add;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0115bcd8_0;
    %load/vec4 v0115d968_0;
    %sub;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0115bcd8_0;
    %load/vec4 v0115d968_0;
    %and;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0115bcd8_0;
    %load/vec4 v0115d968_0;
    %or;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0115bcd8_0;
    %load/vec4 v0115d968_0;
    %xor;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0115bcd8_0;
    %ix/getv 4, v0115d968_0;
    %shiftr 4;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0115bcd8_0;
    %ix/getv 4, v0115d968_0;
    %shiftl 4;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0115d968_0;
    %load/vec4 v0115bcd8_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 4;
    %store/vec4 v0115d9c0_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_021e3f00;
T_1 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v021e04c0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v021e0a98_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v021e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v021e0a40_0, 0, 32;
T_1.0 ;
    %load/vec4 v021e0a40_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 1, 0;
    %load/vec4 v021e06d0_0;
    %addi 1, 0, 3;
    %store/vec4 v021e06d0_0, 0, 3;
    %load/vec4 v021e0a40_0;
    %addi 1, 0, 32;
    %store/vec4 v021e0a40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v021e04c0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v021e0a98_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v021e06d0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v021e0a40_0, 0, 32;
T_1.2 ;
    %load/vec4 v021e0a40_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 1, 0;
    %load/vec4 v021e06d0_0;
    %addi 1, 0, 3;
    %store/vec4 v021e06d0_0, 0, 3;
    %load/vec4 v021e0a40_0;
    %addi 1, 0, 32;
    %store/vec4 v021e0a40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_021e3f00;
T_2 ;
    %vpi_call 2 28 "$monitor", "in0=%b, in1=%b, out=%b, sel=%b", v021e04c0_0, v021e0a98_0, v021e0af0_0, v021e06d0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_021e3f00;
T_3 ;
    %vpi_call 2 32 "$dumpfile", "fourBitALUTest.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fourBitALUTest.v";
    "sysFourBitALU.v";
    "fourBitALU.v";
