
*** Running vivado
    with args -log spi_ctrl.vds -m64 -mode batch -messageDb vivado.pb -source spi_ctrl.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source spi_ctrl.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7k325tffg900-2L
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# read_verilog -library xil_defaultlib {
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/TIMER.v
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/SiTCP_XC7K_32K_BBT_V80.V
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/WRAP_SiTCP_GMII_XC7K_32K.V
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/TIMER.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/SiTCP_XC7K_32K_BBT_V80.V]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/WRAP_SiTCP_GMII_XC7K_32K.V]
# read_vhdl -library xil_defaultlib {
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/rhea_pkg.vhd
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/rbcp.vhd
#   C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd
# }
# read_edif C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/SiTCP_XC7K_32K_BBT_V80.ngc
# read_xdc C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc
# set_property used_in_implementation false [get_files C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.cache/wt [current_project]
# set_property parent.project_dir C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl [current_project]
# catch { write_hwdef -file spi_ctrl.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top spi_ctrl -part xc7k325tffg900-2L
Command: synth_design -top spi_ctrl -part xc7k325tffg900-2L

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 232.594 ; gain = 97.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:62]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/.Xil/Vivado-5988-rhea/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'System_Clock' of component 'clk_wiz_0' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:171]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/.Xil/Vivado-5988-rhea/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'sitcp' declared at 'C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:34' bound to instance 'SiTCP_inst' of component 'sitcp' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
INFO: [Synth 8-638] synthesizing module 'sitcp' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:83]
INFO: [Synth 8-3491] module 'WRAP_SiTCP_GMII_XC7K_32K' declared at 'C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/WRAP_SiTCP_GMII_XC7K_32K.V:21' bound to instance 'Wrapper_SiTCP' of component 'WRAP_SiTCP_GMII_XC7K_32K' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:157]
INFO: [Synth 8-638] synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/WRAP_SiTCP_GMII_XC7K_32K.V:21]
	Parameter TIM_PERIOD bound to: 8'b10000010 
INFO: [Synth 8-638] synthesizing module 'TIMER' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (1#1) [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/TIMER.v:13]
INFO: [Synth 8-638] synthesizing module 'SiTCP_XC7K_32K_BBT_V80' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/SiTCP_XC7K_32K_BBT_V80.V:18]
INFO: [Synth 8-256] done synthesizing module 'SiTCP_XC7K_32K_BBT_V80' (2#1) [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/SiTCP_XC7K_32K_BBT_V80.V:18]
INFO: [Synth 8-256] done synthesizing module 'WRAP_SiTCP_GMII_XC7K_32K' (3#1) [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/WRAP_SiTCP_GMII_XC7K_32K.V:21]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_phy_txc_gtxclk' to cell 'ODDR' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:210]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGMUX_gmii_tx_clk' to cell 'BUFGMUX' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:224]
WARNING: [Synth 8-3848] Net tcp_error in module/entity sitcp does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:66]
WARNING: [Synth 8-3848] Net tcp_close_req in module/entity sitcp does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:67]
WARNING: [Synth 8-3848] Net tcp_rxd in module/entity sitcp does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'sitcp' (4#1) [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:83]
INFO: [Synth 8-3491] module 'rbcp' declared at 'C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/rbcp.vhd:38' bound to instance 'RBCP_inst' of component 'rbcp' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:233]
INFO: [Synth 8-638] synthesizing module 'rbcp' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/rbcp.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'rbcp' (5#1) [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/rbcp.vhd:56]
WARNING: [Synth 8-3848] Net tcp_open_req in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:132]
WARNING: [Synth 8-3848] Net tcp_close_ack in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:136]
WARNING: [Synth 8-3848] Net tcp_tx_wr in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:139]
WARNING: [Synth 8-3848] Net tcp_txd in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (6#1) [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 271.418 ; gain = 136.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_open_req to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_close_ack to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_tx_wr to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[7] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[6] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[5] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[4] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[3] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[2] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[1] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
WARNING: [Synth 8-3295] tying undriven pin SiTCP_inst:tcp_txd[0] to constant 0 [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:192]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/.Xil/Vivado-5988-rhea/dcp/clk_wiz_0_in_context.xdc] for cell 'System_Clock'
Finished Parsing XDC File [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/.Xil/Vivado-5988-rhea/dcp/clk_wiz_0_in_context.xdc] for cell 'System_Clock'
Parsing XDC File [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:90]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX11Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:91]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX12Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:92]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX13Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:93]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX14Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX15Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX16Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX17Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:98]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:99]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:100]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:101]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/BBT_SiTCP_RST/resetReq*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:102]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:104]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'SiTCP_inst/Wrapper_SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr*'. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc:108]
Finished Parsing XDC File [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/constrs_1/new/kc705.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spi_ctrl_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 531.496 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for sysclk_p. (constraint file  C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for sysclk_n. (constraint file  C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for cpu_rst. (constraint file  C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 531.496 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 531.496 ; gain = 396.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_rbcp_reg' in module 'rbcp'
WARNING: [Synth 8-3848] Net tcp_error in module/entity sitcp does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:66]
WARNING: [Synth 8-3848] Net tcp_close_req in module/entity sitcp does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:67]
WARNING: [Synth 8-3848] Net tcp_rxd in module/entity sitcp does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/sitcp.vhd:69]
INFO: [Synth 8-3354] encoded FSM with state register 's_rbcp_reg' using encoding 'one-hot' in module 'rbcp'
WARNING: [Synth 8-327] inferring latch for variable 'gpio_led_reg' [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:252]
WARNING: [Synth 8-3848] Net tcp_open_req in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:132]
WARNING: [Synth 8-3848] Net tcp_close_ack in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:136]
WARNING: [Synth 8-3848] Net tcp_tx_wr in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:139]
WARNING: [Synth 8-3848] Net tcp_txd in module/entity spi_ctrl does not have driver. [C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/spi_ctrl.vhd:140]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 59    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 54    
	   8 Input      8 Bit        Muxes := 1     
	  32 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 34    
	  25 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 151   
	   6 Input      1 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module TIMER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module WRAP_SiTCP_GMII_XC7K_32K 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module sitcp 
Detailed RTL Component Info : 
Module rbcp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 58    
	                1 Bit    Registers := 1     
+---Muxes : 
	  24 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 54    
	   2 Input      8 Bit        Muxes := 4     
	  32 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 34    
	  32 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 151   
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 531.742 ; gain = 396.523
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.742 ; gain = 396.523
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 531.742 ; gain = 396.523
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\RBCP_inst/FSM_onehot_s_rbcp_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\RBCP_inst/FSM_onehot_s_rbcp_reg[0] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[7] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[6] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[5] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[4] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[3] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[2] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[1] ) is unused and will be removed from module spi_ctrl.
WARNING: [Synth 8-3332] Sequential element (\gpio_led_reg[0] ) is unused and will be removed from module spi_ctrl.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 559.754 ; gain = 424.535
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 559.754 ; gain = 424.535
Finished Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 559.754 ; gain = 424.535
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 602.133 ; gain = 466.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 602.133 ; gain = 466.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 622.414 ; gain = 487.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 622.414 ; gain = 487.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 622.414 ; gain = 487.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 622.414 ; gain = 487.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |clk_wiz_0              |         1|
|2     |SiTCP_XC7K_32K_BBT_V80 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |SiTCP_XC7K_32K_BBT_V80 |     1|
|2     |clk_wiz_0_bbox         |     1|
|3     |BUFGMUX                |     1|
|4     |INV                    |     1|
|5     |LUT1                   |     1|
|6     |LUT2                   |    17|
|7     |LUT3                   |    24|
|8     |LUT4                   |    29|
|9     |LUT5                   |    71|
|10    |LUT6                   |   275|
|11    |MUXF7                  |    17|
|12    |ODDR                   |     1|
|13    |FDCE                   |    38|
|14    |FDRE                   |   474|
|15    |FDSE                   |     1|
|16    |IBUF                   |    18|
|17    |IOBUF                  |     1|
|18    |OBUF                   |    21|
+------+-----------------------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         |  1293|
|2     |  RBCP_inst       |rbcp                     |   670|
|3     |  SiTCP_inst      |sitcp                    |   577|
|4     |    Wrapper_SiTCP |WRAP_SiTCP_GMII_XC7K_32K |   575|
|5     |      TIMER       |TIMER                    |    90|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 622.414 ; gain = 487.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 622.414 ; gain = 487.195
Reading core file 'C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/imports/XC7KSiTCPlib32k_8V/SiTCP_XC7K_32K_BBT_V80.ngc' for (cell view 'SiTCP_XC7K_32K_BBT_V80', library 'work')
Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V80_ngc_1afee4d4.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SiTCP_XC7K_32K_BBT_V80_ngc_1afee4d4.edif]
INFO: [Netlist 29-17] Analyzing 4044 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'spi_ctrl' is not ideal for floorplanning, since the cellview 'SiTCP_XC7K_32K_BBT_V80' defined in file 'SiTCP_XC7K_32K_BBT_V80.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P.20140520
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3666 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 272 instances
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  FD => FDRE: 1501 instances
  FDC => FDCE: 223 instances
  FDE => FDRE: 1048 instances
  FDP => FDPE: 6 instances
  FDR => FDRE: 291 instances
  FDS => FDSE: 21 instances
  INV => LUT1: 191 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  SRLC16E => SRL16E: 103 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 654.027 ; gain = 466.293
# write_checkpoint spi_ctrl.dcp
# report_utilization -file spi_ctrl_utilization_synth.rpt -pb spi_ctrl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 654.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 02 01:20:27 2015...
