                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.6.0 #9615 (MINGW64)
                                      4 ;--------------------------------------------------------
                                      5 	.module clk
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _HSIDivFactor
                                     12 	.globl _CLK_Config
                                     13 	.globl _CLK_PeripheralClockConfig
                                     14 	.globl _CLK_SYSCLKConfig
                                     15 	.globl _CLK_GetClockFreq
                                     16 ;--------------------------------------------------------
                                     17 ; ram data
                                     18 ;--------------------------------------------------------
                                     19 	.area DATA
                                     20 ;--------------------------------------------------------
                                     21 ; ram data
                                     22 ;--------------------------------------------------------
                                     23 	.area INITIALIZED
                                     24 ;--------------------------------------------------------
                                     25 ; absolute external ram data
                                     26 ;--------------------------------------------------------
                                     27 	.area DABS (ABS)
                                     28 ;--------------------------------------------------------
                                     29 ; global & static initialisations
                                     30 ;--------------------------------------------------------
                                     31 	.area HOME
                                     32 	.area GSINIT
                                     33 	.area GSFINAL
                                     34 	.area GSINIT
                                     35 ;--------------------------------------------------------
                                     36 ; Home
                                     37 ;--------------------------------------------------------
                                     38 	.area HOME
                                     39 	.area HOME
                                     40 ;--------------------------------------------------------
                                     41 ; code
                                     42 ;--------------------------------------------------------
                                     43 	.area CODE
                                     44 ;	lib/clk.c: 6: void CLK_Config(void)
                                     45 ;	-----------------------------------------
                                     46 ;	 function CLK_Config
                                     47 ;	-----------------------------------------
      000000                         48 _CLK_Config:
                                     49 ;	lib/clk.c: 9: CLK->ICKR = CLK_ICKR_RESET_VALUE;
      000000 35 01 50 C0      [ 1]   50 	mov	0x50c0+0, #0x01
                                     51 ;	lib/clk.c: 10: CLK->ECKR = CLK_ECKR_RESET_VALUE;
      000004 35 00 50 C1      [ 1]   52 	mov	0x50c1+0, #0x00
                                     53 ;	lib/clk.c: 11: CLK->SWR  = CLK_SWR_RESET_VALUE;
      000008 35 E1 50 C4      [ 1]   54 	mov	0x50c4+0, #0xe1
                                     55 ;	lib/clk.c: 12: CLK->SWCR = CLK_SWCR_RESET_VALUE;
      00000C 35 00 50 C5      [ 1]   56 	mov	0x50c5+0, #0x00
                                     57 ;	lib/clk.c: 13: CLK->CKDIVR = CLK_CKDIVR_RESET_VALUE;
      000010 35 18 50 C6      [ 1]   58 	mov	0x50c6+0, #0x18
                                     59 ;	lib/clk.c: 14: CLK->PCKENR1 = CLK_PCKENR1_RESET_VALUE;
      000014 35 FF 50 C7      [ 1]   60 	mov	0x50c7+0, #0xff
                                     61 ;	lib/clk.c: 15: CLK->PCKENR2 = CLK_PCKENR2_RESET_VALUE;
      000018 35 FF 50 CA      [ 1]   62 	mov	0x50ca+0, #0xff
                                     63 ;	lib/clk.c: 16: CLK->CSSR = CLK_CSSR_RESET_VALUE;
      00001C 35 00 50 C8      [ 1]   64 	mov	0x50c8+0, #0x00
                                     65 ;	lib/clk.c: 17: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      000020 35 00 50 C9      [ 1]   66 	mov	0x50c9+0, #0x00
                                     67 ;	lib/clk.c: 18: while ((CLK->CCOR & CLK_CCOR_CCOEN)!= 0)
      000024                         68 00101$:
      000024 AE 50 C9         [ 2]   69 	ldw	x, #0x50c9
      000027 F6               [ 1]   70 	ld	a, (x)
      000028 44               [ 1]   71 	srl	a
      000029 25 F9            [ 1]   72 	jrc	00101$
                                     73 ;	lib/clk.c: 20: CLK->CCOR = CLK_CCOR_RESET_VALUE;
      00002B 35 00 50 C9      [ 1]   74 	mov	0x50c9+0, #0x00
                                     75 ;	lib/clk.c: 21: CLK->HSITRIMR = CLK_HSITRIMR_RESET_VALUE;
      00002F 35 00 50 CC      [ 1]   76 	mov	0x50cc+0, #0x00
                                     77 ;	lib/clk.c: 22: CLK->SWIMCCR = CLK_SWIMCCR_RESET_VALUE;
      000033 35 00 50 CD      [ 1]   78 	mov	0x50cd+0, #0x00
                                     79 ;	lib/clk.c: 24: CLK->ICKR |= CLK_ICKR_HSIEN;
      000037 72 10 50 C0      [ 1]   80 	bset	0x50c0, #0
                                     81 ;	lib/clk.c: 26: CLK->ICKR |= CLK_ICKR_LSIEN;
      00003B AE 50 C0         [ 2]   82 	ldw	x, #0x50c0
      00003E F6               [ 1]   83 	ld	a, (x)
      00003F AA 08            [ 1]   84 	or	a, #0x08
      000041 F7               [ 1]   85 	ld	(x), a
                                     86 ;	lib/clk.c: 29: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV); 
      000042 AE 50 C6         [ 2]   87 	ldw	x, #0x50c6
      000045 F6               [ 1]   88 	ld	a, (x)
      000046 A4 E7            [ 1]   89 	and	a, #0xe7
      000048 F7               [ 1]   90 	ld	(x), a
                                     91 ;	lib/clk.c: 31: CLK->CKDIVR |= (uint8_t)CLK_PRESCALER_HSIDIV1;
      000049 AE 50 C6         [ 2]   92 	ldw	x, #0x50c6
      00004C F6               [ 1]   93 	ld	a, (x)
      00004D AE 50 C6         [ 2]   94 	ldw	x, #0x50c6
      000050 F7               [ 1]   95 	ld	(x), a
                                     96 ;	lib/clk.c: 33: CLK_SYSCLKConfig(CLK_PRESCALER_HSIDIV1);
      000051 4B 00            [ 1]   97 	push	#0x00
      000053 CDr00r89         [ 4]   98 	call	_CLK_SYSCLKConfig
      000056 84               [ 1]   99 	pop	a
      000057 81               [ 4]  100 	ret
                                    101 ;	lib/clk.c: 36: void CLK_PeripheralClockConfig(CLK_Peripheral_TypeDef CLK_Peripheral, FunctionalState NewState)
                                    102 ;	-----------------------------------------
                                    103 ;	 function CLK_PeripheralClockConfig
                                    104 ;	-----------------------------------------
      000058                        105 _CLK_PeripheralClockConfig:
      000058 88               [ 1]  106 	push	a
                                    107 ;	lib/clk.c: 42: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      000059 7B 04            [ 1]  108 	ld	a, (0x04, sp)
      00005B A4 0F            [ 1]  109 	and	a, #0x0f
      00005D 88               [ 1]  110 	push	a
      00005E A6 01            [ 1]  111 	ld	a, #0x01
      000060 6B 02            [ 1]  112 	ld	(0x02, sp), a
      000062 84               [ 1]  113 	pop	a
      000063 4D               [ 1]  114 	tnz	a
      000064 27 05            [ 1]  115 	jreq	00111$
      000066                        116 00110$:
      000066 08 01            [ 1]  117 	sll	(0x01, sp)
      000068 4A               [ 1]  118 	dec	a
      000069 26 FB            [ 1]  119 	jrne	00110$
      00006B                        120 00111$:
                                    121 ;	lib/clk.c: 40: if(((uint8_t)CLK_Peripheral & (uint8_t)0x10) == 0x00)
      00006B 7B 04            [ 1]  122 	ld	a, (0x04, sp)
      00006D A5 10            [ 1]  123 	bcp	a, #0x10
      00006F 26 0C            [ 1]  124 	jrne	00102$
                                    125 ;	lib/clk.c: 42: CLK->PCKENR1 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      000071 AE 50 C7         [ 2]  126 	ldw	x, #0x50c7
      000074 F6               [ 1]  127 	ld	a, (x)
      000075 1A 01            [ 1]  128 	or	a, (0x01, sp)
      000077 AE 50 C7         [ 2]  129 	ldw	x, #0x50c7
      00007A F7               [ 1]  130 	ld	(x), a
      00007B 20 0A            [ 2]  131 	jra	00104$
      00007D                        132 00102$:
                                    133 ;	lib/clk.c: 45: CLK->PCKENR2 |= (uint8_t)((uint8_t)1 << ((uint8_t)CLK_Peripheral & (uint8_t)0x0F));
      00007D AE 50 CA         [ 2]  134 	ldw	x, #0x50ca
      000080 F6               [ 1]  135 	ld	a, (x)
      000081 1A 01            [ 1]  136 	or	a, (0x01, sp)
      000083 AE 50 CA         [ 2]  137 	ldw	x, #0x50ca
      000086 F7               [ 1]  138 	ld	(x), a
      000087                        139 00104$:
      000087 84               [ 1]  140 	pop	a
      000088 81               [ 4]  141 	ret
                                    142 ;	lib/clk.c: 48: void CLK_SYSCLKConfig(CLK_Prescaler_TypeDef CLK_Prescaler)
                                    143 ;	-----------------------------------------
                                    144 ;	 function CLK_SYSCLKConfig
                                    145 ;	-----------------------------------------
      000089                        146 _CLK_SYSCLKConfig:
      000089 89               [ 2]  147 	pushw	x
                                    148 ;	lib/clk.c: 51: if (((uint8_t)CLK_Prescaler & (uint8_t)0x80) == 0x00) /* Bit7 = 0 means HSI divider */
      00008A 0D 05            [ 1]  149 	tnz	(0x05, sp)
      00008C 2B 19            [ 1]  150 	jrmi	00102$
                                    151 ;	lib/clk.c: 53: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_HSIDIV);
      00008E AE 50 C6         [ 2]  152 	ldw	x, #0x50c6
      000091 F6               [ 1]  153 	ld	a, (x)
      000092 A4 E7            [ 1]  154 	and	a, #0xe7
      000094 F7               [ 1]  155 	ld	(x), a
                                    156 ;	lib/clk.c: 54: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_HSIDIV);
      000095 AE 50 C6         [ 2]  157 	ldw	x, #0x50c6
      000098 F6               [ 1]  158 	ld	a, (x)
      000099 6B 01            [ 1]  159 	ld	(0x01, sp), a
      00009B 7B 05            [ 1]  160 	ld	a, (0x05, sp)
      00009D A4 18            [ 1]  161 	and	a, #0x18
      00009F 1A 01            [ 1]  162 	or	a, (0x01, sp)
      0000A1 AE 50 C6         [ 2]  163 	ldw	x, #0x50c6
      0000A4 F7               [ 1]  164 	ld	(x), a
      0000A5 20 17            [ 2]  165 	jra	00104$
      0000A7                        166 00102$:
                                    167 ;	lib/clk.c: 58: CLK->CKDIVR &= (uint8_t)(~CLK_CKDIVR_CPUDIV);
      0000A7 AE 50 C6         [ 2]  168 	ldw	x, #0x50c6
      0000AA F6               [ 1]  169 	ld	a, (x)
      0000AB A4 F8            [ 1]  170 	and	a, #0xf8
      0000AD F7               [ 1]  171 	ld	(x), a
                                    172 ;	lib/clk.c: 59: CLK->CKDIVR |= (uint8_t)((uint8_t)CLK_Prescaler & (uint8_t)CLK_CKDIVR_CPUDIV);
      0000AE AE 50 C6         [ 2]  173 	ldw	x, #0x50c6
      0000B1 F6               [ 1]  174 	ld	a, (x)
      0000B2 6B 02            [ 1]  175 	ld	(0x02, sp), a
      0000B4 7B 05            [ 1]  176 	ld	a, (0x05, sp)
      0000B6 A4 07            [ 1]  177 	and	a, #0x07
      0000B8 1A 02            [ 1]  178 	or	a, (0x02, sp)
      0000BA AE 50 C6         [ 2]  179 	ldw	x, #0x50c6
      0000BD F7               [ 1]  180 	ld	(x), a
      0000BE                        181 00104$:
      0000BE 85               [ 2]  182 	popw	x
      0000BF 81               [ 4]  183 	ret
                                    184 ;	lib/clk.c: 63: uint32_t CLK_GetClockFreq(void)
                                    185 ;	-----------------------------------------
                                    186 ;	 function CLK_GetClockFreq
                                    187 ;	-----------------------------------------
      0000C0                        188 _CLK_GetClockFreq:
      0000C0 52 07            [ 2]  189 	sub	sp, #7
                                    190 ;	lib/clk.c: 69: clocksource = (CLK_Source_TypeDef)CLK->CMSR; 
      0000C2 AE 50 C3         [ 2]  191 	ldw	x, #0x50c3
      0000C5 F6               [ 1]  192 	ld	a, (x)
      0000C6 6B 01            [ 1]  193 	ld	(0x01, sp), a
                                    194 ;	lib/clk.c: 70: if (clocksource == CLK_SOURCE_HSI)
      0000C8 7B 01            [ 1]  195 	ld	a, (0x01, sp)
      0000CA A1 E1            [ 1]  196 	cp	a, #0xe1
      0000CC 26 2C            [ 1]  197 	jrne	00105$
                                    198 ;	lib/clk.c: 72: tmp = (uint8_t)(CLK->CKDIVR & CLK_CKDIVR_HSIDIV);
      0000CE AE 50 C6         [ 2]  199 	ldw	x, #0x50c6
      0000D1 F6               [ 1]  200 	ld	a, (x)
      0000D2 A4 18            [ 1]  201 	and	a, #0x18
                                    202 ;	lib/clk.c: 73: tmp = (uint8_t)(tmp >> 3);
      0000D4 44               [ 1]  203 	srl	a
      0000D5 44               [ 1]  204 	srl	a
      0000D6 44               [ 1]  205 	srl	a
                                    206 ;	lib/clk.c: 74: presc = HSIDivFactor[tmp];
      0000D7 AEr01r19         [ 2]  207 	ldw	x, #_HSIDivFactor+0
      0000DA 1F 06            [ 2]  208 	ldw	(0x06, sp), x
      0000DC 5F               [ 1]  209 	clrw	x
      0000DD 97               [ 1]  210 	ld	xl, a
      0000DE 72 FB 06         [ 2]  211 	addw	x, (0x06, sp)
      0000E1 F6               [ 1]  212 	ld	a, (x)
                                    213 ;	lib/clk.c: 75: clockfrequency = HSI_VALUE / presc;
      0000E2 5F               [ 1]  214 	clrw	x
      0000E3 97               [ 1]  215 	ld	xl, a
      0000E4 90 5F            [ 1]  216 	clrw	y
      0000E6 89               [ 2]  217 	pushw	x
      0000E7 90 89            [ 2]  218 	pushw	y
      0000E9 4B 00            [ 1]  219 	push	#0x00
      0000EB 4B 24            [ 1]  220 	push	#0x24
      0000ED 4B F4            [ 1]  221 	push	#0xf4
      0000EF 4B 00            [ 1]  222 	push	#0x00
      0000F1 CDr00r00         [ 4]  223 	call	__divulong
      0000F4 5B 08            [ 2]  224 	addw	sp, #8
      0000F6 1F 04            [ 2]  225 	ldw	(0x04, sp), x
      0000F8 20 1A            [ 2]  226 	jra	00106$
      0000FA                        227 00105$:
                                    228 ;	lib/clk.c: 77: else if ( clocksource == CLK_SOURCE_LSI)
      0000FA 7B 01            [ 1]  229 	ld	a, (0x01, sp)
      0000FC A1 D2            [ 1]  230 	cp	a, #0xd2
      0000FE 26 0B            [ 1]  231 	jrne	00102$
                                    232 ;	lib/clk.c: 79: clockfrequency = LSI_VALUE;
      000100 AE F4 00         [ 2]  233 	ldw	x, #0xf400
      000103 1F 04            [ 2]  234 	ldw	(0x04, sp), x
      000105 90 AE 00 01      [ 2]  235 	ldw	y, #0x0001
      000109 20 09            [ 2]  236 	jra	00106$
      00010B                        237 00102$:
                                    238 ;	lib/clk.c: 83: clockfrequency = HSE_VALUE;
      00010B AE 24 00         [ 2]  239 	ldw	x, #0x2400
      00010E 1F 04            [ 2]  240 	ldw	(0x04, sp), x
      000110 90 AE 00 F4      [ 2]  241 	ldw	y, #0x00f4
      000114                        242 00106$:
                                    243 ;	lib/clk.c: 85: return((uint32_t)clockfrequency);
      000114 1E 04            [ 2]  244 	ldw	x, (0x04, sp)
      000116 5B 07            [ 2]  245 	addw	sp, #7
      000118 81               [ 4]  246 	ret
                                    247 	.area CODE
      000119                        248 _HSIDivFactor:
      000119 01                     249 	.db #0x01	; 1
      00011A 02                     250 	.db #0x02	; 2
      00011B 04                     251 	.db #0x04	; 4
      00011C 08                     252 	.db #0x08	; 8
                                    253 	.area INITIALIZER
                                    254 	.area CABS (ABS)
