$date
	Mon Sep 22 15:28:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec_2to4_to_dec4to16_tb $end
$var wire 16 ! y [15:0] $end
$var reg 1 " en $end
$var reg 4 # w [3:0] $end
$scope module dec $end
$var wire 1 " en $end
$var wire 4 $ w [3:0] $end
$var wire 16 % y [15:0] $end
$var wire 4 & inter [3:0] $end
$scope module dec0 $end
$var wire 1 " en $end
$var wire 2 ' w [1:0] $end
$var reg 4 ( y [3:0] $end
$upscope $end
$scope module dec1 $end
$var wire 1 ) en $end
$var wire 2 * w [1:0] $end
$var reg 4 + y [3:0] $end
$upscope $end
$scope module dec2 $end
$var wire 1 , en $end
$var wire 2 - w [1:0] $end
$var reg 4 . y [3:0] $end
$upscope $end
$scope module dec3 $end
$var wire 1 / en $end
$var wire 2 0 w [1:0] $end
$var reg 4 1 y [3:0] $end
$upscope $end
$scope module dec4 $end
$var wire 1 2 en $end
$var wire 2 3 w [1:0] $end
$var reg 4 4 y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 4
b11 3
12
b1111 1
b11 0
0/
b1111 .
b11 -
0,
b1111 +
b11 *
0)
b111 (
b11 '
b111 &
b111111111111111 %
b1111 $
b1111 #
1"
b111111111111111 !
$end
#10
b1111 4
b1111011111111111 !
b1111011111111111 %
b111 1
02
1/
b1011 &
b1011 (
b10 '
b1011 #
b1011 $
#20
b1111101111111111 !
b1111101111111111 %
b1011 1
b10 *
b10 -
b10 0
b10 3
b1010 #
b1010 $
#30
b1111110111111111 !
b1111110111111111 %
b1101 1
b1 *
b1 -
b1 0
b1 3
b1001 #
b1001 $
#40
b1111111011111111 !
b1111111011111111 %
b1110 1
b0 *
b0 -
b0 0
b0 3
b1000 #
b1000 $
#50
b1111 1
b1111111111101111 !
b1111111111101111 %
b1110 .
0/
1,
b1101 &
b1101 (
b1 '
b100 #
b100 $
#60
b111 +
0,
1)
b1110 &
b1110 (
b1111111111110111 !
b1111111111110111 %
b1111 .
b0 '
b11 *
b11 -
b11 0
b11 3
b11 #
b11 $
#70
b1111111111111101 !
b1111111111111101 %
b1101 +
b1 *
b1 -
b1 0
b1 3
b1 #
b1 $
#80
