============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:11 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7244 ps) Setup Check with Pin reg_state/q_reg[0]/CK->D
          Group: I2C
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      95                  
       Uncertainty:-     100                  
     Required Time:=    9805                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     561                  
             Slack:=    7244                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  y_pulse              -       -     R     (arrival)      2  3.6     0     0    2000    (-,-) 
  g1452__3772/Y        -       B->Y  F     NAND2BX1       3  4.5   268   163    2163    (-,-) 
  g1446__5019/Y        -       B->Y  R     NAND2BX1       1  1.8    95   184    2348    (-,-) 
  g1436__5703/Y        -       B->Y  R     MX2X1          1  1.9    58   213    2561    (-,-) 
  reg_state/q_reg[0]/D -       -     R     DFFRHQX1       1    -     -     0    2561    (-,-) 
#---------------------------------------------------------------------------------------------

