Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Aug  7 07:59:46 2020
| Host         : DESKTOP-9UKB43H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (242)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (470)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (242)
--------------------------
 There are 72 register/latch pins with no clock driven by root clock pin: DAC_slow_clock_reg[0]/Q (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: DDS_slow_clock_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (470)
--------------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.320       -2.498                      2                22683        0.007        0.000                      0                22683        0.000        0.000                       0                 11270  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.320       -2.498                      2                22682        0.007        0.000                      0                22682        0.000        0.000                       0                 11270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.455        0.000                      0                    1        0.442        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -1.320ns,  Total Violation       -2.498ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 device_DNA_inst/DNA_PORT_shift_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            device_DNA_inst/DNA_PORT_inst/SHIFT
                            (rising edge-triggered cell DNA_PORT clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.767ns  (logic 0.422ns (55.005%)  route 0.345ns (44.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 9.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     7.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.917 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.566     9.483    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  device_DNA_inst/DNA_PORT_shift_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.422     9.905 r  device_DNA_inst/DNA_PORT_shift_reg/Q
                         net (fo=2, routed)           0.345    10.250    device_DNA_inst/DNA_PORT_shift
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/SHIFT
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.486    14.253    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/CLK
                         clock pessimism              0.244    14.497    
                         clock uncertainty           -0.035    14.462    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_SHIFT)
                                                     -5.531     8.931    device_DNA_inst/DNA_PORT_inst
  -------------------------------------------------------------------
                         required time                          8.931    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.178ns  (required time - arrival time)
  Source:                 device_DNA_inst/DNA_PORT_read_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            device_DNA_inst/DNA_PORT_inst/READ
                            (rising edge-triggered cell DNA_PORT clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.801ns  (logic 0.459ns (57.310%)  route 0.342ns (42.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.483ns = ( 9.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     7.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.917 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.566     9.483    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  device_DNA_inst/DNA_PORT_read_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.459     9.942 r  device_DNA_inst/DNA_PORT_read_reg/Q
                         net (fo=2, routed)           0.342    10.284    device_DNA_inst/DNA_PORT_read
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/READ
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.486    14.253    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/CLK
                         clock pessimism              0.244    14.497    
                         clock uncertainty           -0.035    14.462    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -5.356     9.106    device_DNA_inst/DNA_PORT_inst
  -------------------------------------------------------------------
                         required time                          9.106    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                 -1.178    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 device_DNA_inst/DNA_PORT_inst/CLK
                            (rising edge-triggered cell DNA_PORT clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            device_DNA_inst/DNA_PORT_value_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 3.338ns (75.001%)  route 1.113ns (24.999%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 9.204 - 5.000 ) 
    Source Clock Delay      (SCD):    4.521ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.604     4.521    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    DNA_PORT_X0Y0        DNA_PORT                                     r  device_DNA_inst/DNA_PORT_inst/CLK
  -------------------------------------------------------------------    -------------------
    DNA_PORT_X0Y0        DNA_PORT (Prop_dna_port_CLK_DOUT)
                                                      3.214     7.735 r  device_DNA_inst/DNA_PORT_inst/DOUT
                         net (fo=1, routed)           1.113     8.848    device_DNA_inst/p_1_in[0]
    SLICE_X29Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  device_DNA_inst/DNA_PORT_value[0]_i_1/O
                         net (fo=1, routed)           0.000     8.972    device_DNA_inst/DNA_PORT_value[0]_i_1_n_0
    SLICE_X29Y54         FDSE                                         r  device_DNA_inst/DNA_PORT_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.767 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.437     9.204    device_DNA_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y54         FDSE                                         r  device_DNA_inst/DNA_PORT_value_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.150     9.354    
                         clock uncertainty           -0.035     9.318    
    SLICE_X29Y54         FDSE (Setup_fdse_C_D)        0.032     9.350    device_DNA_inst/DNA_PORT_value_reg[0]
  -------------------------------------------------------------------
                         required time                          9.350    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1462]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1462]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1462]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1462]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1470]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1470]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1470]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1470]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1478]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1478]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1478]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1478]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1486]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1486]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1486]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1486]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1490]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1490]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1490]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1490]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1494]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1494]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1494]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1494]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 receiver/CMD_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1502]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 2.656ns (29.938%)  route 6.216ns (70.062%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.553     4.470    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  receiver/CMD_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.456     4.926 f  receiver/CMD_Buffer_reg[4]/Q
                         net (fo=17, routed)          1.232     6.158    receiver/CMD_Buffer[4]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.124     6.282 r  receiver/patterns[1]_i_75/O
                         net (fo=1, routed)           0.000     6.282    receiver/patterns[1]_i_75_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.815 r  receiver/patterns_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.001     6.815    receiver/patterns_reg[1]_i_63_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.932 r  receiver/patterns_reg[1]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.932    receiver/patterns_reg[1]_i_53_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.049 r  receiver/patterns_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.049    receiver/patterns_reg[1]_i_43_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.166 r  receiver/patterns_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.166    receiver/patterns_reg[1]_i_33_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.283 r  receiver/patterns_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.283    receiver/patterns_reg[1]_i_23_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.400 r  receiver/patterns_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.400    receiver/patterns_reg[1]_i_13_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.517 r  receiver/patterns_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.517    receiver/patterns_reg[1]_i_7_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.674 r  receiver/patterns_reg[1]_i_3/CO[1]
                         net (fo=4, routed)           0.937     8.611    receiver/TX_buffer1_ready244_in
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.358     8.969 r  receiver/BTF_capture[2048]_i_3/O
                         net (fo=1, routed)           1.115    10.084    receiver/BTF_capture[2048]_i_3_n_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.326    10.410 r  receiver/BTF_capture[2048]_i_1/O
                         net (fo=2048, routed)        2.932    13.341    BTF_capture
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1502]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.507    14.275    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  BTF_capture_reg[1502]/C
                         clock pessimism              0.150    14.424    
                         clock uncertainty           -0.035    14.389    
    SLICE_X60Y19         FDRE (Setup_fdre_C_CE)      -0.169    14.220    BTF_capture_reg[1502]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 receiver/BTF_Buffer_reg[761]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[762]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.139%)  route 0.191ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.565     1.541    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  receiver/BTF_Buffer_reg[761]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  receiver/BTF_Buffer_reg[761]/Q
                         net (fo=1, routed)           0.191     1.897    receiver_n_1299
    SLICE_X52Y49         FDRE                                         r  BTF_capture_reg[762]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.838     1.901    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  BTF_capture_reg[762]/C
                         clock pessimism             -0.087     1.814    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.076     1.890    BTF_capture_reg[762]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 BTF_capture_reg[1100]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_buffer2_reg[949]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.531%)  route 0.183ns (56.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.595     1.571    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  BTF_capture_reg[1100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  BTF_capture_reg[1100]/Q
                         net (fo=1, routed)           0.183     1.895    BTF_capture_reg_n_0_[1100]
    SLICE_X58Y50         FDRE                                         r  TX_buffer2_reg[949]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.863     1.926    CLK100MHZ_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  TX_buffer2_reg[949]/C
                         clock pessimism             -0.087     1.839    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.047     1.886    TX_buffer2_reg[949]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 BTF_capture_reg[1075]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_buffer2_reg[974]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.625%)  route 0.153ns (54.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.594     1.570    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  BTF_capture_reg[1075]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.128     1.698 r  BTF_capture_reg[1075]/Q
                         net (fo=1, routed)           0.153     1.851    BTF_capture_reg_n_0_[1075]
    SLICE_X62Y49         FDRE                                         r  TX_buffer2_reg[974]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.867     1.930    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  TX_buffer2_reg[974]/C
                         clock pessimism             -0.087     1.843    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)        -0.007     1.836    TX_buffer2_reg[974]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 receiver/BTF_Buffer_reg[775]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[776]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.498%)  route 0.151ns (50.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.565     1.541    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  receiver/BTF_Buffer_reg[775]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.148     1.689 r  receiver/BTF_Buffer_reg[775]/Q
                         net (fo=1, routed)           0.151     1.840    receiver_n_1285
    SLICE_X52Y49         FDRE                                         r  BTF_capture_reg[776]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.838     1.901    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  BTF_capture_reg[776]/C
                         clock pessimism             -0.087     1.814    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.011     1.825    BTF_capture_reg[776]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 receiver/BTF_Buffer_reg[771]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[772]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.904%)  route 0.193ns (54.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.565     1.541    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  receiver/BTF_Buffer_reg[771]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  receiver/BTF_Buffer_reg[771]/Q
                         net (fo=1, routed)           0.193     1.899    receiver_n_1289
    SLICE_X52Y49         FDRE                                         r  BTF_capture_reg[772]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.838     1.901    CLK100MHZ_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  BTF_capture_reg[772]/C
                         clock pessimism             -0.087     1.814    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.064     1.878    BTF_capture_reg[772]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 receiver/BTF_RXBuffer_reg[749]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver/BTF_Buffer_reg[749]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.285%)  route 0.165ns (52.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.563     1.539    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  receiver/BTF_RXBuffer_reg[749]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  receiver/BTF_RXBuffer_reg[749]/Q
                         net (fo=2, routed)           0.165     1.852    receiver/BTF_RXBuffer__0[749]
    SLICE_X47Y49         FDRE                                         r  receiver/BTF_Buffer_reg[749]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.835     1.898    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  receiver/BTF_Buffer_reg[749]/C
                         clock pessimism             -0.087     1.811    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.019     1.830    receiver/BTF_Buffer_reg[749]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sender/TX_full_buffer1_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer1_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.536%)  route 0.216ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.557     1.533    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  sender/TX_full_buffer1_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sender/TX_full_buffer1_reg[105]/Q
                         net (fo=1, routed)           0.216     1.890    sender/in24[39]
    SLICE_X31Y64         FDRE                                         r  sender/TX_full_buffer1_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.824     1.888    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y64         FDRE                                         r  sender/TX_full_buffer1_reg[97]/C
                         clock pessimism             -0.092     1.796    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.070     1.866    sender/TX_full_buffer1_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 BTF_capture_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_buffer2_reg[973]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.553%)  route 0.181ns (52.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.569     1.545    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  BTF_capture_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  BTF_capture_reg[1076]/Q
                         net (fo=1, routed)           0.181     1.890    BTF_capture_reg_n_0_[1076]
    SLICE_X54Y50         FDRE                                         r  TX_buffer2_reg[973]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.835     1.899    CLK100MHZ_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  TX_buffer2_reg[973]/C
                         clock pessimism             -0.087     1.812    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.052     1.864    TX_buffer2_reg[973]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sender/TX_full_buffer2_reg[1332]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/TX_full_buffer2_reg[1324]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.916%)  route 0.210ns (50.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.567     1.543    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  sender/TX_full_buffer2_reg[1332]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.707 r  sender/TX_full_buffer2_reg[1332]/Q
                         net (fo=1, routed)           0.210     1.917    sender/in33[764]
    SLICE_X50Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.962 r  sender/TX_full_buffer2[1324]_i_1/O
                         net (fo=1, routed)           0.000     1.962    sender/TX_full_buffer2[1324]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  sender/TX_full_buffer2_reg[1324]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.835     1.899    sender/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  sender/TX_full_buffer2_reg[1324]/C
                         clock pessimism             -0.087     1.812    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     1.933    sender/TX_full_buffer2_reg[1324]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 receiver/BTF_Buffer_reg[1940]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTF_capture_reg[1941]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.149%)  route 0.199ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.564     1.540    receiver/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  receiver/BTF_Buffer_reg[1940]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  receiver/BTF_Buffer_reg[1940]/Q
                         net (fo=1, routed)           0.199     1.903    receiver_n_120
    SLICE_X42Y50         FDRE                                         r  BTF_capture_reg[1941]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.832     1.895    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  BTF_capture_reg[1941]/C
                         clock pessimism             -0.087     1.808    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.063     1.871    BTF_capture_reg[1941]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK    n/a            10.000        10.000      0.000      DNA_PORT_X0Y0  device_DNA_inst/DNA_PORT_inst/CLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X60Y58   BTF_capture_reg[1000]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X60Y55   BTF_capture_reg[1001]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X64Y55   BTF_capture_reg[1002]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X60Y55   BTF_capture_reg[1003]/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X46Y55   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X46Y55   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X30Y53   device_DNA_inst/DNA_PORT_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X30Y53   device_DNA_inst/DNA_PORT_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X30Y53   device_DNA_inst/DNA_PORT_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X30Y51   device_DNA_inst/DNA_PORT_counter_reg[3]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X31Y52   device_DNA_inst/DNA_PORT_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X30Y52   device_DNA_inst/DNA_PORT_counter_reg[5]/C
Low Pulse Width   Slow    FDSE/C          n/a            0.500         5.000       4.500      SLICE_X29Y54   device_DNA_inst/DNA_PORT_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X30Y52   device_DNA_inst/DNA_PORT_value_reg[60]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X46Y55   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         5.000       4.020      SLICE_X46Y55   sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X60Y58   BTF_capture_reg[1000]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X60Y58   BTF_capture_reg[1008]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X28Y48   BTF_capture_reg[100]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X2Y46    BTF_capture_reg[183]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X54Y62   BTF_capture_reg[816]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X48Y64   BTF_capture_reg[817]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y64   BTF_capture_reg[819]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X52Y64   BTF_capture_reg[823]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.419ns (44.045%)  route 0.532ns (55.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.554     4.471    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X47Y57         FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDPE (Prop_fdpe_C_Q)         0.419     4.890 f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.532     5.422    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X47Y55         FDPE                                         f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       1.438    14.205    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X47Y55         FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism              0.242    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X47Y55         FDPE (Recov_fdpe_C_PRE)     -0.534    13.878    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         13.878    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  8.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.561     1.537    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X47Y57         FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDPE (Prop_fdpe_C_Q)         0.128     1.665 f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.182     1.848    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X47Y55         FDPE                                         f  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=11269, routed)       0.831     1.895    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X47Y55         FDPE                                         r  sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.341     1.554    
    SLICE_X47Y55         FDPE (Remov_fdpe_C_PRE)     -0.149     1.405    sender/transmitter_FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.442    





