// Seed: 919636284
module module_0 (
    input  tri0 id_0,
    output wire id_1
);
  assign id_1 = -1'd0;
  assign module_1.id_6 = 0;
  assign id_1 = -1'd0;
  assign #(1) id_1 = 1;
  final $signed(94);
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    input wor id_0
    , id_9,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    input wor _id_4,
    output supply0 id_5,
    input uwire id_6,
    output uwire id_7[1 : id_4]
);
  assign id_1 = (-1);
  module_0 modCall_1 (
      id_6,
      id_7
  );
endmodule
