`timescale 1ns/1ns

module RansacNiosTB;

reg	CLOCK_50;
reg	KEY;
reg	[31:0] data_in;
wire	[31:0] data_out;
integer i;


RansacNios DUV(
	CLOCK_50,
	data_in,
	KEY,
	data_out
);


always #10 CLOCK_50 = !CLOCK_50;

initial
begin
	$monitor ($time, "i = %d, data_in = %d", i, data_in);
	CLOCK_50 = 0;
	KEY = 0;
	#100 KEY = 1;
	for (i = 0; i < 10; i = i + 1)
	begin
		@ (posedge CLOCK_50);
		data_in = i;
	end
end


endmodule
