INFO-FLOW: Workspace /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus opened at Fri Sep 08 14:07:58 UTC 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 2.76 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.87 sec.
Execute     create_clock -period 3.1 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.1 -name default 
Execute       ap_set_clock -name default -period 3.1 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.1ns.
Execute     set_clock_uncertainty 0.2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
Execute       ap_set_clock -name default -uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.189 GB.
Execute         set_directive_top ethernet_header_inserter -name=ethernet_header_inserter 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.08 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.clang.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.94 seconds. Elapsed time: 5.76 seconds; current allocated memory: 1.191 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.g.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 2.46 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ethernet_header_inserter -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ethernet_header_inserter -reflow-float-conversion -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.9 sec.
Execute         run_link_or_opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ethernet_header_inserter 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ethernet_header_inserter -mllvm -hls-db-dir -mllvm /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.1 -x ir /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,873 Compile/Link /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,873 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,224 Unroll/Inline /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,224 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 823 Performance/Pipeline /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 823 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 874 Optimizations /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 874 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_282_3' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:282:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_2' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:275:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:269:21)
INFO: [HLS 214-291] Loop 'data_ops' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:255:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_282_3' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:282:21) in function 'compute_and_insert_ip_checksum' completely with a factor of 4 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_2' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:275:21) in function 'compute_and_insert_ip_checksum' completely with a factor of 7 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:269:21) in function 'compute_and_insert_ip_checksum' completely with a factor of 15 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO: [HLS 214-186] Unrolling loop 'data_ops' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:255:13) in function 'compute_and_insert_ip_checksum' completely with a factor of 30 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:229:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.67 seconds. Elapsed time: 8.8 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.192 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ethernet_header_inserter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.0.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.g.1.bc to /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'ethernet_header_inserter' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:308:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'broadcaster_and_mac_request'
	 'compute_and_insert_ip_checksum'
	 'handle_output'.
Command           transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'compute_and_insert_ip_checksum' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:227:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.220 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process handle_output has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for ethernet_header_inserter because entry_proc has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for ethernet_header_inserter because broadcaster_and_mac_request has non-FIFO I/O
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.253 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.52 sec.
Command       elaborate done; 15.09 sec.
Execute       ap_eval exec zip -j /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ethernet_header_inserter' ...
Execute         ap_set_top_model ethernet_header_inserter 
Execute         get_model_list ethernet_header_inserter -filter all-wo-channel -topdown 
Execute         preproc_iomode -model ethernet_header_inserter 
Execute         preproc_iomode -model handle_output 
Execute         preproc_iomode -model compute_and_insert_ip_checksum 
Execute         preproc_iomode -model broadcaster_and_mac_request 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list ethernet_header_inserter -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc broadcaster_and_mac_request compute_and_insert_ip_checksum handle_output ethernet_header_inserter
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : broadcaster_and_mac_request ...
Execute         set_default_model broadcaster_and_mac_request 
Execute         apply_spec_resource_limit broadcaster_and_mac_request 
INFO-FLOW: Configuring Module : compute_and_insert_ip_checksum ...
Execute         set_default_model compute_and_insert_ip_checksum 
Execute         apply_spec_resource_limit compute_and_insert_ip_checksum 
INFO-FLOW: Configuring Module : handle_output ...
Execute         set_default_model handle_output 
Execute         apply_spec_resource_limit handle_output 
INFO-FLOW: Configuring Module : ethernet_header_inserter ...
Execute         set_default_model ethernet_header_inserter 
Execute         apply_spec_resource_limit ethernet_header_inserter 
INFO-FLOW: Model list for preprocess: entry_proc broadcaster_and_mac_request compute_and_insert_ip_checksum handle_output ethernet_header_inserter
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: broadcaster_and_mac_request ...
Execute         set_default_model broadcaster_and_mac_request 
Execute         cdfg_preprocess -model broadcaster_and_mac_request 
Execute         rtl_gen_preprocess broadcaster_and_mac_request 
INFO-FLOW: Preprocessing Module: compute_and_insert_ip_checksum ...
Execute         set_default_model compute_and_insert_ip_checksum 
Execute         cdfg_preprocess -model compute_and_insert_ip_checksum 
Execute         rtl_gen_preprocess compute_and_insert_ip_checksum 
INFO-FLOW: Preprocessing Module: handle_output ...
Execute         set_default_model handle_output 
Execute         cdfg_preprocess -model handle_output 
Execute         rtl_gen_preprocess handle_output 
INFO-FLOW: Preprocessing Module: ethernet_header_inserter ...
Execute         set_default_model ethernet_header_inserter 
Execute         cdfg_preprocess -model ethernet_header_inserter 
Execute         rtl_gen_preprocess ethernet_header_inserter 
INFO-FLOW: Model list for synthesis: entry_proc broadcaster_and_mac_request compute_and_insert_ip_checksum handle_output ethernet_header_inserter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.253 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'broadcaster_and_mac_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model broadcaster_and_mac_request 
Execute         schedule -model broadcaster_and_mac_request 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'broadcaster_and_mac_request'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'broadcaster_and_mac_request'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.sched.adb -f 
INFO-FLOW: Finish scheduling broadcaster_and_mac_request.
Execute         set_default_model broadcaster_and_mac_request 
Execute         bind -model broadcaster_and_mac_request 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.254 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.bind.adb -f 
INFO-FLOW: Finish binding broadcaster_and_mac_request.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_and_insert_ip_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_and_insert_ip_checksum 
Execute         schedule -model compute_and_insert_ip_checksum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_and_insert_ip_checksum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'compute_and_insert_ip_checksum'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.257 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.sched.adb -f 
INFO-FLOW: Finish scheduling compute_and_insert_ip_checksum.
Execute         set_default_model compute_and_insert_ip_checksum 
Execute         bind -model compute_and_insert_ip_checksum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.257 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.bind.adb -f 
INFO-FLOW: Finish binding compute_and_insert_ip_checksum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model handle_output 
Execute         schedule -model handle_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'handle_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.258 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.sched.adb -f 
INFO-FLOW: Finish scheduling handle_output.
Execute         set_default_model handle_output 
Execute         bind -model handle_output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.258 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.bind.adb -f 
INFO-FLOW: Finish binding handle_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ethernet_header_inserter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ethernet_header_inserter 
Execute         schedule -model ethernet_header_inserter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_handle_output_U0 (from entry_proc_U0 to handle_output_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.258 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.sched.adb -f 
INFO-FLOW: Finish scheduling ethernet_header_inserter.
Execute         set_default_model ethernet_header_inserter 
Execute         bind -model ethernet_header_inserter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.258 GB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.bind.adb -f 
INFO-FLOW: Finish binding ethernet_header_inserter.
Execute         get_model_list ethernet_header_inserter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess broadcaster_and_mac_request 
Execute         rtl_gen_preprocess compute_and_insert_ip_checksum 
Execute         rtl_gen_preprocess handle_output 
Execute         rtl_gen_preprocess ethernet_header_inserter 
INFO-FLOW: Model list for RTL generation: entry_proc broadcaster_and_mac_request compute_and_insert_ip_checksum handle_output ethernet_header_inserter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix ethernet_header_inserter_ -sub_prefix ethernet_header_inserter_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.258 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/vhdl/ethernet_header_inserter_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/verilog/ethernet_header_inserter_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model entry_proc -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'broadcaster_and_mac_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model broadcaster_and_mac_request -top_prefix ethernet_header_inserter_ -sub_prefix ethernet_header_inserter_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'bmr_fsm_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'broadcaster_and_mac_request' pipeline 'broadcaster_and_mac_request' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'broadcaster_and_mac_request'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.258 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute         gen_rtl broadcaster_and_mac_request -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/vhdl/ethernet_header_inserter_broadcaster_and_mac_request 
Execute         gen_rtl broadcaster_and_mac_request -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/verilog/ethernet_header_inserter_broadcaster_and_mac_request 
Execute         syn_report -csynth -model broadcaster_and_mac_request -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/broadcaster_and_mac_request_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model broadcaster_and_mac_request -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/broadcaster_and_mac_request_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model broadcaster_and_mac_request -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model broadcaster_and_mac_request -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.adb 
Execute         db_write -model broadcaster_and_mac_request -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info broadcaster_and_mac_request -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_and_insert_ip_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_and_insert_ip_checksum -top_prefix ethernet_header_inserter_ -sub_prefix ethernet_header_inserter_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_and_insert_ip_checksum' pipeline 'compute_and_insert_ip_checksum' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_and_insert_ip_checksum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.262 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_and_insert_ip_checksum -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/vhdl/ethernet_header_inserter_compute_and_insert_ip_checksum 
Execute         gen_rtl compute_and_insert_ip_checksum -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/verilog/ethernet_header_inserter_compute_and_insert_ip_checksum 
Execute         syn_report -csynth -model compute_and_insert_ip_checksum -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/compute_and_insert_ip_checksum_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model compute_and_insert_ip_checksum -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/compute_and_insert_ip_checksum_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model compute_and_insert_ip_checksum -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -model compute_and_insert_ip_checksum -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.adb 
Command         db_write done; 0.16 sec.
Execute         db_write -model compute_and_insert_ip_checksum -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_and_insert_ip_checksum -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model handle_output -top_prefix ethernet_header_inserter_ -sub_prefix ethernet_header_inserter_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'mw_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_word_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'previous_word_keep' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'handle_output' pipeline 'handle_output' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.268 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute         gen_rtl handle_output -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/vhdl/ethernet_header_inserter_handle_output 
Execute         gen_rtl handle_output -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/verilog/ethernet_header_inserter_handle_output 
Execute         syn_report -csynth -model handle_output -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/handle_output_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model handle_output -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/handle_output_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model handle_output -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model handle_output -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.adb 
Execute         db_write -model handle_output -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info handle_output -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ethernet_header_inserter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ethernet_header_inserter -top_prefix  -sub_prefix ethernet_header_inserter_ -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/dataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/arpTableReplay' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/arpTableRequest' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/myMacAddress' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/regSubNetMask' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ethernet_header_inserter/regDefaultGateway' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'ethernet_header_inserter' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ethernet_header_inserter'.
INFO: [RTMG 210-285] Implementing FIFO 'myMacAddress_c_U(ethernet_header_inserter_fifo_w48_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ip_header_out_U(ethernet_header_inserter_fifo_w1024_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'no_ip_header_out_U(ethernet_header_inserter_fifo_w1024_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ip_header_checksum_U(ethernet_header_inserter_fifo_w1024_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_handle_output_U0_U(ethernet_header_inserter_start_for_handle_output_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_and_insert_ip_checksum_U0_U(ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.270 GB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute         gen_rtl ethernet_header_inserter -istop -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/vhdl/ethernet_header_inserter 
Execute         gen_rtl ethernet_header_inserter -istop -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/verilog/ethernet_header_inserter 
Execute         syn_report -csynth -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/ethernet_header_inserter_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/ethernet_header_inserter_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -model ethernet_header_inserter -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.adb 
Execute         db_write -model ethernet_header_inserter -bindview -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ethernet_header_inserter -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.constraint.tcl 
Execute         syn_report -designview -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.design.xml 
Command         syn_report done; 0.43 sec.
Execute         syn_report -csynthDesign -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth.rpt -MHOut /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model ethernet_header_inserter -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.protoinst 
Execute         sc_get_clocks ethernet_header_inserter 
Execute         sc_get_portdomain ethernet_header_inserter 
INFO-FLOW: Model list for RTL component generation: entry_proc broadcaster_and_mac_request compute_and_insert_ip_checksum handle_output ethernet_header_inserter
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [broadcaster_and_mac_request] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.compgen.tcl 
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Handling components in module [compute_and_insert_ip_checksum] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.compgen.tcl 
INFO-FLOW: Handling components in module [handle_output] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.compgen.tcl 
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Found component ethernet_header_inserter_regslice_both.
INFO-FLOW: Append model ethernet_header_inserter_regslice_both
INFO-FLOW: Handling components in module [ethernet_header_inserter] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.compgen.tcl 
INFO-FLOW: Found component ethernet_header_inserter_fifo_w48_d4_S.
INFO-FLOW: Append model ethernet_header_inserter_fifo_w48_d4_S
INFO-FLOW: Found component ethernet_header_inserter_fifo_w1024_d16_A.
INFO-FLOW: Append model ethernet_header_inserter_fifo_w1024_d16_A
INFO-FLOW: Found component ethernet_header_inserter_fifo_w1024_d16_A.
INFO-FLOW: Append model ethernet_header_inserter_fifo_w1024_d16_A
INFO-FLOW: Found component ethernet_header_inserter_fifo_w1024_d16_A.
INFO-FLOW: Append model ethernet_header_inserter_fifo_w1024_d16_A
INFO-FLOW: Found component ethernet_header_inserter_start_for_handle_output_U0.
INFO-FLOW: Append model ethernet_header_inserter_start_for_handle_output_U0
INFO-FLOW: Found component ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0.
INFO-FLOW: Append model ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model broadcaster_and_mac_request
INFO-FLOW: Append model compute_and_insert_ip_checksum
INFO-FLOW: Append model handle_output
INFO-FLOW: Append model ethernet_header_inserter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_regslice_both ethernet_header_inserter_fifo_w48_d4_S ethernet_header_inserter_fifo_w1024_d16_A ethernet_header_inserter_fifo_w1024_d16_A ethernet_header_inserter_fifo_w1024_d16_A ethernet_header_inserter_start_for_handle_output_U0 ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0 entry_proc broadcaster_and_mac_request compute_and_insert_ip_checksum handle_output ethernet_header_inserter
INFO-FLOW: Generating /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_regslice_both
INFO-FLOW: To file: write model ethernet_header_inserter_fifo_w48_d4_S
INFO-FLOW: To file: write model ethernet_header_inserter_fifo_w1024_d16_A
INFO-FLOW: To file: write model ethernet_header_inserter_fifo_w1024_d16_A
INFO-FLOW: To file: write model ethernet_header_inserter_fifo_w1024_d16_A
INFO-FLOW: To file: write model ethernet_header_inserter_start_for_handle_output_U0
INFO-FLOW: To file: write model ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model broadcaster_and_mac_request
INFO-FLOW: To file: write model compute_and_insert_ip_checksum
INFO-FLOW: To file: write model handle_output
INFO-FLOW: To file: write model ethernet_header_inserter
INFO-FLOW: Generating /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.100 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/vlog' tclDir='/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db' modelList='ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_fifo_w48_d4_S
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_start_for_handle_output_U0
ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0
entry_proc
broadcaster_and_mac_request
compute_and_insert_ip_checksum
handle_output
ethernet_header_inserter
' expOnly='0'
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.273 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='ethernet_header_inserter_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name broadcaster_and_mac_request
INFO-FLOW: No bind nodes found for module_name handle_output
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_fifo_w48_d4_S
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_start_for_handle_output_U0
ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0
entry_proc
broadcaster_and_mac_request
compute_and_insert_ip_checksum
handle_output
ethernet_header_inserter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.constraint.tcl 
Execute         sc_get_clocks ethernet_header_inserter 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST ethernet_header_inserter MODULE2INSTS {ethernet_header_inserter ethernet_header_inserter broadcaster_and_mac_request broadcaster_and_mac_request_U0 compute_and_insert_ip_checksum compute_and_insert_ip_checksum_U0 entry_proc entry_proc_U0 handle_output handle_output_U0} INST2MODULE {ethernet_header_inserter ethernet_header_inserter broadcaster_and_mac_request_U0 broadcaster_and_mac_request compute_and_insert_ip_checksum_U0 compute_and_insert_ip_checksum entry_proc_U0 entry_proc handle_output_U0 handle_output} INSTDATA {ethernet_header_inserter {DEPTH 1 CHILDREN {broadcaster_and_mac_request_U0 compute_and_insert_ip_checksum_U0 entry_proc_U0 handle_output_U0}} broadcaster_and_mac_request_U0 {DEPTH 2 CHILDREN {}} compute_and_insert_ip_checksum_U0 {DEPTH 2 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} handle_output_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {compute_and_insert_ip_checksum {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_15_fu_1648_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_1652_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_16_fu_1664_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_1_fu_1668_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_2_fu_1593_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_3_fu_1684_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_18_fu_1696_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_4_fu_1700_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_5_fu_1716_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_20_fu_1728_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_6_fu_1732_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_21_fu_1744_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_7_fu_1748_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_22_fu_1760_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_8_fu_1764_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_9_fu_1780_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_24_fu_1792_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_10_fu_1796_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_11_fu_1812_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_26_fu_1824_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_12_fu_1828_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_13_fu_1844_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:271 VARIABLE add_ln271_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_1864_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_1_fu_1877_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_2_fu_1897_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_3_fu_1917_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_4_fu_1937_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_5_fu_1957_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_6_fu_1977_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:277 VARIABLE add_ln277_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_fu_1995_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284 VARIABLE add_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_1_fu_2009_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284 VARIABLE add_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_2_fu_2023_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284 VARIABLE add_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_3_fu_2037_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:284 VARIABLE add_ln284_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_2091_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:287 VARIABLE add_ln287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_fu_2103_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:288 VARIABLE add_ln288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_1_fu_2117_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:290 VARIABLE add_ln290_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_2139_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:291 VARIABLE add_ln291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_1_fu_2157_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292 VARIABLE add_ln292_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_2166_p2 SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:292 VARIABLE add_ln292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ethernet_header_inserter {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME myMacAddress_c_U SOURCE /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/ethernet_inserter/ethernet_header_inserter.cpp:321 VARIABLE myMacAddress_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} broadcaster_and_mac_request {AREA {DSP 0 BRAM 0 URAM 0}} handle_output {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.276 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ethernet_header_inserter.
INFO: [VLOG 209-307] Generating Verilog RTL for ethernet_header_inserter.
Execute         syn_report -model ethernet_header_inserter -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 355.12 MHz
Command       autosyn done; 4.17 sec.
Command     csynth_design done; 19.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.87 seconds. CPU system time: 1.82 seconds. Elapsed time: 19.4 seconds; current allocated memory: 89.633 MB.
Execute     export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ethernet_header_inserter xml_exists=0
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ethernet_header_inserter
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_regslice_both
ethernet_header_inserter_fifo_w48_d4_S
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_fifo_w1024_d16_A
ethernet_header_inserter_start_for_handle_output_U0
ethernet_header_inserter_start_for_compute_and_insert_ip_checksum_U0
entry_proc
broadcaster_and_mac_request
compute_and_insert_ip_checksum
handle_output
ethernet_header_inserter
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/broadcaster_and_mac_request.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/compute_and_insert_ip_checksum.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/handle_output.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.constraint.tcl 
Execute       sc_get_clocks ethernet_header_inserter 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ethernet_header_inserter
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ethernet_header_inserter
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.constraint.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/ethernet_header_inserter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ETH_inserter_hls_prj/ultrascale_plus/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s ETH_inserter_hls_prj/ultrascale_plus/impl/export.zip 
INFO: [HLS 200-802] Generated output file ETH_inserter_hls_prj/ultrascale_plus/impl/export.zip
Command     export_design done; 14.34 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.87 seconds. CPU system time: 1.3 seconds. Elapsed time: 14.34 seconds; current allocated memory: 6.625 MB.
Execute     cleanup_all 
