{
 "description": "Negative edge triggered D flip-flop (Q output UDP) with both active high reset and set (set dominate). Includes VPWR and VGND power pins.",
 "file_prefix": "sky130_fd_sc_hs__udp_dff_nsr_pp_pg",
 "library": "sky130_fd_sc_hs",
 "name": "udp_dff$NSR_pp$PG",
 "parameters": [],
 "ports": [
  [
   "signal",
   "Q",
   "output",
   ""
  ],
  [
   "signal",
   "SET",
   "input",
   ""
  ],
  [
   "signal",
   "RESET",
   "input",
   ""
  ],
  [
   "signal",
   "CLK_N",
   "input",
   ""
  ],
  [
   "signal",
   "D",
   "input",
   ""
  ],
  [
   "power",
   "VPWR",
   "input",
   "supply1"
  ],
  [
   "power",
   "VGND",
   "input",
   "supply0"
  ]
 ],
 "type": "primitive",
 "verilog_name": "sky130_fd_sc_hs__udp_dff$NSR_pp$PG"
}