_108__GraphicsLevel_2_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_108__GraphicsLevel_2_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_109__GraphicsLevel_2_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_109__GraphicsLevel_2_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_110__GraphicsLevel_2_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_110__GraphicsLevel_2_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_111__GraphicsLevel_2_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_111__GraphicsLevel_2_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_112__GraphicsLevel_2_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_112__GraphicsLevel_2_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_113__GraphicsLevel_2_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_113__GraphicsLevel_2_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_114__GraphicsLevel_2_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_114__GraphicsLevel_2_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_114__GraphicsLevel_2_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_114__GraphicsLevel_2_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_114__GraphicsLevel_2_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_114__GraphicsLevel_2_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_114__GraphicsLevel_2_SclkDid_MASK 0xff000000
#define DPM_TABLE_114__GraphicsLevel_2_SclkDid__SHIFT 0x18
#define DPM_TABLE_115__GraphicsLevel_2_PowerThrottle_MASK 0xff
#define DPM_TABLE_115__GraphicsLevel_2_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_115__GraphicsLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_115__GraphicsLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_115__GraphicsLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_115__GraphicsLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_115__GraphicsLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_115__GraphicsLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_116__GraphicsLevel_2_padding_2_MASK 0xff
#define DPM_TABLE_116__GraphicsLevel_2_padding_2__SHIFT 0x0
#define DPM_TABLE_116__GraphicsLevel_2_padding_1_MASK 0xff00
#define DPM_TABLE_116__GraphicsLevel_2_padding_1__SHIFT 0x8
#define DPM_TABLE_116__GraphicsLevel_2_padding_0_MASK 0xff0000
#define DPM_TABLE_116__GraphicsLevel_2_padding_0__SHIFT 0x10
#define DPM_TABLE_116__GraphicsLevel_2_DeepSleepDivId_MASK 0xff000000
#define DPM_TABLE_116__GraphicsLevel_2_DeepSleepDivId__SHIFT 0x18
#define DPM_TABLE_117__GraphicsLevel_3_Flags_MASK 0xffffffff
#define DPM_TABLE_117__GraphicsLevel_3_Flags__SHIFT 0x0
#define DPM_TABLE_118__GraphicsLevel_3_MinVddc_MASK 0xffffffff
#define DPM_TABLE_118__GraphicsLevel_3_MinVddc__SHIFT 0x0
#define DPM_TABLE_119__GraphicsLevel_3_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_119__GraphicsLevel_3_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_120__GraphicsLevel_3_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_120__GraphicsLevel_3_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_121__GraphicsLevel_3_ActivityLevel_MASK 0xffff
#define DPM_TABLE_121__GraphicsLevel_3_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_121__GraphicsLevel_3_padding1_MASK 0xff0000
#define DPM_TABLE_121__GraphicsLevel_3_padding1__SHIFT 0x10
#define DPM_TABLE_121__GraphicsLevel_3_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_121__GraphicsLevel_3_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_122__GraphicsLevel_3_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_122__GraphicsLevel_3_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_123__GraphicsLevel_3_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_123__GraphicsLevel_3_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_124__GraphicsLevel_3_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_124__GraphicsLevel_3_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_125__GraphicsLevel_3_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_125__GraphicsLevel_3_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_126__GraphicsLevel_3_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_126__GraphicsLevel_3_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_127__GraphicsLevel_3_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_127__GraphicsLevel_3_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_128__GraphicsLevel_3_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_128__GraphicsLevel_3_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_128__GraphicsLevel_3_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_128__GraphicsLevel_3_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_128__GraphicsLevel_3_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_128__GraphicsLevel_3_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_128__GraphicsLevel_3_SclkDid_MASK 0xff000000
#define DPM_TABLE_128__GraphicsLevel_3_SclkDid__SHIFT 0x18
#define DPM_TABLE_129__GraphicsLevel_3_PowerThrottle_MASK 0xff
#define DPM_TABLE_129__GraphicsLevel_3_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_129__GraphicsLevel_3_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_129__GraphicsLevel_3_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_129__GraphicsLevel_3_DownHyst_MASK 0xff0000
#define DPM_TABLE_129__GraphicsLevel_3_DownHyst__SHIFT 0x10
#define DPM_TABLE_129__GraphicsLevel_3_UpHyst_MASK 0xff000000
#define DPM_TABLE_129__GraphicsLevel_3_UpHyst__SHIFT 0x18
#define DPM_TABLE_130__GraphicsLevel_3_padding_2_MASK 0xff
#define DPM_TABLE_130__GraphicsLevel_3_padding_2__SHIFT 0x0
#define DPM_TABLE_130__GraphicsLevel_3_padding_1_MASK 0xff00
#define DPM_TABLE_130__GraphicsLevel_3_padding_1__SHIFT 0x8
#define DPM_TABLE_130__GraphicsLevel_3_padding_0_MASK 0xff0000
#define DPM_TABLE_130__GraphicsLevel_3_padding_0__SHIFT 0x10
#define DPM_TABLE_130__GraphicsLevel_3_DeepSleepDivId_MASK 0xff000000
#define DPM_TABLE_130__GraphicsLevel_3_DeepSleepDivId__SHIFT 0x18
#define DPM_TABLE_131__GraphicsLevel_4_Flags_MASK 0xffffffff
#define DPM_TABLE_131__GraphicsLevel_4_Flags__SHIFT 0x0
#define DPM_TABLE_132__GraphicsLevel_4_MinVddc_MASK 0xffffffff
#define DPM_TABLE_132__GraphicsLevel_4_MinVddc__SHIFT 0x0
#define DPM_TABLE_133__GraphicsLevel_4_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_133__GraphicsLevel_4_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_134__GraphicsLevel_4_SclkFrequency_MASK 0xffffffff
#define DPM_TABLE_134__GraphicsLevel_4_SclkFrequency__SHIFT 0x0
#define DPM_TABLE_135__GraphicsLevel_4_ActivityLevel_MASK 0xffff
#define DPM_TABLE_135__GraphicsLevel_4_ActivityLevel__SHIFT 0x0
#define DPM_TABLE_135__GraphicsLevel_4_padding1_MASK 0xff0000
#define DPM_TABLE_135__GraphicsLevel_4_padding1__SHIFT 0x10
#define DPM_TABLE_135__GraphicsLevel_4_pcieDpmLevel_MASK 0xff000000
#define DPM_TABLE_135__GraphicsLevel_4_pcieDpmLevel__SHIFT 0x18
#define DPM_TABLE_136__GraphicsLevel_4_CgSpllFuncCntl3_MASK 0xffffffff
#define DPM_TABLE_136__GraphicsLevel_4_CgSpllFuncCntl3__SHIFT 0x0
#define DPM_TABLE_137__GraphicsLevel_4_CgSpllFuncCntl4_MASK 0xffffffff
#define DPM_TABLE_137__GraphicsLevel_4_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_138__GraphicsLevel_4_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_138__GraphicsLevel_4_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_139__GraphicsLevel_4_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_139__GraphicsLevel_4_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_140__GraphicsLevel_4_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_140__GraphicsLevel_4_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_141__GraphicsLevel_4_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_141__GraphicsLevel_4_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_142__GraphicsLevel_4_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_142__GraphicsLevel_4_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_142__GraphicsLevel_4_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_142__GraphicsLevel_4_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_142__GraphicsLevel_4_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_142__GraphicsLevel_4_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_142__GraphicsLevel_4_SclkDid_MASK 0xff000000
#define DPM_TABLE_142__GraphicsLevel_4_SclkDid__SHIFT 0x18
#define DPM_TABLE_143__GraphicsLevel_4_PowerThrottle_MASK 0xff
#define DPM_TABLE_143__GraphicsLevel_4_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_143__GraphicsLevel_4_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_143__GraphicsLevel_4_VoltageDownH