{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698813033120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698813033126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 12:30:32 2023 " "Processing started: Wed Nov 01 12:30:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698813033126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698813033126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AD9226_RGMII -c AD9226_RGMII " "Command: quartus_sta AD9226_RGMII -c AD9226_RGMII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698813033126 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1698813033244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698813033418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698813033418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033454 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gjf1 " "Entity dcfifo_gjf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h7k1 " "Entity dcfifo_h7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698813033683 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1698813033683 ""}
{ "Info" "ISTA_SDC_FOUND" "AD9226_RGMII.sdc " "Reading SDC File: 'AD9226_RGMII.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698813033697 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698813033698 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698813033698 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698813033698 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698813033707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698813033707 "|AD9226_RGMII|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) eth_rxc (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) eth_rxc (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813033719 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698813033719 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698813033720 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698813033727 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698813033777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698813033777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.032 " "Worst-case setup slack is -2.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.032             -40.940 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.032             -40.940 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898               0.000 eth_rxc  " "    1.898               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.147               0.000 clk  " "    9.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.415               0.000 altera_reserved_tck  " "   43.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.691 " "Worst-case hold slack is -0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691              -1.371 eth_rxc  " "   -0.691              -1.371 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 clk  " "    0.422               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.446               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.053 " "Worst-case recovery slack is 96.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.053               0.000 altera_reserved_tck  " "   96.053               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.393 " "Worst-case removal slack is 1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 altera_reserved_tck  " "    1.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.663 " "Worst-case minimum pulse width slack is 3.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.663               0.000 eth_rxc  " "    3.663               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.689               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.689               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 clk  " "    9.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.388               0.000 altera_reserved_tck  " "   49.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813033796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813033796 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 75 synchronizer chains. " "Report Metastability: Found 75 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 75 " "Number of Synchronizer Chains Found: 75" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.307 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.307" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.322 ns " "Worst Case Available Settling Time: 7.322 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813033886 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698813033886 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698813033890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698813033909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698813034248 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698813034406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698813034406 "|AD9226_RGMII|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) eth_rxc (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) eth_rxc (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034410 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698813034410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698813034437 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698813034437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.160 " "Worst-case setup slack is -1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160             -21.391 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.160             -21.391 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 eth_rxc  " "    1.703               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.933               0.000 clk  " "    9.933               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.830               0.000 altera_reserved_tck  " "   43.830               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -0.735 eth_rxc  " "   -0.374              -0.735 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.398               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.364 " "Worst-case recovery slack is 96.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.364               0.000 altera_reserved_tck  " "   96.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.246 " "Worst-case removal slack is 1.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.246               0.000 altera_reserved_tck  " "    1.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.666 " "Worst-case minimum pulse width slack is 3.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.666               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.666               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.668               0.000 eth_rxc  " "    3.668               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.595               0.000 clk  " "    9.595               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.229               0.000 altera_reserved_tck  " "   49.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034464 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 75 synchronizer chains. " "Report Metastability: Found 75 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 75 " "Number of Synchronizer Chains Found: 75" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.307 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.307" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.887 ns " "Worst Case Available Settling Time: 7.887 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034566 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698813034566 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698813034572 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698813034702 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698813034702 "|AD9226_RGMII|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "eth_rxc (Rise) eth_rxc (Rise) setup and hold " "From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) eth_rxc (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) eth_rxc (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to eth_rxc (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698813034707 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698813034707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.425 " "Worst-case setup slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.425               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 eth_rxc  " "    2.062               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.248               0.000 clk  " "   15.248               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.487               0.000 altera_reserved_tck  " "   47.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clk  " "    0.138               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 eth_rxc  " "    0.138               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.155 " "Worst-case recovery slack is 98.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.155               0.000 altera_reserved_tck  " "   98.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.575 " "Worst-case removal slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.373 " "Worst-case minimum pulse width slack is 3.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.373               0.000 eth_rxc  " "    3.373               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.734               0.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.198               0.000 clk  " "    9.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.279               0.000 altera_reserved_tck  " "   49.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698813034750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698813034750 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 75 synchronizer chains. " "Report Metastability: Found 75 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 75 " "Number of Synchronizer Chains Found: 75" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.307 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.307" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.161 ns " "Worst Case Available Settling Time: 12.161 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698813034867 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698813034867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698813035142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698813035144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698813035243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 12:30:35 2023 " "Processing ended: Wed Nov 01 12:30:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698813035243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698813035243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698813035243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698813035243 ""}
