# ASM-FSM-Controller-VHDL-Nexys-A7
7-state ASM/FSM controller in VHDL for the Nexys A7, with next_state evaluated on the falling clock edge and present_state updated on the rising edge; verified using Tcl-driven simulation waveforms and on-board LED mapping.
