  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=chacha_kernel.cpp' from hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file 'C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha_kernel.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=test_chacha.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/test_chacha.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=chacha20_kernel' from hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a100tcsg324-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1465] Applying config ini 'csim.clean=0' from hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'sim.O=0' from hls_config.cfg(10)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/02_work/PDC/FPGA_Raz/FPGA/chacha20/chacha20/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../test_chacha.cpp in debug mode
   Compiling ../../../../chacha_kernel.cpp in debug mode
   Generating csim.exe
In file included from ../../../../test_chacha.cpp:2:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\ap_int.h:10:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\etc/ap_common.h:668:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\etc/ap_private.h:68:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\hls_half.h:26:
In file included from C:/AMDDesignTools/2025.2/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\hls_fpo.h:140:
In file included from C:/AMDDesignTools/2025.2/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/AMDDesignTools/2025.2/Vitis/include\gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/AMDDesignTools/2025.2/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../chacha_kernel.cpp:1:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\ap_int.h:10:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\etc/ap_common.h:668:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\etc/ap_private.h:68:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\hls_half.h:26:
In file included from C:/AMDDesignTools/2025.2/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/AMDDesignTools/2025.2/Vitis/include\hls_fpo.h:140:
In file included from C:/AMDDesignTools/2025.2/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/AMDDesignTools/2025.2/Vitis/include\gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/AMDDesignTools/2025.2/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
--- Incepe Simularea ---
State[0] = 0x48e90081
State[1] = 0xf390518c
State[2] = 0x224b1422
State[3] = 0x0e74bdb7
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.571 seconds; peak allocated memory: 135.461 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 15s
