INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/test_bench_test/DT_antiwindup.srcs/sources_1/imports/motor_dtf_antiwindup/DT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/test_bench_test/DT_antiwindup.srcs/sim_1/imports/motor_dtf_antiwindup/DT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github/embedded-DT/test_bench_test/DT_antiwindup.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
