Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 20:51:16 2025
| Host         : Vasile-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Control_control_sets_placed.rpt
| Design       : Control
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   292 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           41 |
| No           | No                    | Yes                    |              26 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1588 |          592 |
| Yes          | No                    | Yes                    |             189 |           56 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                          Enable Signal                         |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG          |                                                                | delta_rule_unit2/fpu_mul/rst_mul          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          |                                                                | delta_rule_unit3/fpu_mul/rst_mul          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          |                                                                | delta_rule_unit1/fpu_mul/rst_mul          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/FSM_sequential_state[2]_i_1__1_n_1 | delta_rule_unit1/fpu_adder2/rst_adder     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/FSM_sequential_state[2]_i_1__3_n_1 | delta_rule_unit3/fpu_adder2/rst_adder     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/FSM_sequential_state[2]_i_1__2_n_1 | delta_rule_unit2/fpu_adder2/rst_adder     |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/state[3]_i_1_n_1                           | rst_IBUF                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/state[3]_i_1__0_n_1                        | rst_IBUF                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/state[3]_i_1__2_n_1                   | delta_rule_unit2/fpu_mul/rst_mul          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/eZ0                                   | delta_rule_unit1/fpu_mul/eZ[6]_i_1__3_n_1 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/state[3]_i_1__3_n_1                   | delta_rule_unit3/fpu_mul/rst_mul          |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/state[3]_i_1__1_n_1                   | delta_rule_unit1/fpu_mul/rst_mul          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/eZ0                                   |                                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/sum_exp0                           |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/sum_exp0                           |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder1/sum_exp0                                 |                                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/sum_exp0                           |                                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/E_temp0                                    |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/eZ0                                        |                                           |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/E_temp[8]_i_1__2_n_1                  |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/eZ0                                   |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/eZ0                                   |                                           |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/E_temp[8]_i_1__1_n_1                  |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/E_temp0                                    |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/eZ0                                        |                                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/A_sgn0                                |                                           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/A_sgn0                                |                                           |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/M_full_reg[16]_i_1__3_n_1             |                                           |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/M_full_reg0                                |                                           |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/M_full_reg0                           |                                           |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/M_full_reg0                                |                                           |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/M_full_reg0                           |                                           |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/A_exp0                             |                                           |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/A_exp0                             |                                           |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/A_exp0                                     |                                           |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder2/A_exp0                                   |                                           |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/A_sgn0                                     |                                           |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/A_exp0                             |                                           |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder1/A_exp0                                   |                                           |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/mant0                                      |                                           |                4 |             23 |         5.75 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/mant0                                 |                                           |                3 |             23 |         7.67 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/mant0                                 |                                           |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG          |                                                                | rst_IBUF                                  |               13 |             23 |         1.77 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/mant0                                 |                                           |                4 |             23 |         5.75 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/mant0                                      |                                           |                5 |             23 |         4.60 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/A_mantissa[24]_i_1__1_n_1          |                                           |               21 |             24 |         1.14 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/B_mantissa[24]_i_1__3_n_1          |                                           |               23 |             24 |         1.04 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder2/A_mantissa[24]_i_1__0_n_1                |                                           |               19 |             24 |         1.26 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/A_mantissa[24]_i_1__2_n_1          |                                           |               18 |             24 |         1.33 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder1/B_mantissa[24]_i_1_n_1                   |                                           |               21 |             24 |         1.14 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/B_mantissa[24]_i_1__2_n_1          |                                           |               21 |             24 |         1.14 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder1/A_mantissa[24]_i_1_n_1                   |                                           |               20 |             24 |         1.20 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/A_mantissa[24]_i_1__3_n_1          |                                           |               20 |             24 |         1.20 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/B_mantissa[24]_i_1__1_n_1          |                                           |               20 |             24 |         1.20 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder1/sum_mantissa0                            |                                           |               17 |             25 |         1.47 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/sum_mantissa0                      |                                           |               14 |             25 |         1.79 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder2/sum_mantissa0                            |                                           |               15 |             25 |         1.67 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder2/B_mantissa[24]_i_1__0_n_1                |                                           |               22 |             25 |         1.14 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/sum_mantissa0                      |                                           |               15 |             25 |         1.67 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/sum_mantissa0                      |                                           |               15 |             25 |         1.67 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/product[31]_i_1__2_n_1                | delta_rule_unit2/fpu_mul/rst_mul          |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/product[31]_i_1__3_n_1                | delta_rule_unit3/fpu_mul/rst_mul          |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/product[31]_i_1_n_1                        | rst_IBUF                                  |                9 |             32 |         3.56 |
|  update_w_IBUF_BUFG     | w2[31]_i_1_n_1                                                 |                                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/product[31]_i_1__0_n_1                     | rst_IBUF                                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/product[31]_i_1__1_n_1                | delta_rule_unit1/fpu_mul/rst_mul          |                8 |             32 |         4.00 |
|  n_0_3961_BUFG          |                                                                |                                           |               12 |             32 |         2.67 |
|  update_input_IBUF_BUFG | p_0_in                                                         |                                           |               10 |             32 |         3.20 |
|  update_input_IBUF_BUFG | sel_input_IBUF                                                 |                                           |               14 |             32 |         2.29 |
|  update_w_IBUF_BUFG     | w0[31]_i_1_n_1                                                 |                                           |               16 |             32 |         2.00 |
|  update_w_IBUF_BUFG     | w1[31]_i_1_n_1                                                 |                                           |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_adder2/sum0                               |                                           |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_adder2/sum0                               |                                           |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG          | perceptron/fpu_adder1/done0                                    |                                           |                7 |             33 |         4.71 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_adder2/sum0                               |                                           |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG          |                                                                |                                           |               29 |             37 |         1.28 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul1/M_full0                                    |                                           |               14 |             95 |         6.79 |
|  clk_IBUF_BUFG          | delta_rule_unit2/fpu_mul/M_full0                               |                                           |               21 |             95 |         4.52 |
|  clk_IBUF_BUFG          | delta_rule_unit3/fpu_mul/M_full0                               |                                           |               18 |             95 |         5.28 |
|  clk_IBUF_BUFG          | delta_rule_unit1/fpu_mul/M_full[47]_i_1__3_n_1                 |                                           |               21 |             95 |         4.52 |
|  clk_IBUF_BUFG          | perceptron/fpu_mul2/M_full0                                    |                                           |               19 |             95 |         5.00 |
+-------------------------+----------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


