
ubuntu-preinstalled/cut:     file format elf32-littlearm


Disassembly of section .init:

00000fc8 <.init>:
 fc8:	push	{r3, lr}
 fcc:	bl	16cc <__assert_fail@plt+0x3f8>
 fd0:	pop	{r3, pc}

Disassembly of section .plt:

00000fd4 <calloc@plt-0x14>:
     fd4:	push	{lr}		; (str lr, [sp, #-4]!)
     fd8:	ldr	lr, [pc, #4]	; fe4 <calloc@plt-0x4>
     fdc:	add	lr, pc, lr
     fe0:	ldr	pc, [lr, #8]!
     fe4:	andeq	r5, r1, r8, asr #29

00000fe8 <calloc@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #86016	; 0x15000
     ff0:	ldr	pc, [ip, #3784]!	; 0xec8

00000ff4 <fputs_unlocked@plt>:
     ff4:			; <UNDEFINED> instruction: 0xe7fd4778
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #86016	; 0x15000
    1000:	ldr	pc, [ip, #3772]!	; 0xebc

00001004 <raise@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #86016	; 0x15000
    100c:	ldr	pc, [ip, #3764]!	; 0xeb4

00001010 <strcmp@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #86016	; 0x15000
    1018:	ldr	pc, [ip, #3756]!	; 0xeac

0000101c <__cxa_finalize@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #86016	; 0x15000
    1024:	ldr	pc, [ip, #3748]!	; 0xea4

00001028 <posix_fadvise64@plt>:
    1028:			; <UNDEFINED> instruction: 0xe7fd4778
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #86016	; 0x15000
    1034:	ldr	pc, [ip, #3736]!	; 0xe98

00001038 <fflush@plt>:
    1038:			; <UNDEFINED> instruction: 0xe7fd4778
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #86016	; 0x15000
    1044:	ldr	pc, [ip, #3724]!	; 0xe8c

00001048 <memmove@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #86016	; 0x15000
    1050:	ldr	pc, [ip, #3716]!	; 0xe84

00001054 <free@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #86016	; 0x15000
    105c:	ldr	pc, [ip, #3708]!	; 0xe7c

00001060 <ferror@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #86016	; 0x15000
    1068:	ldr	pc, [ip, #3700]!	; 0xe74

0000106c <strndup@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #86016	; 0x15000
    1074:	ldr	pc, [ip, #3692]!	; 0xe6c

00001078 <_exit@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #86016	; 0x15000
    1080:	ldr	pc, [ip, #3684]!	; 0xe64

00001084 <memcpy@plt>:
    1084:			; <UNDEFINED> instruction: 0xe7fd4778
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #86016	; 0x15000
    1090:	ldr	pc, [ip, #3672]!	; 0xe58

00001094 <mbsinit@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #86016	; 0x15000
    109c:	ldr	pc, [ip, #3664]!	; 0xe50

000010a0 <fwrite_unlocked@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #86016	; 0x15000
    10a8:	ldr	pc, [ip, #3656]!	; 0xe48

000010ac <memcmp@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #86016	; 0x15000
    10b4:	ldr	pc, [ip, #3648]!	; 0xe40

000010b8 <dcgettext@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #86016	; 0x15000
    10c0:	ldr	pc, [ip, #3640]!	; 0xe38

000010c4 <__stack_chk_fail@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #86016	; 0x15000
    10cc:	ldr	pc, [ip, #3632]!	; 0xe30

000010d0 <realloc@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #86016	; 0x15000
    10d8:	ldr	pc, [ip, #3624]!	; 0xe28

000010dc <textdomain@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #86016	; 0x15000
    10e4:	ldr	pc, [ip, #3616]!	; 0xe20

000010e8 <iswprint@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #86016	; 0x15000
    10f0:	ldr	pc, [ip, #3608]!	; 0xe18

000010f4 <fwrite@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #86016	; 0x15000
    10fc:	ldr	pc, [ip, #3600]!	; 0xe10

00001100 <lseek64@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #86016	; 0x15000
    1108:	ldr	pc, [ip, #3592]!	; 0xe08

0000110c <__ctype_get_mb_cur_max@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #86016	; 0x15000
    1114:	ldr	pc, [ip, #3584]!	; 0xe00

00001118 <__fpending@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #86016	; 0x15000
    1120:	ldr	pc, [ip, #3576]!	; 0xdf8

00001124 <mbrtowc@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #86016	; 0x15000
    112c:	ldr	pc, [ip, #3568]!	; 0xdf0

00001130 <error@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #86016	; 0x15000
    1138:	ldr	pc, [ip, #3560]!	; 0xde8

0000113c <malloc@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #86016	; 0x15000
    1144:	ldr	pc, [ip, #3552]!	; 0xde0

00001148 <__libc_start_main@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #86016	; 0x15000
    1150:	ldr	pc, [ip, #3544]!	; 0xdd8

00001154 <__freading@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #86016	; 0x15000
    115c:	ldr	pc, [ip, #3536]!	; 0xdd0

00001160 <__gmon_start__@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #86016	; 0x15000
    1168:	ldr	pc, [ip, #3528]!	; 0xdc8

0000116c <getopt_long@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #86016	; 0x15000
    1174:	ldr	pc, [ip, #3520]!	; 0xdc0

00001178 <__ctype_b_loc@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #86016	; 0x15000
    1180:	ldr	pc, [ip, #3512]!	; 0xdb8

00001184 <exit@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #86016	; 0x15000
    118c:	ldr	pc, [ip, #3504]!	; 0xdb0

00001190 <strlen@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #86016	; 0x15000
    1198:	ldr	pc, [ip, #3496]!	; 0xda8

0000119c <ungetc@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #86016	; 0x15000
    11a4:	ldr	pc, [ip, #3488]!	; 0xda0

000011a8 <__errno_location@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #86016	; 0x15000
    11b0:	ldr	pc, [ip, #3480]!	; 0xd98

000011b4 <__cxa_atexit@plt>:
    11b4:			; <UNDEFINED> instruction: 0xe7fd4778
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #86016	; 0x15000
    11c0:	ldr	pc, [ip, #3468]!	; 0xd8c

000011c4 <memset@plt>:
    11c4:			; <UNDEFINED> instruction: 0xe7fd4778
    11c8:	add	ip, pc, #0, 12
    11cc:	add	ip, ip, #86016	; 0x15000
    11d0:	ldr	pc, [ip, #3456]!	; 0xd80

000011d4 <fgetc@plt>:
    11d4:	add	ip, pc, #0, 12
    11d8:	add	ip, ip, #86016	; 0x15000
    11dc:	ldr	pc, [ip, #3448]!	; 0xd78

000011e0 <__printf_chk@plt>:
    11e0:	add	ip, pc, #0, 12
    11e4:	add	ip, ip, #86016	; 0x15000
    11e8:	ldr	pc, [ip, #3440]!	; 0xd70

000011ec <fileno@plt>:
    11ec:	add	ip, pc, #0, 12
    11f0:	add	ip, ip, #86016	; 0x15000
    11f4:	ldr	pc, [ip, #3432]!	; 0xd68

000011f8 <__fprintf_chk@plt>:
    11f8:			; <UNDEFINED> instruction: 0xe7fd4778
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #86016	; 0x15000
    1204:	ldr	pc, [ip, #3420]!	; 0xd5c

00001208 <memchr@plt>:
    1208:			; <UNDEFINED> instruction: 0xe7fd4778
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #86016	; 0x15000
    1214:	ldr	pc, [ip, #3408]!	; 0xd50

00001218 <fclose@plt>:
    1218:			; <UNDEFINED> instruction: 0xe7fd4778
    121c:	add	ip, pc, #0, 12
    1220:	add	ip, ip, #86016	; 0x15000
    1224:	ldr	pc, [ip, #3396]!	; 0xd44

00001228 <fseeko64@plt>:
    1228:			; <UNDEFINED> instruction: 0xe7fd4778
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #86016	; 0x15000
    1234:	ldr	pc, [ip, #3384]!	; 0xd38

00001238 <__fread_chk@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #86016	; 0x15000
    1240:	ldr	pc, [ip, #3376]!	; 0xd30

00001244 <__uflow@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #86016	; 0x15000
    124c:	ldr	pc, [ip, #3368]!	; 0xd28

00001250 <__overflow@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #86016	; 0x15000
    1258:	ldr	pc, [ip, #3360]!	; 0xd20

0000125c <setlocale@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #86016	; 0x15000
    1264:	ldr	pc, [ip, #3352]!	; 0xd18

00001268 <strrchr@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #86016	; 0x15000
    1270:	ldr	pc, [ip, #3344]!	; 0xd10

00001274 <nl_langinfo@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #86016	; 0x15000
    127c:	ldr	pc, [ip, #3336]!	; 0xd08

00001280 <clearerr_unlocked@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #86016	; 0x15000
    1288:	ldr	pc, [ip, #3328]!	; 0xd00

0000128c <fopen64@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #86016	; 0x15000
    1294:	ldr	pc, [ip, #3320]!	; 0xcf8

00001298 <qsort@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #86016	; 0x15000
    12a0:	ldr	pc, [ip, #3312]!	; 0xcf0

000012a4 <bindtextdomain@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #86016	; 0x15000
    12ac:	ldr	pc, [ip, #3304]!	; 0xce8

000012b0 <strncmp@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #86016	; 0x15000
    12b8:	ldr	pc, [ip, #3296]!	; 0xce0

000012bc <abort@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #86016	; 0x15000
    12c4:	ldr	pc, [ip, #3288]!	; 0xcd8

000012c8 <strspn@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #86016	; 0x15000
    12d0:	ldr	pc, [ip, #3280]!	; 0xcd0

000012d4 <__assert_fail@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #86016	; 0x15000
    12dc:	ldr	pc, [ip, #3272]!	; 0xcc8

Disassembly of section .text:

000012e0 <.text>:
    12e0:	svcmi	0x00f0e92d
    12e4:	addlt	r4, r7, r6, lsl #12
    12e8:	strmi	r6, [sp], -r8, lsl #16
    12ec:	mcrr2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
    12f0:			; <UNDEFINED> instruction: 0x200649bf
    12f4:	ldrbtmi	r4, [r9], #-3263	; 0xfffff341
    12f8:	rscshi	pc, ip, #14614528	; 0xdf0000
    12fc:	svc	0x00aef7ff
    1300:	ldmibmi	lr!, {r2, r3, r4, r5, r6, sl, lr}
    1304:			; <UNDEFINED> instruction: 0x462044f8
    1308:	rscslt	pc, r4, #14614528	; 0xdf0000
    130c:	svcmi	0x00bd4479
    1310:	svc	0x00c8f7ff
    1314:			; <UNDEFINED> instruction: 0xf7ff4620
    1318:	bmi	feefcea8 <n_frp@@Base+0xfeee5ca4>
    131c:	rscge	pc, ip, #14614528	; 0xdf0000
    1320:	ldrbtmi	r4, [pc], #-1275	; 1328 <__assert_fail@plt+0x54>
    1324:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1328:			; <UNDEFINED> instruction: 0xf00344fa
    132c:	bmi	fee40db8 <n_frp@@Base+0xfee29bb4>
    1330:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    1334:	subsvs	r4, r1, r9, lsl #13
    1338:			; <UNDEFINED> instruction: 0xf8827611
    133c:	andsvc	r1, r1, r4, lsr #32
    1340:	ldrbmi	r2, [fp], -r0, lsl #8
    1344:			; <UNDEFINED> instruction: 0x4629463a
    1348:	strls	r4, [r0], #-1584	; 0xfffff9d0
    134c:	svc	0x000ef7ff
    1350:			; <UNDEFINED> instruction: 0xf0001c43
    1354:	ldmdacs	sl!, {r6, r7, pc}^
    1358:	addshi	pc, r2, r0, lsl #6
    135c:	ldclle	8, cr2, [r2, #-388]!	; 0xfffffe7c
    1360:	ldmdacs	r8, {r1, r5, r6, fp, ip, sp}
    1364:	tsthi	lr, r0, lsl #4	; <UNPREDICTABLE>
    1368:			; <UNDEFINED> instruction: 0xf853a302
    136c:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    1370:	svclt	0x00004718
    1374:	strheq	r0, [r0], -r7
    1378:	strheq	r0, [r0], -r7
    137c:	muleq	r0, r5, r0
    1380:	andeq	r0, r0, r1, lsr r2
    1384:	andeq	r0, r0, r9, ror r0
    1388:	andeq	r0, r0, r1, lsr r2
    138c:	andeq	r0, r0, r1, lsr r2
    1390:	andeq	r0, r0, r1, lsr r2
    1394:	andeq	r0, r0, r1, lsr r2
    1398:	andeq	r0, r0, r1, lsr r2
    139c:	andeq	r0, r0, r1, lsr r2
    13a0:	andeq	r0, r0, r1, lsr r2
    13a4:			; <UNDEFINED> instruction: 0xffffffcf
    13a8:	andeq	r0, r0, r1, lsr r2
    13ac:	andeq	r0, r0, r1, lsr r2
    13b0:	andeq	r0, r0, r1, lsr r2
    13b4:	andeq	r0, r0, r1, lsr r2
    13b8:	andeq	r0, r0, pc, rrx
    13bc:	andeq	r0, r0, r1, lsr r2
    13c0:	andeq	r0, r0, r1, lsr r2
    13c4:	andeq	r0, r0, r1, lsr r2
    13c8:	andeq	r0, r0, r1, lsr r2
    13cc:	andeq	r0, r0, r1, lsr r2
    13d0:	andeq	r0, r0, r1, lsr r2
    13d4:	andeq	r0, r0, r5, rrx
    13d8:	andcs	r4, r0, #145408	; 0x23800
    13dc:	andsvc	r4, sl, fp, ror r4
    13e0:	blmi	fe37b2a0 <n_frp@@Base+0xfe36409c>
    13e4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13e8:			; <UNDEFINED> instruction: 0xe7a9761a
    13ec:	ldrbtmi	r4, [sl], #-2699	; 0xfffff575
    13f0:	blcs	1b544 <n_frp@@Base+0x4340>
    13f4:	sbchi	pc, fp, r0, asr #32
    13f8:	smlabbcs	r2, r9, fp, r4
    13fc:			; <UNDEFINED> instruction: 0xf8586051
    1400:	ldmdavs	fp, {r0, r1, ip, sp}
    1404:	ldr	r9, [fp, r4, lsl #6]
    1408:			; <UNDEFINED> instruction: 0xf8584b85
    140c:	ldmdavs	fp, {r0, r1, ip, sp}
    1410:	tstlt	sl, sl, lsl r8
    1414:	blcs	1f588 <n_frp@@Base+0x8384>
    1418:	sbcshi	pc, sp, r0, asr #32
    141c:			; <UNDEFINED> instruction: 0xf04f4b81
    1420:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
    1424:	eorcs	pc, r4, r3, lsl #17
    1428:	bmi	1ffb258 <n_frp@@Base+0x1fe4054>
    142c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1430:			; <UNDEFINED> instruction: 0xf0402b00
    1434:	blmi	1ea16ec <n_frp@@Base+0x1e8a4e8>
    1438:	subsvs	r2, r1, r1, lsl #2
    143c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1440:	movwls	r6, #18459	; 0x481b
    1444:	stclne	7, cr14, [r2], {124}	; 0x7c
    1448:	bmi	1e35914 <n_frp@@Base+0x1e1e710>
    144c:	ldmdbmi	r9!, {r3, r4, r5, r6, r8, r9, fp, lr}^
    1450:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    1454:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1458:	cfldrdmi	mvd4, [r7, #-484]!	; 0xfffffe1c
    145c:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    1460:	bmi	1d9265c <n_frp@@Base+0x1d7b458>
    1464:	strpl	lr, [r2], #-2509	; 0xfffff633
    1468:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    146c:	bmi	1d09874 <n_frp@@Base+0x1cf2670>
    1470:	ldrbtmi	r4, [sl], #-2420	; 0xfffff68c
    1474:			; <UNDEFINED> instruction: 0xf0034479
    1478:	andcs	pc, r0, r3, lsl #19
    147c:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1480:	svcvc	0x0080f5b0
    1484:	blmi	19b58ec <n_frp@@Base+0x199e6e8>
    1488:			; <UNDEFINED> instruction: 0xf88a2001
    148c:			; <UNDEFINED> instruction: 0xf858000c
    1490:	ldmdavs	ip, {r0, r1, ip, sp}
    1494:	stmiblt	fp, {r0, r1, r5, fp, ip, sp, lr}^
    1498:	bmi	1ad2cac <n_frp@@Base+0x1abbaa8>
    149c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    14a0:	tstvs	r3, r5, lsl #4
    14a4:	blx	fe9bd4b8 <n_frp@@Base+0xfe9a62b4>
    14a8:	cmpvs	r0, r5, lsl #20
    14ac:	andcc	lr, r2, r8, asr #14
    14b0:	andcs	sp, r0, r8, ror r1
    14b4:	stc2l	0, cr15, [lr]
    14b8:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    14bc:			; <UNDEFINED> instruction: 0xd1714298
    14c0:	andcs	r4, r1, #100352	; 0x18800
    14c4:			; <UNDEFINED> instruction: 0xf883447b
    14c8:	ldr	r2, [r9, -r5, lsr #32]!
    14cc:			; <UNDEFINED> instruction: 0xf7ff4620
    14d0:	strmi	lr, [r3], -r0, ror #28
    14d4:	blmi	17bb460 <n_frp@@Base+0x17a425c>
    14d8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    14dc:			; <UNDEFINED> instruction: 0xf0002c00
    14e0:	cdpne	0, 10, cr8, cr3, cr2, {4}
    14e4:	movwcs	fp, #7960	; 0x1f18
    14e8:			; <UNDEFINED> instruction: 0xf1b9b113
    14ec:	cmnle	r6, r0, lsl #30
    14f0:	ldrbtmi	r4, [pc], #-3928	; 14f8 <__assert_fail@plt+0x224>
    14f4:	andsmi	r7, r3, #928	; 0x3a0
    14f8:			; <UNDEFINED> instruction: 0xf897d169
    14fc:	stccs	0, cr3, [r2], {37}	; 0x25
    1500:	svclt	0x000c9804
    1504:	mrscs	r2, (UNDEF: 20)
    1508:	svclt	0x00142b00
    150c:	movwcs	r2, #770	; 0x302
    1510:			; <UNDEFINED> instruction: 0xf0004319
    1514:			; <UNDEFINED> instruction: 0xf1b9febb
    1518:	tstle	r2, r0, lsl #30
    151c:			; <UNDEFINED> instruction: 0xf8872309
    1520:	blmi	134d5b8 <n_frp@@Base+0x13363b4>
    1524:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1528:	eorsle	r2, lr, r0, lsl #20
    152c:			; <UNDEFINED> instruction: 0xf8584b4b
    1530:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    1534:	strhle	r4, [r4], #-35	; 0xffffffdd
    1538:	streq	pc, [r1], #-79	; 0xffffffb1
    153c:			; <UNDEFINED> instruction: 0xf855da0b
    1540:			; <UNDEFINED> instruction: 0xf0000023
    1544:	ldmdavs	fp!, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
    1548:	eorsvs	r3, fp, r1, lsl #6
    154c:	b	12020 <version_etc_copyright@@Base+0xc038>
    1550:	sbclt	r0, r4, #4
    1554:	blmi	10b8528 <n_frp@@Base+0x10a1324>
    1558:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    155c:			; <UNDEFINED> instruction: 0xf084b92b
    1560:	sbclt	r0, r0, #1
    1564:	pop	{r0, r1, r2, ip, sp, pc}
    1568:	blmi	fa5530 <n_frp@@Base+0xf8e32c>
    156c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1570:			; <UNDEFINED> instruction: 0xf0036818
    1574:	andcc	pc, r1, r1, ror sl	; <UNPREDICTABLE>
    1578:			; <UNDEFINED> instruction: 0xf7ffd1f1
    157c:	bmi	ebcddc <n_frp@@Base+0xea5bd8>
    1580:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    1584:	strmi	r2, [r4], -r0
    1588:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
    158c:	ldmdbmi	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1590:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1594:			; <UNDEFINED> instruction: 0xf7ff2000
    1598:			; <UNDEFINED> instruction: 0x2100ed90
    159c:	strmi	r4, [r8], -r2, lsl #12
    15a0:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    15a4:			; <UNDEFINED> instruction: 0xf0002001
    15a8:			; <UNDEFINED> instruction: 0xf893fc75
    15ac:			; <UNDEFINED> instruction: 0xf8831024
    15b0:			; <UNDEFINED> instruction: 0xf1032029
    15b4:	cmpvs	sl, r8, lsr #4
    15b8:			; <UNDEFINED> instruction: 0xf8832201
    15bc:	tstvs	sl, r8, lsr #32
    15c0:	stmdami	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    15c4:			; <UNDEFINED> instruction: 0xf0004478
    15c8:	strmi	pc, [r4], -r5, ror #17
    15cc:	stmdbmi	r9!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    15d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15d4:	stmdbmi	r8!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    15d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15dc:	stmdbmi	r7!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    15e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15e4:	stmdbmi	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    15e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15ec:	svclt	0x0000e7d2
    15f0:	andeq	r4, r0, sl, ror #25
    15f4:	ldrdeq	r4, [r0], -r0
    15f8:	andeq	r5, r1, r4, lsr #23
    15fc:	andeq	r4, r0, r0, ror r5
    1600:	andeq	r5, r1, ip, lsr #19
    1604:	strdeq	r4, [r0], -r2
    1608:	andeq	r0, r0, r8, lsl r1
    160c:	andeq	r5, r1, r4, ror #26
    1610:	andeq	r5, r1, sl, asr sp
    1614:	andeq	r5, r1, r8, lsr #24
    1618:	andeq	r5, r1, r6, lsr #25
    161c:	muleq	r1, lr, ip
    1620:	andeq	r0, r0, r0, asr r1
    1624:	andeq	r5, r1, sl, ror #24
    1628:	andeq	r5, r1, r0, ror #24
    162c:	andeq	r0, r0, r0, lsl r1
    1630:	andeq	r0, r0, ip, lsr #2
    1634:	muleq	r0, ip, r4
    1638:	andeq	r4, r0, r4, lsl #9
    163c:	muleq	r0, ip, r4
    1640:	andeq	r4, r0, sl, asr r3
    1644:	muleq	r0, ip, ip
    1648:	andeq	r5, r1, lr, ror #23
    164c:	andeq	r5, r1, r8, asr #23
    1650:			; <UNDEFINED> instruction: 0x00015bb4
    1654:	muleq	r1, sl, fp
    1658:	andeq	r5, r1, r8, ror #22
    165c:	andeq	r0, r0, ip, lsl #2
    1660:	andeq	r5, r1, r4, lsr fp
    1664:	andeq	r0, r0, r4, lsr #2
    1668:	andeq	r4, r0, r4, lsl #11
    166c:	strdeq	r4, [r0], -lr
    1670:	andeq	r4, r0, r0, asr #10
    1674:	andeq	r4, r0, sl, asr #7
    1678:	ldrdeq	r4, [r0], -lr
    167c:	andeq	r4, r0, r6, ror r3
    1680:	andeq	r4, r0, r6, lsr r3
    1684:	bleq	3d7c8 <n_frp@@Base+0x265c4>
    1688:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    168c:	strbtmi	fp, [sl], -r2, lsl #24
    1690:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1694:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1698:	ldrmi	sl, [sl], #776	; 0x308
    169c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    16a0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    16a4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    16a8:			; <UNDEFINED> instruction: 0xf85a4b06
    16ac:	stmdami	r6, {r0, r1, ip, sp}
    16b0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    16b4:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    16b8:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    16bc:	strdeq	r5, [r1], -r0
    16c0:	strdeq	r0, [r0], -ip
    16c4:	andeq	r0, r0, r8, lsr #2
    16c8:	andeq	r0, r0, r0, lsr r1
    16cc:	ldr	r3, [pc, #20]	; 16e8 <__assert_fail@plt+0x414>
    16d0:	ldr	r2, [pc, #20]	; 16ec <__assert_fail@plt+0x418>
    16d4:	add	r3, pc, r3
    16d8:	ldr	r2, [r3, r2]
    16dc:	cmp	r2, #0
    16e0:	bxeq	lr
    16e4:	b	1160 <__gmon_start__@plt>
    16e8:	ldrdeq	r5, [r1], -r0
    16ec:	andeq	r0, r0, r0, lsr #2
    16f0:	blmi	1d3710 <n_frp@@Base+0x1bc50c>
    16f4:	bmi	1d28dc <n_frp@@Base+0x1bb6d8>
    16f8:	addmi	r4, r3, #2063597568	; 0x7b000000
    16fc:	andle	r4, r3, sl, ror r4
    1700:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1704:	ldrmi	fp, [r8, -r3, lsl #2]
    1708:	svclt	0x00004770
    170c:	muleq	r1, r4, r9
    1710:	muleq	r1, r0, r9
    1714:	andeq	r5, r1, ip, lsr #15
    1718:	andeq	r0, r0, r4, lsl #2
    171c:	stmdbmi	r9, {r3, fp, lr}
    1720:	bmi	252908 <n_frp@@Base+0x23b704>
    1724:	bne	252910 <n_frp@@Base+0x23b70c>
    1728:	svceq	0x00cb447a
    172c:			; <UNDEFINED> instruction: 0x01a1eb03
    1730:	andle	r1, r3, r9, asr #32
    1734:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1738:	ldrmi	fp, [r8, -r3, lsl #2]
    173c:	svclt	0x00004770
    1740:	andeq	r5, r1, r8, ror #18
    1744:	andeq	r5, r1, r4, ror #18
    1748:	andeq	r5, r1, r0, lsl #15
    174c:	andeq	r0, r0, ip, asr #2
    1750:	blmi	2aeb78 <n_frp@@Base+0x297974>
    1754:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1758:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    175c:	blmi	26fd10 <n_frp@@Base+0x258b0c>
    1760:	ldrdlt	r5, [r3, -r3]!
    1764:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1768:			; <UNDEFINED> instruction: 0xf7ff6818
    176c:			; <UNDEFINED> instruction: 0xf7ffec58
    1770:	blmi	1c1674 <n_frp@@Base+0x1aa470>
    1774:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1778:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    177c:	andeq	r5, r1, r2, lsr r9
    1780:	andeq	r5, r1, r0, asr r7
    1784:	andeq	r0, r0, r0, lsl #2
    1788:	muleq	r1, sl, r8
    178c:	andeq	r5, r1, r2, lsl r9
    1790:	svclt	0x0000e7c4
    1794:	svcmi	0x00f0e92d
    1798:	stmdavc	r3, {r0, r2, r3, r7, ip, sp, pc}
    179c:			; <UNDEFINED> instruction: 0xb650f8df
    17a0:	andls	r2, r6, sp, lsr #22
    17a4:			; <UNDEFINED> instruction: 0xf00044fb
    17a8:			; <UNDEFINED> instruction: 0xf8df8205
    17ac:	stmdals	r6, {r3, r6, r9, sl, ip}
    17b0:			; <UNDEFINED> instruction: 0xf7ff4479
    17b4:	strmi	lr, [r4], -ip, ror #26
    17b8:			; <UNDEFINED> instruction: 0xf0002800
    17bc:	strdcs	r8, [r2, -r9]
    17c0:			; <UNDEFINED> instruction: 0xf0014620
    17c4:			; <UNDEFINED> instruction: 0xf8dff863
    17c8:	ldrbtmi	r3, [fp], #-1584	; 0xfffff9d0
    17cc:	bcs	5b93c <n_frp@@Base+0x44738>
    17d0:			; <UNDEFINED> instruction: 0x2628f8df
    17d4:	eorhi	pc, r7, #0
    17d8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    17dc:	ldrmi	r6, [r0], -r1, ror #16
    17e0:	stmiavs	r2!, {r0, r2, r9, ip, pc}
    17e4:	addsmi	r6, r1, #0, 16
    17e8:	svclt	0x003e6098
    17ec:	rsbvs	r1, r3, fp, asr #24
    17f0:			; <UNDEFINED> instruction: 0xf0807808
    17f4:			; <UNDEFINED> instruction: 0x46218113
    17f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    17fc:	stcl	7, cr15, [lr], {255}	; 0xff
    1800:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1804:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1808:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
    180c:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1810:	andls	r4, r8, #2046820352	; 0x7a000000
    1814:			; <UNDEFINED> instruction: 0x2700689a
    1818:			; <UNDEFINED> instruction: 0x46457e19
    181c:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1820:	andls	r4, sl, r8, ror r4
    1824:	movwls	r4, #38011	; 0x947b
    1828:	movwcs	lr, #2514	; 0x9d2
    182c:			; <UNDEFINED> instruction: 0xf8df2b00
    1830:	svclt	0x000835e0
    1834:	ldrbtmi	r2, [fp], #-2562	; 0xfffff5fe
    1838:	svclt	0x002c930b
    183c:	strbmi	r2, [r3], -r1, lsl #6
    1840:	movwls	r4, #28747	; 0x704b
    1844:	blls	1cd44c <n_frp@@Base+0x1b6248>
    1848:	cdpcs	15, 0, cr11, cr1, cr8, {0}
    184c:	stmdbeq	r1, {r0, r1, ip, sp, lr, pc}
    1850:			; <UNDEFINED> instruction: 0xf04fbf18
    1854:			; <UNDEFINED> instruction: 0xf1b90900
    1858:			; <UNDEFINED> instruction: 0xf0400f00
    185c:			; <UNDEFINED> instruction: 0xf8df8106
    1860:			; <UNDEFINED> instruction: 0x46aa35b4
    1864:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    1868:	movwcs	lr, #2513	; 0x9d1
    186c:	svclt	0x0008429f
    1870:	movtle	r4, #53910	; 0xd296
    1874:	svceq	0x0000f1b8
    1878:			; <UNDEFINED> instruction: 0xf8dfd00c
    187c:			; <UNDEFINED> instruction: 0x2101359c
    1880:	ldreq	pc, [r8, #2271]	; 0x8df
    1884:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1888:	ldmib	r0, {r3, r4, r5, r6, sl, lr}^
    188c:	ldmdavs	fp, {r2, sp}
    1890:	stc	7, cr15, [r6], {255}	; 0xff
    1894:	strhi	pc, [r8, #2271]	; 0x8df
    1898:	ldmib	r4, {r3, r4, r5, r6, r7, sl, lr}^
    189c:	addsmi	r3, r3, #268435456	; 0x10000000
    18a0:	mrrcne	15, 3, fp, sl, cr14
    18a4:	ldmdavc	sp, {r1, r5, r6, sp, lr}
    18a8:	sbcshi	pc, r2, r0, lsl #1
    18ac:	mlacc	r4, r8, r8, pc	; <UNPREDICTABLE>
    18b0:			; <UNDEFINED> instruction: 0x4699429d
    18b4:	sbcshi	pc, r6, r0
    18b8:	ldmdavc	r2, {r0, r1, r3, r9, fp, ip, pc}
    18bc:			; <UNDEFINED> instruction: 0xf0004295
    18c0:	stfnep	f0, [r8], #-176	; 0xffffff50
    18c4:	addshi	pc, sp, r0
    18c8:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    18cc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    18d0:	ldmib	r0, {r3, r4, fp, sp, lr}^
    18d4:	addsmi	r3, r3, #1342177280	; 0x50000000
    18d8:	mrrcne	15, 3, fp, sl, cr14
    18dc:	andsvc	r6, sp, r2, asr #2
    18e0:	strtmi	sp, [sl], r1, lsl #4
    18e4:	rsclt	lr, r9, #56885248	; 0x3640000
    18e8:			; <UNDEFINED> instruction: 0xf7ff46aa
    18ec:			; <UNDEFINED> instruction: 0xe7d4ecb2
    18f0:			; <UNDEFINED> instruction: 0xf7ff4620
    18f4:	blls	23cb9c <n_frp@@Base+0x225998>
    18f8:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    18fc:	andsle	r4, r4, r3, lsl #5
    1900:	ldmdavc	r5, {r0, r3, r9, fp, ip, pc}
    1904:			; <UNDEFINED> instruction: 0xf00042a8
    1908:	stfnep	f0, [r1], {11}
    190c:	sxtab16mi	sp, r2, fp
    1910:	andcc	lr, r1, #212, 18	; 0x350000
    1914:	svclt	0x003e4293
    1918:	rsbvs	r1, r2, sl, asr ip
    191c:	rscle	r7, r7, #24, 16	; 0x180000
    1920:			; <UNDEFINED> instruction: 0xf8939b08
    1924:	addmi	r3, r3, #36	; 0x24
    1928:	strmi	sp, [r1], sl, ror #3
    192c:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1930:	ldrbtmi	r9, [sl], #-2826	; 0xfffff4f6
    1934:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    1938:	addsmi	r7, sl, #1179648	; 0x120000
    193c:			; <UNDEFINED> instruction: 0x464dbf18
    1940:	rscshi	pc, r7, r0, asr #32
    1944:	andcc	lr, r1, #212, 18	; 0x350000
    1948:	svclt	0x003e4293
    194c:	rsbvs	r1, r2, sl, asr ip
    1950:			; <UNDEFINED> instruction: 0xf080781d
    1954:			; <UNDEFINED> instruction: 0x4628811c
    1958:			; <UNDEFINED> instruction: 0xf7ff4621
    195c:			; <UNDEFINED> instruction: 0xf8dfec20
    1960:	strbmi	r3, [sp], -r8, asr #9
    1964:			; <UNDEFINED> instruction: 0xf893447b
    1968:	addsmi	r3, sp, #36	; 0x24
    196c:	rschi	pc, r4, r0
    1970:	rscscc	pc, pc, #1073741865	; 0x40000029
    1974:			; <UNDEFINED> instruction: 0xf282fab2
    1978:			; <UNDEFINED> instruction: 0xf8df0952
    197c:	ldrbtmi	r1, [r9], #-1200	; 0xfffffb50
    1980:	blne	121f9ac <n_frp@@Base+0x12087a8>
    1984:			; <UNDEFINED> instruction: 0xf080fab0
    1988:	b	1403e90 <n_frp@@Base+0x13ecc8c>
    198c:			; <UNDEFINED> instruction: 0xf43f0c02
    1990:			; <UNDEFINED> instruction: 0x46c4af59
    1994:			; <UNDEFINED> instruction: 0xf1bc4690
    1998:	tstle	ip, r0, lsl #30
    199c:	ldrcs	pc, [r0], #2271	; 0x8df
    19a0:	svclt	0x00082f00
    19a4:	ldrbtmi	r2, [sl], #-3585	; 0xfffff1ff
    19a8:			; <UNDEFINED> instruction: 0xf0827e12
    19ac:	svclt	0x00180201
    19b0:	andeq	pc, r1, #66	; 0x42
    19b4:	bl	fec6e0e4 <n_frp@@Base+0xfec56ee0>
    19b8:	svclt	0x00180a0a
    19bc:	beq	7db00 <n_frp@@Base+0x668fc>
    19c0:	svclt	0x0014428b
    19c4:			; <UNDEFINED> instruction: 0xf04a4653
    19c8:	movwmi	r0, #13057	; 0x3301
    19cc:			; <UNDEFINED> instruction: 0xf8dfd02c
    19d0:			; <UNDEFINED> instruction: 0xf85b3448
    19d4:	ldmdavs	r8, {r0, r1, ip, sp}
    19d8:	andcc	lr, r5, #208, 18	; 0x340000
    19dc:	svclt	0x003e4293
    19e0:	cmpvs	r2, sl, asr ip
    19e4:			; <UNDEFINED> instruction: 0xf0807019
    19e8:			; <UNDEFINED> instruction: 0xf1b880f2
    19ec:	tstle	fp, r0, lsl #30
    19f0:	strcs	r9, [r1], -r5, lsl #20
    19f4:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    19f8:	ldmdavs	r2, {r8, r9, sl, sp}
    19fc:	addsvs	r4, sl, fp, ror r4
    1a00:			; <UNDEFINED> instruction: 0xf04fe720
    1a04:			; <UNDEFINED> instruction: 0xf8df0801
    1a08:			; <UNDEFINED> instruction: 0x46c42430
    1a0c:	ldrbcc	pc, [pc, #79]!	; 1a63 <__assert_fail@plt+0x78f>	; <UNPREDICTABLE>
    1a10:	ldrbtmi	r2, [sl], #-0
    1a14:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a18:			; <UNDEFINED> instruction: 0xe7bc7811
    1a1c:			; <UNDEFINED> instruction: 0xf7ff4620
    1a20:	mcrrne	12, 1, lr, r7, cr2
    1a24:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    1a28:	ldreq	r6, [fp], r3, lsr #16
    1a2c:	cmnhi	r3, r0, lsl #2	; <UNPREDICTABLE>
    1a30:	strtmi	r9, [r0], -r6, lsl #20
    1a34:	blcs	b5fa88 <n_frp@@Base+0xb48884>
    1a38:	sbchi	pc, ip, r0, asr #32
    1a3c:	blcs	1fb90 <n_frp@@Base+0x898c>
    1a40:	sbchi	pc, r8, r0, asr #32
    1a44:	ldc	7, cr15, [ip], {255}	; 0xff
    1a48:	andlt	r2, sp, r1
    1a4c:	svchi	0x00f0e8bd
    1a50:			; <UNDEFINED> instruction: 0xf7ff4620
    1a54:			; <UNDEFINED> instruction: 0xf898ebf8
    1a58:	ldrmi	r3, [r9], r4, lsr #32
    1a5c:	addsmi	r4, sp, #5242880	; 0x500000
    1a60:	svcge	0x002af47f
    1a64:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a68:	ldclmi	7, cr14, [r4, #384]!	; 0x180
    1a6c:	svcmi	0x00f42200
    1a70:	mvnscc	pc, #79	; 0x4f
    1a74:	strls	r4, [r2], #-1149	; 0xfffffb83
    1a78:			; <UNDEFINED> instruction: 0xf105447f
    1a7c:			; <UNDEFINED> instruction: 0xf895011c
    1a80:			; <UNDEFINED> instruction: 0xf105c024
    1a84:	ldmdavc	lr!, {r5}
    1a88:	strgt	lr, [r0], -sp, asr #19
    1a8c:			; <UNDEFINED> instruction: 0xff10f000
    1a90:	vmull.p8	<illegal reg q8.5>, d0, d2
    1a94:			; <UNDEFINED> instruction: 0xf0008168
    1a98:	bvs	a22124 <n_frp@@Base+0xa0af20>
    1a9c:			; <UNDEFINED> instruction: 0xf8951e56
    1aa0:	stcpl	0, cr3, [r1, #144]	; 0x90
    1aa4:	mlale	r2, r9, r2, r4
    1aa8:	stmiblt	r3!, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr}^
    1aac:	ldrdcs	r4, [r1, -sl]
    1ab0:	andls	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1ab4:	ldrdcc	pc, [r0], -r9
    1ab8:	b	ffcbfabc <n_frp@@Base+0xffca88b8>
    1abc:	ldmdavc	sp!, {r0, r1, r3, r5, r9, fp, sp, lr}
    1ac0:	adcmi	r5, r8, #152, 26	; 0x2600
    1ac4:	strmi	fp, [r5], -r8, lsl #30
    1ac8:			; <UNDEFINED> instruction: 0xf8d9d00a
    1acc:	ldmib	r0, {}^	; <UNPREDICTABLE>
    1ad0:	addmi	r2, sl, #1073741825	; 0x40000001
    1ad4:	mrrcne	15, 3, fp, r1, cr14
    1ad8:	andsvc	r6, r5, r1, asr #2
    1adc:	msrhi	SPSR_xc, r0, lsl #1
    1ae0:	strcs	r2, [r0, -r1, lsl #12]
    1ae4:	strcs	lr, [r1], -lr, lsr #13
    1ae8:	strcs	r2, [r0, #-1792]	; 0xfffff900
    1aec:	stmiavs	r9!, {r1, r3, r5, r7, r9, sl, sp, lr, pc}
    1af0:	movwcs	lr, #2513	; 0x9d1
    1af4:	svclt	0x00082b00
    1af8:	teqle	r8, #8192	; 0x2000
    1afc:	movwcs	lr, #10705	; 0x29d1
    1b00:	svclt	0x00082b00
    1b04:	eorle	r2, sp, #8192	; 0x2000
    1b08:	tstcc	r0, lr, asr #23
    1b0c:	strcs	r2, [r0, -r2, lsl #12]
    1b10:			; <UNDEFINED> instruction: 0xf04f447b
    1b14:	addsvs	r0, r9, r0, lsl #20
    1b18:	ldrmi	lr, [r5], -r6, lsr #13
    1b1c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1b20:	bmi	ff294a4c <n_frp@@Base+0xff27d848>
    1b24:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1b28:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    1b2c:	addsmi	r7, sl, #1179648	; 0x120000
    1b30:	addsmi	sp, sp, #17
    1b34:	svcge	0x001cf47f
    1b38:	strcc	r4, [r1], -r5, asr #17
    1b3c:	streq	pc, [r0, -r7, asr #2]
    1b40:	stmvs	r1, {r3, r4, r5, r6, sl, lr}
    1b44:	movwcs	lr, #10705	; 0x29d1
    1b48:	svclt	0x000842bb
    1b4c:	svclt	0x003c42b2
    1b50:	addvs	r3, r1, r0, lsl r1
    1b54:	adcmi	lr, sl, #123731968	; 0x7600000
    1b58:	andcs	fp, r0, #24, 30	; 0x60
    1b5c:	svcge	0x000df47f
    1b60:	strbt	r4, [pc], r9, lsr #13
    1b64:	strcs	r2, [r0, -r2, lsl #12]
    1b68:	beq	3dcac <n_frp@@Base+0x26aa8>
    1b6c:	blmi	feabb564 <n_frp@@Base+0xfeaa4360>
    1b70:	tstcs	r1, r2, lsr r6
    1b74:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1b78:			; <UNDEFINED> instruction: 0xf7ff681b
    1b7c:	ldmdavc	fp!, {r1, r4, r7, r9, fp, sp, lr, pc}
    1b80:	mlacs	r4, r5, r8, pc	; <UNPREDICTABLE>
    1b84:	mlasle	sp, sl, r2, r4
    1b88:	strbmi	r6, [r8], r9, lsr #17
    1b8c:			; <UNDEFINED> instruction: 0x4620e7b6
    1b90:	bl	163fb94 <n_frp@@Base+0x1628990>
    1b94:	strmi	r1, [r5], -r2, asr #24
    1b98:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
    1b9c:	strbmi	r4, [r4], sp, lsr #23
    1ba0:	andcs	r4, r0, sp, lsr #21
    1ba4:			; <UNDEFINED> instruction: 0xf04f447b
    1ba8:	ldrbtmi	r0, [sl], #-2049	; 0xfffff7ff
    1bac:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    1bb0:	usat	r7, #16, r1, lsl #16
    1bb4:	blcs	1fcc8 <n_frp@@Base+0x8ac4>
    1bb8:	cfldrdge	mvd15, [r7, #508]!	; 0x1fc
    1bbc:	smlatbcs	r1, r7, sl, r4
    1bc0:	ldrbtmi	r4, [sl], #-2983	; 0xfffff459
    1bc4:			; <UNDEFINED> instruction: 0xf85b7011
    1bc8:	ldmdavs	ip, {r0, r1, ip, sp}
    1bcc:			; <UNDEFINED> instruction: 0xf7ffe5f7
    1bd0:	str	lr, [sl, -r0, asr #22]
    1bd4:			; <UNDEFINED> instruction: 0xff40f002
    1bd8:	svclt	0x00183001
    1bdc:			; <UNDEFINED> instruction: 0xf47f2001
    1be0:			; <UNDEFINED> instruction: 0xf7ffaf34
    1be4:	bls	1bc774 <n_frp@@Base+0x1a5570>
    1be8:	stmdavs	r4, {r0, r1, r8, sp}
    1bec:			; <UNDEFINED> instruction: 0xf0022000
    1bf0:	bmi	fe740a14 <n_frp@@Base+0xfe729810>
    1bf4:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    1bf8:	andcs	r4, r0, r3, lsl #12
    1bfc:	b	fe63fc00 <n_frp@@Base+0xfe6289fc>
    1c00:	str	r2, [r2, -r0]!
    1c04:	andcc	lr, r1, #212, 18	; 0x350000
    1c08:	svclt	0x003e4293
    1c0c:	rsbvs	r1, r2, sl, asr ip
    1c10:			; <UNDEFINED> instruction: 0xf0807818
    1c14:			; <UNDEFINED> instruction: 0x462180b4
    1c18:			; <UNDEFINED> instruction: 0xf7ff46c8
    1c1c:	blmi	fe4bc724 <n_frp@@Base+0xfe4a5520>
    1c20:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    1c24:			; <UNDEFINED> instruction: 0xf85be76a
    1c28:	strcs	r2, [r0], -r2
    1c2c:	eorsge	pc, ip, #14614528	; 0xdf0000
    1c30:	stcmi	7, cr2, [pc]	; 1c38 <__assert_fail@plt+0x964>
    1c34:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c38:	ldrbtmi	r9, [sl], #517	; 0x205
    1c3c:	ldrbtmi	r6, [sp], #-2066	; 0xfffff7ee
    1c40:	addsvs	r4, sl, ip, lsl #19
    1c44:	tstls	r7, r9, ror r4
    1c48:	movwcs	lr, #6612	; 0x19d4
    1c4c:	suble	r4, r2, #-1610612727	; 0xa0000009
    1c50:	mrrcne	11, 8, r4, r1, cr9
    1c54:	ldrbtmi	r6, [fp], #-97	; 0xffffff9f
    1c58:	mulhi	r0, r2, r8
    1c5c:	strmi	r7, [r8, #2073]	; 0x819
    1c60:			; <UNDEFINED> instruction: 0xf8dad06c
    1c64:	strcc	r1, [r1], -r8
    1c68:	streq	pc, [r0, -r7, asr #2]
    1c6c:	movwcs	lr, #10705	; 0x29d1
    1c70:	svclt	0x000842bb
    1c74:	svclt	0x003c42b2
    1c78:			; <UNDEFINED> instruction: 0xf8ca3110
    1c7c:	ldmib	r1, {r3, ip}^
    1c80:	addsmi	r2, pc, #0, 6
    1c84:	addsmi	fp, r6, #8, 30
    1c88:	stmdbmi	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, ip, lr, pc}^
    1c8c:	mulgt	ip, r5, r8
    1c90:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    1c94:	tstls	r8, r8, lsl #16
    1c98:	svceq	0x0000f1bc
    1c9c:	addsmi	sp, pc, #10
    1ca0:	stmdbeq	r1, {r0, r3, ip, sp, lr, pc}
    1ca4:	addsmi	fp, r6, #12, 30	; 0x30
    1ca8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1cac:	svceq	0x0000f1b9
    1cb0:			; <UNDEFINED> instruction: 0x46e1d170
    1cb4:	andcc	lr, r5, #208, 18	; 0x340000
    1cb8:	svclt	0x003e4293
    1cbc:	cmpvs	r2, sl, asr ip
    1cc0:	andhi	pc, r0, r3, lsl #17
    1cc4:	blx	17f6bcc <n_frp@@Base+0x17df9c8>
    1cc8:			; <UNDEFINED> instruction: 0xf7fff188
    1ccc:	ldmib	r4, {r1, r6, r7, r9, fp, sp, lr, pc}^
    1cd0:	addsmi	r2, sl, #67108864	; 0x4000000
    1cd4:			; <UNDEFINED> instruction: 0x4620d3bc
    1cd8:	b	fed3fcdc <n_frp@@Base+0xfed28ad8>
    1cdc:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    1ce0:			; <UNDEFINED> instruction: 0x4619781b
    1ce4:	pkhbtmi	r4, r0, r8, lsl #5
    1ce8:			; <UNDEFINED> instruction: 0xf1b0d028
    1cec:			; <UNDEFINED> instruction: 0xd1b83fff
    1cf0:	andeq	lr, r7, #352256	; 0x56000
    1cf4:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {1}
    1cf8:			; <UNDEFINED> instruction: 0xf85b4a47
    1cfc:	ldmdavs	r0, {r1, sp}
    1d00:	ldrdcs	lr, [r5, -r0]
    1d04:	rsble	r4, r4, #-1610612728	; 0xa0000008
    1d08:	cmpvs	r1, r1, asr ip
    1d0c:	stmdavs	r3!, {r0, r1, r4, ip, sp, lr}
    1d10:			; <UNDEFINED> instruction: 0xf57f069b
    1d14:			; <UNDEFINED> instruction: 0xf7ffae8d
    1d18:	bls	1bc640 <n_frp@@Base+0x1a543c>
    1d1c:	stmdavs	r4, {r0, r1, r8, sp}
    1d20:			; <UNDEFINED> instruction: 0xf0022000
    1d24:	bmi	15c08e0 <n_frp@@Base+0x15a96dc>
    1d28:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    1d2c:	andcs	r4, r0, r3, lsl #12
    1d30:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d34:	andlt	r2, sp, r0
    1d38:	svchi	0x00f0e8bd
    1d3c:			; <UNDEFINED> instruction: 0xf85b4b36
    1d40:	ldmdavs	r8, {r0, r1, ip, sp}
    1d44:	andcc	lr, r5, #208, 18	; 0x340000
    1d48:	svclt	0x003e4293
    1d4c:	cmpvs	r2, sl, asr ip
    1d50:	andsle	r7, ip, #25
    1d54:	strcs	r9, [r0], -r5, lsl #22
    1d58:	strcs	r9, [r0, -r7, lsl #20]
    1d5c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1d60:	addsvs	r6, r3, fp, lsl r8
    1d64:	bvs	a3bb2c <n_frp@@Base+0xa24928>
    1d68:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d6c:	andcs	r6, r0, #2293760	; 0x230000
    1d70:			; <UNDEFINED> instruction: 0xf013622a
    1d74:			; <UNDEFINED> instruction: 0xf47f0f30
    1d78:			; <UNDEFINED> instruction: 0xf002ae58
    1d7c:	strtmi	pc, [r0], -r7, asr #28
    1d80:	b	183fd84 <n_frp@@Base+0x1828b80>
    1d84:			; <UNDEFINED> instruction: 0xf47f1c46
    1d88:	stmiavs	r9!, {r1, r2, r6, r8, r9, sl, fp, sp, pc}
    1d8c:			; <UNDEFINED> instruction: 0xf7ffe6b6
    1d90:	ldrb	lr, [pc, r0, ror #20]
    1d94:	stmdbvs	sl!, {r0, r1, r9, sl, lr}
    1d98:	tstcs	r1, r8, ror #18
    1d9c:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1da0:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    1da4:	strtmi	lr, [r9], -r6, lsl #15
    1da8:	b	14bfdac <n_frp@@Base+0x14a8ba8>
    1dac:			; <UNDEFINED> instruction: 0xe697783d
    1db0:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1db4:	tstcs	r3, r6, lsl #20
    1db8:	strtmi	r6, [r0], -r5, lsl #16
    1dbc:	blx	fe83ddcc <n_frp@@Base+0xfe826bc8>
    1dc0:			; <UNDEFINED> instruction: 0x46294a30
    1dc4:			; <UNDEFINED> instruction: 0x4603447a
    1dc8:			; <UNDEFINED> instruction: 0xf7ff4620
    1dcc:			; <UNDEFINED> instruction: 0x4620e9b2
    1dd0:			; <UNDEFINED> instruction: 0x4619e63b
    1dd4:	b	f3fdd8 <n_frp@@Base+0xf28bd4>
    1dd8:	strt	r6, [r6], -r3, lsr #16
    1ddc:	vqdmulh.s<illegal width 8>	d20, d0, d26
    1de0:	stmdbmi	sl!, {r0, r3, r6, r9, ip}
    1de4:	ldrbtmi	r4, [fp], #-2090	; 0xfffff7d6
    1de8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1dec:	b	1cbfdf0 <n_frp@@Base+0x1ca8bec>
    1df0:	andeq	r5, r1, r4, lsl #14
    1df4:	andeq	r4, r0, r4, asr r2
    1df8:	andeq	r5, r1, r2, asr #17
    1dfc:	andeq	r0, r0, ip, lsl r1
    1e00:	andeq	r5, r1, r2, lsl #17
    1e04:	andeq	r5, r1, ip, ror r8
    1e08:	andeq	r5, r1, ip, ror #16
    1e0c:	andeq	r5, r1, r0, ror #15
    1e10:	andeq	r5, r1, lr, asr #15
    1e14:	andeq	r5, r1, r8, lsr #16
    1e18:	andeq	r0, r0, ip, lsr #2
    1e1c:	andeq	r5, r1, r4, lsl #16
    1e20:	strdeq	r5, [r1], -r4
    1e24:	ldrdeq	r5, [r1], -r2
    1e28:	andeq	r5, r1, r8, lsr #14
    1e2c:	andeq	r5, r1, r6, lsl #13
    1e30:	andeq	r5, r1, r6, ror #13
    1e34:	muleq	r1, r0, r6
    1e38:	strdeq	r5, [r1], -r2
    1e3c:	andeq	r5, r1, r8, lsl r6
    1e40:	andeq	r5, r1, ip, lsl #11
    1e44:	andeq	r5, r1, ip, ror r5
    1e48:	andeq	r5, r1, r8, ror #10
    1e4c:	ldrdeq	r5, [r1], -lr
    1e50:	andeq	r5, r1, ip, asr #10
    1e54:	andeq	r5, r1, r8, ror #9
    1e58:	andeq	r5, r1, sl, asr r4
    1e5c:	andeq	r5, r1, sl, asr #9
    1e60:	andeq	r0, r0, r4, lsr #2
    1e64:	andeq	r4, r0, sl, lsl r0
    1e68:	andeq	r5, r1, ip, ror #8
    1e6c:	andeq	r5, r1, r2, asr r4
    1e70:	andeq	r5, r1, lr, asr #8
    1e74:	andeq	r5, r1, r8, asr #8
    1e78:	andeq	r5, r1, lr, lsr #7
    1e7c:	andeq	r5, r1, r6, lsr #6
    1e80:	andeq	r3, r0, r6, ror #29
    1e84:	andeq	r3, r0, ip, asr #28
    1e88:	andeq	r3, r0, r2, ror ip
    1e8c:	andeq	r3, r0, ip, lsl #6
    1e90:	andeq	r3, r0, r6, lsl r3
    1e94:			; <UNDEFINED> instruction: 0x46054a9e
    1e98:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
    1e9c:	strlt	r4, [r0, #3230]	; 0xc9e
    1ea0:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    1ea4:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    1ea8:			; <UNDEFINED> instruction: 0xf04f930f
    1eac:	orrslt	r0, r8, r0, lsl #6
    1eb0:	andcs	r4, r5, #157696	; 0x26800
    1eb4:	mulcs	r0, sl, r9
    1eb8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1ebc:			; <UNDEFINED> instruction: 0xf7ff681e
    1ec0:	blmi	fe63c2b8 <n_frp@@Base+0xfe6250b4>
    1ec4:	stmiapl	r3!, {r0, r8, sp}^
    1ec8:			; <UNDEFINED> instruction: 0x4602681b
    1ecc:			; <UNDEFINED> instruction: 0xf7ff4630
    1ed0:			; <UNDEFINED> instruction: 0x4628e996
    1ed4:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed8:	andcs	r4, r5, #2408448	; 0x24c000
    1edc:	ldrbtmi	sl, [r9], #-3841	; 0xfffff0ff
    1ee0:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ee4:	ldrtmi	r4, [lr], -pc, lsl #23
    1ee8:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    1eec:	andcs	r4, r1, r1, lsl #12
    1ef0:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ef4:	andcs	r4, r5, #2310144	; 0x234000
    1ef8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1efc:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f00:	stmiapl	r4!, {r0, r1, r3, r7, r8, r9, fp, lr}^
    1f04:			; <UNDEFINED> instruction: 0xf7ff6821
    1f08:	stmibmi	sl, {r3, r4, r5, r6, fp, sp, lr, pc}
    1f0c:	strtmi	r2, [r8], -r5, lsl #4
    1f10:			; <UNDEFINED> instruction: 0xf7ff4479
    1f14:	stmdavs	r1!, {r1, r4, r6, r7, fp, sp, lr, pc}
    1f18:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f1c:	andcs	r4, r5, #2195456	; 0x218000
    1f20:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1f24:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f28:			; <UNDEFINED> instruction: 0xf7ff6821
    1f2c:	stmibmi	r3, {r1, r2, r5, r6, fp, sp, lr, pc}
    1f30:	strtmi	r2, [r8], -r5, lsl #4
    1f34:			; <UNDEFINED> instruction: 0xf7ff4479
    1f38:	stmdavs	r1!, {r6, r7, fp, sp, lr, pc}
    1f3c:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f40:	andcs	r4, r5, #2080768	; 0x1fc000
    1f44:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1f48:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f4c:			; <UNDEFINED> instruction: 0xf7ff6821
    1f50:	ldmdbmi	ip!, {r2, r4, r6, fp, sp, lr, pc}^
    1f54:	strtmi	r2, [r8], -r5, lsl #4
    1f58:			; <UNDEFINED> instruction: 0xf7ff4479
    1f5c:	stmdavs	r1!, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    1f60:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f64:	andcs	r4, r5, #120, 18	; 0x1e0000
    1f68:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1f6c:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f70:			; <UNDEFINED> instruction: 0xf7ff6821
    1f74:	ldmdbmi	r5!, {r1, r6, fp, sp, lr, pc}^
    1f78:	strtmi	r2, [r8], -r5, lsl #4
    1f7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f80:	stmdavs	r1!, {r2, r3, r4, r7, fp, sp, lr, pc}
    1f84:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f88:	andcs	r4, r5, #1851392	; 0x1c4000
    1f8c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1f90:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f94:			; <UNDEFINED> instruction: 0xf7ff6821
    1f98:	stmdbmi	lr!, {r4, r5, fp, sp, lr, pc}^
    1f9c:	strtmi	r2, [r8], -r5, lsl #4
    1fa0:			; <UNDEFINED> instruction: 0xf7ff4479
    1fa4:	stmdavs	r1!, {r1, r3, r7, fp, sp, lr, pc}
    1fa8:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fac:	andcs	r4, r5, #1736704	; 0x1a8000
    1fb0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1fb4:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fb8:			; <UNDEFINED> instruction: 0xf7ff6821
    1fbc:	stmdbmi	r7!, {r1, r2, r3, r4, fp, sp, lr, pc}^
    1fc0:	strtmi	r2, [r8], -r5, lsl #4
    1fc4:			; <UNDEFINED> instruction: 0xf7ff4479
    1fc8:	stmdavs	r1!, {r3, r4, r5, r6, fp, sp, lr, pc}
    1fcc:			; <UNDEFINED> instruction: 0xf7ff4c64
    1fd0:	ldrbtmi	lr, [ip], #-2068	; 0xfffff7ec
    1fd4:	cfstrsgt	mvf3, [pc], {4}
    1fd8:	stcgt	6, cr12, [pc], {15}
    1fdc:	ldrdgt	pc, [r4], -sp
    1fe0:	stcgt	6, cr12, [pc], {15}
    1fe4:	ldm	r4, {r0, r1, r2, r3, r9, sl, lr, pc}
    1fe8:	stm	r6, {r0, r1}
    1fec:			; <UNDEFINED> instruction: 0xf1bc0003
    1ff0:	andle	r0, sp, r0, lsl #30
    1ff4:	ldrbtmi	r4, [lr], #-3675	; 0xfffff1a5
    1ff8:			; <UNDEFINED> instruction: 0xf857e004
    1ffc:			; <UNDEFINED> instruction: 0xf1bccf08
    2000:	andle	r0, r5, r0, lsl #30
    2004:	ldrtmi	r4, [r0], -r1, ror #12
    2008:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    200c:	mvnsle	r2, r0, lsl #16
    2010:	andcs	r6, r5, #124, 16	; 0x7c0000
    2014:	eorsle	r2, r7, r0, lsl #24
    2018:	andcs	r4, r0, r3, asr r9
    201c:			; <UNDEFINED> instruction: 0xf7ff4479
    2020:	blmi	14bc158 <n_frp@@Base+0x14a4f54>
    2024:	ldrbtmi	r4, [fp], #-2642	; 0xfffff5ae
    2028:			; <UNDEFINED> instruction: 0x4601447a
    202c:			; <UNDEFINED> instruction: 0xf7ff2001
    2030:	ldrdcs	lr, [r0, -r8]
    2034:			; <UNDEFINED> instruction: 0xf7ff2005
    2038:	teqlt	r0, r2, lsl r9
    203c:	andcs	r4, r3, #1261568	; 0x134000
    2040:			; <UNDEFINED> instruction: 0xf7ff4479
    2044:	stmdacs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    2048:	stmdbmi	fp, {r0, r4, r6, r8, ip, lr, pc}^
    204c:	andcs	r2, r0, r5, lsl #4
    2050:	ldrbtmi	r4, [r9], #-3658	; 0xfffff1b6
    2054:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2058:	bmi	1253258 <n_frp@@Base+0x123c054>
    205c:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    2060:	andcs	r4, r1, r1, lsl #12
    2064:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2068:	andcs	r4, r5, #1146880	; 0x118000
    206c:	ldrbtmi	r2, [r9], #-0
    2070:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2074:			; <UNDEFINED> instruction: 0x460142b4
    2078:	blmi	10f6198 <n_frp@@Base+0x10def94>
    207c:			; <UNDEFINED> instruction: 0x4622447b
    2080:			; <UNDEFINED> instruction: 0xf7ff2001
    2084:	str	lr, [r4, -lr, lsr #17]!
    2088:	strtmi	r4, [r0], -r0, asr #18
    208c:			; <UNDEFINED> instruction: 0xf7ff4479
    2090:	blmi	ffc0e8 <n_frp@@Base+0xfe4ee4>
    2094:	ldrbtmi	r4, [fp], #-2623	; 0xfffff5c1
    2098:			; <UNDEFINED> instruction: 0x4601447a
    209c:			; <UNDEFINED> instruction: 0xf7ff2001
    20a0:	strtmi	lr, [r1], -r0, lsr #17
    20a4:			; <UNDEFINED> instruction: 0xf7ff2005
    20a8:	ldrdlt	lr, [r8, -sl]!
    20ac:	andcs	r4, r3, #950272	; 0xe8000
    20b0:			; <UNDEFINED> instruction: 0xf7ff4479
    20b4:	stmiblt	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    20b8:	andcs	r4, r5, #56, 18	; 0xe0000
    20bc:	ldcmi	0, cr2, [r8], #-0
    20c0:			; <UNDEFINED> instruction: 0xf7fe4479
    20c4:	ldrbtmi	lr, [ip], #-4090	; 0xfffff006
    20c8:			; <UNDEFINED> instruction: 0x46234a36
    20cc:			; <UNDEFINED> instruction: 0x4601447a
    20d0:			; <UNDEFINED> instruction: 0xf7ff2001
    20d4:	ldmdbmi	r4!, {r1, r2, r7, fp, sp, lr, pc}
    20d8:	andcs	r2, r0, r5, lsl #4
    20dc:			; <UNDEFINED> instruction: 0xf7fe4479
    20e0:	blmi	cbe098 <n_frp@@Base+0xca6e94>
    20e4:			; <UNDEFINED> instruction: 0x4601447b
    20e8:	ldcmi	7, cr14, [r1], #-804	; 0xfffffcdc
    20ec:	ldmdbmi	r1!, {r2, r3, r4, r5, r6, sl, lr}
    20f0:	andcs	r2, r0, r5, lsl #4
    20f4:			; <UNDEFINED> instruction: 0xf7fe4479
    20f8:	bmi	bfe080 <n_frp@@Base+0xbe6e7c>
    20fc:			; <UNDEFINED> instruction: 0x4601447a
    2100:			; <UNDEFINED> instruction: 0xf7ff2001
    2104:	str	lr, [r0, lr, ror #16]!
    2108:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    210c:	svclt	0x0000e7b7
    2110:	andeq	r5, r1, lr
    2114:	andeq	r0, r0, r8, lsl #2
    2118:	andeq	r5, r1, r4
    211c:	andeq	r0, r0, r4, lsl r1
    2120:	andeq	r3, r0, sl, asr r2
    2124:	andeq	r0, r0, ip, lsr r1
    2128:	andeq	r3, r0, lr, asr r2
    212c:	andeq	r3, r0, r2, ror #4
    2130:	andeq	r0, r0, ip, lsr #2
    2134:	muleq	r0, r0, r2
    2138:			; <UNDEFINED> instruction: 0x000032b6
    213c:	strdeq	r3, [r0], -r0
    2140:	muleq	r0, r2, r3
    2144:	andeq	r3, r0, r0, ror r4
    2148:	ldrdeq	r3, [r0], -r2
    214c:	muleq	r0, r4, r5
    2150:	andeq	r3, r0, r2, asr #11
    2154:	andeq	r3, r0, r0, ror #11
    2158:	andeq	r3, r0, r6, lsl #12
    215c:	andeq	r3, r0, r0, asr #13
    2160:	andeq	r5, r1, r2, lsr r0
    2164:	andeq	r3, r0, sl, lsl r1
    2168:	andeq	r3, r0, r0, ror r7
    216c:	andeq	r3, r0, lr, ror r7
    2170:	andeq	r3, r0, r4, lsr #15
    2174:	muleq	r0, ip, r7
    2178:	ldrdeq	r3, [r0], -r6
    217c:	strheq	r3, [r0], -r8
    2180:	andeq	r3, r0, r6, asr #14
    2184:	ldrdeq	r3, [r0], -sl
    2188:	andeq	r3, r0, r4, ror #30
    218c:	andeq	r3, r0, r0, lsl #14
    2190:	andeq	r3, r0, lr, lsl #14
    2194:	andeq	r3, r0, r4, lsr r7
    2198:	andeq	r3, r0, ip, lsr #14
    219c:	andeq	r3, r0, r8, ror #14
    21a0:	andeq	r3, r0, sl, asr #32
    21a4:	ldrdeq	r3, [r0], -r8
    21a8:	andeq	r3, r0, ip, ror #14
    21ac:	andeq	r2, r0, ip, lsr #31
    21b0:	andeq	r3, r0, r4, lsr #32
    21b4:	andeq	r3, r0, ip, ror #13
    21b8:	andeq	r3, r0, r4, lsl r0
    21bc:	andeq	r2, r0, r6, lsl #31
    21c0:	stmdavs	fp, {r1, fp, sp, lr}
    21c4:	blle	d2c34 <n_frp@@Base+0xbba30>
    21c8:	andcs	fp, r1, ip, asr #31
    21cc:	ldrbmi	r2, [r0, -r0]!
    21d0:	rscscc	pc, pc, pc, asr #32
    21d4:	svclt	0x00004770
    21d8:	svcmi	0x00f8e92d
    21dc:	stcmi	6, cr4, [r6], #-28	; 0xffffffe4
    21e0:			; <UNDEFINED> instruction: 0xf8df460e
    21e4:			; <UNDEFINED> instruction: 0x4693e098
    21e8:	cfstrsmi	mvf4, [r5, #-496]!	; 0xfffffe10
    21ec:			; <UNDEFINED> instruction: 0xc094f8df
    21f0:			; <UNDEFINED> instruction: 0xf854469a
    21f4:	ldrbtmi	r8, [sp], #-14
    21f8:	andls	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    21fc:	ldrdgt	pc, [r0], -r5
    2200:	ldrdpl	pc, [r0], -r8
    2204:	ldrdeq	pc, [r0], -r9
    2208:	andle	r4, sl, r5, ror #10
    220c:	strne	lr, [r5], #-2816	; 0xfffff500
    2210:	stmib	r4, {r0, r8, sl, ip, sp}^
    2214:	stmib	r4, {r9, sl, ip, sp, lr}^
    2218:			; <UNDEFINED> instruction: 0xf8c8ba02
    221c:	pop	{ip, lr}
    2220:	rorslt	r8, r8	; <illegal shifter operand>
    2224:	cmppl	r4, r5, asr #4	; <UNPREDICTABLE>
    2228:	cmppl	r5, r0, asr #5	; <UNPREDICTABLE>
    222c:	ldmdale	sp, {r2, r3, r7, r8, sl, lr}
    2230:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
    2234:	mrrceq	11, 0, lr, ip, cr1
    2238:	tstne	ip, pc, asr #20
    223c:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    2240:	andgt	pc, r0, r5, asr #17
    2244:	blx	bbe256 <n_frp@@Base+0xba7052>
    2248:	ldrdpl	pc, [r0], -r8
    224c:	andeq	pc, r0, r9, asr #17
    2250:			; <UNDEFINED> instruction: 0xf1bce7dc
    2254:	andle	r0, fp, r0, lsl #30
    2258:	tstvc	ip, #389120	; 0x5f000
    225c:	movwcs	fp, #7956	; 0x1f14
    2260:	b	17cae68 <n_frp@@Base+0x17b3c64>
    2264:	strle	r1, [r1], #-268	; 0xfffffef4
    2268:	rscle	r2, r7, r0, lsl #22
    226c:	blx	ff3be27e <n_frp@@Base+0xff3a707a>
    2270:			; <UNDEFINED> instruction: 0xf04f2140
    2274:	strb	r0, [r1, r4, lsl #24]!
    2278:	andeq	r4, r1, r0, asr #25
    227c:	andeq	r0, r0, r4, asr #2
    2280:	andeq	r4, r1, r2, asr #29
    2284:	andeq	r0, r0, ip, lsl r1
    2288:	andeq	r4, r1, sl, ror lr
    228c:	svcmi	0x00f0e92d
    2290:			; <UNDEFINED> instruction: 0xf8dfb08b
    2294:	smlatbls	r7, r8, r4, r3
    2298:	movwls	r4, #25723	; 0x647b
    229c:	movweq	pc, #4113	; 0x1011	; <UNPREDICTABLE>
    22a0:	andle	r9, r3, r5, lsl #6
    22a4:	blcs	b602b8 <n_frp@@Base+0xb490b4>
    22a8:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    22ac:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    22b0:			; <UNDEFINED> instruction: 0xf04f2300
    22b4:	strmi	r0, [r7], -r0, lsl #22
    22b8:			; <UNDEFINED> instruction: 0x469a4659
    22bc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    22c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    22c4:			; <UNDEFINED> instruction: 0xf8179700
    22c8:	vmulcs.f64	d6, d13, d1
    22cc:	mcrcs	0, 1, sp, cr12, cr10, {1}
    22d0:	tstls	r4, pc
    22d4:			; <UNDEFINED> instruction: 0xf7fe9301
    22d8:	blls	7e020 <n_frp@@Base+0x66e1c>
    22dc:	stmdavs	r2, {r2, r8, fp, ip, pc}
    22e0:	andseq	pc, r6, r2, lsl r8	; <UNPREDICTABLE>
    22e4:	andeq	pc, r1, r0
    22e8:	svclt	0x00082e00
    22ec:	stmdacs	r0, {r0, sp}
    22f0:	blcs	363f8 <n_frp@@Base+0x1f1f4>
    22f4:	addhi	pc, r4, r0
    22f8:	beq	7cc28 <n_frp@@Base+0x65a24>
    22fc:	svceq	0x00fff01a
    2300:	rscshi	pc, r8, r0, asr #32
    2304:	blcs	28f20 <n_frp@@Base+0x11d1c>
    2308:	cmnhi	r3, r0	; <UNPREDICTABLE>
    230c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2310:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2314:	rscscc	pc, pc, #79	; 0x4f
    2318:	mvnscc	pc, #79	; 0x4f
    231c:	strbmi	r4, [r9], -r0, asr #12
    2320:			; <UNDEFINED> instruction: 0xff5af7ff
    2324:	stcpl	8, cr15, [r1], {23}
    2328:	rsbsle	r2, r7, r0, lsl #26
    232c:			; <UNDEFINED> instruction: 0xf04f9700
    2330:			; <UNDEFINED> instruction: 0xf8170b00
    2334:	strcs	r6, [r0], #-2817	; 0xfffff4ff
    2338:	ldrbmi	r2, [fp], -r0, lsl #10
    233c:	ldrbmi	r2, [r9], -sp, lsr #28
    2340:	ldrdle	r4, [r4, #106]	; 0x6a
    2344:			; <UNDEFINED> instruction: 0xf0402b00
    2348:	b	1522984 <n_frp@@Base+0x150b780>
    234c:			; <UNDEFINED> instruction: 0xf00a0205
    2350:	svclt	0x00180b01
    2354:	bleq	3e498 <n_frp@@Base+0x27294>
    2358:	svceq	0x0000f1bb
    235c:	msrhi	SPSR_fsc, r0, asr #32
    2360:	svceq	0x0000f1ba
    2364:	sbcshi	pc, r5, r0
    2368:	strtmi	r4, [r9], r0, lsr #13
    236c:	strcs	r4, [r0], #-1619	; 0xfffff9ad
    2370:	str	r2, [r7, r0, lsl #10]!
    2374:	mcrcs	14, 0, r3, cr9, cr0, {1}
    2378:			; <UNDEFINED> instruction: 0x81bcf200
    237c:	svceq	0x0000f1bb
    2380:	sbcshi	pc, r0, r0
    2384:	ldrbtmi	r4, [sl], #-2798	; 0xfffff512
    2388:	bcs	1c4d8 <n_frp@@Base+0x52d4>
    238c:	sbchi	pc, sl, r0
    2390:			; <UNDEFINED> instruction: 0xf6492b00
    2394:			; <UNDEFINED> instruction: 0xf6c11c99
    2398:			; <UNDEFINED> instruction: 0xf04f1c99
    239c:	svclt	0x000c3b99
    23a0:	beq	7e4e4 <n_frp@@Base+0x672e0>
    23a4:	strmi	r4, [ip, #1561]!	; 0x619
    23a8:	strmi	fp, [r3, #3848]!	; 0xf08
    23ac:	msrhi	SPSR_sc, r0, asr #1
    23b0:	bl	1148840 <n_frp@@Base+0x113163c>
    23b4:	ldmne	r2, {r0, r2}
    23b8:	ldmdbne	r2, {r6, r8, lr}
    23bc:	andeq	lr, r0, r5, asr #22
    23c0:	andls	r1, r2, #9568256	; 0x920000
    23c4:	andeq	lr, r0, #64, 22	; 0x10000
    23c8:	ldmib	sp, {r0, r1, r9, ip, pc}^
    23cc:	bl	6f13dc <n_frp@@Base+0x6da1d8>
    23d0:	bl	1304ff0 <n_frp@@Base+0x12eddec>
    23d4:	strmi	r7, [ip, #3302]!	; 0xce6
    23d8:	andeq	lr, ip, fp, lsl #20
    23dc:	strmi	fp, [r3, #3848]!	; 0xf08
    23e0:	andcs	fp, r1, #52, 30	; 0xd0
    23e4:			; <UNDEFINED> instruction: 0xf1b02200
    23e8:	svclt	0x00083fff
    23ec:	andeq	pc, r1, #66	; 0x42
    23f0:			; <UNDEFINED> instruction: 0xf0402a00
    23f4:	ldrbmi	r8, [ip], -r2, asr #2
    23f8:			; <UNDEFINED> instruction: 0xf04f4665
    23fc:	strb	r0, [r1, -r1, lsl #22]!
    2400:	andeq	lr, r5, #84, 20	; 0x54000
    2404:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    2408:	strtmi	r4, [r9], -fp, lsr #12
    240c:	strtmi	r4, [r0], -r2, lsr #12
    2410:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2414:	stcpl	8, cr15, [r1], {23}
    2418:	orrle	r2, r7, r0, lsl #26
    241c:	bls	195348 <n_frp@@Base+0x17e144>
    2420:	ldmdavs	r1!, {r1, r2, r4, r6, r7, fp, ip, lr}
    2424:			; <UNDEFINED> instruction: 0xf0002900
    2428:	stmdals	r6, {r1, r3, r4, r6, r8, pc}
    242c:	sfmmi	f2, 2, [r6], {16}
    2430:	stmdbpl	r7, {r1, r2, r6, r7, r8, r9, fp, lr}
    2434:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
    2438:			; <UNDEFINED> instruction: 0xf7fe9704
    243c:	ldmdavs	r4!, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    2440:	eorsle	r2, r8, r0, lsl #24
    2444:			; <UNDEFINED> instruction: 0xf06f6839
    2448:			; <UNDEFINED> instruction: 0xf04f0801
    244c:	strcc	r0, [r1, #-2320]	; 0xfffff6f0
    2450:	eorsle	r4, r0, #1342177290	; 0x5000000a
    2454:	tsteq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
    2458:			; <UNDEFINED> instruction: 0xf1099301
    245c:	movwls	r0, #784	; 0x310
    2460:	ldmib	r0, {r1, r2, r4, sp, lr, pc}^
    2464:	strbmi	r2, [r4], #-770	; 0xfffffcfe
    2468:	svclt	0x0008455b
    246c:	svclt	0x003c4552
    2470:			; <UNDEFINED> instruction: 0x465b4652
    2474:	movwcs	lr, #10695	; 0x29c7
    2478:	blls	2908 <__assert_fail@plt+0x1634>
    247c:			; <UNDEFINED> instruction: 0xf7fe4419
    2480:	ldmdavs	r4!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2484:	eorsvs	r3, r4, r1, lsl #24
    2488:	ldmdble	r4, {r2, r3, r5, r7, r9, lr}
    248c:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
    2490:	bl	6909c <n_frp@@Base+0x51e98>
    2494:	stmiane	pc, {r0, r3}^	; <UNPREDICTABLE>
    2498:	movwcs	lr, #2512	; 0x9d0
    249c:	blge	bcc00 <n_frp@@Base+0xa59fc>
    24a0:	svclt	0x0008459b
    24a4:	sbcsle	r4, ip, #612368384	; 0x24800000
    24a8:			; <UNDEFINED> instruction: 0xf1086834
    24ac:			; <UNDEFINED> instruction: 0xf8dd38ff
    24b0:	adcmi	r9, r5, #0
    24b4:	blls	1373e8 <n_frp@@Base+0x1201e4>
    24b8:	blls	1dc53c <n_frp@@Base+0x1c5338>
    24bc:	ldrtle	r0, [pc], #-1946	; 24c4 <__assert_fail@plt+0x11f0>
    24c0:			; <UNDEFINED> instruction: 0x46386831
    24c4:	ldrbtcc	pc, [pc], #79	; 24cc <__assert_fail@plt+0x11f8>	; <UNPREDICTABLE>
    24c8:	ldrbcc	pc, [pc, #79]!	; 251f <__assert_fail@plt+0x124b>	; <UNPREDICTABLE>
    24cc:	eorsvs	r3, r1, r1, lsl #2
    24d0:			; <UNDEFINED> instruction: 0xf0020109
    24d4:	ldmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    24d8:			; <UNDEFINED> instruction: 0xf1039a04
    24dc:	blcc	572e4 <n_frp@@Base+0x400e0>
    24e0:	movwne	lr, #15104	; 0x3b00
    24e4:	stmib	r3, {r4, sp, lr}^
    24e8:	stmib	r3, {r1, r8, sl, lr}^
    24ec:	andlt	r4, fp, r0, lsl #10
    24f0:	svchi	0x00f0e8bd
    24f4:			; <UNDEFINED> instruction: 0xf43f2900
    24f8:	strbmi	sl, [sp, #-3853]	; 0xfffff0f3
    24fc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    2500:	addhi	pc, r5, r0, asr #1
    2504:	strtmi	r4, [fp], -r2, lsr #12
    2508:	strbmi	r4, [r9], -r0, asr #12
    250c:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2510:	ldrbmi	lr, [r3], r8, lsl #14
    2514:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    2518:			; <UNDEFINED> instruction: 0xf04f2301
    251c:			; <UNDEFINED> instruction: 0xf04f0801
    2520:	strb	r0, [pc], r0, lsl #18
    2524:	stmdals	r0, {r1, r3, r7, r9, fp, lr}
    2528:	subsvs	r4, r0, sl, ror r4
    252c:	stmdavc	r3, {r4, r5, r8, r9, sl, sp, lr, pc}^
    2530:			; <UNDEFINED> instruction: 0xf47f2b00
    2534:			; <UNDEFINED> instruction: 0x3001aebb
    2538:	strcs	r2, [r0, #-1025]	; 0xfffffbff
    253c:	ldrt	r2, [r8], r1, lsl #6
    2540:	stmdbhi	r0, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    2544:	bmi	fe0cb14c <n_frp@@Base+0xfe0b3f48>
    2548:			; <UNDEFINED> instruction: 0xf1b99904
    254c:	ldrbtmi	r0, [sl], #-3840	; 0xfffff100
    2550:			; <UNDEFINED> instruction: 0xf1b8bf08
    2554:	eorsvs	r0, r3, r2, lsl #30
    2558:	andsvs	r6, r3, fp
    255c:	sfmcs	f5, 1, [r1], {63}	; 0x3f
    2560:			; <UNDEFINED> instruction: 0xf1a7d91f
    2564:			; <UNDEFINED> instruction: 0x463d0810
    2568:	stmdane	r4, {r3, r8, r9, fp, sp, lr, pc}
    256c:			; <UNDEFINED> instruction: 0x960046b9
    2570:	andcc	lr, r2, #3489792	; 0x354000
    2574:			; <UNDEFINED> instruction: 0x6704e9d5
    2578:	beq	7e9cc <n_frp@@Base+0x677c8>
    257c:	bleq	3ea8c <n_frp@@Base+0x27888>
    2580:	svclt	0x000845bb
    2584:			; <UNDEFINED> instruction: 0xd00745b2
    2588:	rscscc	pc, pc, #-2147483643	; 0x80000005
    258c:			; <UNDEFINED> instruction: 0xf1474650
    2590:			; <UNDEFINED> instruction: 0x465933ff
    2594:	mcr2	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2598:	strmi	r3, [r8, #1296]!	; 0x510
    259c:	mvflsdz	f5, #0.0
    25a0:	bl	1d3ee4 <n_frp@@Base+0x1bcce0>
    25a4:	ldmdb	r4, {r2, sl, ip}^
    25a8:	cfstr64ne	mvdx4, [fp], #-8
    25ac:			; <UNDEFINED> instruction: 0xf1b4bf08
    25b0:	strdle	r3, [r5, -pc]
    25b4:			; <UNDEFINED> instruction: 0xf7fe4638
    25b8:	blls	13daf8 <n_frp@@Base+0x1268f4>
    25bc:			; <UNDEFINED> instruction: 0xe77f681f
    25c0:			; <UNDEFINED> instruction: 0xf04f1c60
    25c4:			; <UNDEFINED> instruction: 0xf14533ff
    25c8:			; <UNDEFINED> instruction: 0xf04f0100
    25cc:			; <UNDEFINED> instruction: 0xf7ff32ff
    25d0:	ldrtmi	pc, [r8], -r3, lsl #28	; <UNPREDICTABLE>
    25d4:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    25d8:	ldmdavs	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    25dc:			; <UNDEFINED> instruction: 0xf118e770
    25e0:			; <UNDEFINED> instruction: 0xf04f32ff
    25e4:			; <UNDEFINED> instruction: 0xf1490001
    25e8:	strdcs	r3, [r0, -pc]
    25ec:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
    25f0:	ldmdbmi	r9, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    25f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    25f8:			; <UNDEFINED> instruction: 0xf7fe2000
    25fc:	tstcs	r0, lr, asr sp
    2600:	strmi	r4, [r8], -r2, lsl #12
    2604:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    2608:			; <UNDEFINED> instruction: 0xf7ff2001
    260c:	ldmdbmi	r3, {r0, r1, r6, sl, fp, ip, sp, lr, pc}^
    2610:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2614:			; <UNDEFINED> instruction: 0x469ae7f0
    2618:	ldrbmi	r9, [r0], -r7, lsl #22
    261c:	ldrbeq	r2, [r9, -r5, lsl #4]
    2620:	stmdbmi	pc, {r1, r2, r4, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    2624:			; <UNDEFINED> instruction: 0xf7fe4479
    2628:	tstcs	r0, r8, asr #26
    262c:	strmi	r4, [r8], -r2, lsl #12
    2630:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2634:			; <UNDEFINED> instruction: 0xf7ff2001
    2638:	ldrmi	pc, [sl], sp, lsr #24
    263c:	ldrbmi	r9, [r0], -r7, lsl #22
    2640:	ldrbeq	r2, [ip, -r5, lsl #4]
    2644:	stmdbmi	r7, {r0, r3, r8, sl, ip, lr, pc}^
    2648:			; <UNDEFINED> instruction: 0xf7fe4479
    264c:			; <UNDEFINED> instruction: 0xe7eced36
    2650:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
    2654:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2658:	stmdbmi	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    265c:			; <UNDEFINED> instruction: 0xf7fe4479
    2660:	strb	lr, [r2, ip, lsr #26]!
    2664:	andcs	r9, r5, #7168	; 0x1c00
    2668:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    266c:	stmdbmi	r0, {r2, r3, r5, ip, lr, pc}^
    2670:	ldrbtmi	r2, [r9], #-0
    2674:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2678:	blmi	fbc5dc <n_frp@@Base+0xfa53d8>
    267c:	ldrbtmi	r4, [fp], #-2366	; 0xfffff6c2
    2680:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}^
    2684:			; <UNDEFINED> instruction: 0xf7fe4620
    2688:	strmi	lr, [r1], -r0, lsr #28
    268c:			; <UNDEFINED> instruction: 0xf0024620
    2690:	blls	200e04 <n_frp@@Base+0x1e9c00>
    2694:	strmi	r2, [r5], -r5, lsl #4
    2698:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    269c:	ldmdbmi	r7!, {r0, r3, r4, ip, lr, pc}
    26a0:	ldrbtmi	r2, [r9], #-0
    26a4:	stc	7, cr15, [r8, #-1016]	; 0xfffffc08
    26a8:	strtmi	r4, [r8], -r4, lsl #12
    26ac:	cdp2	0, 15, cr15, cr0, cr1, {0}
    26b0:	strtmi	r2, [r2], -r0, lsl #2
    26b4:	strmi	r4, [r8], -r3, lsl #12
    26b8:	ldc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    26bc:			; <UNDEFINED> instruction: 0xf7fe4628
    26c0:	andcs	lr, r1, sl, asr #25
    26c4:	blx	ff9c06ca <n_frp@@Base+0xff9a94c6>
    26c8:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    26cc:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    26d0:	stmdbmi	ip!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    26d4:			; <UNDEFINED> instruction: 0xf7fe4479
    26d8:			; <UNDEFINED> instruction: 0x4604ecf0
    26dc:	blls	1fc678 <n_frp@@Base+0x1e5474>
    26e0:	andeq	pc, r4, r3, lsl r0	; <UNPREDICTABLE>
    26e4:			; <UNDEFINED> instruction: 0x4608d01c
    26e8:	andcs	r4, r5, #638976	; 0x9c000
    26ec:			; <UNDEFINED> instruction: 0xf7fe4479
    26f0:	ldr	lr, [sl, r4, ror #25]
    26f4:			; <UNDEFINED> instruction: 0xf0139b07
    26f8:	andsle	r0, r7, r4, lsl #2
    26fc:	andcs	r4, r5, #573440	; 0x8c000
    2700:			; <UNDEFINED> instruction: 0xf7fe4479
    2704:			; <UNDEFINED> instruction: 0x4604ecda
    2708:			; <UNDEFINED> instruction: 0xf0019800
    270c:	smlabtcs	r0, r1, lr, pc	; <UNPREDICTABLE>
    2710:	strmi	r4, [r3], -r2, lsr #12
    2714:			; <UNDEFINED> instruction: 0xf7fe4608
    2718:	andcs	lr, r1, ip, lsl #26
    271c:	blx	feec0722 <n_frp@@Base+0xfeea951e>
    2720:	andcs	r4, r5, #442368	; 0x6c000
    2724:			; <UNDEFINED> instruction: 0xf7fe4479
    2728:	ldrb	lr, [lr, -r8, asr #25]!
    272c:	ldmdbmi	r9, {r3, r9, sl, lr}
    2730:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2734:	stcl	7, cr15, [r0], {254}	; 0xfe
    2738:	strb	r4, [r5, r4, lsl #12]!
    273c:	andeq	r4, r1, r0, lsl ip
    2740:	andeq	r4, r1, r2, lsr sp
    2744:	andeq	r0, r0, r4, asr #2
    2748:	andeq	r0, r0, ip, lsl r1
    274c:			; <UNDEFINED> instruction: 0xfffffd89
    2750:	muleq	r1, r0, fp
    2754:	andeq	r4, r1, sl, ror #22
    2758:	andeq	r3, r0, lr, ror #9
    275c:	strdeq	r3, [r0], -r6
    2760:	andeq	r3, r0, r4, ror r4
    2764:	andeq	r3, r0, r0, asr r4
    2768:	andeq	r3, r0, r6, ror r4
    276c:	andeq	r3, r0, ip, ror #8
    2770:	strdeq	r3, [r0], -r2
    2774:	andeq	r4, r1, sl, lsr sl
    2778:	andeq	r3, r0, r4, lsr #9
    277c:	andeq	r3, r0, lr, lsl #9
    2780:			; <UNDEFINED> instruction: 0x000033ba
    2784:	andeq	r3, r0, r4, lsl #9
    2788:	andeq	r3, r0, r8, asr #9
    278c:	andeq	r3, r0, r8, ror r4
    2790:			; <UNDEFINED> instruction: 0x000034bc
    2794:	andeq	r3, r0, sl, ror #8
    2798:	strcs	fp, [r0], #-1336	; 0xfffffac8
    279c:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    27a0:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    27a4:	ldmdapl	r8, {r3, r9, fp, lr}
    27a8:	andvs	r4, ip, r9, ror r4
    27ac:	ldmpl	sp, {r2, sp, lr}
    27b0:			; <UNDEFINED> instruction: 0xf7fe6828
    27b4:	eorvs	lr, ip, r0, asr ip
    27b8:	svclt	0x0000bd38
    27bc:	andeq	r4, r1, r8, lsl #14
    27c0:	andeq	r0, r0, r4, asr #2
    27c4:	andeq	r4, r1, r0, lsl r9
    27c8:	andeq	r0, r0, ip, lsl r1
    27cc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    27d0:			; <UNDEFINED> instruction: 0x47706018
    27d4:	strdeq	r4, [r1], -r2
    27d8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    27dc:			; <UNDEFINED> instruction: 0x47707118
    27e0:	andeq	r4, r1, r6, ror #17
    27e4:	addlt	fp, r4, r0, ror r5
    27e8:	blmi	7d5868 <n_frp@@Base+0x7be664>
    27ec:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    27f0:			; <UNDEFINED> instruction: 0xf0026818
    27f4:	strdlt	pc, [r8, #-151]	; 0xffffff69
    27f8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    27fc:			; <UNDEFINED> instruction: 0xf7fe791e
    2800:			; <UNDEFINED> instruction: 0x4605ecd4
    2804:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    2808:	tstle	r7, r0, lsr #22
    280c:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    2810:			; <UNDEFINED> instruction: 0xf0026818
    2814:	stmiblt	r0, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    2818:	ldcllt	0, cr11, [r0, #-16]!
    281c:	andcs	r4, r5, #344064	; 0x54000
    2820:	ldrbtmi	r2, [r9], #-0
    2824:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    2828:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    282c:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    2830:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    2834:			; <UNDEFINED> instruction: 0xf0019303
    2838:	bmi	441da4 <n_frp@@Base+0x42aba0>
    283c:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    2840:	strmi	r9, [r3], -r0, lsl #12
    2844:			; <UNDEFINED> instruction: 0xf7fe2000
    2848:	blmi	37da20 <n_frp@@Base+0x36681c>
    284c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2850:	ldc	7, cr15, [r2], {254}	; 0xfe
    2854:	ldrtmi	r4, [r3], -fp, lsl #20
    2858:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    285c:	stcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2860:	svclt	0x0000e7f3
    2864:			; <UNDEFINED> instruction: 0x000146bc
    2868:	andeq	r0, r0, ip, lsr #2
    286c:	andeq	r4, r1, r6, asr #17
    2870:	andeq	r0, r0, r4, lsl r1
    2874:	ldrdeq	r3, [r0], -lr
    2878:	muleq	r1, r6, r8
    287c:	andeq	r3, r0, lr, asr #7
    2880:	andeq	r0, r0, r4, lsr r1
    2884:			; <UNDEFINED> instruction: 0x000033b6
    2888:	bllt	ff3c0888 <n_frp@@Base+0xff3a9684>
    288c:	ldrblt	fp, [r0, #376]	; 0x178
    2890:	strcs	fp, [r0], -r4, lsl #1
    2894:	strmi	r2, [ip], -r0, lsl #14
    2898:	stc	7, cr15, [r8], #1016	; 0x3f8
    289c:			; <UNDEFINED> instruction: 0x463b4632
    28a0:	stmib	sp, {r1, sl, ip, pc}^
    28a4:			; <UNDEFINED> instruction: 0xf7fe6700
    28a8:	andlt	lr, r4, r2, asr #23
    28ac:			; <UNDEFINED> instruction: 0x4770bdd0
    28b0:	svcmi	0x00f0e92d
    28b4:	ldrmi	fp, [sl], r9, lsl #1
    28b8:	andls	r4, r3, #121856	; 0x1dc00
    28bc:	stmib	sp, {r0, r1, r2, r4, r5, r6, r9, fp, lr}^
    28c0:	stmdavs	r0, {r2, r8}
    28c4:	stmdavs	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    28c8:	ldrsbhi	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    28cc:	ldmpl	r3, {ip, pc}^
    28d0:	movwls	r6, #30747	; 0x781b
    28d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    28d8:			; <UNDEFINED> instruction: 0xf0002800
    28dc:	blls	e2c20 <n_frp@@Base+0xcba1c>
    28e0:	cmnle	r4, #-268435447	; 0xf0000009
    28e4:	bne	fff694f8 <n_frp@@Base+0xfff522f4>
    28e8:	movwcs	fp, #7948	; 0x1f0c
    28ec:	ldrbmi	r2, [r7, #-768]	; 0xfffffd00
    28f0:	movwcs	fp, #3892	; 0xf34
    28f4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    28f8:	cmple	r8, r0, lsl #22
    28fc:	movwcc	r9, #6930	; 0x1b12
    2900:	svclt	0x00089b13
    2904:	andle	r9, r5, r2, lsl r3
    2908:			; <UNDEFINED> instruction: 0xf1b39a12
    290c:	svclt	0x00083fff
    2910:	tstls	r3, #19922944	; 0x1300000
    2914:			; <UNDEFINED> instruction: 0xf10d9b00
    2918:	bls	c5580 <n_frp@@Base+0xae37c>
    291c:			; <UNDEFINED> instruction: 0x4659189e
    2920:			; <UNDEFINED> instruction: 0xf0024640
    2924:	strmi	pc, [r4], -r9, ror #17
    2928:	subsle	r2, r3, r0, lsl #16
    292c:			; <UNDEFINED> instruction: 0xf8dd9b12
    2930:	movwcc	r9, #4120	; 0x1018
    2934:	addshi	pc, r2, r0, asr #32
    2938:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    293c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2940:	svclt	0x0038429d
    2944:	cmnle	r2, #364904448	; 0x15c00000
    2948:	stmdble	lr, {r0, r8, sl, fp, sp}
    294c:	vmulne.f64	d25, d10, d6
    2950:	svclt	0x0028429a
    2954:	stccs	6, cr4, [r0], {26}
    2958:			; <UNDEFINED> instruction: 0x4621d07d
    295c:	andls	r4, r2, #48, 12	; 0x3000000
    2960:	bl	fe4c0960 <n_frp@@Base+0xfe4a975c>
    2964:	ldrmi	r9, [r6], #-2562	; 0xfffff5fe
    2968:			; <UNDEFINED> instruction: 0xb1241aad
    296c:	strbmi	r9, [r0], -r6, lsl #18
    2970:			; <UNDEFINED> instruction: 0xf95af002
    2974:			; <UNDEFINED> instruction: 0xf1b9b9d8
    2978:	sbcsle	r0, r0, r0, lsl #30
    297c:	bls	29590 <n_frp@@Base+0x1238c>
    2980:	movwcs	r4, #1560	; 0x618
    2984:	ldrmi	r7, [r0], #-51	; 0xffffffcd
    2988:	bne	c295a0 <n_frp@@Base+0xc1239c>
    298c:	blls	15a9fc <n_frp@@Base+0x1437f8>
    2990:	tstle	r4, pc, lsl r0
    2994:	rscscc	pc, pc, pc, asr #32
    2998:			; <UNDEFINED> instruction: 0x4640e011
    299c:	mrrc	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    29a0:	movwcc	r4, #5635	; 0x1603
    29a4:	tstle	lr, r1
    29a8:	addsmi	r9, lr, #0, 22
    29ac:	blls	13714c <n_frp@@Base+0x11ff48>
    29b0:	rscscc	pc, pc, pc, asr #32
    29b4:	blls	14224 <version_etc_copyright@@Base+0xe23c>
    29b8:	blls	15aa0c <n_frp@@Base+0x143808>
    29bc:	bmi	e1aa40 <n_frp@@Base+0xe0383c>
    29c0:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    29c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29c8:	subsmi	r9, sl, r7, lsl #22
    29cc:	andlt	sp, r9, r2, ror #2
    29d0:	svchi	0x00f0e8bd
    29d4:	andcc	lr, r1, #216, 18	; 0x360000
    29d8:	sbcsle	r4, lr, #805306377	; 0x30000009
    29dc:			; <UNDEFINED> instruction: 0xf8c81c5a
    29e0:	ldmdavc	fp, {r2, sp}
    29e4:	blls	4a75f0 <n_frp@@Base+0x4903ec>
    29e8:	ldmdbls	r3, {r0, r9, fp, ip, pc}
    29ec:	svclt	0x00184291
    29f0:			; <UNDEFINED> instruction: 0xf04f4293
    29f4:			; <UNDEFINED> instruction: 0xf04f0302
    29f8:	andls	r0, r6, #268435456	; 0x10000000
    29fc:			; <UNDEFINED> instruction: 0xf04fbf0c
    2a00:			; <UNDEFINED> instruction: 0xf04f0901
    2a04:	addsmi	r0, sp, #0, 18
    2a08:	ldrbmi	fp, [r7, #-3896]	; 0xfffff0c8
    2a0c:	bls	37484 <n_frp@@Base+0x20280>
    2a10:	svclt	0x00942f3f
    2a14:	cmpeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    2a18:	bne	fed82c04 <n_frp@@Base+0xfed6ba00>
    2a1c:	addsmi	r1, sl, #141312	; 0x22800
    2a20:	svclt	0x00389a03
    2a24:	ldrbmi	r1, [r1, #-2289]	; 0xfffff70f
    2a28:	addmi	fp, pc, #152, 30	; 0x260
    2a2c:	ldrbmi	fp, [r1], -r8, lsr #30
    2a30:	blcs	9464 <version_etc_copyright@@Base+0x347c>
    2a34:			; <UNDEFINED> instruction: 0xf102da03
    2a38:	addmi	r4, pc, #0, 2
    2a3c:	stmdals	r0, {r0, r1, r2, r4, r5, r7, ip, lr, pc}
    2a40:			; <UNDEFINED> instruction: 0xf7fe9102
    2a44:	stmdbls	r2, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    2a48:	stmdacs	r0, {r0, r2, r3, r7, r8, r9, fp, ip}
    2a4c:	strmi	sp, [r6], #-175	; 0xffffff51
    2a50:	andls	r4, r0, pc, lsl #12
    2a54:	blls	7c83c <n_frp@@Base+0x65638>
    2a58:			; <UNDEFINED> instruction: 0xe7847033
    2a5c:	andsne	lr, r2, #3620864	; 0x374000
    2a60:			; <UNDEFINED> instruction: 0xf000464b
    2a64:	stmdacs	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
    2a68:	svcge	0x0066f43f
    2a6c:			; <UNDEFINED> instruction: 0xf04f1b03
    2a70:	bl	c4e7c <n_frp@@Base+0xadc78>
    2a74:	movwcc	r0, #8713	; 0x2209
    2a78:	strb	r9, [r1, -r6, lsl #4]!
    2a7c:	svccs	0x00404657
    2a80:	strbcs	fp, [r0, -r8, lsr #30]
    2a84:			; <UNDEFINED> instruction: 0xf7fe4638
    2a88:	andls	lr, r0, sl, asr fp
    2a8c:			; <UNDEFINED> instruction: 0xf47f2800
    2a90:	ldrb	sl, [pc, -r6, lsr #30]!
    2a94:	bl	5c0a94 <n_frp@@Base+0x5a9890>
    2a98:	andeq	r0, r0, r8, lsl #2
    2a9c:	andeq	r4, r1, r4, ror #11
    2aa0:	andeq	r4, r1, r6, ror #9
    2aa4:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    2aa8:	mvnsmi	lr, sp, lsr #18
    2aac:	strbmi	fp, [r7, #-719]!	; 0xfffffd31
    2ab0:			; <UNDEFINED> instruction: 0x4606d054
    2ab4:			; <UNDEFINED> instruction: 0x4604b1d3
    2ab8:	svclt	0x001807b0
    2abc:	vmlaeq.f64	d14, d3, d6
    2ac0:	ands	sp, r3, r4, lsl #2
    2ac4:	andsle	r4, r0, r6, lsr #11
    2ac8:	andle	r0, pc, r0, lsr #15
    2acc:			; <UNDEFINED> instruction: 0xf8144620
    2ad0:	adcsmi	r3, fp, #1024	; 0x400
    2ad4:	strbmi	fp, [r3, #-3864]!	; 0xfffff0e8
    2ad8:	movweq	lr, #19374	; 0x4bae
    2adc:	svclt	0x000c4626
    2ae0:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    2ae4:	pop	{r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    2ae8:			; <UNDEFINED> instruction: 0x462b81f0
    2aec:	b	13c3328 <n_frp@@Base+0x13ac124>
    2af0:	blcs	ce300 <n_frp@@Base+0xb70fc>
    2af4:	blx	7ef5b0 <n_frp@@Base+0x7d83ac>
    2af8:	b	1182538 <n_frp@@Base+0x116b334>
    2afc:	b	1383f20 <n_frp@@Base+0x136cd1c>
    2b00:	b	1146338 <n_frp@@Base+0x112f134>
    2b04:	b	1393f20 <n_frp@@Base+0x137cd1c>
    2b08:	pushle	{r1, r2, r3, r9, sl, fp, lr}
    2b0c:	and	r4, r3, r0, lsr r6
    2b10:	strmi	r3, [r6], -r4, lsl #22
    2b14:	stmdble	r7!, {r0, r1, r8, r9, fp, sp}
    2b18:			; <UNDEFINED> instruction: 0xf8504606
    2b1c:	b	fe049734 <n_frp@@Base+0xfe032530>
    2b20:	b	fe044b3c <n_frp@@Base+0xfe02d938>
    2b24:			; <UNDEFINED> instruction: 0xf1a8010e
    2b28:			; <UNDEFINED> instruction: 0xf1a13201
    2b2c:	b	88fb38 <n_frp@@Base+0x878934>
    2b30:	b	903358 <n_frp@@Base+0x8ec154>
    2b34:	movwmi	r0, #41217	; 0xa101
    2b38:	svccc	0x0080f012
    2b3c:	ldrtmi	sp, [r3], #-232	; 0xffffff18
    2b40:	adcsmi	lr, r3, #1
    2b44:	ldmdavc	r2!, {r2, r4, ip, lr, pc}
    2b48:			; <UNDEFINED> instruction: 0x36014630
    2b4c:	svclt	0x001842ba
    2b50:	svclt	0x000c4562
    2b54:	andcs	r2, r0, #268435456	; 0x10000000
    2b58:			; <UNDEFINED> instruction: 0xe7c4d1f3
    2b5c:			; <UNDEFINED> instruction: 0x461a4639
    2b60:	ldrhmi	lr, [r0, #141]!	; 0x8d
    2b64:	bllt	1440b64 <n_frp@@Base+0x1429960>
    2b68:	blcs	143d0 <version_etc_copyright@@Base+0xe3e8>
    2b6c:	ldr	sp, [sl, r7, ror #3]!
    2b70:	pop	{r4, r9, sl, lr}
    2b74:	svclt	0x000081f0
    2b78:	mrcmi	5, 0, fp, cr10, cr8, {7}
    2b7c:	teqlt	r0, #2113929216	; 0x7e000000
    2b80:	strmi	r2, [r4], -pc, lsr #2
    2b84:	bl	1c40b84 <n_frp@@Base+0x1c29980>
    2b88:			; <UNDEFINED> instruction: 0xb1b84605
    2b8c:	blne	ec9cb0 <n_frp@@Base+0xeb2aac>
    2b90:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    2b94:	stmdacc	r6, {r2, r4, r8, fp, lr}
    2b98:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    2b9c:	bl	fe240b9c <n_frp@@Base+0xfe229998>
    2ba0:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    2ba4:	tstle	r0, ip, ror #22
    2ba8:	blcs	1d20d9c <n_frp@@Base+0x1d09b98>
    2bac:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    2bb0:	tstle	sl, sp, lsr #22
    2bb4:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    2bb8:			; <UNDEFINED> instruction: 0x601c58f3
    2bbc:	blmi	3553f4 <n_frp@@Base+0x33e1f0>
    2bc0:	andsvs	r4, r4, sl, ror r4
    2bc4:			; <UNDEFINED> instruction: 0x601c58f3
    2bc8:			; <UNDEFINED> instruction: 0x463cbdf8
    2bcc:	blmi	2bcbac <n_frp@@Base+0x2a59a8>
    2bd0:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    2bd4:	ldmpl	r3!, {r0, r8, sp}^
    2bd8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2bdc:	b	fe2c0bdc <n_frp@@Base+0xfe2a99d8>
    2be0:	bl	1b40be0 <n_frp@@Base+0x1b299dc>
    2be4:	andeq	r4, r1, ip, lsr #6
    2be8:	strheq	r3, [r0], -r2
    2bec:	andeq	r0, r0, r8, asr #2
    2bf0:	andeq	r4, r1, r8, lsl #10
    2bf4:	andeq	r0, r0, r8, lsr r1
    2bf8:	andeq	r0, r0, r4, lsl r1
    2bfc:	andeq	r3, r0, ip, lsr r0
    2c00:	eorscs	fp, r0, #56, 10	; 0xe000000
    2c04:	tstcs	r0, sp, lsl #12
    2c08:			; <UNDEFINED> instruction: 0xf7fe4604
    2c0c:	vstrcs	s28, [sl, #-888]	; 0xfffffc88
    2c10:	strtmi	sp, [r0], -r2
    2c14:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    2c18:	bl	1440c18 <n_frp@@Base+0x1429a14>
    2c1c:	andcs	fp, r5, #112, 10	; 0x1c000000
    2c20:	strmi	r4, [lr], -r5, lsl #12
    2c24:	andcs	r4, r0, r1, lsl #12
    2c28:	b	11c0c28 <n_frp@@Base+0x11a9a24>
    2c2c:	strmi	r4, [r4], -r5, lsl #5
    2c30:	strtmi	sp, [r0], -r1
    2c34:			; <UNDEFINED> instruction: 0xf002bd70
    2c38:	stmdavc	r3, {r0, r4, r7, fp, ip, sp, lr, pc}
    2c3c:	nopeq	{35}	; 0x23
    2c40:	tstle	r7, r5, asr fp
    2c44:			; <UNDEFINED> instruction: 0xf0237843
    2c48:	blcs	15038d0 <n_frp@@Base+0x14ec6cc>
    2c4c:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    2c50:	nopeq	{35}	; 0x23
    2c54:			; <UNDEFINED> instruction: 0xd12b2b46
    2c58:	blcs	b60f6c <n_frp@@Base+0xb49d68>
    2c5c:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    2c60:			; <UNDEFINED> instruction: 0xd1252b38
    2c64:	bllt	6e1178 <n_frp@@Base+0x6c9f74>
    2c68:	blcs	1820cfc <n_frp@@Base+0x1809af8>
    2c6c:	ldcmi	0, cr13, [r8], {41}	; 0x29
    2c70:			; <UNDEFINED> instruction: 0xe7de447c
    2c74:	tstle	fp, r7, asr #22
    2c78:			; <UNDEFINED> instruction: 0xf0237843
    2c7c:	blcs	1083904 <n_frp@@Base+0x106c700>
    2c80:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    2c84:	tstle	r3, r1, lsr fp
    2c88:	blcs	e20f9c <n_frp@@Base+0xe09d98>
    2c8c:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    2c90:	tstle	sp, r0, lsr fp
    2c94:	blcs	ce11a8 <n_frp@@Base+0xcc9fa4>
    2c98:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    2c9c:	tstle	r7, r0, lsr fp
    2ca0:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    2ca4:	blcs	1820d38 <n_frp@@Base+0x1809b34>
    2ca8:	stcmi	0, cr13, [sl], {14}
    2cac:			; <UNDEFINED> instruction: 0xe7c0447c
    2cb0:	andle	r2, r3, r9, lsl #28
    2cb4:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    2cb8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2cbc:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    2cc0:	stcmi	7, cr14, [r7], {183}	; 0xb7
    2cc4:			; <UNDEFINED> instruction: 0xe7b4447c
    2cc8:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    2ccc:	svclt	0x0000e7b1
    2cd0:	andeq	r2, r0, r8, ror #31
    2cd4:			; <UNDEFINED> instruction: 0x00002fb0
    2cd8:			; <UNDEFINED> instruction: 0x00002fb2
    2cdc:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    2ce0:	andeq	r2, r0, r0, lsr #31
    2ce4:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    2ce8:	svcmi	0x00f0e92d
    2cec:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    2cf0:	strmi	r8, [r9], r2, lsl #22
    2cf4:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    2cf8:			; <UNDEFINED> instruction: 0xf8df3206
    2cfc:			; <UNDEFINED> instruction: 0xf8df2bfc
    2d00:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    2d04:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    2d08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d0c:			; <UNDEFINED> instruction: 0xf04f931b
    2d10:	blls	a83918 <n_frp@@Base+0xa6c714>
    2d14:	blls	ae7954 <n_frp@@Base+0xad0750>
    2d18:	blls	a6796c <n_frp@@Base+0xa50768>
    2d1c:	streq	pc, [r2], #-3
    2d20:	tstls	r2, #44, 22	; 0xb000
    2d24:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d28:			; <UNDEFINED> instruction: 0xf3c39b29
    2d2c:	movwls	r0, #37696	; 0x9340
    2d30:			; <UNDEFINED> instruction: 0xf1b8900f
    2d34:	vmax.f32	d0, d1, d10
    2d38:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    2d3c:	rsbseq	pc, r1, #24
    2d40:	adceq	r0, r4, #-268435449	; 0xf0000007
    2d44:	andseq	r0, lr, #536870921	; 0x20000009
    2d48:	subseq	r0, r2, #-1879048189	; 0x90000003
    2d4c:	andeq	r0, fp, r4, ror #4
    2d50:	andeq	r0, fp, fp
    2d54:	svceq	0x000af1b8
    2d58:			; <UNDEFINED> instruction: 0xf8dfd00e
    2d5c:	strbmi	r0, [r1], -r4, lsr #23
    2d60:			; <UNDEFINED> instruction: 0xf7ff4478
    2d64:			; <UNDEFINED> instruction: 0x4641ff5b
    2d68:			; <UNDEFINED> instruction: 0xf8df4603
    2d6c:	tstls	r3, #152, 22	; 0x26000
    2d70:			; <UNDEFINED> instruction: 0xf7ff4478
    2d74:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    2d78:	bleq	3eebc <n_frp@@Base+0x27cb8>
    2d7c:			; <UNDEFINED> instruction: 0xf0002c00
    2d80:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    2d84:	strls	r2, [r8], #-1025	; 0xfffffbff
    2d88:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    2d8c:			; <UNDEFINED> instruction: 0xf7fe5a10
    2d90:	movwcs	lr, #2560	; 0xa00
    2d94:	stmib	sp, {r4, r8, r9, ip, pc}^
    2d98:	tstls	r1, #671088640	; 0x28000000
    2d9c:	strcs	r9, [r0, -sp]
    2da0:	movwcc	r9, #6918	; 0x1b06
    2da4:	tsthi	r0, r0	; <UNPREDICTABLE>
    2da8:	blne	ff7699c8 <n_frp@@Base+0xff7527c4>
    2dac:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    2db0:			; <UNDEFINED> instruction: 0xf0002d00
    2db4:	blls	2a3200 <n_frp@@Base+0x28bffc>
    2db8:			; <UNDEFINED> instruction: 0xf1b89807
    2dbc:	svclt	0x000c0f02
    2dc0:			; <UNDEFINED> instruction: 0xf0032300
    2dc4:	ldrmi	r0, [lr], -r1, lsl #6
    2dc8:	movwls	r1, #51651	; 0xc9c3
    2dcc:			; <UNDEFINED> instruction: 0xf0002e00
    2dd0:	bls	363a68 <n_frp@@Base+0x34c864>
    2dd4:			; <UNDEFINED> instruction: 0xf0002a00
    2dd8:	blls	1a3f38 <n_frp@@Base+0x18cd34>
    2ddc:	bl	1cd5e8 <n_frp@@Base+0x1b63e4>
    2de0:	ldrmi	r0, [r1], -r2, lsl #8
    2de4:	mvnscc	pc, #-1073741784	; 0xc0000028
    2de8:			; <UNDEFINED> instruction: 0xf383fab3
    2dec:	cmpne	r3, #323584	; 0x4f000
    2df0:	movwcs	fp, #3992	; 0xf98
    2df4:			; <UNDEFINED> instruction: 0xf7feb113
    2df8:	andls	lr, r6, ip, asr #19
    2dfc:	addsmi	r9, ip, #6144	; 0x1800
    2e00:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    2e04:	bne	43e66c <n_frp@@Base+0x427468>
    2e08:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    2e0c:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e10:			; <UNDEFINED> instruction: 0xf0402800
    2e14:	blls	263efc <n_frp@@Base+0x24ccf8>
    2e18:			; <UNDEFINED> instruction: 0xf0402b00
    2e1c:	blls	323930 <n_frp@@Base+0x30c72c>
    2e20:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2e24:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    2e28:			; <UNDEFINED> instruction: 0xf014e8df
    2e2c:	cmneq	sp, r8, lsl r1
    2e30:	cmneq	sp, sp, ror r1
    2e34:	cmneq	sp, sp, ror r1
    2e38:	rsceq	r0, ip, #1073741855	; 0x4000001f
    2e3c:	adceq	r0, fp, #224, 4
    2e40:	rscseq	r0, r5, #-536870898	; 0xe000000e
    2e44:	rscseq	r0, r1, #805306383	; 0x3000000f
    2e48:	cmneq	sp, sp, ror r1
    2e4c:	cmneq	sp, sp, ror r1
    2e50:	cmneq	sp, sp, ror r1
    2e54:	cmneq	sp, sp, ror r1
    2e58:	cmneq	sp, sp, ror r1
    2e5c:	cmneq	sp, sp, ror r1
    2e60:	cmneq	sp, sp, ror r1
    2e64:	cmneq	sp, sp, ror r1
    2e68:	cmneq	sp, sp, ror r1
    2e6c:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    2e70:			; <UNDEFINED> instruction: 0x06d30179
    2e74:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2e78:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    2e7c:	cmneq	r9, r9, ror r1
    2e80:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2e84:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2e88:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2e8c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2e90:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2e94:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2e98:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2e9c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ea0:	cmneq	r9, pc, ror r0
    2ea4:	cmneq	r9, r9, ror r1
    2ea8:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    2eac:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    2eb0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2eb4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2eb8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ebc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ec0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ec4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ec8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ecc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ed0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ed4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ed8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2edc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ee0:	cmneq	r9, pc, ror r0
    2ee4:	rsbseq	r0, pc, r7, asr #4
    2ee8:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2eec:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    2ef0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ef4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2ef8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2efc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f00:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f04:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f08:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f0c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f10:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f14:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f18:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f1c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    2f20:	eorseq	r0, r3, #127	; 0x7f
    2f24:	eorseq	r0, r3, #1073741854	; 0x4000001e
    2f28:			; <UNDEFINED> instruction: 0x463206d3
    2f2c:	movwcs	r4, #1589	; 0x635
    2f30:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    2f34:			; <UNDEFINED> instruction: 0xf0002800
    2f38:	vshr.u64	q12, <illegal reg q2.5>, #60
    2f3c:			; <UNDEFINED> instruction: 0xf0041147
    2f40:			; <UNDEFINED> instruction: 0xf850021f
    2f44:	blx	846fd0 <n_frp@@Base+0x82fdcc>
    2f48:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    2f4c:	sbchi	pc, sl, r0, asr #2
    2f50:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    2f54:	blx	fece9780 <n_frp@@Base+0xfecd257c>
    2f58:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2f5c:			; <UNDEFINED> instruction: 0xf0402a00
    2f60:	bls	2e46b8 <n_frp@@Base+0x2cd4b4>
    2f64:	andeq	pc, r1, #130	; 0x82
    2f68:	andsle	r4, r5, r3, lsl r0
    2f6c:	movwls	r4, #46553	; 0xb5d9
    2f70:	eorcs	fp, r7, #132, 30	; 0x210
    2f74:	andcs	pc, fp, sl, lsl #16
    2f78:	andeq	pc, r1, #-1073741822	; 0xc0000002
    2f7c:	svclt	0x00844591
    2f80:			; <UNDEFINED> instruction: 0xf80a2124
    2f84:			; <UNDEFINED> instruction: 0xf10b1002
    2f88:			; <UNDEFINED> instruction: 0xf10b0202
    2f8c:	ldrmi	r0, [r1, #2819]	; 0xb03
    2f90:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    2f94:	andne	pc, r2, sl, lsl #16
    2f98:			; <UNDEFINED> instruction: 0xf10745d9
    2f9c:	svclt	0x00840701
    2fa0:			; <UNDEFINED> instruction: 0xf80a235c
    2fa4:			; <UNDEFINED> instruction: 0xf10b300b
    2fa8:	blls	205bb4 <n_frp@@Base+0x1ee9b0>
    2fac:	svclt	0x003845cb
    2fb0:	andmi	pc, fp, sl, lsl #16
    2fb4:			; <UNDEFINED> instruction: 0xf10b2d00
    2fb8:	svclt	0x00080b01
    2fbc:	movwls	r2, #33536	; 0x8300
    2fc0:	movwcc	r9, #6918	; 0x1b06
    2fc4:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    2fc8:	vldrpl	d25, [sp, #28]
    2fcc:	svclt	0x00183d00
    2fd0:	cfstr32cs	mvfx2, [r0, #-4]
    2fd4:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    2fd8:	andeq	pc, r2, #168, 2	; 0x2a
    2fdc:	blx	feca9408 <n_frp@@Base+0xfec92204>
    2fe0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    2fe4:	movweq	lr, #6658	; 0x1a02
    2fe8:	svceq	0x0000f1bb
    2fec:	movwcs	fp, #3864	; 0xf18
    2ff0:			; <UNDEFINED> instruction: 0xf0402b00
    2ff4:			; <UNDEFINED> instruction: 0xf08181d0
    2ff8:	andsmi	r0, sl, r1, lsl #6
    2ffc:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    3000:	blcs	29c48 <n_frp@@Base+0x12a44>
    3004:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    3008:	blcs	29c30 <n_frp@@Base+0x12a2c>
    300c:	ldrhi	pc, [r4], r0, asr #32
    3010:	bls	429c5c <n_frp@@Base+0x412a58>
    3014:	svclt	0x00183b00
    3018:			; <UNDEFINED> instruction: 0xf1b92301
    301c:	svclt	0x00180f00
    3020:	blcs	bc28 <version_etc_copyright@@Base+0x5c40>
    3024:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    3028:			; <UNDEFINED> instruction: 0xf8dd9a11
    302c:	tstcs	r1, r4, asr #32
    3030:	andscc	lr, r0, #3358720	; 0x334000
    3034:			; <UNDEFINED> instruction: 0xf88a2327
    3038:	andcs	r3, r0, #0
    303c:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3040:			; <UNDEFINED> instruction: 0xf04f468b
    3044:	tstls	sp, r2, lsl #16
    3048:	andls	r4, r9, #2063597568	; 0x7b000000
    304c:	bcc	43e874 <n_frp@@Base+0x427670>
    3050:	blls	27caec <n_frp@@Base+0x2658e8>
    3054:			; <UNDEFINED> instruction: 0xf0402b00
    3058:	ldrmi	r8, [lr], -r7, ror #12
    305c:	andeq	pc, r2, #168, 2	; 0x2a
    3060:	blx	feca9c94 <n_frp@@Base+0xfec92a90>
    3064:			; <UNDEFINED> instruction: 0xf083f282
    3068:	ldmdbeq	r2, {r0, r8, r9}^
    306c:			; <UNDEFINED> instruction: 0xf0004013
    3070:	ldrbmi	r8, [r9, #1360]	; 0x550
    3074:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    3078:	andne	pc, fp, sl, lsl #16
    307c:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    3080:	svclt	0x00844589
    3084:			; <UNDEFINED> instruction: 0xf80a2024
    3088:			; <UNDEFINED> instruction: 0xf10b0001
    308c:	strmi	r0, [r9, #258]	; 0x102
    3090:	eorcs	fp, r7, r4, lsl #31
    3094:	andeq	pc, r1, sl, lsl #16
    3098:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    309c:	vrshl.s8	d20, d9, d16
    30a0:	pkhtbmi	r8, fp, r2, asr #10
    30a4:	movwls	r4, #46681	; 0xb659
    30a8:			; <UNDEFINED> instruction: 0xf80a235c
    30ac:			; <UNDEFINED> instruction: 0xf1b8300b
    30b0:			; <UNDEFINED> instruction: 0xf10b0f02
    30b4:			; <UNDEFINED> instruction: 0xf0000b01
    30b8:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    30bc:	addmi	r1, r3, #31488	; 0x7b00
    30c0:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    30c4:	blcc	c1a3d8 <n_frp@@Base+0xc031d4>
    30c8:	vqdmulh.s<illegal width 8>	d18, d0, d9
    30cc:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    30d0:			; <UNDEFINED> instruction: 0xf0839b0a
    30d4:	tstmi	sl, #67108864	; 0x4000000
    30d8:	svclt	0x0008462b
    30dc:			; <UNDEFINED> instruction: 0xf43f4615
    30e0:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    30e4:			; <UNDEFINED> instruction: 0xf47f2e00
    30e8:	bls	2eedbc <n_frp@@Base+0x2d7bb8>
    30ec:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    30f0:	andsmi	r3, r3, r1, lsl #14
    30f4:	blcs	2fc68 <n_frp@@Base+0x18a64>
    30f8:	svcge	0x0057f43f
    30fc:	svclt	0x008445d9
    3100:			; <UNDEFINED> instruction: 0xf80a2327
    3104:			; <UNDEFINED> instruction: 0xf10b300b
    3108:			; <UNDEFINED> instruction: 0xf10b0301
    310c:	ldrmi	r0, [r9, #2818]	; 0xb02
    3110:	eorcs	fp, r7, #132, 30	; 0x210
    3114:	andcs	pc, r3, sl, lsl #16
    3118:	movwls	r2, #45824	; 0xb300
    311c:	ldrtmi	lr, [r2], -r5, asr #14
    3120:	str	r2, [r3, -r0, lsl #12]
    3124:	blls	3cc92c <n_frp@@Base+0x3b5728>
    3128:			; <UNDEFINED> instruction: 0xf0402b01
    312c:			; <UNDEFINED> instruction: 0xf7fe83fb
    3130:	eorlt	lr, r3, #36, 16	; 0x240000
    3134:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    3138:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    313c:	orrmi	pc, r0, #50331648	; 0x3000000
    3140:	blls	28dd48 <n_frp@@Base+0x276b44>
    3144:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    3148:	andeq	pc, r1, #3
    314c:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    3150:	bcs	b958 <version_etc_copyright@@Base+0x5970>
    3154:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    3158:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    315c:			; <UNDEFINED> instruction: 0xf383fab3
    3160:	bls	2856d4 <n_frp@@Base+0x26e4d0>
    3164:	andeq	pc, r1, #130	; 0x82
    3168:			; <UNDEFINED> instruction: 0xf43f4313
    316c:	blls	26ecfc <n_frp@@Base+0x257af8>
    3170:			; <UNDEFINED> instruction: 0xf0002b00
    3174:	movwcs	r8, #187	; 0xbb
    3178:	stccs	6, cr14, [r0], {219}	; 0xdb
    317c:	ldrbthi	pc, [pc], #64	; 3184 <__assert_fail@plt+0x1eb0>	; <UNPREDICTABLE>
    3180:	movwls	r2, #41729	; 0xa301
    3184:	svceq	0x0000f1b9
    3188:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    318c:			; <UNDEFINED> instruction: 0x377cf8df
    3190:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3194:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3198:			; <UNDEFINED> instruction: 0xf8cd447b
    319c:			; <UNDEFINED> instruction: 0xf8cd902c
    31a0:	cdp	0, 0, cr9, cr8, cr4, {1}
    31a4:	movwcs	r3, #6672	; 0x1a10
    31a8:	movwls	r4, #34459	; 0x869b
    31ac:	ldrb	r9, [r6, #781]!	; 0x30d
    31b0:			; <UNDEFINED> instruction: 0xf0402c00
    31b4:			; <UNDEFINED> instruction: 0xf1b98587
    31b8:			; <UNDEFINED> instruction: 0xf0000f00
    31bc:	movwcs	r8, #5325	; 0x14cd
    31c0:	ldrmi	r9, [fp], r8, lsl #6
    31c4:	movwmi	lr, #39373	; 0x99cd
    31c8:			; <UNDEFINED> instruction: 0x2322930d
    31cc:	andcc	pc, r0, sl, lsl #17
    31d0:			; <UNDEFINED> instruction: 0x373cf8df
    31d4:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    31d8:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    31dc:	bcc	43ea04 <n_frp@@Base+0x427800>
    31e0:	movwcs	lr, #5597	; 0x15dd
    31e4:	stmib	sp, {r3, r8, r9, ip, pc}^
    31e8:	andcs	r3, r0, #603979776	; 0x24000000
    31ec:	ldrmi	r9, [r3], sp, lsl #6
    31f0:			; <UNDEFINED> instruction: 0x3720f8df
    31f4:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    31f8:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    31fc:	andsls	r9, r1, #-1342177280	; 0xb0000000
    3200:	bcc	43ea28 <n_frp@@Base+0x427824>
    3204:	movwcs	lr, #1483	; 0x5cb
    3208:	cdp	2, 0, cr2, cr8, cr1, {0}
    320c:			; <UNDEFINED> instruction: 0x469b3a10
    3210:	tstls	r0, #8, 4	; 0x80000000
    3214:	movwcs	lr, #43469	; 0xa9cd
    3218:	movwls	r9, #37649	; 0x9311
    321c:	ldr	r9, [lr, #781]!	; 0x30d
    3220:	strbmi	r2, [r3], r0, lsl #6
    3224:	bcc	43ea4c <n_frp@@Base+0x427848>
    3228:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    322c:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    3230:	movwcs	r3, #4873	; 0x1309
    3234:	eorshi	pc, r4, sp, asr #17
    3238:	ldr	r9, [r0, #776]!	; 0x308
    323c:	tstls	r0, #0, 6
    3240:	movwls	r4, #46747	; 0xb69b
    3244:	andcs	r9, r1, #1140850688	; 0x44000000
    3248:			; <UNDEFINED> instruction: 0xf8df930a
    324c:			; <UNDEFINED> instruction: 0xf8cd36cc
    3250:			; <UNDEFINED> instruction: 0xf04f8034
    3254:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    3258:	andls	r9, r9, #8, 4	; 0x80000000
    325c:	bcc	43ea84 <n_frp@@Base+0x427880>
    3260:	movwcs	lr, #5533	; 0x159d
    3264:	stmib	sp, {r3, r8, r9, ip, pc}^
    3268:	andcs	r3, r0, #603979776	; 0x24000000
    326c:	ldrmi	r9, [r3], sp, lsl #6
    3270:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    3274:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3278:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    327c:	andsls	r9, r1, #-1342177280	; 0xb0000000
    3280:	bcc	43eaa8 <n_frp@@Base+0x4278a4>
    3284:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    3288:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    328c:	ldrb	r9, [r9, -sl, lsl #8]!
    3290:	blls	18ca98 <n_frp@@Base+0x175894>
    3294:			; <UNDEFINED> instruction: 0xf0003301
    3298:	blls	1a3f24 <n_frp@@Base+0x18cd20>
    329c:	svclt	0x00181e5a
    32a0:			; <UNDEFINED> instruction: 0xf1a82201
    32a4:	blx	fecc3eb4 <n_frp@@Base+0xfecaccb0>
    32a8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    32ac:	svccs	0x0000b912
    32b0:	bichi	pc, r2, r0
    32b4:	ldrb	r2, [r4, -r0, lsl #10]
    32b8:			; <UNDEFINED> instruction: 0xf1b82600
    32bc:			; <UNDEFINED> instruction: 0xf0000f02
    32c0:	ldmib	sp, {r2, r8, r9, pc}^
    32c4:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    32c8:	bls	35331c <n_frp@@Base+0x33c118>
    32cc:	svclt	0x00082a00
    32d0:	strtmi	r2, [r2], -r0, lsl #6
    32d4:			; <UNDEFINED> instruction: 0xf0402b00
    32d8:	blls	2a3ed0 <n_frp@@Base+0x28cccc>
    32dc:			; <UNDEFINED> instruction: 0xf0402b00
    32e0:	blls	26447c <n_frp@@Base+0x24d278>
    32e4:	blcs	c6ec <version_etc_copyright@@Base+0x6704>
    32e8:	svcge	0x0045f47f
    32ec:	ldrbt	r9, [r9], r9, lsl #22
    32f0:			; <UNDEFINED> instruction: 0xf1b82600
    32f4:			; <UNDEFINED> instruction: 0xf0000f02
    32f8:			; <UNDEFINED> instruction: 0xf1b882f7
    32fc:	tstle	ip, r5, lsl #30
    3300:			; <UNDEFINED> instruction: 0xf0139b29
    3304:	andle	r0, r9, r4, lsl #6
    3308:	vldmiane	fp!, {s18-s23}
    330c:	andle	r4, r4, #805306377	; 0x30000009
    3310:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    3314:			; <UNDEFINED> instruction: 0xf0002c3f
    3318:	movwcs	r8, #1147	; 0x47b
    331c:			; <UNDEFINED> instruction: 0x461d243f
    3320:			; <UNDEFINED> instruction: 0x2600e71f
    3324:	svceq	0x0002f1b8
    3328:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    332c:	strtcs	r2, [r7], #-768	; 0xfffffd00
    3330:	svcge	0x0017f47f
    3334:	bllt	fe0e9f60 <n_frp@@Base+0xfe0d2d5c>
    3338:	blx	fece9f84 <n_frp@@Base+0xfecd2d80>
    333c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3340:	svceq	0x0000f1b9
    3344:	movwcs	fp, #3848	; 0xf08
    3348:			; <UNDEFINED> instruction: 0xf0402b00
    334c:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    3350:			; <UNDEFINED> instruction: 0x2327bf84
    3354:	andcc	pc, fp, sl, lsl #16
    3358:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    335c:	svclt	0x00844599
    3360:			; <UNDEFINED> instruction: 0xf80a225c
    3364:			; <UNDEFINED> instruction: 0xf10b2003
    3368:	ldrmi	r0, [r9, #770]	; 0x302
    336c:	eorcs	sp, r7, #32768	; 0x8000
    3370:	andcs	pc, r3, sl, lsl #16
    3374:			; <UNDEFINED> instruction: 0xf10b2300
    3378:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    337c:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    3380:	rsbscs	lr, r4, #176, 12	; 0xb000000
    3384:			; <UNDEFINED> instruction: 0xf1b89b09
    3388:	svclt	0x00140f02
    338c:			; <UNDEFINED> instruction: 0xf0032300
    3390:	blcs	3f9c <__assert_fail@plt+0x2cc8>
    3394:			; <UNDEFINED> instruction: 0xf04fd0a1
    3398:	blls	2853a8 <n_frp@@Base+0x26e1a4>
    339c:	svclt	0x00182b00
    33a0:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    33a4:			; <UNDEFINED> instruction: 0x46499a12
    33a8:	ldrbmi	r9, [r0], -r9, lsr #22
    33ac:			; <UNDEFINED> instruction: 0xf8cd2400
    33b0:	andls	r8, r4, #0
    33b4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    33b8:	movwls	r9, #6675	; 0x1a13
    33bc:	andls	r9, r3, #33554432	; 0x2000000
    33c0:	bls	1e9fe0 <n_frp@@Base+0x1d2ddc>
    33c4:	ldc2	7, cr15, [r0], {255}	; 0xff
    33c8:			; <UNDEFINED> instruction: 0xf8df4683
    33cc:			; <UNDEFINED> instruction: 0xf8df2554
    33d0:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    33d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33d8:	subsmi	r9, sl, fp, lsl fp
    33dc:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    33e0:	andslt	r4, sp, r8, asr r6
    33e4:	blhi	be6e0 <n_frp@@Base+0xa74dc>
    33e8:	svchi	0x00f0e8bd
    33ec:			; <UNDEFINED> instruction: 0xf1a82462
    33f0:	bls	244000 <n_frp@@Base+0x22cdfc>
    33f4:			; <UNDEFINED> instruction: 0xf383fab3
    33f8:	bcs	596c <_IO_stdin_used@@Base+0x8e4>
    33fc:	orrhi	pc, r5, #64	; 0x40
    3400:	strb	r4, [r9, #1557]	; 0x615
    3404:	ldrb	r2, [r2, r1, ror #8]!
    3408:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    340c:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    3410:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    3414:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    3418:	blls	1fd19c <n_frp@@Base+0x1e5f98>
    341c:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    3420:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    3424:			; <UNDEFINED> instruction: 0xf853a302
    3428:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    342c:	svclt	0x00004718
    3430:	andeq	r0, r0, pc, lsl r2
    3434:			; <UNDEFINED> instruction: 0xfffffcf7
    3438:			; <UNDEFINED> instruction: 0xfffffcf7
    343c:			; <UNDEFINED> instruction: 0xfffffcf7
    3440:			; <UNDEFINED> instruction: 0xfffffcf7
    3444:			; <UNDEFINED> instruction: 0xfffffcf7
    3448:			; <UNDEFINED> instruction: 0xfffffcf7
    344c:	andeq	r0, r0, r3, asr r2
    3450:	andeq	r0, r0, r7, asr #4
    3454:			; <UNDEFINED> instruction: 0xffffff53
    3458:	andeq	r0, r0, pc, asr #4
    345c:			; <UNDEFINED> instruction: 0xffffffe7
    3460:	andeq	r0, r0, r7, lsr r2
    3464:	andeq	r0, r0, fp, asr #4
    3468:			; <UNDEFINED> instruction: 0xfffffcf7
    346c:			; <UNDEFINED> instruction: 0xfffffcf7
    3470:			; <UNDEFINED> instruction: 0xfffffcf7
    3474:			; <UNDEFINED> instruction: 0xfffffcf7
    3478:			; <UNDEFINED> instruction: 0xfffffcf7
    347c:			; <UNDEFINED> instruction: 0xfffffcf7
    3480:			; <UNDEFINED> instruction: 0xfffffcf7
    3484:			; <UNDEFINED> instruction: 0xfffffcf7
    3488:			; <UNDEFINED> instruction: 0xfffffcf7
    348c:			; <UNDEFINED> instruction: 0xfffffcf7
    3490:			; <UNDEFINED> instruction: 0xfffffcf7
    3494:			; <UNDEFINED> instruction: 0xfffffcf7
    3498:			; <UNDEFINED> instruction: 0xfffffcf7
    349c:			; <UNDEFINED> instruction: 0xfffffcf7
    34a0:			; <UNDEFINED> instruction: 0xfffffcf7
    34a4:			; <UNDEFINED> instruction: 0xfffffcf7
    34a8:			; <UNDEFINED> instruction: 0xfffffcf7
    34ac:			; <UNDEFINED> instruction: 0xfffffcf7
    34b0:	andeq	r0, r0, fp, lsr r2
    34b4:	strdeq	r0, [r0], -sp
    34b8:	strdeq	r0, [r0], -sp
    34bc:	andeq	r0, r0, r3, lsl r2
    34c0:	strdeq	r0, [r0], -sp
    34c4:			; <UNDEFINED> instruction: 0xfffffd29
    34c8:	strdeq	r0, [r0], -sp
    34cc:			; <UNDEFINED> instruction: 0xfffffef5
    34d0:	strdeq	r0, [r0], -sp
    34d4:	strdeq	r0, [r0], -sp
    34d8:	strdeq	r0, [r0], -sp
    34dc:			; <UNDEFINED> instruction: 0xfffffd29
    34e0:			; <UNDEFINED> instruction: 0xfffffd29
    34e4:			; <UNDEFINED> instruction: 0xfffffd29
    34e8:			; <UNDEFINED> instruction: 0xfffffd29
    34ec:			; <UNDEFINED> instruction: 0xfffffd29
    34f0:			; <UNDEFINED> instruction: 0xfffffd29
    34f4:			; <UNDEFINED> instruction: 0xfffffd29
    34f8:			; <UNDEFINED> instruction: 0xfffffd29
    34fc:			; <UNDEFINED> instruction: 0xfffffd29
    3500:			; <UNDEFINED> instruction: 0xfffffd29
    3504:			; <UNDEFINED> instruction: 0xfffffd29
    3508:			; <UNDEFINED> instruction: 0xfffffd29
    350c:			; <UNDEFINED> instruction: 0xfffffd29
    3510:			; <UNDEFINED> instruction: 0xfffffd29
    3514:			; <UNDEFINED> instruction: 0xfffffd29
    3518:			; <UNDEFINED> instruction: 0xfffffd29
    351c:	strdeq	r0, [r0], -sp
    3520:	strdeq	r0, [r0], -sp
    3524:	strdeq	r0, [r0], -sp
    3528:	strdeq	r0, [r0], -sp
    352c:			; <UNDEFINED> instruction: 0xfffffec3
    3530:			; <UNDEFINED> instruction: 0xfffffcf7
    3534:			; <UNDEFINED> instruction: 0xfffffd29
    3538:			; <UNDEFINED> instruction: 0xfffffd29
    353c:			; <UNDEFINED> instruction: 0xfffffd29
    3540:			; <UNDEFINED> instruction: 0xfffffd29
    3544:			; <UNDEFINED> instruction: 0xfffffd29
    3548:			; <UNDEFINED> instruction: 0xfffffd29
    354c:			; <UNDEFINED> instruction: 0xfffffd29
    3550:			; <UNDEFINED> instruction: 0xfffffd29
    3554:			; <UNDEFINED> instruction: 0xfffffd29
    3558:			; <UNDEFINED> instruction: 0xfffffd29
    355c:			; <UNDEFINED> instruction: 0xfffffd29
    3560:			; <UNDEFINED> instruction: 0xfffffd29
    3564:			; <UNDEFINED> instruction: 0xfffffd29
    3568:			; <UNDEFINED> instruction: 0xfffffd29
    356c:			; <UNDEFINED> instruction: 0xfffffd29
    3570:			; <UNDEFINED> instruction: 0xfffffd29
    3574:			; <UNDEFINED> instruction: 0xfffffd29
    3578:			; <UNDEFINED> instruction: 0xfffffd29
    357c:			; <UNDEFINED> instruction: 0xfffffd29
    3580:			; <UNDEFINED> instruction: 0xfffffd29
    3584:			; <UNDEFINED> instruction: 0xfffffd29
    3588:			; <UNDEFINED> instruction: 0xfffffd29
    358c:			; <UNDEFINED> instruction: 0xfffffd29
    3590:			; <UNDEFINED> instruction: 0xfffffd29
    3594:			; <UNDEFINED> instruction: 0xfffffd29
    3598:			; <UNDEFINED> instruction: 0xfffffd29
    359c:	strdeq	r0, [r0], -sp
    35a0:			; <UNDEFINED> instruction: 0xfffffe8b
    35a4:			; <UNDEFINED> instruction: 0xfffffd29
    35a8:	strdeq	r0, [r0], -sp
    35ac:			; <UNDEFINED> instruction: 0xfffffd29
    35b0:	strdeq	r0, [r0], -sp
    35b4:			; <UNDEFINED> instruction: 0xfffffd29
    35b8:			; <UNDEFINED> instruction: 0xfffffd29
    35bc:			; <UNDEFINED> instruction: 0xfffffd29
    35c0:			; <UNDEFINED> instruction: 0xfffffd29
    35c4:			; <UNDEFINED> instruction: 0xfffffd29
    35c8:			; <UNDEFINED> instruction: 0xfffffd29
    35cc:			; <UNDEFINED> instruction: 0xfffffd29
    35d0:			; <UNDEFINED> instruction: 0xfffffd29
    35d4:			; <UNDEFINED> instruction: 0xfffffd29
    35d8:			; <UNDEFINED> instruction: 0xfffffd29
    35dc:			; <UNDEFINED> instruction: 0xfffffd29
    35e0:			; <UNDEFINED> instruction: 0xfffffd29
    35e4:			; <UNDEFINED> instruction: 0xfffffd29
    35e8:			; <UNDEFINED> instruction: 0xfffffd29
    35ec:			; <UNDEFINED> instruction: 0xfffffd29
    35f0:			; <UNDEFINED> instruction: 0xfffffd29
    35f4:			; <UNDEFINED> instruction: 0xfffffd29
    35f8:			; <UNDEFINED> instruction: 0xfffffd29
    35fc:			; <UNDEFINED> instruction: 0xfffffd29
    3600:			; <UNDEFINED> instruction: 0xfffffd29
    3604:			; <UNDEFINED> instruction: 0xfffffd29
    3608:			; <UNDEFINED> instruction: 0xfffffd29
    360c:			; <UNDEFINED> instruction: 0xfffffd29
    3610:			; <UNDEFINED> instruction: 0xfffffd29
    3614:			; <UNDEFINED> instruction: 0xfffffd29
    3618:			; <UNDEFINED> instruction: 0xfffffd29
    361c:			; <UNDEFINED> instruction: 0xfffffe63
    3620:	strdeq	r0, [r0], -sp
    3624:			; <UNDEFINED> instruction: 0xfffffe63
    3628:	andeq	r0, r0, r3, lsl r2
    362c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    3630:	blx	feccca38 <n_frp@@Base+0xfecb5834>
    3634:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3638:	andsmi	r9, sl, #36864	; 0x9000
    363c:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    3640:			; <UNDEFINED> instruction: 0xf1a8e6a9
    3644:	blx	fecc4254 <n_frp@@Base+0xfecad050>
    3648:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    364c:	blls	2bcf10 <n_frp@@Base+0x2a5d0c>
    3650:			; <UNDEFINED> instruction: 0xf47f2b00
    3654:	blls	a6ea54 <n_frp@@Base+0xa57850>
    3658:	svclt	0x004807d9
    365c:			; <UNDEFINED> instruction: 0xf53f3701
    3660:	vmovls.32	d26[0], sl
    3664:	rsbcs	lr, r6, #63963136	; 0x3d00000
    3668:			; <UNDEFINED> instruction: 0xf1a8e637
    366c:	blx	fecc427c <n_frp@@Base+0xfecad078>
    3670:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    3674:	rsbcs	lr, r2, #224, 14	; 0x3800000
    3678:	rsbscs	lr, r2, #49283072	; 0x2f00000
    367c:	rsbcs	lr, lr, #136314880	; 0x8200000
    3680:	rsbcs	lr, r1, #128, 12	; 0x8000000
    3684:	blls	33cf30 <n_frp@@Base+0x325d2c>
    3688:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    368c:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    3690:			; <UNDEFINED> instruction: 0xf853a302
    3694:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    3698:	svclt	0x00004718
    369c:			; <UNDEFINED> instruction: 0xfffff9b7
    36a0:			; <UNDEFINED> instruction: 0xfffffa89
    36a4:			; <UNDEFINED> instruction: 0xfffffa89
    36a8:			; <UNDEFINED> instruction: 0xfffffa89
    36ac:			; <UNDEFINED> instruction: 0xfffffa89
    36b0:			; <UNDEFINED> instruction: 0xfffffa89
    36b4:			; <UNDEFINED> instruction: 0xfffffa89
    36b8:			; <UNDEFINED> instruction: 0xfffffd69
    36bc:			; <UNDEFINED> instruction: 0xfffffd51
    36c0:	andeq	r0, r0, r9, lsr #4
    36c4:			; <UNDEFINED> instruction: 0xfffffd6d
    36c8:	andeq	r0, r0, r3, lsr #4
    36cc:			; <UNDEFINED> instruction: 0xfffffd77
    36d0:			; <UNDEFINED> instruction: 0xfffffd73
    36d4:			; <UNDEFINED> instruction: 0xfffffa89
    36d8:			; <UNDEFINED> instruction: 0xfffffa89
    36dc:			; <UNDEFINED> instruction: 0xfffffa89
    36e0:			; <UNDEFINED> instruction: 0xfffffa89
    36e4:			; <UNDEFINED> instruction: 0xfffffa89
    36e8:			; <UNDEFINED> instruction: 0xfffffa89
    36ec:			; <UNDEFINED> instruction: 0xfffffa89
    36f0:			; <UNDEFINED> instruction: 0xfffffa89
    36f4:			; <UNDEFINED> instruction: 0xfffffa89
    36f8:			; <UNDEFINED> instruction: 0xfffffa89
    36fc:			; <UNDEFINED> instruction: 0xfffffa89
    3700:			; <UNDEFINED> instruction: 0xfffffa89
    3704:			; <UNDEFINED> instruction: 0xfffffa89
    3708:			; <UNDEFINED> instruction: 0xfffffa89
    370c:			; <UNDEFINED> instruction: 0xfffffa89
    3710:			; <UNDEFINED> instruction: 0xfffffa89
    3714:			; <UNDEFINED> instruction: 0xfffffa89
    3718:			; <UNDEFINED> instruction: 0xfffffa89
    371c:	andeq	r0, r0, r7, lsl r2
    3720:	andeq	r0, r0, r3, lsl #4
    3724:	andeq	r0, r0, r3, lsl #4
    3728:	andeq	r0, r0, r7, lsl #4
    372c:	andeq	r0, r0, r3, lsl #4
    3730:	strdeq	r0, [r0], -sp
    3734:	andeq	r0, r0, r3, lsl #4
    3738:			; <UNDEFINED> instruction: 0xfffffc87
    373c:	andeq	r0, r0, r3, lsl #4
    3740:	andeq	r0, r0, r3, lsl #4
    3744:	andeq	r0, r0, r3, lsl #4
    3748:	strdeq	r0, [r0], -sp
    374c:	strdeq	r0, [r0], -sp
    3750:	strdeq	r0, [r0], -sp
    3754:	strdeq	r0, [r0], -sp
    3758:	strdeq	r0, [r0], -sp
    375c:	strdeq	r0, [r0], -sp
    3760:	strdeq	r0, [r0], -sp
    3764:	strdeq	r0, [r0], -sp
    3768:	strdeq	r0, [r0], -sp
    376c:	strdeq	r0, [r0], -sp
    3770:	strdeq	r0, [r0], -sp
    3774:	strdeq	r0, [r0], -sp
    3778:	strdeq	r0, [r0], -sp
    377c:	strdeq	r0, [r0], -sp
    3780:	strdeq	r0, [r0], -sp
    3784:	strdeq	r0, [r0], -sp
    3788:	andeq	r0, r0, r3, lsl #4
    378c:	andeq	r0, r0, r3, lsl #4
    3790:	andeq	r0, r0, r3, lsl #4
    3794:	andeq	r0, r0, r3, lsl #4
    3798:			; <UNDEFINED> instruction: 0xfffffc55
    379c:			; <UNDEFINED> instruction: 0xfffffa89
    37a0:	strdeq	r0, [r0], -sp
    37a4:	strdeq	r0, [r0], -sp
    37a8:	strdeq	r0, [r0], -sp
    37ac:	strdeq	r0, [r0], -sp
    37b0:	strdeq	r0, [r0], -sp
    37b4:	strdeq	r0, [r0], -sp
    37b8:	strdeq	r0, [r0], -sp
    37bc:	strdeq	r0, [r0], -sp
    37c0:	strdeq	r0, [r0], -sp
    37c4:	strdeq	r0, [r0], -sp
    37c8:	strdeq	r0, [r0], -sp
    37cc:	strdeq	r0, [r0], -sp
    37d0:	strdeq	r0, [r0], -sp
    37d4:	strdeq	r0, [r0], -sp
    37d8:	strdeq	r0, [r0], -sp
    37dc:	strdeq	r0, [r0], -sp
    37e0:	strdeq	r0, [r0], -sp
    37e4:	strdeq	r0, [r0], -sp
    37e8:	strdeq	r0, [r0], -sp
    37ec:	strdeq	r0, [r0], -sp
    37f0:	strdeq	r0, [r0], -sp
    37f4:	strdeq	r0, [r0], -sp
    37f8:	strdeq	r0, [r0], -sp
    37fc:	strdeq	r0, [r0], -sp
    3800:	strdeq	r0, [r0], -sp
    3804:	strdeq	r0, [r0], -sp
    3808:	andeq	r0, r0, r3, lsl #4
    380c:			; <UNDEFINED> instruction: 0xfffffc1d
    3810:	strdeq	r0, [r0], -sp
    3814:	andeq	r0, r0, r3, lsl #4
    3818:	strdeq	r0, [r0], -sp
    381c:	andeq	r0, r0, r3, lsl #4
    3820:	strdeq	r0, [r0], -sp
    3824:	strdeq	r0, [r0], -sp
    3828:	strdeq	r0, [r0], -sp
    382c:	strdeq	r0, [r0], -sp
    3830:	strdeq	r0, [r0], -sp
    3834:	strdeq	r0, [r0], -sp
    3838:	strdeq	r0, [r0], -sp
    383c:	strdeq	r0, [r0], -sp
    3840:	strdeq	r0, [r0], -sp
    3844:	strdeq	r0, [r0], -sp
    3848:	strdeq	r0, [r0], -sp
    384c:	strdeq	r0, [r0], -sp
    3850:	strdeq	r0, [r0], -sp
    3854:	strdeq	r0, [r0], -sp
    3858:	strdeq	r0, [r0], -sp
    385c:	strdeq	r0, [r0], -sp
    3860:	strdeq	r0, [r0], -sp
    3864:	strdeq	r0, [r0], -sp
    3868:	strdeq	r0, [r0], -sp
    386c:	strdeq	r0, [r0], -sp
    3870:	strdeq	r0, [r0], -sp
    3874:	strdeq	r0, [r0], -sp
    3878:	strdeq	r0, [r0], -sp
    387c:	strdeq	r0, [r0], -sp
    3880:	strdeq	r0, [r0], -sp
    3884:	strdeq	r0, [r0], -sp
    3888:			; <UNDEFINED> instruction: 0xfffffbf5
    388c:	andeq	r0, r0, r3, lsl #4
    3890:			; <UNDEFINED> instruction: 0xfffffbf5
    3894:	andeq	r0, r0, r7, lsl #4
    3898:			; <UNDEFINED> instruction: 0xf7ff2200
    389c:	andcs	fp, r0, #72704	; 0x11c00
    38a0:	andcs	lr, r0, #1040187392	; 0x3e000000
    38a4:			; <UNDEFINED> instruction: 0xf0402f00
    38a8:	ldrtmi	r8, [r5], -fp, lsr #2
    38ac:			; <UNDEFINED> instruction: 0x4616463b
    38b0:	andcs	lr, r0, #1459617792	; 0x57000000
    38b4:	movwcs	r4, #1589	; 0x635
    38b8:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    38bc:			; <UNDEFINED> instruction: 0x2600e451
    38c0:	str	r2, [sl, #-630]	; 0xfffffd8a
    38c4:	rsbscs	r2, r4, #0, 12
    38c8:	blls	27ce40 <n_frp@@Base+0x265c3c>
    38cc:			; <UNDEFINED> instruction: 0xf47f2b00
    38d0:	blls	2eee68 <n_frp@@Base+0x2d7c64>
    38d4:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    38d8:	str	r2, [ip], #-1116	; 0xfffffba4
    38dc:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    38e0:	svclt	0x00183a00
    38e4:	ldrb	r2, [ip], #513	; 0x201
    38e8:	blcs	2a514 <n_frp@@Base+0x13310>
    38ec:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    38f0:	ldrtcs	r4, [pc], #-1565	; 38f8 <__assert_fail@plt+0x2624>
    38f4:	bllt	ffdc18f8 <n_frp@@Base+0xffdaa6f4>
    38f8:	andeq	r4, r1, r6, lsr #3
    38fc:	andeq	r0, r0, r8, lsl #2
    3900:	andeq	r2, r0, ip, lsl #30
    3904:	strdeq	r2, [r0], -r8
    3908:	andeq	r2, r0, r0, lsr #24
    390c:	ldrdeq	r2, [r0], -r0
    3910:	andeq	r2, r0, lr, ror sl
    3914:	andeq	r2, r0, sl, asr sl
    3918:	andeq	r2, r0, r2, lsl sl
    391c:	andeq	r2, r0, lr, ror #19
    3920:	ldrdeq	r3, [r1], -r6
    3924:	andcs	sl, r0, #25600	; 0x6400
    3928:	andscs	lr, r9, #3358720	; 0x334000
    392c:	bcc	fe43f154 <n_frp@@Base+0xfe427f50>
    3930:	movwcc	r9, #6918	; 0x1b06
    3934:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    3938:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    393c:			; <UNDEFINED> instruction: 0xf8cd9006
    3940:	blge	62fab8 <n_frp@@Base+0x6188b4>
    3944:	blt	fe43f1ac <n_frp@@Base+0xfe427fa8>
    3948:	stmib	sp, {r9, sp}^
    394c:			; <UNDEFINED> instruction: 0x46164615
    3950:	subsls	pc, r0, sp, asr #17
    3954:	bls	1953c0 <n_frp@@Base+0x17e1bc>
    3958:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    395c:	blne	4952d0 <n_frp@@Base+0x47e0cc>
    3960:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    3964:			; <UNDEFINED> instruction: 0xf908f001
    3968:	bicslt	r4, r8, r1, lsl #12
    396c:			; <UNDEFINED> instruction: 0xf0001c43
    3970:	stfned	f0, [r8], {70}	; 0x46
    3974:	orrhi	pc, sp, r0
    3978:			; <UNDEFINED> instruction: 0xf1b89b09
    397c:	svclt	0x00140f02
    3980:			; <UNDEFINED> instruction: 0xf0032300
    3984:	blcs	4590 <__assert_fail@plt+0x32bc>
    3988:	addshi	pc, r2, r0, asr #32
    398c:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    3990:	bl	feac198c <n_frp@@Base+0xfeaaa788>
    3994:	ldrbmi	r2, [r8], -r0, lsl #16
    3998:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    399c:	bl	1ec1998 <n_frp@@Base+0x1eaa794>
    39a0:	sbcsle	r2, r8, r0, lsl #16
    39a4:			; <UNDEFINED> instruction: 0xf0859b0a
    39a8:	ldrtmi	r0, [r1], -r1, lsl #4
    39ac:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    39b0:	andsmi	r6, sl, r6, lsl fp
    39b4:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    39b8:			; <UNDEFINED> instruction: 0xf67f2901
    39bc:	strmi	sl, [fp], -sl, asr #23
    39c0:			; <UNDEFINED> instruction: 0xf8dd443b
    39c4:	andcs	lr, r0, r0, lsr r0
    39c8:	ldrmi	r9, [r9], -ip, lsl #10
    39cc:			; <UNDEFINED> instruction: 0xf04f9d0b
    39d0:	bcs	6a74 <version_etc_copyright@@Base+0xa8c>
    39d4:			; <UNDEFINED> instruction: 0xf1a8d04c
    39d8:	stmdals	r9, {r1, r8, r9}
    39dc:			; <UNDEFINED> instruction: 0xf383fab3
    39e0:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    39e4:	adchi	pc, r2, r0, asr #32
    39e8:	andeq	pc, r1, r5, lsl #1
    39ec:	andsle	r4, r3, r3
    39f0:	andeq	pc, r1, fp, lsl #2
    39f4:	svclt	0x008845d9
    39f8:	andgt	pc, fp, sl, lsl #16
    39fc:	svclt	0x00844581
    3a00:			; <UNDEFINED> instruction: 0xf80a2524
    3a04:			; <UNDEFINED> instruction: 0xf10b5000
    3a08:			; <UNDEFINED> instruction: 0xf10b0002
    3a0c:	ldrmi	r0, [sp], -r3, lsl #22
    3a10:	svclt	0x00884581
    3a14:	andgt	pc, r0, sl, lsl #16
    3a18:			; <UNDEFINED> instruction: 0xf10745d9
    3a1c:	svclt	0x00840701
    3a20:			; <UNDEFINED> instruction: 0xf80a235c
    3a24:			; <UNDEFINED> instruction: 0xf10b300b
    3a28:	ldrmi	r0, [r9, #769]	; 0x301
    3a2c:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    3a30:			; <UNDEFINED> instruction: 0xf80a3030
    3a34:			; <UNDEFINED> instruction: 0xf10b0003
    3a38:			; <UNDEFINED> instruction: 0xf10b0302
    3a3c:	ldrmi	r0, [r9, #2819]	; 0xb03
    3a40:			; <UNDEFINED> instruction: 0xf3c4bf88
    3a44:			; <UNDEFINED> instruction: 0xf00400c2
    3a48:	svclt	0x00840407
    3a4c:			; <UNDEFINED> instruction: 0xf80a3030
    3a50:	addmi	r0, pc, #3
    3a54:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    3a58:			; <UNDEFINED> instruction: 0x4610d271
    3a5c:	svclt	0x008845d9
    3a60:	andmi	pc, fp, sl, lsl #16
    3a64:	bleq	7fe98 <n_frp@@Base+0x68c94>
    3a68:	svcmi	0x0001f81e
    3a6c:			; <UNDEFINED> instruction: 0xd1b22a00
    3a70:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    3a74:	sbcslt	r4, fp, #43	; 0x2b
    3a78:	ldrbmi	fp, [r9, #310]	; 0x136
    3a7c:	ldrbcs	fp, [ip], -r4, lsl #31
    3a80:	andvs	pc, fp, sl, lsl #16
    3a84:	bleq	7feb8 <n_frp@@Base+0x68cb4>
    3a88:	addmi	r3, pc, #262144	; 0x40000
    3a8c:	blcs	383d4 <n_frp@@Base+0x211d0>
    3a90:			; <UNDEFINED> instruction: 0xf10bd060
    3a94:	strcs	r0, [r0], -r1, lsl #6
    3a98:			; <UNDEFINED> instruction: 0x463545d9
    3a9c:			; <UNDEFINED> instruction: 0xf80abf88
    3aa0:	ldrmi	ip, [r9, #11]
    3aa4:	bleq	bfed8 <n_frp@@Base+0xa8cd4>
    3aa8:			; <UNDEFINED> instruction: 0xf80abf88
    3aac:	ldrb	ip, [r5, r3]
    3ab0:			; <UNDEFINED> instruction: 0xf43f2901
    3ab4:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    3ab8:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    3abc:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    3ac0:	blcc	81b10 <n_frp@@Base+0x6a90c>
    3ac4:	blcs	852838 <n_frp@@Base+0x83b634>
    3ac8:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3acc:	ldrne	pc, [r4], #-3
    3ad0:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    3ad4:	tstne	r1, r1, lsl r1
    3ad8:	tstne	r1, r1, lsl r1
    3adc:	tstne	r1, r1, lsl r1
    3ae0:	tstne	r1, r1, lsl r1
    3ae4:	tstne	r1, r1, lsl r1
    3ae8:	tstne	r1, r1, lsl r1
    3aec:	ldrne	r1, [r1], #-273	; 0xfffffeef
    3af0:			; <UNDEFINED> instruction: 0xd1e54294
    3af4:			; <UNDEFINED> instruction: 0xf8dde74a
    3af8:			; <UNDEFINED> instruction: 0xf04f9050
    3afc:	strb	r0, [ip], #-2050	; 0xfffff7fe
    3b00:	ldrmi	r2, [r6], -r0, lsl #10
    3b04:			; <UNDEFINED> instruction: 0xf7ff462b
    3b08:	bls	2b2360 <n_frp@@Base+0x29b15c>
    3b0c:	andls	r4, sl, #26
    3b10:	ldrbmi	lr, [r9, #1091]	; 0x443
    3b14:	blls	2f393c <n_frp@@Base+0x2dc738>
    3b18:	bge	ff14141c <n_frp@@Base+0xff12a218>
    3b1c:			; <UNDEFINED> instruction: 0xf7ff4659
    3b20:			; <UNDEFINED> instruction: 0xf8cdbac6
    3b24:			; <UNDEFINED> instruction: 0xf8dd9044
    3b28:	strt	r9, [r3], #-36	; 0xffffffdc
    3b2c:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    3b30:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    3b34:	blt	ff801b38 <n_frp@@Base+0xff7ea934>
    3b38:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    3b3c:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    3b40:			; <UNDEFINED> instruction: 0xf7ff9d0c
    3b44:			; <UNDEFINED> instruction: 0xf10bba32
    3b48:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    3b4c:	movwls	r2, #46128	; 0xb430
    3b50:	blt	ff241b54 <n_frp@@Base+0xff22a950>
    3b54:	usada8	r1, lr, r6, r4
    3b58:	movwls	r2, #33537	; 0x8301
    3b5c:	movwls	r4, #42651	; 0xa69b
    3b60:	blmi	fe36879c <n_frp@@Base+0xfe351598>
    3b64:	subls	pc, r4, sp, asr #17
    3b68:			; <UNDEFINED> instruction: 0xf8cd447b
    3b6c:			; <UNDEFINED> instruction: 0xf8cd9040
    3b70:	cdp	0, 0, cr9, cr8, cr12, {1}
    3b74:			; <UNDEFINED> instruction: 0xf8cd3a10
    3b78:			; <UNDEFINED> instruction: 0xf7ff9024
    3b7c:	movwcs	fp, #2320	; 0x910
    3b80:			; <UNDEFINED> instruction: 0x469b9310
    3b84:	tstls	r1, #738197504	; 0x2c000000
    3b88:	movwls	r2, #41473	; 0xa201
    3b8c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b90:	andls	r4, r8, #133120	; 0x20800
    3b94:	andls	r4, r9, #2063597568	; 0x7b000000
    3b98:	cdp	2, 0, cr9, cr8, cr13, {0}
    3b9c:			; <UNDEFINED> instruction: 0xf7ff3a10
    3ba0:			; <UNDEFINED> instruction: 0x462bb8fe
    3ba4:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    3ba8:	blt	fe741bac <n_frp@@Base+0xfe72a9a8>
    3bac:	strt	r4, [ip], #-1556	; 0xfffff9ec
    3bb0:			; <UNDEFINED> instruction: 0xf04f45d9
    3bb4:	svclt	0x00840430
    3bb8:			; <UNDEFINED> instruction: 0xf80a2330
    3bbc:	stcne	0, cr3, [fp], {11}
    3bc0:	bleq	fffcc <n_frp@@Base+0xe8dc8>
    3bc4:	svclt	0x00844599
    3bc8:			; <UNDEFINED> instruction: 0xf80a2030
    3bcc:			; <UNDEFINED> instruction: 0xf7ff0003
    3bd0:			; <UNDEFINED> instruction: 0x4632ba7f
    3bd4:	ldrtmi	lr, [r2], -r6, ror #12
    3bd8:	bls	4fd590 <n_frp@@Base+0x4e638c>
    3bdc:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    3be0:			; <UNDEFINED> instruction: 0xf43f2b00
    3be4:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    3be8:			; <UNDEFINED> instruction: 0xf80abf88
    3bec:			; <UNDEFINED> instruction: 0xf812300b
    3bf0:			; <UNDEFINED> instruction: 0xf10b3f01
    3bf4:	blcs	6800 <version_etc_copyright@@Base+0x818>
    3bf8:			; <UNDEFINED> instruction: 0xf7ffd1f5
    3bfc:	ldrtmi	fp, [r1], -r2, asr #17
    3c00:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    3c04:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    3c08:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3c0c:	ldrb	r9, [r3], sl, lsl #20
    3c10:	vldmiapl	r1, {s19-s25}
    3c14:	eoreq	pc, r1, #1073741864	; 0x40000028
    3c18:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    3c1c:			; <UNDEFINED> instruction: 0xf002e8df
    3c20:	svceq	0x000f0f13
    3c24:	tstne	r3, #15, 30	; 0x3c
    3c28:	svceq	0x000f0f13
    3c2c:	svceq	0x00130f13
    3c30:	svceq	0x000f0f0f
    3c34:	svceq	0x000f0f0f
    3c38:	movwne	r0, #65295	; 0xff0f
    3c3c:	movwcs	r1, #787	; 0x313
    3c40:			; <UNDEFINED> instruction: 0xf7ff461d
    3c44:	bls	272684 <n_frp@@Base+0x25b480>
    3c48:			; <UNDEFINED> instruction: 0xf47f2a00
    3c4c:	ldrbmi	sl, [r9, #2987]	; 0xbab
    3c50:	ldrmi	r4, [pc], -ip, lsl #12
    3c54:	eorscs	fp, pc, #132, 30	; 0x210
    3c58:	andcs	pc, fp, sl, lsl #16
    3c5c:	andeq	pc, r1, #-1073741822	; 0xc0000002
    3c60:	svclt	0x00844591
    3c64:			; <UNDEFINED> instruction: 0xf80a2022
    3c68:			; <UNDEFINED> instruction: 0xf10b0002
    3c6c:	ldrmi	r0, [r1, #514]	; 0x202
    3c70:	eorcs	fp, r2, r4, lsl #31
    3c74:	andeq	pc, r2, sl, lsl #16
    3c78:	andeq	pc, r3, #-1073741822	; 0xc0000002
    3c7c:	bleq	1400b0 <n_frp@@Base+0x128eac>
    3c80:	svclt	0x00844591
    3c84:			; <UNDEFINED> instruction: 0xf80a203f
    3c88:	andcs	r0, r0, #2
    3c8c:			; <UNDEFINED> instruction: 0xf7ff4615
    3c90:	bls	1b2514 <n_frp@@Base+0x19b310>
    3c94:	ldrtmi	r4, [r1], -r3, lsr #12
    3c98:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3c9c:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    3ca0:			; <UNDEFINED> instruction: 0xf8dd4615
    3ca4:	eorsle	r9, ip, #80	; 0x50
    3ca8:	ldmib	sp, {r1, r3, r9, sl, lr}^
    3cac:	and	r0, r3, r6, lsl #2
    3cb0:	ldmne	fp!, {r0, r9, ip, sp}
    3cb4:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    3cb8:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    3cbc:			; <UNDEFINED> instruction: 0x4611d1f8
    3cc0:	ldrbt	r9, [r9], -sl, lsl #20
    3cc4:	movwls	r2, #33537	; 0x8301
    3cc8:	movwcc	lr, #39373	; 0x99cd
    3ccc:	movwls	r2, #53760	; 0xd200
    3cd0:	blmi	cd5724 <n_frp@@Base+0xcbe520>
    3cd4:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    3cd8:	andsls	r9, r1, #-1342177280	; 0xb0000000
    3cdc:	bcc	43f504 <n_frp@@Base+0x428300>
    3ce0:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ce4:	mrc	6, 0, r4, cr8, cr10, {0}
    3ce8:	blcs	12530 <version_etc_copyright@@Base+0xc548>
    3cec:	andcs	fp, r0, #12, 30	; 0x30
    3cf0:	andeq	pc, r1, #2
    3cf4:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    3cf8:	bcs	43f560 <n_frp@@Base+0x42835c>
    3cfc:	ldrbmi	fp, [r9, #331]	; 0x14b
    3d00:			; <UNDEFINED> instruction: 0xf80abf88
    3d04:			; <UNDEFINED> instruction: 0xf812300b
    3d08:			; <UNDEFINED> instruction: 0xf10b3f01
    3d0c:	blcs	6918 <version_etc_copyright@@Base+0x930>
    3d10:	ldrbmi	sp, [r9, #501]	; 0x1f5
    3d14:	movwcs	fp, #3972	; 0xf84
    3d18:	andcc	pc, fp, sl, lsl #16
    3d1c:	bllt	1581d20 <n_frp@@Base+0x156ab1c>
    3d20:	bls	29556c <n_frp@@Base+0x27e368>
    3d24:	strb	r2, [r7], -r0, lsl #10
    3d28:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    3d2c:			; <UNDEFINED> instruction: 0xf383fab3
    3d30:	movwls	r0, #43355	; 0xa95b
    3d34:	bllt	c81d38 <n_frp@@Base+0xc6ab34>
    3d38:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    3d3c:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    3d40:	movwls	r9, #18473	; 0x4829
    3d44:	tstls	r2, r3, lsl #4
    3d48:	ldrbmi	r9, [r0], -r1
    3d4c:	bls	1ea96c <n_frp@@Base+0x1d3768>
    3d50:	strls	r9, [r0], #-2321	; 0xfffff6ef
    3d54:			; <UNDEFINED> instruction: 0xffc8f7fe
    3d58:			; <UNDEFINED> instruction: 0xf7ff4683
    3d5c:	movwcs	fp, #2870	; 0xb36
    3d60:	ldrmi	r2, [sl], -r1, lsl #2
    3d64:			; <UNDEFINED> instruction: 0xf8cd930b
    3d68:	tstls	r8, r4, asr #32
    3d6c:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d70:	tstls	r0, #0, 6
    3d74:	movwls	r4, #46747	; 0xb69b
    3d78:	andcs	r9, r1, #1140850688	; 0x44000000
    3d7c:	blmi	2689ac <n_frp@@Base+0x2517a8>
    3d80:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    3d84:	andls	r9, sp, #-1879048192	; 0x90000000
    3d88:	bcc	43f5b0 <n_frp@@Base+0x4283ac>
    3d8c:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d90:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d94:	b	fe4c1d90 <n_frp@@Base+0xfe4aab8c>
    3d98:	andeq	r2, r0, ip, ror #1
    3d9c:	ldrdeq	r2, [r0], -r4
    3da0:	andeq	r1, r0, lr, ror pc
    3da4:	andeq	r1, r0, r6, ror #29
    3da8:	svcmi	0x00f0e92d
    3dac:	strmi	fp, [r5], -sp, lsl #1
    3db0:	pkhbtmi	r4, r9, ip, lsl #12
    3db4:			; <UNDEFINED> instruction: 0xf7fd4692
    3db8:	svcmi	0x0043e9f8
    3dbc:	ldrbtmi	r2, [pc], #-3328	; 3dc4 <__assert_fail@plt+0x2af0>
    3dc0:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    3dc4:	blle	1f289f0 <n_frp@@Base+0x1f117ec>
    3dc8:	strmi	r4, [r0], r0, asr #22
    3dcc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3dd0:	lfmle	f4, 4, [ip], {171}	; 0xab
    3dd4:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    3dd8:	ble	1c14854 <n_frp@@Base+0x1bfd650>
    3ddc:			; <UNDEFINED> instruction: 0xf1051d3b
    3de0:	addsmi	r0, lr, #1024	; 0x400
    3de4:	biceq	lr, fp, pc, asr #20
    3de8:			; <UNDEFINED> instruction: 0x4630d05d
    3dec:	ldc2l	0, cr15, [sl, #-0]
    3df0:	eorsvs	r4, r8, r6, lsl #12
    3df4:	tstcs	r0, r6, lsr pc
    3df8:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3dfc:	andeq	lr, r0, #175104	; 0x2ac00
    3e00:	sbceq	lr, r0, r6, lsl #22
    3e04:			; <UNDEFINED> instruction: 0xf7fd00d2
    3e08:			; <UNDEFINED> instruction: 0xf8c7e9e0
    3e0c:	bvs	ff9efe14 <n_frp@@Base+0xff9d8c10>
    3e10:	biceq	lr, r5, #6144	; 0x1800
    3e14:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    3e18:	andeq	pc, r8, #4, 2
    3e1c:			; <UNDEFINED> instruction: 0xf8d46858
    3e20:			; <UNDEFINED> instruction: 0xf8d4b004
    3e24:	strls	ip, [r4, -r8, lsr #32]
    3e28:	bleq	7ff5c <n_frp@@Base+0x68d58>
    3e2c:	andls	r6, r8, #2555904	; 0x270000
    3e30:	movwls	r4, #46666	; 0xb64a
    3e34:	smlsdls	r0, r3, r6, r4
    3e38:			; <UNDEFINED> instruction: 0xf8cd9f08
    3e3c:			; <UNDEFINED> instruction: 0xf8cdc00c
    3e40:	strls	fp, [r2, -r4]
    3e44:	andls	r9, r7, sl, lsl #2
    3e48:			; <UNDEFINED> instruction: 0xff4ef7fe
    3e4c:	addmi	r9, r1, #163840	; 0x28000
    3e50:	blmi	839ee0 <n_frp@@Base+0x822cdc>
    3e54:	stmdals	r7, {r0, r6, sl, fp, ip}
    3e58:			; <UNDEFINED> instruction: 0xf846447b
    3e5c:	addsmi	r1, r8, #53	; 0x35
    3e60:	tstls	r7, r3
    3e64:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e68:	strmi	r9, [r8], -r7, lsl #18
    3e6c:			; <UNDEFINED> instruction: 0xf0009107
    3e70:	svcls	0x000bfcf5
    3e74:	ldrbmi	r6, [r3], -r6, ror #21
    3e78:	strbmi	r6, [sl], -r5, lsr #21
    3e7c:	ldrdgt	pc, [r0], -r4
    3e80:	rsbsvs	r9, r8, r7, lsl #18
    3e84:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    3e88:			; <UNDEFINED> instruction: 0xf8cd5603
    3e8c:	stmib	sp, {lr, pc}^
    3e90:	andls	fp, r7, r1, lsl #14
    3e94:			; <UNDEFINED> instruction: 0xff28f7fe
    3e98:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    3e9c:	andcc	pc, r0, r8, asr #17
    3ea0:	pop	{r0, r2, r3, ip, sp, pc}
    3ea4:	strdcs	r8, [r0], -r0
    3ea8:			; <UNDEFINED> instruction: 0xf0009307
    3eac:	blls	2032a0 <n_frp@@Base+0x1ec09c>
    3eb0:	ldm	r3, {r1, r2, r9, sl, lr}
    3eb4:	eorsvs	r0, lr, r3
    3eb8:	andeq	lr, r3, r6, lsl #17
    3ebc:			; <UNDEFINED> instruction: 0xf000e79a
    3ec0:			; <UNDEFINED> instruction: 0xf7fdfda5
    3ec4:	svclt	0x0000e9fc
    3ec8:			; <UNDEFINED> instruction: 0x000132be
    3ecc:	andeq	r3, r1, ip, ror r2
    3ed0:	andeq	r3, r1, r0, asr r2
    3ed4:	andeq	r3, r1, r4, ror r2
    3ed8:			; <UNDEFINED> instruction: 0x4604b570
    3edc:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ee0:	strmi	r6, [r5], -r6, lsl #16
    3ee4:	strtmi	fp, [r0], -ip, lsr #2
    3ee8:			; <UNDEFINED> instruction: 0xf0002130
    3eec:	eorvs	pc, lr, r5, ror sp	; <UNPREDICTABLE>
    3ef0:	stcmi	13, cr11, [r5], {112}	; 0x70
    3ef4:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    3ef8:	strvc	pc, [r0], #1284	; 0x504
    3efc:			; <UNDEFINED> instruction: 0xf0004620
    3f00:	eorvs	pc, lr, fp, ror #26
    3f04:	svclt	0x0000bd70
    3f08:	ldrdeq	r3, [r1], -r6
    3f0c:	stmdavs	r0, {r3, r8, ip, sp, pc}
    3f10:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    3f14:			; <UNDEFINED> instruction: 0xf5004478
    3f18:	stmdavs	r0, {r7, ip, sp, lr}
    3f1c:	svclt	0x00004770
    3f20:			; <UNDEFINED> instruction: 0x000131b8
    3f24:	andvs	fp, r1, r8, lsl #2
    3f28:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    3f2c:			; <UNDEFINED> instruction: 0xf5004478
    3f30:	andvs	r7, r1, r0, lsl #1
    3f34:	svclt	0x00004770
    3f38:	andeq	r3, r1, r0, lsr #3
    3f3c:	orrslt	fp, r8, r0, lsr r4
    3f40:			; <UNDEFINED> instruction: 0xf100094c
    3f44:			; <UNDEFINED> instruction: 0xf0010308
    3f48:			; <UNDEFINED> instruction: 0xf853011f
    3f4c:	blx	957fe4 <n_frp@@Base+0x940de0>
    3f50:	submi	pc, r2, r1
    3f54:	andeq	pc, r1, r0
    3f58:	andeq	pc, r1, #2
    3f5c:	rsbmi	r4, sl, sl, lsl #1
    3f60:	eorcs	pc, r4, r3, asr #16
    3f64:			; <UNDEFINED> instruction: 0x4770bc30
    3f68:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    3f6c:	addvc	pc, r0, r0, lsl #10
    3f70:	svclt	0x0000e7e6
    3f74:	andeq	r3, r1, r2, ror #2
    3f78:	tstlt	r0, r3, lsl #12
    3f7c:	subsvs	r6, r9, r8, asr r8
    3f80:	blmi	d5d48 <n_frp@@Base+0xbeb44>
    3f84:			; <UNDEFINED> instruction: 0xf503447b
    3f88:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    3f8c:			; <UNDEFINED> instruction: 0x47706059
    3f90:	andeq	r3, r1, r8, asr #2
    3f94:	cmplt	r8, r8, lsl #10
    3f98:	svclt	0x00182a00
    3f9c:			; <UNDEFINED> instruction: 0xf04f2900
    3fa0:	andvs	r0, r3, sl, lsl #6
    3fa4:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    3fa8:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    3fac:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3fb0:	addvc	pc, r0, r0, lsl #10
    3fb4:			; <UNDEFINED> instruction: 0xf7fde7f0
    3fb8:	svclt	0x0000e982
    3fbc:	andeq	r3, r1, lr, lsl r1
    3fc0:	mvnsmi	lr, sp, lsr #18
    3fc4:	strmi	fp, [r6], -sl, lsl #1
    3fc8:	mvnlt	r9, r0, lsl ip
    3fcc:	movwcs	lr, #35277	; 0x89cd
    3fd0:			; <UNDEFINED> instruction: 0xf7fd9107
    3fd4:	bvs	ff9fe384 <n_frp@@Base+0xff9e7180>
    3fd8:	movwcs	lr, #35293	; 0x89dd
    3fdc:			; <UNDEFINED> instruction: 0xf8d09907
    3fe0:	strmi	r8, [r5], -r0
    3fe4:	ldrtmi	r9, [r0], -r4, lsl #14
    3fe8:			; <UNDEFINED> instruction: 0xf1046aa6
    3fec:	stmib	sp, {r3, r8, r9, sl}^
    3ff0:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    3ff4:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    3ff8:			; <UNDEFINED> instruction: 0xf7fe9400
    3ffc:			; <UNDEFINED> instruction: 0xf8c5fe75
    4000:	andlt	r8, sl, r0
    4004:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4008:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    400c:	strvc	pc, [r0], #1284	; 0x504
    4010:	svclt	0x0000e7dc
    4014:	andeq	r3, r1, r2, asr #1
    4018:	svcmi	0x00f0e92d
    401c:	addlt	r4, fp, ip, lsl r6
    4020:	strmi	r4, [fp], -r3, lsl #13
    4024:	stccs	6, cr4, [r0], {21}
    4028:	movwls	sp, #28731	; 0x703b
    402c:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4030:	smlattcs	r0, r7, sl, r6
    4034:			; <UNDEFINED> instruction: 0xf1046862
    4038:	blls	1c6460 <n_frp@@Base+0x1af25c>
    403c:	svclt	0x0014428d
    4040:			; <UNDEFINED> instruction: 0xf0424690
    4044:	ldrbmi	r0, [sl], -r1, lsl #16
    4048:			; <UNDEFINED> instruction: 0xf8d09308
    404c:	strmi	sl, [r6], -r0
    4050:	strmi	r9, [r8], -r4, lsl #14
    4054:			; <UNDEFINED> instruction: 0xf8cd6aa7
    4058:			; <UNDEFINED> instruction: 0xf8cd9008
    405c:	strls	r8, [r3, -r4]
    4060:	strls	r6, [r0, -r7, lsr #16]
    4064:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    4068:	andls	r1, r9, r1, asr #24
    406c:	strmi	r9, [r8], -r7, lsl #2
    4070:	blx	ffd4007a <n_frp@@Base+0xffd28e76>
    4074:	ldrbmi	r6, [sl], -r7, ror #21
    4078:	movwne	lr, #31197	; 0x79dd
    407c:	bvs	fe9e9c94 <n_frp@@Base+0xfe9d2a90>
    4080:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4084:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    4088:	strmi	r9, [r3], r0, lsl #8
    408c:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    4090:	andge	pc, r0, r6, asr #17
    4094:	blls	2704d0 <n_frp@@Base+0x2592cc>
    4098:	ldrbmi	r6, [r8], -fp, lsr #32
    409c:	pop	{r0, r1, r3, ip, sp, pc}
    40a0:	stcmi	15, cr8, [r2], {240}	; 0xf0
    40a4:			; <UNDEFINED> instruction: 0xf504447c
    40a8:	ldr	r7, [lr, r0, lsl #9]!
    40ac:	andeq	r3, r1, r8, lsr #32
    40b0:	andcs	r4, r0, #19922944	; 0x1300000
    40b4:	svclt	0x00b0f7ff
    40b8:	blmi	61691c <n_frp@@Base+0x5ff718>
    40bc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    40c0:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    40c4:	ldmdavs	lr, {r0, r9, fp, sp}
    40c8:			; <UNDEFINED> instruction: 0xf1a6dd0a
    40cc:	ldrtmi	r0, [r4], -r8, lsl #10
    40d0:	strbeq	lr, [r2, #2821]	; 0xb05
    40d4:	strcc	r6, [r8], #-2272	; 0xfffff720
    40d8:	svc	0x00bcf7fc
    40dc:	mvnsle	r4, ip, lsr #5
    40e0:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    40e4:	adcmi	r4, r0, #124, 8	; 0x7c000000
    40e8:			; <UNDEFINED> instruction: 0xf7fcd007
    40ec:	blmi	37ffc4 <n_frp@@Base+0x368dc0>
    40f0:	addvc	pc, r0, #1325400064	; 0x4f000000
    40f4:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    40f8:	cfstrsmi	mvf2, [fp], {1}
    40fc:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    4100:	andle	r4, r3, lr, lsr #5
    4104:			; <UNDEFINED> instruction: 0xf7fc4630
    4108:	eorvs	lr, r5, r6, lsr #31
    410c:	andcs	r4, r1, #7168	; 0x1c00
    4110:	andsvs	r4, sl, fp, ror r4
    4114:	svclt	0x0000bd70
    4118:	andeq	r2, r1, ip, lsl #31
    411c:			; <UNDEFINED> instruction: 0x00012fbe
    4120:	andeq	r2, r1, r8, ror #31
    4124:	andeq	r2, r1, r8, lsl #31
    4128:	andeq	r2, r1, r0, lsl #31
    412c:	andeq	r2, r1, r8, lsr pc
    4130:			; <UNDEFINED> instruction: 0xf04f4b03
    4134:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4138:	orrvc	pc, r0, #12582912	; 0xc00000
    413c:	svclt	0x0000e634
    4140:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    4144:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4148:	orrvc	pc, r0, #12582912	; 0xc00000
    414c:	svclt	0x0000e62c
    4150:	andeq	r2, r1, r6, lsl #31
    4154:	strmi	r4, [r1], -r4, lsl #22
    4158:	rscscc	pc, pc, #79	; 0x4f
    415c:	ldrbtmi	r2, [fp], #-0
    4160:	orrvc	pc, r0, #12582912	; 0xc00000
    4164:	svclt	0x0000e620
    4168:	andeq	r2, r1, lr, ror #30
    416c:	strmi	r4, [sl], -r5, lsl #22
    4170:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    4174:			; <UNDEFINED> instruction: 0xf5034604
    4178:	strtmi	r7, [r1], -r0, lsl #7
    417c:			; <UNDEFINED> instruction: 0xf85d2000
    4180:	ldr	r4, [r1], -r4, lsl #22
    4184:	andeq	r2, r1, sl, asr pc
    4188:	addslt	fp, r1, r0, lsr r5
    418c:	ldrmi	sl, [r5], -r3, lsl #22
    4190:	strmi	r4, [r4], -pc, lsl #20
    4194:	ldrmi	r9, [r8], -r1, lsl #6
    4198:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    419c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    41a0:			; <UNDEFINED> instruction: 0xf04f930f
    41a4:			; <UNDEFINED> instruction: 0xf7fe0300
    41a8:	blls	8365c <n_frp@@Base+0x6c458>
    41ac:	rscscc	pc, pc, #79	; 0x4f
    41b0:	strtmi	r4, [r0], -r9, lsr #12
    41b4:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    41b8:	blmi	1969dc <n_frp@@Base+0x17f7d8>
    41bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41c0:	blls	3de230 <n_frp@@Base+0x3c702c>
    41c4:	qaddle	r4, sl, r1
    41c8:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    41cc:	svc	0x007af7fc
    41d0:	andeq	r2, r1, lr, lsl #26
    41d4:	andeq	r0, r0, r8, lsl #2
    41d8:	andeq	r2, r1, ip, ror #25
    41dc:	addslt	fp, r1, r0, lsr r5
    41e0:	movwls	r4, #5636	; 0x1604
    41e4:	andls	sl, r0, #3072	; 0xc00
    41e8:	ldrmi	r4, [r8], -pc, lsl #20
    41ec:	movwls	r9, #3328	; 0xd00
    41f0:	blmi	3953e0 <n_frp@@Base+0x37e1dc>
    41f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    41f8:			; <UNDEFINED> instruction: 0xf04f930f
    41fc:			; <UNDEFINED> instruction: 0xf7fe0300
    4200:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    4204:	strtmi	r3, [r9], -r0, lsl #4
    4208:			; <UNDEFINED> instruction: 0xf7ff4620
    420c:	bmi	243948 <n_frp@@Base+0x22c744>
    4210:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4214:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4218:	subsmi	r9, sl, pc, lsl #22
    421c:	andslt	sp, r1, r1, lsl #2
    4220:			; <UNDEFINED> instruction: 0xf7fcbd30
    4224:	svclt	0x0000ef50
    4228:			; <UNDEFINED> instruction: 0x00012cb8
    422c:	andeq	r0, r0, r8, lsl #2
    4230:	muleq	r1, r6, ip
    4234:	strmi	r4, [r1], -sl, lsl #12
    4238:			; <UNDEFINED> instruction: 0xf7ff2000
    423c:	svclt	0x0000bfa5
    4240:			; <UNDEFINED> instruction: 0x460cb410
    4244:			; <UNDEFINED> instruction: 0x46014613
    4248:	andcs	r4, r0, r2, lsr #12
    424c:	blmi	1423c8 <n_frp@@Base+0x12b1c4>
    4250:	svclt	0x00c4f7ff
    4254:	mvnsmi	lr, sp, lsr #18
    4258:	bmi	755ab8 <n_frp@@Base+0x73e8b4>
    425c:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    4260:	blmi	755c80 <n_frp@@Base+0x73ea7c>
    4264:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4268:			; <UNDEFINED> instruction: 0xf5044688
    426c:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    4270:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    4274:	stfeqd	f7, [ip], {13}
    4278:	ldreq	pc, [pc], -r6
    427c:	movwls	r6, #55323	; 0xd81b
    4280:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4284:	strgt	ip, [pc, #-3087]	; 367d <__assert_fail@plt+0x23a9>
    4288:	strgt	ip, [pc, #-3087]	; 3681 <__assert_fail@plt+0x23ad>
    428c:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    4290:	andeq	lr, pc, r5, lsl #17
    4294:			; <UNDEFINED> instruction: 0xf85cab01
    4298:	strbmi	r5, [r2], -r7, lsr #32
    429c:	andcs	r4, r0, r1, ror r6
    42a0:	vst1.8	{d15-d16}, [r6 :128], r5
    42a4:			; <UNDEFINED> instruction: 0xf00443e4
    42a8:	adcsmi	r0, r4, r1, lsl #8
    42ac:			; <UNDEFINED> instruction: 0xf84c406c
    42b0:			; <UNDEFINED> instruction: 0xf7ff4027
    42b4:	bmi	2838a0 <n_frp@@Base+0x26c69c>
    42b8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    42bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    42c0:	subsmi	r9, sl, sp, lsl #22
    42c4:	andlt	sp, lr, r2, lsl #2
    42c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    42cc:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    42d0:	andeq	r2, r1, r4, asr #24
    42d4:	andeq	r2, r1, r6, ror #28
    42d8:	andeq	r0, r0, r8, lsl #2
    42dc:	andeq	r2, r1, lr, ror #23
    42e0:			; <UNDEFINED> instruction: 0xf04f460a
    42e4:			; <UNDEFINED> instruction: 0xf7ff31ff
    42e8:	svclt	0x0000bfb5
    42ec:			; <UNDEFINED> instruction: 0xf04f223a
    42f0:			; <UNDEFINED> instruction: 0xf7ff31ff
    42f4:	svclt	0x0000bfaf
    42f8:			; <UNDEFINED> instruction: 0xf7ff223a
    42fc:	svclt	0x0000bfab
    4300:	mvnsmi	lr, sp, lsr #18
    4304:	bmi	695d4c <n_frp@@Base+0x67eb48>
    4308:	blmi	6b0578 <n_frp@@Base+0x699374>
    430c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    4310:	strtmi	r4, [r0], -ip, ror #12
    4314:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    4318:	tstls	r9, #1769472	; 0x1b0000
    431c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4320:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    4324:	strgt	ip, [pc, #-3087]	; 371d <__assert_fail@plt+0x2449>
    4328:			; <UNDEFINED> instruction: 0xf8ddcc0f
    432c:	strgt	ip, [pc, #-64]	; 42f4 <__assert_fail@plt+0x3020>
    4330:	streq	lr, [ip], -pc, ror #20
    4334:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    4338:	strvs	pc, [r0], #6
    433c:	streq	lr, [ip], #-2692	; 0xfffff57c
    4340:	stm	r5, {r4, sl, ip, pc}
    4344:	blge	344388 <n_frp@@Base+0x32d184>
    4348:	rscscc	pc, pc, #79	; 0x4f
    434c:	ldrtmi	r4, [r8], -r1, asr #12
    4350:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    4354:	blmi	1d6b7c <n_frp@@Base+0x1bf978>
    4358:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    435c:	blls	65e3cc <n_frp@@Base+0x6471c8>
    4360:	qaddle	r4, sl, r2
    4364:	pop	{r1, r3, r4, ip, sp, pc}
    4368:			; <UNDEFINED> instruction: 0xf7fc81f0
    436c:	svclt	0x0000eeac
    4370:	muleq	r1, sl, fp
    4374:	andeq	r0, r0, r8, lsl #2
    4378:	andeq	r2, r1, r0, asr fp
    437c:	mvnsmi	lr, sp, lsr #18
    4380:	ldcmi	0, cr11, [lr], {144}	; 0x90
    4384:			; <UNDEFINED> instruction: 0xf8df460f
    4388:			; <UNDEFINED> instruction: 0x4616c078
    438c:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    4390:	strvc	pc, [r0], #1284	; 0x504
    4394:	ldrbtmi	r9, [ip], #1
    4398:	stcgt	6, cr4, [pc], {158}	; 0x9e
    439c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    43a0:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    43a4:	svclt	0x00182e00
    43a8:			; <UNDEFINED> instruction: 0xf8dd2f00
    43ac:	stmdavs	sp!, {r2, lr, pc}
    43b0:			; <UNDEFINED> instruction: 0xf04f950f
    43b4:	strbmi	r0, [r5], -r0, lsl #10
    43b8:	cfstr32gt	mvfx12, [pc], {15}
    43bc:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    43c0:			; <UNDEFINED> instruction: 0xf04f000f
    43c4:	strls	r0, [r3], #-1034	; 0xfffffbf6
    43c8:	andeq	lr, pc, r5, lsl #17
    43cc:	bls	5b8424 <n_frp@@Base+0x5a1220>
    43d0:	ldrbtmi	r4, [r1], -r3, asr #12
    43d4:	stmib	sp, {r5, r6, r9, sl, lr}^
    43d8:			; <UNDEFINED> instruction: 0xf7ff760d
    43dc:	bmi	2c3778 <n_frp@@Base+0x2ac574>
    43e0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    43e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    43e8:	subsmi	r9, sl, pc, lsl #22
    43ec:	andslt	sp, r0, r2, lsl #2
    43f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    43f4:	mcr	7, 3, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    43f8:	svc	0x0060f7fc
    43fc:	andeq	r2, r1, r0, asr #26
    4400:	andeq	r2, r1, r2, lsl fp
    4404:	andeq	r0, r0, r8, lsl #2
    4408:	andeq	r2, r1, r6, asr #21
    440c:	addlt	fp, r2, r0, lsl r5
    4410:	ldrbtcc	pc, [pc], #79	; 4418 <__assert_fail@plt+0x3144>	; <UNPREDICTABLE>
    4414:			; <UNDEFINED> instruction: 0xf7ff9400
    4418:			; <UNDEFINED> instruction: 0xb002ffb1
    441c:	svclt	0x0000bd10
    4420:	addlt	fp, r2, r0, lsl r5
    4424:	ldrmi	r4, [r3], -ip, lsl #12
    4428:	strtmi	r4, [r2], -r1, lsl #12
    442c:			; <UNDEFINED> instruction: 0xf04f2000
    4430:	strls	r3, [r0], #-1279	; 0xfffffb01
    4434:			; <UNDEFINED> instruction: 0xffa2f7ff
    4438:	ldclt	0, cr11, [r0, #-8]
    443c:	addlt	fp, r3, r0, lsr r5
    4440:	ldrmi	r4, [r4], -sp, lsl #12
    4444:	movwls	r4, #1537	; 0x601
    4448:	strtmi	r4, [r3], -sl, lsr #12
    444c:			; <UNDEFINED> instruction: 0xf7ff2000
    4450:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    4454:	svclt	0x0000bd30
    4458:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    445c:	strt	r3, [r3], #772	; 0x304
    4460:	andeq	r2, r1, lr, ror #23
    4464:	strmi	r4, [sl], -r5, lsl #22
    4468:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    446c:	movwcc	r4, #17924	; 0x4604
    4470:	andcs	r4, r0, r1, lsr #12
    4474:	blmi	1425f0 <n_frp@@Base+0x12b3ec>
    4478:	svclt	0x0000e496
    447c:	ldrdeq	r2, [r1], -lr
    4480:			; <UNDEFINED> instruction: 0xf04f4b02
    4484:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    4488:	str	r3, [sp], #772	; 0x304
    448c:	andeq	r2, r1, r2, asr #23
    4490:	strmi	r4, [r1], -r3, lsl #22
    4494:	rscscc	pc, pc, #79	; 0x4f
    4498:	ldrbtmi	r2, [fp], #-0
    449c:	str	r3, [r3], #772	; 0x304
    44a0:	andeq	r2, r1, lr, lsr #23
    44a4:	strdlt	fp, [r9], r0
    44a8:	strmi	r4, [r4], -r6, lsl #31
    44ac:			; <UNDEFINED> instruction: 0x560ee9dd
    44b0:	orrlt	r4, r1, #2130706432	; 0x7f000000
    44b4:	bmi	fe128cbc <n_frp@@Base+0xfe111ab8>
    44b8:	strmi	r9, [fp], -r1, lsl #6
    44bc:	tstcs	r1, sl, ror r4
    44c0:	mrc	7, 4, APSR_nzcv, cr12, cr12, {7}
    44c4:	andcs	r4, r5, #2113536	; 0x204000
    44c8:	ldrbtmi	r2, [r9], #-0
    44cc:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    44d0:	vpmin.s8	q10, q0, <illegal reg q15.5>
    44d4:	smlattcs	r1, r2, ip, r7
    44d8:			; <UNDEFINED> instruction: 0xf8cd58ba
    44dc:	strmi	ip, [r3], -r0
    44e0:			; <UNDEFINED> instruction: 0xf7fc4620
    44e4:	ldmdbmi	fp!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}^
    44e8:	andcs	r2, r0, r5, lsl #4
    44ec:			; <UNDEFINED> instruction: 0xf7fc4479
    44f0:	strtmi	lr, [r1], -r4, ror #27
    44f4:	stc	7, cr15, [r0, #1008]	; 0x3f0
    44f8:	vceq.f32	d2, d0, d9
    44fc:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    4500:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    4504:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    4508:	rsbeq	r0, r3, r0, asr r0
    450c:	addeq	r0, sp, r7, ror r0
    4510:	adcseq	r0, pc, r5, lsr #1
    4514:	movwls	r0, #18
    4518:	bmi	1bd5d6c <n_frp@@Base+0x1bbeb68>
    451c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4520:	mcr	7, 3, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4524:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    4528:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    452c:			; <UNDEFINED> instruction: 0xf7fc2000
    4530:	ldmib	r5, {r2, r6, r7, r8, sl, fp, sp, lr, pc}^
    4534:	strmi	r1, [r2], -r7, lsl #12
    4538:	ldmib	r5, {r5, r9, sl, lr}^
    453c:	strls	r3, [r7], -r5, lsl #8
    4540:	tstls	r6, lr, lsr #18
    4544:	strls	r6, [r5], #-2281	; 0xfffff717
    4548:	movwls	r6, #18604	; 0x48ac
    454c:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    4550:	tstcs	r1, r2, lsl #12
    4554:	strcc	lr, [r0], #-2509	; 0xfffff633
    4558:			; <UNDEFINED> instruction: 0xf7fc682b
    455c:	andlt	lr, r9, r0, asr lr
    4560:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    4564:	andcs	r2, r0, r5, lsl #4
    4568:			; <UNDEFINED> instruction: 0xf7fc4479
    456c:	stmdavs	fp!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    4570:	strmi	r2, [r2], -r1, lsl #2
    4574:	andlt	r4, r9, r0, lsr #12
    4578:	ldrhtmi	lr, [r0], #141	; 0x8d
    457c:	mrclt	7, 1, APSR_nzcv, cr12, cr12, {7}
    4580:	andcs	r4, r5, #88, 18	; 0x160000
    4584:	ldrbtmi	r2, [r9], #-0
    4588:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    458c:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    4590:	strls	r2, [lr], -r1, lsl #2
    4594:	strtmi	r4, [r0], -r2, lsl #12
    4598:	pop	{r0, r3, ip, sp, pc}
    459c:			; <UNDEFINED> instruction: 0xf7fc40f0
    45a0:	ldmdbmi	r1, {r0, r1, r3, r5, r9, sl, fp, ip, sp, pc}^
    45a4:	andcs	r2, r0, r5, lsl #4
    45a8:			; <UNDEFINED> instruction: 0xf7fc4479
    45ac:	ldmib	r5, {r1, r2, r7, r8, sl, fp, sp, lr, pc}^
    45b0:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    45b4:	stmib	sp, {r0, r8, sp}^
    45b8:	strmi	r6, [r2], -lr, lsl #14
    45bc:	andlt	r4, r9, r0, lsr #12
    45c0:	ldrhtmi	lr, [r0], #141	; 0x8d
    45c4:	mrclt	7, 0, APSR_nzcv, cr8, cr12, {7}
    45c8:	andcs	r4, r5, #72, 18	; 0x120000
    45cc:	ldrbtmi	r2, [r9], #-0
    45d0:	ldcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    45d4:	ldrdvs	lr, [r2, -r5]
    45d8:	tstls	r2, fp, ror #16
    45dc:	stmib	sp, {r0, r8, sp}^
    45e0:	stmdavs	fp!, {r9, sl, ip, sp}
    45e4:	strtmi	r4, [r0], -r2, lsl #12
    45e8:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    45ec:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    45f0:	andcs	r4, r5, #1032192	; 0xfc000
    45f4:	ldrbtmi	r2, [r9], #-0
    45f8:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    45fc:			; <UNDEFINED> instruction: 0x1603e9d5
    4600:	strtmi	r4, [r0], -r2, lsl #12
    4604:	strcc	lr, [r1], #-2517	; 0xfffff62b
    4608:	strne	lr, [r2], -sp, asr #19
    460c:	stmib	sp, {r0, r8, sp}^
    4610:	stmdavs	fp!, {sl, ip, sp}
    4614:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    4618:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    461c:	andcs	r4, r5, #868352	; 0xd4000
    4620:	ldrbtmi	r2, [r9], #-0
    4624:	stcl	7, cr15, [r8, #-1008]	; 0xfffffc10
    4628:	movwvs	lr, #18901	; 0x49d5
    462c:	strtmi	r4, [r0], -r2, lsl #12
    4630:	ldrdmi	lr, [r2, -r5]
    4634:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    4638:	strne	lr, [r2], -sp, asr #19
    463c:	stmib	sp, {r0, r8, sp}^
    4640:	stmdavs	fp!, {sl, ip, sp}
    4644:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    4648:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    464c:	andcs	r4, r5, #688128	; 0xa8000
    4650:	ldrbtmi	r2, [r9], #-0
    4654:	ldc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    4658:			; <UNDEFINED> instruction: 0x3705e9d5
    465c:			; <UNDEFINED> instruction: 0x1603e9d5
    4660:	strmi	r9, [r2], -r5, lsl #14
    4664:	stmiavs	ip!, {r5, r9, sl, lr}
    4668:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    466c:	strne	lr, [r2], -sp, asr #19
    4670:	stmib	sp, {r0, r8, sp}^
    4674:	stmdavs	fp!, {sl, ip, sp}
    4678:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    467c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    4680:	andcs	r4, r5, #491520	; 0x78000
    4684:	ldrbtmi	r2, [r9], #-0
    4688:	ldc	7, cr15, [r6, #-1008]	; 0xfffffc10
    468c:	ldrdvc	lr, [r6, -r5]
    4690:	movwvs	lr, #18901	; 0x49d5
    4694:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    4698:	strmi	r9, [r2], -r5, lsl #14
    469c:	stmiavs	ip!, {r5, r9, sl, lr}
    46a0:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    46a4:	strne	lr, [r2], -sp, asr #19
    46a8:	stmib	sp, {r0, r8, sp}^
    46ac:	stmdavs	fp!, {sl, ip, sp}
    46b0:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    46b4:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    46b8:	andcs	r4, r5, #278528	; 0x44000
    46bc:			; <UNDEFINED> instruction: 0xe7354479
    46c0:	ldcl	7, cr15, [ip, #1008]!	; 0x3f0
    46c4:	strdeq	r2, [r1], -r8
    46c8:	andeq	r1, r0, r0, asr #16
    46cc:	andeq	r1, r0, r6, asr #16
    46d0:	andeq	r0, r0, r0, asr #2
    46d4:	andeq	r1, r0, r8, lsr #16
    46d8:	andeq	r1, r0, sl, ror #15
    46dc:	andeq	r1, r0, r2, asr #19
    46e0:	andeq	r1, r0, r8, ror r8
    46e4:	andeq	r1, r0, sl, ror #16
    46e8:	andeq	r1, r0, r0, ror #16
    46ec:	andeq	r1, r0, r6, asr r8
    46f0:	andeq	r1, r0, lr, asr #16
    46f4:	andeq	r1, r0, r6, asr #16
    46f8:	andeq	r1, r0, lr, lsr r8
    46fc:	andeq	r1, r0, r6, lsr r8
    4700:	andeq	r1, r0, r4, ror #16
    4704:	strdlt	fp, [r3], r0
    4708:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    470c:			; <UNDEFINED> instruction: 0x463db134
    4710:			; <UNDEFINED> instruction: 0xf8552400
    4714:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    4718:	mvnsle	r2, r0, lsl #28
    471c:	strvc	lr, [r0], #-2509	; 0xfffff633
    4720:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4724:	ldcllt	0, cr11, [r0, #12]!
    4728:	strdlt	fp, [pc], r0
    472c:	mcrge	13, 0, r4, cr2, cr1, {0}
    4730:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    4734:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    4738:	strls	r6, [sp], #-2084	; 0xfffff7dc
    473c:	streq	pc, [r0], #-79	; 0xffffffb1
    4740:			; <UNDEFINED> instruction: 0xf8572400
    4744:			; <UNDEFINED> instruction: 0xf8465b04
    4748:	tstlt	r5, r4, lsl #30
    474c:	cfstrscs	mvf3, [sl], {1}
    4750:	strls	sp, [r1], #-503	; 0xfffffe09
    4754:	strls	sl, [r0], #-3075	; 0xfffff3fd
    4758:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    475c:	blmi	196f80 <n_frp@@Base+0x17fd7c>
    4760:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4764:	blls	35e7d4 <n_frp@@Base+0x3475d0>
    4768:	qaddle	r4, sl, r1
    476c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    4770:	stc	7, cr15, [r8], #1008	; 0x3f0
    4774:	andeq	r2, r1, r6, ror r7
    4778:	andeq	r0, r0, r8, lsl #2
    477c:	andeq	r2, r1, r8, asr #14
    4780:	ldrblt	fp, [r0, #1032]!	; 0x408
    4784:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    4788:	ldcmi	14, cr10, [r5], {19}
    478c:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    4790:	blcc	1428f0 <n_frp@@Base+0x12b6ec>
    4794:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    4798:			; <UNDEFINED> instruction: 0xf04f940d
    479c:	strcs	r0, [r0], #-1024	; 0xfffffc00
    47a0:			; <UNDEFINED> instruction: 0xf8569602
    47a4:			; <UNDEFINED> instruction: 0xf8475b04
    47a8:	tstlt	r5, r4, lsl #30
    47ac:	cfstrscs	mvf3, [sl], {1}
    47b0:	strls	sp, [r1], #-503	; 0xfffffe09
    47b4:	strls	sl, [r0], #-3075	; 0xfffff3fd
    47b8:	mrc2	7, 3, pc, cr4, cr15, {7}
    47bc:	blmi	216fe8 <n_frp@@Base+0x1ffde4>
    47c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47c4:	blls	35e834 <n_frp@@Base+0x347630>
    47c8:	qaddle	r4, sl, r4
    47cc:	pop	{r1, r2, r3, ip, sp, pc}
    47d0:	strdlt	r4, [r1], -r0
    47d4:			; <UNDEFINED> instruction: 0xf7fc4770
    47d8:	svclt	0x0000ec76
    47dc:	andeq	r2, r1, sl, lsl r7
    47e0:	andeq	r0, r0, r8, lsl #2
    47e4:	andeq	r2, r1, r8, ror #13
    47e8:	andcs	r4, r5, #20, 18	; 0x50000
    47ec:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    47f0:	ldcmi	0, cr2, [r3], {-0}
    47f4:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    47f8:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    47fc:			; <UNDEFINED> instruction: 0x4601447a
    4800:			; <UNDEFINED> instruction: 0xf7fc2001
    4804:	ldmdbmi	r0, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    4808:	andcs	r2, r0, r5, lsl #4
    480c:			; <UNDEFINED> instruction: 0xf7fc4479
    4810:	blmi	3bf968 <n_frp@@Base+0x3a8764>
    4814:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    4818:			; <UNDEFINED> instruction: 0x4601447a
    481c:			; <UNDEFINED> instruction: 0xf7fc2001
    4820:	stmdbmi	ip, {r5, r6, r7, sl, fp, sp, lr, pc}
    4824:	andcs	r2, r0, r5, lsl #4
    4828:			; <UNDEFINED> instruction: 0xf7fc4479
    482c:	blmi	2bf94c <n_frp@@Base+0x2a8748>
    4830:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    4834:	ldmdavs	r9, {r4, lr}
    4838:	bllt	ff742830 <n_frp@@Base+0xff72b62c>
    483c:	andeq	r1, r0, lr, ror #14
    4840:	andeq	r2, r1, lr, lsr #13
    4844:	andeq	r1, r0, r8, ror r7
    4848:	andeq	r1, r0, r0, lsl #15
    484c:	andeq	r0, r0, lr, lsl #31
    4850:			; <UNDEFINED> instruction: 0x00000fb4
    4854:	andeq	r1, r0, r8, ror r7
    4858:	andeq	r0, r0, ip, lsr #2
    485c:			; <UNDEFINED> instruction: 0x4604b510
    4860:	stcl	7, cr15, [ip], #-1008	; 0xfffffc10
    4864:	svclt	0x00183c00
    4868:	stmdacs	r0, {r0, sl, sp}
    486c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    4870:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    4874:			; <UNDEFINED> instruction: 0xf8caf000
    4878:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    487c:			; <UNDEFINED> instruction: 0xbc01fba0
    4880:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    4884:	movwcs	fp, #7960	; 0x1f18
    4888:	svceq	0x0000f1bb
    488c:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    4890:			; <UNDEFINED> instruction: 0xf000fb01
    4894:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    4898:	svclt	0x00e0f7ff
    489c:			; <UNDEFINED> instruction: 0xf8b6f000
    48a0:	svclt	0x00dcf7ff
    48a4:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    48a8:	movwcs	fp, #7960	; 0x1f18
    48ac:	svclt	0x00182900
    48b0:	ldmdblt	r3, {r8, r9, sp}^
    48b4:			; <UNDEFINED> instruction: 0xf7fc460c
    48b8:	cdpne	12, 2, cr14, cr1, cr12, {0}
    48bc:	tstcs	r1, r8, lsl pc
    48c0:	svclt	0x00182800
    48c4:	stmdblt	r1!, {r8, sp}
    48c8:			; <UNDEFINED> instruction: 0xf7fcbd10
    48cc:	andcs	lr, r0, r4, asr #23
    48d0:			; <UNDEFINED> instruction: 0xf000bd10
    48d4:	svclt	0x0000f89b
    48d8:	blx	fe871dc2 <n_frp@@Base+0xfe85abbe>
    48dc:	cfsh64ne	mvdx4, mvdx11, #2
    48e0:	movwcs	fp, #7960	; 0x1f18
    48e4:	blle	18f8ec <n_frp@@Base+0x1786e8>
    48e8:	blx	b2d9e <n_frp@@Base+0x9bb9a>
    48ec:	pop	{r0, r8, ip, sp, lr, pc}
    48f0:			; <UNDEFINED> instruction: 0xf7ff4038
    48f4:			; <UNDEFINED> instruction: 0xf000bfd7
    48f8:	svclt	0x0000f889
    48fc:			; <UNDEFINED> instruction: 0x460fb5f8
    4900:	ldrmi	r6, [r5], -ip, lsl #16
    4904:	orrslt	r4, r8, r6, lsl #12
    4908:	subspl	pc, r4, r5, asr #4
    490c:	vmov.i32	d20, #1358954496	; 0x51000000
    4910:			; <UNDEFINED> instruction: 0xf0005055
    4914:	adcmi	pc, r0, #299008	; 0x49000
    4918:			; <UNDEFINED> instruction: 0x1c63d914
    491c:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    4920:			; <UNDEFINED> instruction: 0xf104fb05
    4924:	eorsvs	r4, ip, r0, lsr r6
    4928:	ldrhtmi	lr, [r8], #141	; 0x8d
    492c:	svclt	0x00baf7ff
    4930:	blx	fe930e8a <n_frp@@Base+0xfe919c86>
    4934:	cdpne	2, 1, cr1, cr3, cr5, {0}
    4938:	movwcs	fp, #7960	; 0x1f18
    493c:	blle	4ed44 <n_frp@@Base+0x37b40>
    4940:	rscle	r2, sp, r0, lsl #22
    4944:			; <UNDEFINED> instruction: 0xf862f000
    4948:	subcs	r4, r0, r1, lsl r6
    494c:	blx	b40954 <n_frp@@Base+0xb29750>
    4950:	svclt	0x00942d40
    4954:	mcrrne	6, 0, r4, r4, cr4
    4958:	svclt	0x0000e7eb
    495c:	strmi	fp, [fp], -r8, lsl #10
    4960:	cmnlt	r8, r9, lsl #16
    4964:	subspl	pc, r4, #1342177284	; 0x50000004
    4968:	subspl	pc, r5, #1342177292	; 0x5000000c
    496c:	andsle	r4, r0, #268435465	; 0x10000009
    4970:	bl	8baa0 <n_frp@@Base+0x7489c>
    4974:	andsvs	r0, r9, r1, asr r1
    4978:			; <UNDEFINED> instruction: 0x4008e8bd
    497c:	svclt	0x0092f7ff
    4980:	tstle	r5, r0, lsl #18
    4984:	andsvs	r2, r9, r0, asr #2
    4988:			; <UNDEFINED> instruction: 0x4008e8bd
    498c:	svclt	0x008af7ff
    4990:			; <UNDEFINED> instruction: 0xf000daf1
    4994:	svclt	0x0000f83b
    4998:	addlt	fp, r3, r0, lsl #10
    499c:			; <UNDEFINED> instruction: 0xf7ff9001
    49a0:	bls	8471c <n_frp@@Base+0x6d518>
    49a4:	andlt	r2, r3, r0, lsl #2
    49a8:	bl	142b24 <n_frp@@Base+0x12b920>
    49ac:	stclt	7, cr15, [sl], {252}	; 0xfc
    49b0:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    49b4:			; <UNDEFINED> instruction: 0xbc01fba0
    49b8:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    49bc:	movwcs	fp, #7960	; 0x1f18
    49c0:	svceq	0x0000f1bb
    49c4:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    49c8:	bl	3c29c0 <n_frp@@Base+0x3ab7bc>
    49cc:	pop	{r3, r8, ip, sp, pc}
    49d0:			; <UNDEFINED> instruction: 0xf0008800
    49d4:	svclt	0x0000f81b
    49d8:	addlt	fp, r3, r0, lsl #10
    49dc:	strmi	r9, [r8], -r1
    49e0:			; <UNDEFINED> instruction: 0xf7ff9100
    49e4:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    49e8:	andlt	r2, r3, r0, lsl #2
    49ec:	bl	142b68 <n_frp@@Base+0x12b964>
    49f0:	bllt	12429e8 <n_frp@@Base+0x122b7e4>
    49f4:			; <UNDEFINED> instruction: 0x4604b510
    49f8:	bl	ff2c29f0 <n_frp@@Base+0xff2ab7ec>
    49fc:	strtmi	r4, [r0], -r1, lsl #12
    4a00:	pop	{r0, r8, ip, sp}
    4a04:			; <UNDEFINED> instruction: 0xf7ff4010
    4a08:	svclt	0x0000bfe7
    4a0c:	andcs	fp, r5, #8, 10	; 0x2000000
    4a10:	andcs	r4, r0, r9, lsl #22
    4a14:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    4a18:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    4a1c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    4a20:	bl	12c2a18 <n_frp@@Base+0x12ab814>
    4a24:	tstcs	r0, r7, lsl #20
    4a28:			; <UNDEFINED> instruction: 0x4603447a
    4a2c:			; <UNDEFINED> instruction: 0xf7fc4620
    4a30:			; <UNDEFINED> instruction: 0xf7fceb80
    4a34:	svclt	0x0000ec44
    4a38:	muleq	r1, r2, r4
    4a3c:	andeq	r0, r0, r4, lsr r1
    4a40:	strdeq	r1, [r0], -r8
    4a44:	andeq	r1, r0, r8, ror #3
    4a48:			; <UNDEFINED> instruction: 0xf7fcb508
    4a4c:	tstlt	r0, r0, lsl fp
    4a50:			; <UNDEFINED> instruction: 0xf7ffbd08
    4a54:	svclt	0x0000ffdb
    4a58:	addlt	fp, r3, r0, lsr r5
    4a5c:			; <UNDEFINED> instruction: 0xf7fc4604
    4a60:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    4a64:	blle	7d62ec <n_frp@@Base+0x7bf0e8>
    4a68:	bl	1d42a60 <n_frp@@Base+0x1d2b85c>
    4a6c:	strtmi	fp, [r0], -r8, ror #18
    4a70:			; <UNDEFINED> instruction: 0xf824f000
    4a74:			; <UNDEFINED> instruction: 0xf7fcb1b8
    4a78:			; <UNDEFINED> instruction: 0x4605eb98
    4a7c:	stmdavs	ip!, {r5, r9, sl, lr}
    4a80:	bl	ff342a78 <n_frp@@Base+0xff32b874>
    4a84:	andlt	fp, r3, ip, lsr #19
    4a88:			; <UNDEFINED> instruction: 0x4620bd30
    4a8c:	bl	febc2a84 <n_frp@@Base+0xfebab880>
    4a90:	andcs	r2, r0, #1073741824	; 0x40000000
    4a94:	mrsls	r2, LR_irq
    4a98:	bl	cc2a90 <n_frp@@Base+0xcab88c>
    4a9c:	svclt	0x00083101
    4aa0:	svccc	0x00fff1b0
    4aa4:	strtmi	sp, [r0], -r3, ror #3
    4aa8:	pop	{r0, r1, ip, sp, pc}
    4aac:			; <UNDEFINED> instruction: 0xf7fc4030
    4ab0:			; <UNDEFINED> instruction: 0xf04fbbb3
    4ab4:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    4ab8:	svclt	0x0000e7e5
    4abc:			; <UNDEFINED> instruction: 0x4604b510
    4ac0:	smlawblt	r8, r2, r0, fp
    4ac4:	bl	11c2abc <n_frp@@Base+0x11ab8b8>
    4ac8:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    4acc:	strle	r0, [r5], #-1499	; 0xfffffa25
    4ad0:	andlt	r4, r2, r0, lsr #12
    4ad4:			; <UNDEFINED> instruction: 0x4010e8bd
    4ad8:	blt	febc2ad0 <n_frp@@Base+0xfebab8cc>
    4adc:	andcs	r2, r0, #1073741824	; 0x40000000
    4ae0:	strtmi	r2, [r0], -r0, lsl #6
    4ae4:			; <UNDEFINED> instruction: 0xf0009100
    4ae8:			; <UNDEFINED> instruction: 0x4620f815
    4aec:	pop	{r1, ip, sp, pc}
    4af0:			; <UNDEFINED> instruction: 0xf7fc4010
    4af4:	svclt	0x0000baa1
    4af8:	andcc	lr, r4, #208, 18	; 0x340000
    4afc:	svclt	0x0088429a
    4b00:	stmdale	r5, {r9, sp}
    4b04:	movwcs	lr, #6608	; 0x19d0
    4b08:	svclt	0x00141a9b
    4b0c:	ldrmi	r6, [sl], -fp
    4b10:			; <UNDEFINED> instruction: 0x47704610
    4b14:	addlt	fp, r4, r0, ror r5
    4b18:	strne	lr, [r1, #-2512]	; 0xfffff630
    4b1c:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    4b20:	andle	r4, r6, sp, lsl #5
    4b24:	strls	r4, [r8], -r0, lsr #12
    4b28:	pop	{r2, ip, sp, pc}
    4b2c:			; <UNDEFINED> instruction: 0xf7fc4070
    4b30:	ldmib	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    4b34:	addmi	r1, sp, #4, 10	; 0x1000000
    4b38:	bvs	1179310 <n_frp@@Base+0x116210c>
    4b3c:	mvnsle	r2, r0, lsl #26
    4b40:	movwcs	lr, #10701	; 0x29cd
    4b44:	bl	14c2b3c <n_frp@@Base+0x14ab938>
    4b48:	movwcs	lr, #10717	; 0x29dd
    4b4c:			; <UNDEFINED> instruction: 0xf7fc9600
    4b50:			; <UNDEFINED> instruction: 0x460bead8
    4b54:			; <UNDEFINED> instruction: 0x46021c59
    4b58:			; <UNDEFINED> instruction: 0xf1b2bf08
    4b5c:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    4b60:	strtmi	r6, [r8], -r1, lsr #16
    4b64:	tstcs	r4, #196, 18	; 0x310000
    4b68:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    4b6c:	andlt	r6, r4, r1, lsr #32
    4b70:			; <UNDEFINED> instruction: 0xf04fbd70
    4b74:	udf	#41743	; 0xa30f
    4b78:			; <UNDEFINED> instruction: 0x460fb5f0
    4b7c:			; <UNDEFINED> instruction: 0x46164916
    4b80:	addlt	r4, r3, r6, lsl sl
    4b84:			; <UNDEFINED> instruction: 0x466c4479
    4b88:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4b8c:			; <UNDEFINED> instruction: 0xf04f9201
    4b90:	mrslt	r0, R8_usr
    4b94:	ldrtmi	r4, [r2], -r4, lsl #12
    4b98:			; <UNDEFINED> instruction: 0x46204639
    4b9c:	b	ff0c2b94 <n_frp@@Base+0xff0ab990>
    4ba0:	svclt	0x00182e00
    4ba4:	svceq	0x0003f110
    4ba8:	stmdale	sl, {r0, r2, r9, sl, lr}
    4bac:	blmi	2d73e4 <n_frp@@Base+0x2c01e0>
    4bb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4bb4:	blls	5ec24 <n_frp@@Base+0x47a20>
    4bb8:	qaddle	r4, sl, fp
    4bbc:	andlt	r4, r3, r8, lsr #12
    4bc0:	strdcs	fp, [r0], -r0
    4bc4:			; <UNDEFINED> instruction: 0xf8b2f000
    4bc8:	mvnle	r2, r0, lsl #16
    4bcc:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    4bd0:	strb	r6, [fp, r3, lsr #32]!
    4bd4:	b	1dc2bcc <n_frp@@Base+0x1dab9c8>
    4bd8:	andeq	r2, r1, r4, lsr #6
    4bdc:	andeq	r0, r0, r8, lsl #2
    4be0:	strdeq	r2, [r1], -r8
    4be4:			; <UNDEFINED> instruction: 0x4604b570
    4be8:	b	fe5c2be0 <n_frp@@Base+0xfe5ab9dc>
    4bec:			; <UNDEFINED> instruction: 0xf0056825
    4bf0:	strmi	r0, [r6], -r0, lsr #10
    4bf4:			; <UNDEFINED> instruction: 0xf7ff4620
    4bf8:	strmi	pc, [r4], -pc, lsr #30
    4bfc:	teqlt	r8, r5, asr r9
    4c00:			; <UNDEFINED> instruction: 0xf7fcb97e
    4c04:	stmdavs	r4, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    4c08:	svclt	0x00183c09
    4c0c:	ldrbtcc	pc, [pc], #79	; 4c14 <__assert_fail@plt+0x3940>	; <UNPREDICTABLE>
    4c10:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4c14:			; <UNDEFINED> instruction: 0xf7fcb928
    4c18:	andvs	lr, r4, r8, asr #21
    4c1c:	ldrbtcc	pc, [pc], #79	; 4c24 <__assert_fail@plt+0x3950>	; <UNPREDICTABLE>
    4c20:			; <UNDEFINED> instruction: 0xf04fe7f6
    4c24:	udf	#13135	; 0x334f
    4c28:			; <UNDEFINED> instruction: 0xf5adb5f0
    4c2c:	ldcmi	13, cr5, [ip], #-512	; 0xfffffe00
    4c30:	bmi	f30e4c <n_frp@@Base+0xf19c48>
    4c34:	orrpl	pc, r0, #54525952	; 0x3400000
    4c38:	movwcc	r4, #50300	; 0xc47c
    4c3c:	strmi	r5, [ip], -r2, lsr #17
    4c40:	andsvs	r6, sl, r2, lsl r8
    4c44:	andeq	pc, r0, #79	; 0x4f
    4c48:	eorsle	r2, r7, r0, lsl #18
    4c4c:			; <UNDEFINED> instruction: 0xf0004606
    4c50:			; <UNDEFINED> instruction: 0x4605f897
    4c54:	eorsle	r2, r3, r0, lsl #16
    4c58:	and	sl, r3, r2, lsl #30
    4c5c:	suble	r3, sl, r1, lsl #24
    4c60:	eorle	r3, sp, r1, lsl #26
    4c64:			; <UNDEFINED> instruction: 0x46304639
    4c68:			; <UNDEFINED> instruction: 0xff46f7ff
    4c6c:	ldmdavs	fp!, {r3, r4, r6, r8, ip, sp, pc}
    4c70:	adcmi	fp, r3, #-1073741806	; 0xc0000012
    4c74:	svclt	0x00286872
    4c78:	bne	ff91650c <n_frp@@Base+0xff8ff308>
    4c7c:	rsbsvs	r4, r2, sl, lsl r4
    4c80:	bne	ffb78d6c <n_frp@@Base+0xffb61b68>
    4c84:			; <UNDEFINED> instruction: 0x4630d01c
    4c88:	b	fe942c80 <n_frp@@Base+0xfe92ba7c>
    4c8c:	mvnle	r3, r1
    4c90:			; <UNDEFINED> instruction: 0xf7fc4630
    4c94:	stmdacc	r0, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    4c98:	andcs	fp, r1, r8, lsl pc
    4c9c:	stmdbmi	r2!, {r6, r9, lr}
    4ca0:	orrpl	pc, r0, #54525952	; 0x3400000
    4ca4:	movwcc	r4, #51743	; 0xca1f
    4ca8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    4cac:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4cb0:	teqle	r3, r1, asr r0
    4cb4:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    4cb8:	ldcllt	0, cr11, [r0, #20]!
    4cbc:	strb	r4, [lr, r0, lsr #12]!
    4cc0:			; <UNDEFINED> instruction: 0xf7fc4630
    4cc4:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    4cc8:	svcge	0x0003da17
    4ccc:	blne	193ccd8 <n_frp@@Base+0x1925ad4>
    4cd0:			; <UNDEFINED> instruction: 0xf5b4d0f4
    4cd4:	strtmi	r5, [r5], -r0, lsl #31
    4cd8:	andeq	pc, r1, #79	; 0x4f
    4cdc:	orrpl	pc, r0, pc, asr #8
    4ce0:			; <UNDEFINED> instruction: 0xf44fbf28
    4ce4:	ldrtmi	r5, [r8], -r0, lsl #11
    4ce8:	strls	r4, [r0], -fp, lsr #12
    4cec:	b	fe942ce4 <n_frp@@Base+0xfe92bae0>
    4cf0:	stmible	ip!, {r0, r2, r7, r9, lr}^
    4cf4:	andcs	lr, r0, ip, asr #15
    4cf8:	movwcs	lr, #2001	; 0x7d1
    4cfc:	andcs	r2, r0, #4194304	; 0x400000
    4d00:			; <UNDEFINED> instruction: 0xf7fc9500
    4d04:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4d08:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4d0c:			; <UNDEFINED> instruction: 0x4622dbdd
    4d10:	movwcs	r4, #1584	; 0x630
    4d14:			; <UNDEFINED> instruction: 0xf7ff9500
    4d18:			; <UNDEFINED> instruction: 0xe7c0fefd
    4d1c:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d20:	andeq	r2, r1, r0, ror r2
    4d24:	andeq	r0, r0, r8, lsl #2
    4d28:	andeq	r2, r1, r0, lsl #4
    4d2c:	tstcs	r0, r8, lsl #10
    4d30:	b	fe542d28 <n_frp@@Base+0xfe52bb24>
    4d34:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    4d38:	tstle	r3, r3, asr #22
    4d3c:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    4d40:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    4d44:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    4d48:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d4c:	svclt	0x00183800
    4d50:	stclt	0, cr2, [r8, #-4]
    4d54:	stclt	0, cr2, [r8, #-4]
    4d58:	andeq	r1, r0, r2, ror #5
    4d5c:	andcs	fp, lr, r8, lsl #10
    4d60:	b	fe242d58 <n_frp@@Base+0xfe22bb54>
    4d64:	stmdavc	r3, {r4, r8, ip, sp, pc}
    4d68:	stfltd	f3, [r8, #-108]	; 0xffffff94
    4d6c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4d70:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    4d74:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    4d78:	andeq	r1, r0, r2, asr #5
    4d7c:			; <UNDEFINED> instruction: 0x000012bc
    4d80:	andcc	lr, r4, #208, 18	; 0x340000
    4d84:	stmdale	ip, {r1, r3, r4, r7, r9, lr}
    4d88:	ldmib	r0, {r1, fp, sp, lr}^
    4d8c:	ldrbeq	r1, [r2, #769]	; 0x301
    4d90:	movweq	lr, #7075	; 0x1ba3
    4d94:	bvs	ff0b4aa0 <n_frp@@Base+0xff09d89c>
    4d98:	bne	149f6a4 <n_frp@@Base+0x14884a0>
    4d9c:			; <UNDEFINED> instruction: 0x4618189b
    4da0:	andcs	r4, r0, r0, ror r7
    4da4:	svclt	0x00004770
    4da8:	svclt	0x00081e4a
    4dac:			; <UNDEFINED> instruction: 0xf0c04770
    4db0:	addmi	r8, r8, #36, 2
    4db4:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4db8:			; <UNDEFINED> instruction: 0xf0004211
    4dbc:	blx	fec25220 <n_frp@@Base+0xfec0e01c>
    4dc0:	blx	fec81bc8 <n_frp@@Base+0xfec6a9c4>
    4dc4:	bl	fe8c17d0 <n_frp@@Base+0xfe8aa5cc>
    4dc8:			; <UNDEFINED> instruction: 0xf1c30303
    4dcc:	andge	r0, r4, #2080374784	; 0x7c000000
    4dd0:	movwne	lr, #15106	; 0x3b02
    4dd4:	andeq	pc, r0, #79	; 0x4f
    4dd8:	svclt	0x0000469f
    4ddc:	andhi	pc, r0, pc, lsr #7
    4de0:	svcvc	0x00c1ebb0
    4de4:	bl	10b49ec <n_frp@@Base+0x109d7e8>
    4de8:	svclt	0x00280202
    4dec:	sbcvc	lr, r1, r0, lsr #23
    4df0:	svcvc	0x0081ebb0
    4df4:	bl	10b49fc <n_frp@@Base+0x109d7f8>
    4df8:	svclt	0x00280202
    4dfc:	addvc	lr, r1, r0, lsr #23
    4e00:	svcvc	0x0041ebb0
    4e04:	bl	10b4a0c <n_frp@@Base+0x109d808>
    4e08:	svclt	0x00280202
    4e0c:	subvc	lr, r1, r0, lsr #23
    4e10:	svcvc	0x0001ebb0
    4e14:	bl	10b4a1c <n_frp@@Base+0x109d818>
    4e18:	svclt	0x00280202
    4e1c:	andvc	lr, r1, r0, lsr #23
    4e20:	svcvs	0x00c1ebb0
    4e24:	bl	10b4a2c <n_frp@@Base+0x109d828>
    4e28:	svclt	0x00280202
    4e2c:	sbcvs	lr, r1, r0, lsr #23
    4e30:	svcvs	0x0081ebb0
    4e34:	bl	10b4a3c <n_frp@@Base+0x109d838>
    4e38:	svclt	0x00280202
    4e3c:	addvs	lr, r1, r0, lsr #23
    4e40:	svcvs	0x0041ebb0
    4e44:	bl	10b4a4c <n_frp@@Base+0x109d848>
    4e48:	svclt	0x00280202
    4e4c:	subvs	lr, r1, r0, lsr #23
    4e50:	svcvs	0x0001ebb0
    4e54:	bl	10b4a5c <n_frp@@Base+0x109d858>
    4e58:	svclt	0x00280202
    4e5c:	andvs	lr, r1, r0, lsr #23
    4e60:	svcpl	0x00c1ebb0
    4e64:	bl	10b4a6c <n_frp@@Base+0x109d868>
    4e68:	svclt	0x00280202
    4e6c:	sbcpl	lr, r1, r0, lsr #23
    4e70:	svcpl	0x0081ebb0
    4e74:	bl	10b4a7c <n_frp@@Base+0x109d878>
    4e78:	svclt	0x00280202
    4e7c:	addpl	lr, r1, r0, lsr #23
    4e80:	svcpl	0x0041ebb0
    4e84:	bl	10b4a8c <n_frp@@Base+0x109d888>
    4e88:	svclt	0x00280202
    4e8c:	subpl	lr, r1, r0, lsr #23
    4e90:	svcpl	0x0001ebb0
    4e94:	bl	10b4a9c <n_frp@@Base+0x109d898>
    4e98:	svclt	0x00280202
    4e9c:	andpl	lr, r1, r0, lsr #23
    4ea0:	svcmi	0x00c1ebb0
    4ea4:	bl	10b4aac <n_frp@@Base+0x109d8a8>
    4ea8:	svclt	0x00280202
    4eac:	sbcmi	lr, r1, r0, lsr #23
    4eb0:	svcmi	0x0081ebb0
    4eb4:	bl	10b4abc <n_frp@@Base+0x109d8b8>
    4eb8:	svclt	0x00280202
    4ebc:	addmi	lr, r1, r0, lsr #23
    4ec0:	svcmi	0x0041ebb0
    4ec4:	bl	10b4acc <n_frp@@Base+0x109d8c8>
    4ec8:	svclt	0x00280202
    4ecc:	submi	lr, r1, r0, lsr #23
    4ed0:	svcmi	0x0001ebb0
    4ed4:	bl	10b4adc <n_frp@@Base+0x109d8d8>
    4ed8:	svclt	0x00280202
    4edc:	andmi	lr, r1, r0, lsr #23
    4ee0:	svccc	0x00c1ebb0
    4ee4:	bl	10b4aec <n_frp@@Base+0x109d8e8>
    4ee8:	svclt	0x00280202
    4eec:	sbccc	lr, r1, r0, lsr #23
    4ef0:	svccc	0x0081ebb0
    4ef4:	bl	10b4afc <n_frp@@Base+0x109d8f8>
    4ef8:	svclt	0x00280202
    4efc:	addcc	lr, r1, r0, lsr #23
    4f00:	svccc	0x0041ebb0
    4f04:	bl	10b4b0c <n_frp@@Base+0x109d908>
    4f08:	svclt	0x00280202
    4f0c:	subcc	lr, r1, r0, lsr #23
    4f10:	svccc	0x0001ebb0
    4f14:	bl	10b4b1c <n_frp@@Base+0x109d918>
    4f18:	svclt	0x00280202
    4f1c:	andcc	lr, r1, r0, lsr #23
    4f20:	svccs	0x00c1ebb0
    4f24:	bl	10b4b2c <n_frp@@Base+0x109d928>
    4f28:	svclt	0x00280202
    4f2c:	sbccs	lr, r1, r0, lsr #23
    4f30:	svccs	0x0081ebb0
    4f34:	bl	10b4b3c <n_frp@@Base+0x109d938>
    4f38:	svclt	0x00280202
    4f3c:	addcs	lr, r1, r0, lsr #23
    4f40:	svccs	0x0041ebb0
    4f44:	bl	10b4b4c <n_frp@@Base+0x109d948>
    4f48:	svclt	0x00280202
    4f4c:	subcs	lr, r1, r0, lsr #23
    4f50:	svccs	0x0001ebb0
    4f54:	bl	10b4b5c <n_frp@@Base+0x109d958>
    4f58:	svclt	0x00280202
    4f5c:	andcs	lr, r1, r0, lsr #23
    4f60:	svcne	0x00c1ebb0
    4f64:	bl	10b4b6c <n_frp@@Base+0x109d968>
    4f68:	svclt	0x00280202
    4f6c:	sbcne	lr, r1, r0, lsr #23
    4f70:	svcne	0x0081ebb0
    4f74:	bl	10b4b7c <n_frp@@Base+0x109d978>
    4f78:	svclt	0x00280202
    4f7c:	addne	lr, r1, r0, lsr #23
    4f80:	svcne	0x0041ebb0
    4f84:	bl	10b4b8c <n_frp@@Base+0x109d988>
    4f88:	svclt	0x00280202
    4f8c:	subne	lr, r1, r0, lsr #23
    4f90:	svcne	0x0001ebb0
    4f94:	bl	10b4b9c <n_frp@@Base+0x109d998>
    4f98:	svclt	0x00280202
    4f9c:	andne	lr, r1, r0, lsr #23
    4fa0:	svceq	0x00c1ebb0
    4fa4:	bl	10b4bac <n_frp@@Base+0x109d9a8>
    4fa8:	svclt	0x00280202
    4fac:	sbceq	lr, r1, r0, lsr #23
    4fb0:	svceq	0x0081ebb0
    4fb4:	bl	10b4bbc <n_frp@@Base+0x109d9b8>
    4fb8:	svclt	0x00280202
    4fbc:	addeq	lr, r1, r0, lsr #23
    4fc0:	svceq	0x0041ebb0
    4fc4:	bl	10b4bcc <n_frp@@Base+0x109d9c8>
    4fc8:	svclt	0x00280202
    4fcc:	subeq	lr, r1, r0, lsr #23
    4fd0:	svceq	0x0001ebb0
    4fd4:	bl	10b4bdc <n_frp@@Base+0x109d9d8>
    4fd8:	svclt	0x00280202
    4fdc:	andeq	lr, r1, r0, lsr #23
    4fe0:			; <UNDEFINED> instruction: 0x47704610
    4fe4:	andcs	fp, r1, ip, lsl #30
    4fe8:	ldrbmi	r2, [r0, -r0]!
    4fec:			; <UNDEFINED> instruction: 0xf281fab1
    4ff0:	andseq	pc, pc, #-2147483600	; 0x80000030
    4ff4:			; <UNDEFINED> instruction: 0xf002fa20
    4ff8:	tstlt	r8, r0, ror r7
    4ffc:	rscscc	pc, pc, pc, asr #32
    5000:	stmdalt	lr, {ip, sp, lr, pc}
    5004:	rscsle	r2, r8, r0, lsl #18
    5008:	andmi	lr, r3, sp, lsr #18
    500c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5010:			; <UNDEFINED> instruction: 0x4006e8bd
    5014:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    5018:	smlatbeq	r3, r1, fp, lr
    501c:	svclt	0x00004770
    5020:			; <UNDEFINED> instruction: 0xf04fb502
    5024:			; <UNDEFINED> instruction: 0xf7fb0008
    5028:	stclt	15, cr14, [r2, #-952]	; 0xfffffc48
    502c:	mvnsmi	lr, #737280	; 0xb4000
    5030:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5034:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5038:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    503c:	svc	0x00c4f7fb
    5040:	blne	1d9623c <n_frp@@Base+0x1d7f038>
    5044:	strhle	r1, [sl], -r6
    5048:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    504c:	svccc	0x0004f855
    5050:	strbmi	r3, [sl], -r1, lsl #8
    5054:	ldrtmi	r4, [r8], -r1, asr #12
    5058:	adcmi	r4, r6, #152, 14	; 0x2600000
    505c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5060:	svclt	0x000083f8
    5064:	andeq	r1, r1, lr, lsl #25
    5068:	andeq	r1, r1, r4, lsl #25
    506c:	svclt	0x00004770
    5070:	tstcs	r0, r2, lsl #22
    5074:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5078:	ldmlt	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    507c:	andeq	r1, r1, ip, lsl #31

Disassembly of section .fini:

00005080 <.fini>:
    5080:	push	{r3, lr}
    5084:	pop	{r3, pc}
