LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
----------------------------------------------
ENTITY my_regDFF IS 
	GENERI ( MAX_WIDTH 	: INTEGER :=4);
	PORT ( 	clk	:   IN  std_logic;
		rst	:   IN  std_logic;
		ena     :   IN  std_logic;
		d	:   IN  std_logic_vector(MAX_WIDTH-1 DOWNTO 0);
		q	:   OUT std_logic_vector(MAX_WIDTH-1 DOWNTO 0))}
END ENTITY;
----------------------------------------------
ARCHITECTURE structural OF my_regDFF is 

BEGIN

my_reg_gen: FOR i IN 0 TO MAX_WIDTH-1 GENERATE 
	DFFx: ENTITY work.my_dff
	PORT MAP( clk	=> clk,
		  rst	=> rst,
		  ena   => ena,
		  d	=> d(i),
		  q	=> q(i));
END GENERATE;

END ARCHITECTURE;