// Seed: 3413641790
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  wire id_3;
  assign module_1.id_7 = 0;
  logic id_4;
  ;
  assign id_4[1'b0] = id_0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    output supply1 id_3,
    input wor id_4,
    inout uwire id_5,
    inout wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    output wand id_10
);
  final $signed(24);
  ;
  integer id_12;
  always @(posedge id_0 or 1) begin : LABEL_0
    if (1) disable id_13;
  end
  module_0 modCall_1 (
      id_5,
      id_10
  );
endmodule
