<sld_project_info>
  <project>
    <hash md5_digest_80b="498cea042ca202fe6478"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="rc4.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="7" ir_width="5" node_addr_width="4" node_count="12"/>
  <node_info>
    <node hpath="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1392508928"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="s_memory:memoryy|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.memoryy_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1395785728"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="s_memory2:memoryy2|altsyncram:altsyncram_component|altsyncram_87b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.memoryy2_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1395851264"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="s_memory3:memoryy3|altsyncram:altsyncram_component|altsyncram_97b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.memoryy3_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x8186E03" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="256"/>
        <parameter name="widthad" type="unknown" value="8"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1395916800"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="s_memory4:memoryy4|altsyncram:altsyncram_component|altsyncram_a7b4:auto_generated|altsyncram_kq83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.memoryy4_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x8186E04" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1919905024"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="input_message:inputt|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inputt_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="5" mfg_id="110" node_id="3" sld_node_info="0x8186E05" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1919905024"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="input_message:inputt2|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inputt2_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="6" mfg_id="110" node_id="3" sld_node_info="0x8186E06" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1919905024"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="input_message:inputt3|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inputt3_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="7" mfg_id="110" node_id="3" sld_node_info="0x8186E07" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1919905024"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="input_message:inputt4|altsyncram:altsyncram_component|altsyncram_4ig4:auto_generated|altsyncram_01h3:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.inputt4_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="8" mfg_id="110" node_id="3" sld_node_info="0x8186E08" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1869968384"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="ouput_message:outputt|altsyncram:altsyncram_component|altsyncram_0bb4:auto_generated|altsyncram_um83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.outputt_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="9" mfg_id="110" node_id="3" sld_node_info="0x8186E09" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1869968434"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="output_message2:outputt2|altsyncram:altsyncram_component|altsyncram_icb4:auto_generated|altsyncram_um83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.outputt2_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="10" mfg_id="110" node_id="3" sld_node_info="0x8186E0A" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1869968435"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="output_message3:outputt3|altsyncram:altsyncram_component|altsyncram_jcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.outputt3_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="11" mfg_id="110" node_id="3" sld_node_info="0x8186E0B" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="8"/>
        <parameter name="numwords" type="unknown" value="32"/>
        <parameter name="widthad" type="unknown" value="5"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1869968436"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[6]"/>
        <port name="data_read[7]" source="output_message4:outputt4|altsyncram:altsyncram_component|altsyncram_kcb4:auto_generated|altsyncram_um83:altsyncram1|q_b[7]"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.outputt4_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
