<pre>name: attributes-module
description: Assing attributes to a module
should_fail: 0
tags: 5.12
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-5/5.12-attributes-module.sv.html" target="file-frame">tests/chapter-5/5.12-attributes-module.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-5/5.12-attributes-module.sv.html" target="file-frame">tests/chapter-5/5.12-attributes-module.sv</a>' to AST representation.
Generating RTLIL representation for module `\topa'.
Generating RTLIL representation for module `\topb'.
Generating RTLIL representation for module `\topc'.
Successfully finished Verilog frontend.
</pre>