GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c04adder4bit/src/adder.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c04adder4bit/src/deco7seg.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c04adder4bit/src/decobcd.v'
Analyzing Verilog file '/home/pablo/GowinProjects/golab1/c04adder4bit/src/top.v'
Compiling module 'top'("/home/pablo/GowinProjects/golab1/c04adder4bit/src/top.v":1)
Compiling module 'adder'("/home/pablo/GowinProjects/golab1/c04adder4bit/src/adder.v":2)
Compiling module 'decobcd'("/home/pablo/GowinProjects/golab1/c04adder4bit/src/decobcd.v":2)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/pablo/GowinProjects/golab1/c04adder4bit/src/decobcd.v":7)
Compiling module 'deco7seg'("/home/pablo/GowinProjects/golab1/c04adder4bit/src/deco7seg.v":3)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "decobcd" instantiated to "u2" is swept in optimizing("/home/pablo/GowinProjects/golab1/c04adder4bit/src/top.v":8)
[95%] Generate netlist file "/home/pablo/GowinProjects/golab1/c04adder4bit/impl/gwsynthesis/c04adder4bit.vg" completed
[100%] Generate report file "/home/pablo/GowinProjects/golab1/c04adder4bit/impl/gwsynthesis/c04adder4bit_syn.rpt.html" completed
GowinSynthesis finish
