Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Sep 19 17:12:04 2024
| Host         : DESKTOP-QRD0GDR running 64-bit major release  (build 9200)
| Command      : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_design_2_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 130
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| LUTLP-2   | Warning  | Combinatorial Loop Allowed                          | 128        |
| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

LUTLP-2#1 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[0]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[0]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#2 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[10]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[10]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#3 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[11]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[11]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#4 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[12]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[12]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#5 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[13]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[13]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#6 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[14]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[14]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#7 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[15]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[15]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#8 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[16]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[16]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#9 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[17]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[17]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#10 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[18]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[18]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#11 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[19]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[19]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#12 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[1]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[1]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#13 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[20]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[20]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#14 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[21]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[21]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#15 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[22]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[22]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#16 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[23]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[23]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#17 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[24]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[24]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#18 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[25]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[25]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#19 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[26]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[26]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#20 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[27]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[27]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#21 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[28]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[28]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#22 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[29]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[29]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#23 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[2]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[2]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#24 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[30]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[30]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#25 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[31]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[31]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#26 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[32]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[32]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#27 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[33]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[33]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#28 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[34]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[34]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#29 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[35]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[35]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#30 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[36]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[36]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#31 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[37]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[37]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#32 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[38]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[38]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#33 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[39]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[39]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#34 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[3]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[3]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#35 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[40]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[40]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#36 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[41]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[41]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#37 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[42]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[42]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#38 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[43]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[43]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#39 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[44]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[44]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#40 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[45]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[45]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#41 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[46]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[46]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#42 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[47]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[47]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#43 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[48]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[48]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#44 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[49]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[49]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#45 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[4]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[4]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#46 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[50]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[50]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#47 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[51]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[51]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#48 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[52]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[52]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#49 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[53]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[53]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#50 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[54]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[54]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#51 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[55]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[55]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#52 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[56]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[56]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#53 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[57]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[57]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#54 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[58]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[58]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#55 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[59]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[59]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#56 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[5]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[5]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#57 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[60]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[60]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#58 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[61]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[61]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#59 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[62]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[62]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#60 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[63]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[63]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#61 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[6]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[6]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#62 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[7]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[7]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#63 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[8]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[8]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#64 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_1[9]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_1[9]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#65 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[0]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[0]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#66 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[10]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[10]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#67 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[11]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[11]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#68 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[12]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[12]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#69 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[13]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[13]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#70 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[14]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[14]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#71 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[15]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[15]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#72 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[16]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[16]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#73 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[17]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[17]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#74 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[18]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[18]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#75 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[19]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[19]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#76 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[1]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[1]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#77 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[20]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[20]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#78 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[21]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[21]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#79 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[22]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[22]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#80 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[23]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[23]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#81 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[24]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[24]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#82 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[25]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[25]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#83 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[26]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[26]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#84 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[27]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[27]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#85 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[28]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[28]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#86 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[29]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[29]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#87 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[2]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[2]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#88 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[30]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[30]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#89 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[31]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[31]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#90 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[32]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[32]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#91 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[33]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[33]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#92 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[34]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[34]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#93 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[35]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[35]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#94 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[36]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[36]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#95 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[37]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[37]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#96 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[38]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[38]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#97 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[39]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[39]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#98 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[3]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[3]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#99 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[40]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[40]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#100 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[41]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[41]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#101 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[42]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[42]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#102 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[43]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[43]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#103 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[44]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[44]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#104 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[45]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[45]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#105 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[46]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[46]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#106 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[47]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[47]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#107 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[48]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[48]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#108 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[49]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[49]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#109 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[4]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[4]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#110 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[50]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[50]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#111 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[51]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[51]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#112 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[52]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[52]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#113 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[53]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[53]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#114 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[54]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[54]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#115 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[55]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[55]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#116 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[56]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[56]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#117 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[57]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[57]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#118 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[58]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[58]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#119 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[59]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[59]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#120 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[5]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[5]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#121 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[60]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[60]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#122 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[61]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[61]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#123 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[62]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[62]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#124 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[63]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[63]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#125 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[6]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[6]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#126 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[7]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[7]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#127 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[8]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[8]/w15_inferred_i_1.
Related violations: <none>

LUTLP-2#128 Warning
Combinatorial Loop Allowed  
15 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_2_i/mux_one_0/inst/ro_array_2[9]/w1_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w2_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w3_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w4_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w5_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w6_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w7_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w8_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w9_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w10_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w11_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w12_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w13_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w14_inferred_i_1,
design_2_i/mux_one_0/inst/ro_array_2[9]/w15_inferred_i_1.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
design_2_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[6],
design_2_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[7],
design_2_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[8],
design_2_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[9],
design_2_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[10],
design_2_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/probe_out2[11] (the first 15 of 23 listed).
Related violations: <none>


