
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf6_readInputs'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf6_readInputs
Automatically selected td_fused_top_tdf6_readInputs as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf6_readInputs

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf6_readInputs
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:486$299 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:478$284 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:470$269 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:462$262 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:454$255 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:446$240 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:438$225 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:430$218 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:422$211 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:414$187 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:406$171 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:398$155 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:388$144 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:378$133 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:370$121 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:362$109 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:352$98 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:342$87 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:334$85 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:326$77 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:318$71 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:310$67 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:302$65 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:294$63 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:250$32 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:238$20 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:228$15 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:216$7 in module td_fused_top_tdf6_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:204$3 in module td_fused_top_tdf6_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:196$1 in module td_fused_top_tdf6_readInputs.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 30 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:0$387'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:0$387'.
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:549$351'.
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:486$299'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:478$284'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:470$269'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:462$262'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:454$255'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:446$240'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:438$225'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:430$218'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:422$211'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:414$187'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:406$171'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:398$155'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:388$144'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:378$133'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:370$121'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:362$109'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:352$98'.
     1/2: $2\ifmap_vec_0_0_address1[6:0]
     2/2: $1\ifmap_vec_0_0_address1[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:342$87'.
     1/2: $2\ifmap_vec_0_0_address0[6:0]
     2/2: $1\ifmap_vec_0_0_address0[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:334$85'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:326$77'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:318$71'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:310$67'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:302$65'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:294$63'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:286$59'.
     1/3: $0\icmp_ln25_reg_459_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln25_reg_459[0:0]
     3/3: $0\kk_0_i_i_reg_180_pp0_iter1_reg[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:278$53'.
     1/3: $0\select_ln33_12_reg_484[15:0]
     2/3: $0\select_ln33_11_reg_479[15:0]
     3/3: $0\empty_80_reg_473[6:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:270$51'.
     1/3: $0\is_padding_reg_444[0:0]
     2/3: $0\col_coord_reg_439[15:0]
     3/3: $0\trunc_ln135_reg_434[4:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:264$49'.
     1/1: $0\add_ln32_reg_454[11:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:258$41'.
     1/1: $0\add_ln25_reg_468[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:250$32'.
     1/1: $0\kk_0_i_i_reg_180[7:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:238$20'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:228$15'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:216$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:204$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:196$1'.
     1/1: $0\ap_CS_fsm[4:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_block_state1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:549$351'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:486$299'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_read' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:478$284'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:470$269'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:462$262'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:454$255'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_read' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:446$240'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:438$225'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:430$218'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:422$211'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\in_data_ce0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:414$187'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:406$171'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:398$155'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:388$144'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:378$133'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:370$121'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:362$109'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:352$98'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:342$87'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_ready' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:334$85'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:326$77'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:318$71'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_idle' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:310$67'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_done' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:302$65'.
No latch inferred for signal `\td_fused_top_tdf6_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:294$63'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf6_readInputs.\kk_0_i_i_reg_180_pp0_iter1_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:286$59'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\icmp_ln25_reg_459' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:286$59'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\icmp_ln25_reg_459_pp0_iter1_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:286$59'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\empty_80_reg_473' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:278$53'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_11_reg_479' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:278$53'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\select_ln33_12_reg_484' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:278$53'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\trunc_ln135_reg_434' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:270$51'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\col_coord_reg_439' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:270$51'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\is_padding_reg_444' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:270$51'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\add_ln32_reg_454' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:264$49'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\add_ln25_reg_468' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:258$41'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:250$32'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:238$20'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:228$15'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:216$7'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_done_reg' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:204$3'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\td_fused_top_tdf6_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:196$1'.
  created $dff cell `$procdff$599' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:0$387'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:549$351'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:486$299'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:486$299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:478$284'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:478$284'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:470$269'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:470$269'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:462$262'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:462$262'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:454$255'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:454$255'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:446$240'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:446$240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:438$225'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:438$225'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:430$218'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:430$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:422$211'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:422$211'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:414$187'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:414$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:406$171'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:406$171'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:398$155'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:398$155'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:388$144'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:388$144'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:378$133'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:378$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:370$121'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:370$121'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:362$109'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:362$109'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:352$98'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:352$98'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:342$87'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:342$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:334$85'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:334$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:326$77'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:326$77'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:318$71'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:318$71'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:310$67'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:310$67'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:302$65'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:302$65'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:294$63'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:294$63'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:286$59'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:286$59'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:278$53'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:278$53'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:270$51'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:270$51'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:264$49'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:264$49'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:258$41'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:258$41'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:250$32'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:250$32'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:238$20'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:238$20'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:228$15'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:228$15'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:216$7'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:216$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:204$3'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:204$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:196$1'.
Removing empty process `td_fused_top_tdf6_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:196$1'.
Cleaned up 51 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf6_readInputs.
<suppressed ~259 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf6_readInputs.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
<suppressed ~339 debug messages>
Removed a total of 113 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$468.
    dead port 1/2 on $mux $procmux$438.
    dead port 2/2 on $mux $procmux$438.
    dead port 1/2 on $mux $procmux$477.
    dead port 1/2 on $mux $procmux$402.
    dead port 2/2 on $mux $procmux$412.
    dead port 1/2 on $mux $procmux$492.
    dead port 1/2 on $mux $procmux$501.
    dead port 2/2 on $mux $procmux$393.
    dead port 2/2 on $mux $procmux$422.
    dead port 2/2 on $mux $procmux$404.
    dead port 1/2 on $mux $procmux$450.
    dead port 2/2 on $mux $procmux$450.
    dead port 1/2 on $mux $procmux$441.
    dead port 2/2 on $mux $procmux$441.
    dead port 1/2 on $mux $procmux$453.
    dead port 2/2 on $mux $procmux$453.
Removed 17 multiplexer ports.
<suppressed ~41 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
    New ctrl vector for $pmux cell $procmux$425: { $procmux$423_CMP $procmux$413_CMP $auto$opt_reduce.cc:134:opt_mux$603 $procmux$426_CMP }
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$599 ($dff) from module td_fused_top_tdf6_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$598 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$572_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$597 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$564_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$608 ($sdff) from module td_fused_top_tdf6_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$596 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$559_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$612 ($sdff) from module td_fused_top_tdf6_readInputs (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$595 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$554_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$614 ($sdff) from module td_fused_top_tdf6_readInputs (D = $procmux$554_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$594 ($dff) from module td_fused_top_tdf6_readInputs (D = $procmux$549_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$590 ($dff) from module td_fused_top_tdf6_readInputs (D = \indices_12_dout, Q = \col_coord_reg_439).
Adding EN signal on $procdff$589 ($dff) from module td_fused_top_tdf6_readInputs (D = \indices_01_dout [4:0], Q = \trunc_ln135_reg_434).
Adding EN signal on $procdff$588 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:607$383_Y, Q = \select_ln33_12_reg_484).
Adding SRST signal on $auto$ff.cc:262:slice$623 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_12_fu_403_p1, Q = \select_ln33_12_reg_484, rval = 16'0000000000000000).
Adding EN signal on $procdff$587 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:605$381_Y, Q = \select_ln33_11_reg_479).
Adding SRST signal on $auto$ff.cc:262:slice$625 ($dffe) from module td_fused_top_tdf6_readInputs (D = \bitcast_ln32_11_fu_382_p1, Q = \select_ln33_11_reg_479, rval = 16'0000000000000000).
Adding EN signal on $procdff$586 ($dff) from module td_fused_top_tdf6_readInputs (D = \kk_0_i_i_reg_180_pp0_iter1_reg [6:0], Q = \empty_80_reg_473).
Adding EN signal on $procdff$585 ($dff) from module td_fused_top_tdf6_readInputs (D = \icmp_ln25_reg_459, Q = \icmp_ln25_reg_459_pp0_iter1_reg).
Adding EN signal on $procdff$584 ($dff) from module td_fused_top_tdf6_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:583$371_Y, Q = \icmp_ln25_reg_459).
Adding EN signal on $procdff$583 ($dff) from module td_fused_top_tdf6_readInputs (D = \kk_0_i_i_reg_180, Q = \kk_0_i_i_reg_180_pp0_iter1_reg).
Adding EN signal on $procdff$591 ($dff) from module td_fused_top_tdf6_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:591$372_Y, Q = \is_padding_reg_444).
Adding EN signal on $procdff$593 ($dff) from module td_fused_top_tdf6_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:523$349_Y, Q = \add_ln25_reg_468).
Adding EN signal on $procdff$592 ($dff) from module td_fused_top_tdf6_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v:525$350_Y, Q = \add_ln32_reg_454).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..
Removed 31 unused cells and 514 unused wires.
<suppressed ~41 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf6_readInputs.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf6_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf6_readInputs.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf6_readInputs'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf6_readInputs..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf6_readInputs.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf6_readInputs ===

   Number of wires:                171
   Number of wire bits:           1113
   Number of public wires:         105
   Number of public wire bits:     979
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                           20
     $and                           20
     $dffe                          67
     $eq                            33
     $gt                            32
     $mux                          186
     $not                           11
     $or                            34
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          3
     $sub                           11

End of script. Logfile hash: 35757459a7, CPU: user 0.16s system 0.02s, MEM: 15.20 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 38% 2x read_verilog (0 sec), 26% 4x opt_expr (0 sec), ...
