#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 12:41:51 2020
# Process ID: 3736
# Current directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
# Command line: vivado
# Log file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
# Journal file: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_MIN_POWER {true} CONFIG.JITTER_SEL {No_Jitter} CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.CLKOUT1_JITTER {149.849} CONFIG.CLKOUT1_PHASE_ERROR {130.058}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs  clk_wiz_0_synth_1
export_simulation -of_objects [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.ip_user_files/sim_scripts -ip_user_files_dir /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.ip_user_files -ipstatic_source_dir /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/modelsim} {questa=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/questa} {ies=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/ies} {xcelium=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/xcelium} {vcs=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/vcs} {riviera=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
refresh_design
set_property -dict [list CONFIG.USE_FREQ_SYNTH {true} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_MIN_POWER {true} CONFIG.USE_LOCKED {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.CLKOUT1_JITTER {149.849} CONFIG.CLKOUT1_PHASE_ERROR {130.058}] [get_ips clk_wiz_0]
generate_target all [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs  clk_wiz_0_synth_1
export_simulation -of_objects [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.ip_user_files/sim_scripts -ip_user_files_dir /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.ip_user_files -ipstatic_source_dir /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/modelsim} {questa=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/questa} {ies=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/ies} {xcelium=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/xcelium} {vcs=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/vcs} {riviera=/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
refresh_design
refresh_design
refresh_design
