

================================================================
== Vivado HLS Report for 'Bert_layer'
================================================================
* Date:           Thu Aug 24 04:13:55 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.578 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  85746805|  85746805| 0.857 sec | 0.857 sec |  85746805|  85746805|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |                                 |                      |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
        |             Instance            |        Module        |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
        +---------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |grp_pow_generic_double_s_fu_247  |pow_generic_double_s  |        71|        71|  0.710 us |  0.710 us |         1|         1| function |
        |grp_generic_tanh_float_s_fu_276  |generic_tanh_float_s  |        60|        60|  0.600 us |  0.600 us |         1|         1| function |
        |grp_Self_attention_fu_287        |Self_attention        |    293473|    293473|  2.935 ms |  2.935 ms |    293473|    293473|   none   |
        |grp_Layer_norm_fu_295            |Layer_norm            |     64610|     64610|  0.646 ms |  0.646 ms |     64610|     64610|   none   |
        |grp_Linear_layer_ds1_fu_308      |Linear_layer_ds1      |  28459370|  28459370| 0.285 sec | 0.285 sec |  28459370|  28459370|   none   |
        |grp_Linear_layer_ds2_fu_318      |Linear_layer_ds2      |  28348778|  28348778| 0.283 sec | 0.283 sec |  28348778|  28348778|   none   |
        |grp_Linear_layer_qkv_fu_328      |Linear_layer_qkv      |   7115114|   7115114| 71.151 ms | 71.151 ms |   7115114|   7115114|   none   |
        |grp_Linear_layer_ds0_fu_344      |Linear_layer_ds0      |   7115114|   7115114| 71.151 ms | 71.151 ms |   7115114|   7115114|   none   |
        |grp_Res_layer_fu_354             |Res_layer             |      9225|      9225| 92.250 us | 92.250 us |      9225|      9225|   none   |
        +---------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_S_i_j_0_i10_l_j14  |    37036|    37036|       174|          1|          1|  36864|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      113|    226|   41217|  39805|    0|
|Memory           |      544|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    983|    -|
|Register         |        2|      -|    1127|    259|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      659|    226|   42344|  41175|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      235|    102|      39|     77|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-------+------+-----+
    |Bert_layer_dmul_6Yie_U155        |Bert_layer_dmul_6Yie  |        0|     11|    317|   578|    0|
    |Bert_layer_dmul_6Yie_U156        |Bert_layer_dmul_6Yie  |        0|     11|    317|   578|    0|
    |Bert_layer_fadd_3bkb_U145        |Bert_layer_fadd_3bkb  |        0|      2|    205|   390|    0|
    |Bert_layer_fadd_3bkb_U146        |Bert_layer_fadd_3bkb  |        0|      2|    205|   390|    0|
    |Bert_layer_fmul_3cud_U147        |Bert_layer_fmul_3cud  |        0|      3|    143|   321|    0|
    |Bert_layer_fmul_3cud_U148        |Bert_layer_fmul_3cud  |        0|      3|    143|   321|    0|
    |Bert_layer_fpext_jbC_U152        |Bert_layer_fpext_jbC  |        0|      0|    100|   138|    0|
    |Bert_layer_fpext_jbC_U153        |Bert_layer_fpext_jbC  |        0|      0|    100|   138|    0|
    |Bert_layer_fpext_jbC_U154        |Bert_layer_fpext_jbC  |        0|      0|    100|   138|    0|
    |Bert_layer_fptrunibs_U149        |Bert_layer_fptrunibs  |        0|      0|    128|   277|    0|
    |Bert_layer_fptrunibs_U150        |Bert_layer_fptrunibs  |        0|      0|    128|   277|    0|
    |Bert_layer_fptrunibs_U151        |Bert_layer_fptrunibs  |        0|      0|    128|   277|    0|
    |grp_Layer_norm_fu_295            |Layer_norm            |        0|     10|   4054|  5449|    0|
    |grp_Linear_layer_ds0_fu_344      |Linear_layer_ds0      |        2|      5|   1165|  1626|    0|
    |grp_Linear_layer_ds1_fu_308      |Linear_layer_ds1      |        8|      5|   1192|  1656|    0|
    |grp_Linear_layer_ds2_fu_318      |Linear_layer_ds2      |        2|      5|   1178|  1655|    0|
    |grp_Linear_layer_qkv_fu_328      |Linear_layer_qkv      |        2|      5|   1165|  1626|    0|
    |grp_Res_layer_fu_354             |Res_layer             |        2|      2|    487|   622|    0|
    |grp_Self_attention_fu_287        |Self_attention        |       15|     19|   3604|  6373|    0|
    |grp_generic_tanh_float_s_fu_276  |generic_tanh_float_s  |       15|     45|   9898|  9389|    0|
    |grp_pow_generic_double_s_fu_247  |pow_generic_double_s  |       67|     98|  16460|  7586|    0|
    +---------------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                            |                      |      113|    226|  41217| 39805|    0|
    +---------------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |v238_U  |Bert_layer_v238  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v239_U  |Bert_layer_v238  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v240_U  |Bert_layer_v238  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v242_U  |Bert_layer_v238  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v247_U  |Bert_layer_v238  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v241_U  |Bert_layer_v241  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v243_U  |Bert_layer_v241  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v244_U  |Bert_layer_v241  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v248_U  |Bert_layer_v241  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v245_U  |Bert_layer_v245  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v246_U  |Bert_layer_v246  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                 |      544|  0|   0|    0| 156672|  352|    11|      5013504|
    +--------+-----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln368_fu_415_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln371_fu_486_p2       |     +    |      0|  0|  17|          17|          17|
    |i10_fu_421_p2             |     +    |      0|  0|  13|           4|           1|
    |j14_fu_449_p2             |     +    |      0|  0|  12|          12|           1|
    |sub_ln371_fu_477_p2       |     -    |      0|  0|  17|          17|          17|
    |icmp_ln368_fu_409_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln369_fu_427_p2      |   icmp   |      0|  0|  13|          12|          12|
    |select_ln371_1_fu_441_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln371_fu_433_p3    |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 128|          99|          73|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter173          |    9|          2|    1|          2|
    |ap_phi_mux_i10_0_i_phi_fu_229_p4   |    9|          2|    4|          8|
    |grp_Layer_norm_fu_295_v124_q0      |   15|          3|   32|         96|
    |grp_Layer_norm_fu_295_v125_q0      |   15|          3|   32|         96|
    |grp_Layer_norm_fu_295_v126_q0      |   15|          3|   32|         96|
    |grp_Linear_layer_qkv_fu_328_v1_q0  |   21|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_328_v2_q0  |   21|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_328_v3_q0  |   21|          4|   32|        128|
    |grp_Res_layer_fu_354_v116_q0       |   15|          3|   32|         96|
    |grp_Res_layer_fu_354_v117_q0       |   15|          3|   32|         96|
    |i10_0_i_reg_225                    |    9|          2|    4|          8|
    |indvar_flatten_reg_214             |    9|          2|   16|         32|
    |j14_0_i_reg_236                    |    9|          2|   12|         24|
    |v220_address0                      |   15|          3|   14|         42|
    |v220_ce0                           |   15|          3|    1|          3|
    |v221_ce0                           |    9|          2|    1|          2|
    |v222_ce0                           |    9|          2|    1|          2|
    |v223_ce0                           |    9|          2|    1|          2|
    |v224_ce0                           |    9|          2|    1|          2|
    |v225_ce0                           |    9|          2|    1|          2|
    |v226_ce0                           |    9|          2|    1|          2|
    |v233_ce0                           |    9|          2|    1|          2|
    |v234_ce0                           |    9|          2|    1|          2|
    |v235_ce0                           |    9|          2|    1|          2|
    |v236_ce0                           |    9|          2|    1|          2|
    |v237_ce0                           |    9|          2|    1|          2|
    |v237_we0                           |    9|          2|    1|          2|
    |v238_address0                      |   15|          3|   14|         42|
    |v238_ce0                           |   15|          3|    1|          3|
    |v238_ce1                           |    9|          2|    1|          2|
    |v238_we0                           |    9|          2|    1|          2|
    |v238_we1                           |    9|          2|    1|          2|
    |v239_address0                      |   15|          3|   14|         42|
    |v239_ce0                           |   15|          3|    1|          3|
    |v239_ce1                           |    9|          2|    1|          2|
    |v239_we0                           |    9|          2|    1|          2|
    |v239_we1                           |    9|          2|    1|          2|
    |v240_address0                      |   15|          3|   14|         42|
    |v240_ce0                           |   15|          3|    1|          3|
    |v240_ce1                           |    9|          2|    1|          2|
    |v240_we0                           |    9|          2|    1|          2|
    |v240_we1                           |    9|          2|    1|          2|
    |v241_address0                      |   15|          3|   14|         42|
    |v241_ce0                           |   15|          3|    1|          3|
    |v241_we0                           |    9|          2|    1|          2|
    |v242_address0                      |   15|          3|   14|         42|
    |v242_ce0                           |   15|          3|    1|          3|
    |v242_ce1                           |    9|          2|    1|          2|
    |v242_we0                           |    9|          2|    1|          2|
    |v242_we1                           |    9|          2|    1|          2|
    |v243_address0                      |   15|          3|   14|         42|
    |v243_ce0                           |   15|          3|    1|          3|
    |v243_we0                           |    9|          2|    1|          2|
    |v244_address0                      |   21|          4|   14|         56|
    |v244_ce0                           |   21|          4|    1|          4|
    |v244_we0                           |    9|          2|    1|          2|
    |v245_address0                      |   15|          3|   16|         48|
    |v245_ce0                           |   15|          3|    1|          3|
    |v245_ce1                           |    9|          2|    1|          2|
    |v245_we0                           |    9|          2|    1|          2|
    |v245_we1                           |    9|          2|    1|          2|
    |v246_address0                      |   15|          3|   16|         48|
    |v246_ce0                           |   15|          3|    1|          3|
    |v247_address0                      |   15|          3|   14|         42|
    |v247_ce0                           |   15|          3|    1|          3|
    |v247_ce1                           |    9|          2|    1|          2|
    |v247_we0                           |    9|          2|    1|          2|
    |v247_we1                           |    9|          2|    1|          2|
    |v248_address0                      |   15|          3|   14|         42|
    |v248_ce0                           |   15|          3|    1|          3|
    |v248_we0                           |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  983|        205|  513|       1599|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+-----+-----+-----------+
    |                     Name                     | FF | LUT | Bits| Const Bits|
    +----------------------------------------------+----+-----+-----+-----------+
    |ap_CS_fsm                                     |  23|    0|   23|          0|
    |ap_enable_reg_pp0_iter0                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter110                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter111                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter112                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter113                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter114                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter115                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter116                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter117                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter118                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter119                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter120                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter121                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter122                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter123                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter124                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter125                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter126                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter127                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter128                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter129                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter130                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter131                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter132                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter133                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter134                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter135                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter136                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter137                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter138                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter139                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter140                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter141                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter142                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter143                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter144                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter145                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter146                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter147                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter148                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter149                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter150                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter151                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter152                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter153                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter154                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter155                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter156                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter157                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter158                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter159                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter160                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter161                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter162                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter163                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter164                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter165                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter166                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter167                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter168                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter169                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter170                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter171                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter172                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter173                     |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98                      |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99                      |   1|    0|    1|          0|
    |grp_Layer_norm_fu_295_ap_start_reg            |   1|    0|    1|          0|
    |grp_Linear_layer_ds0_fu_344_ap_start_reg      |   1|    0|    1|          0|
    |grp_Linear_layer_ds1_fu_308_ap_start_reg      |   1|    0|    1|          0|
    |grp_Linear_layer_ds2_fu_318_ap_start_reg      |   1|    0|    1|          0|
    |grp_Linear_layer_qkv_fu_328_ap_start_reg      |   1|    0|    1|          0|
    |grp_Res_layer_fu_354_ap_start_reg             |   1|    0|    1|          0|
    |grp_Self_attention_fu_287_ap_start_reg        |   1|    0|    1|          0|
    |grp_generic_tanh_float_s_fu_276_ap_start_reg  |   1|    0|    1|          0|
    |grp_pow_generic_double_s_fu_247_ap_start_reg  |   1|    0|    1|          0|
    |i10_0_i_reg_225                               |   4|    0|    4|          0|
    |icmp_ln368_reg_497                            |   1|    0|    1|          0|
    |indvar_flatten_reg_214                        |  16|    0|   16|          0|
    |j14_0_i_reg_236                               |  12|    0|   12|          0|
    |select_ln371_1_reg_511                        |   4|    0|    4|          0|
    |select_ln371_reg_506                          |  12|    0|   12|          0|
    |sext_ln371_reg_523                            |  64|    0|   64|          0|
    |tmp_23_i_reg_560                              |  64|    0|   64|          0|
    |tmp_24_i_reg_575                              |  64|    0|   64|          0|
    |tmp_25_i_reg_580                              |  64|    0|   64|          0|
    |tmp_i_i_i_reg_545                             |  64|    0|   64|          0|
    |tmp_i_reg_555                                 |  64|    0|   64|          0|
    |v189_reg_533                                  |  32|    0|   32|          0|
    |v190_reg_595                                  |  32|    0|   32|          0|
    |v191_reg_550                                  |  32|    0|   32|          0|
    |v192_reg_565                                  |  32|    0|   32|          0|
    |v193_reg_570                                  |  32|    0|   32|          0|
    |v194_reg_585                                  |  32|    0|   32|          0|
    |v195_reg_590                                  |  32|    0|   32|          0|
    |v196_reg_600                                  |  32|    0|   32|          0|
    |v197_reg_605                                  |  32|    0|   32|          0|
    |x_assign_reg_540                              |  64|    0|   64|          0|
    |icmp_ln368_reg_497                            |  64|  128|    1|          0|
    |sext_ln371_reg_523                            |   8|    3|   64|          0|
    |v189_reg_533                                  |  64|  128|   32|          0|
    +----------------------------------------------+----+-----+-----+-----------+
    |Total                                         |1127|  259| 1088|          0|
    +----------------------------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  Bert_layer  | return value |
|v220_address0  | out |   14|  ap_memory |     v220     |     array    |
|v220_ce0       | out |    1|  ap_memory |     v220     |     array    |
|v220_q0        |  in |   32|  ap_memory |     v220     |     array    |
|v221_address0  | out |   20|  ap_memory |     v221     |     array    |
|v221_ce0       | out |    1|  ap_memory |     v221     |     array    |
|v221_q0        |  in |   32|  ap_memory |     v221     |     array    |
|v222_address0  | out |   10|  ap_memory |     v222     |     array    |
|v222_ce0       | out |    1|  ap_memory |     v222     |     array    |
|v222_q0        |  in |   32|  ap_memory |     v222     |     array    |
|v223_address0  | out |   20|  ap_memory |     v223     |     array    |
|v223_ce0       | out |    1|  ap_memory |     v223     |     array    |
|v223_q0        |  in |   32|  ap_memory |     v223     |     array    |
|v224_address0  | out |   10|  ap_memory |     v224     |     array    |
|v224_ce0       | out |    1|  ap_memory |     v224     |     array    |
|v224_q0        |  in |   32|  ap_memory |     v224     |     array    |
|v225_address0  | out |   20|  ap_memory |     v225     |     array    |
|v225_ce0       | out |    1|  ap_memory |     v225     |     array    |
|v225_q0        |  in |   32|  ap_memory |     v225     |     array    |
|v226_address0  | out |   10|  ap_memory |     v226     |     array    |
|v226_ce0       | out |    1|  ap_memory |     v226     |     array    |
|v226_q0        |  in |   32|  ap_memory |     v226     |     array    |
|v227_address0  | out |   20|  ap_memory |     v227     |     array    |
|v227_ce0       | out |    1|  ap_memory |     v227     |     array    |
|v227_q0        |  in |   32|  ap_memory |     v227     |     array    |
|v228_address0  | out |   10|  ap_memory |     v228     |     array    |
|v228_ce0       | out |    1|  ap_memory |     v228     |     array    |
|v228_q0        |  in |   32|  ap_memory |     v228     |     array    |
|v229_address0  | out |   22|  ap_memory |     v229     |     array    |
|v229_ce0       | out |    1|  ap_memory |     v229     |     array    |
|v229_q0        |  in |   32|  ap_memory |     v229     |     array    |
|v230_address0  | out |   12|  ap_memory |     v230     |     array    |
|v230_ce0       | out |    1|  ap_memory |     v230     |     array    |
|v230_q0        |  in |   32|  ap_memory |     v230     |     array    |
|v231_address0  | out |   22|  ap_memory |     v231     |     array    |
|v231_ce0       | out |    1|  ap_memory |     v231     |     array    |
|v231_q0        |  in |   32|  ap_memory |     v231     |     array    |
|v232_address0  | out |   10|  ap_memory |     v232     |     array    |
|v232_ce0       | out |    1|  ap_memory |     v232     |     array    |
|v232_q0        |  in |   32|  ap_memory |     v232     |     array    |
|v233_address0  | out |   10|  ap_memory |     v233     |     array    |
|v233_ce0       | out |    1|  ap_memory |     v233     |     array    |
|v233_q0        |  in |   32|  ap_memory |     v233     |     array    |
|v234_address0  | out |   10|  ap_memory |     v234     |     array    |
|v234_ce0       | out |    1|  ap_memory |     v234     |     array    |
|v234_q0        |  in |   32|  ap_memory |     v234     |     array    |
|v235_address0  | out |   10|  ap_memory |     v235     |     array    |
|v235_ce0       | out |    1|  ap_memory |     v235     |     array    |
|v235_q0        |  in |   32|  ap_memory |     v235     |     array    |
|v236_address0  | out |   10|  ap_memory |     v236     |     array    |
|v236_ce0       | out |    1|  ap_memory |     v236     |     array    |
|v236_q0        |  in |   32|  ap_memory |     v236     |     array    |
|v237_address0  | out |   14|  ap_memory |     v237     |     array    |
|v237_ce0       | out |    1|  ap_memory |     v237     |     array    |
|v237_we0       | out |    1|  ap_memory |     v237     |     array    |
|v237_d0        | out |   32|  ap_memory |     v237     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

