// Seed: 4173345772
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wire id_8,
    input wor module_0,
    output supply0 id_10
);
  assign id_1 = -1;
  assign module_1.id_12 = 0;
endmodule
macromodule module_0 (
    input  uwire id_0
    , id_12,
    output wor   id_1,
    output tri   id_2
    , id_13,
    input  tri   id_3,
    input  wire  id_4,
    output wand  id_5,
    output wor   id_6,
    output tri   id_7
    , id_14,
    input  uwire id_8,
    input  tri0  module_1,
    input  wor   id_10
);
  assign id_2 = id_10;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_4,
      id_4,
      id_7,
      id_8,
      id_8,
      id_10,
      id_5,
      id_4,
      id_1
  );
  always @(-1, posedge id_4) begin : LABEL_0
    if (1 && 1 && 1 || (1 == 1)) id_14 = -1 < -1;
  end
endmodule
