

================================================================
== Vivado HLS Report for 'smvm_loop2PU4'
================================================================
* Date:           Thu Jun  6 16:57:03 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop1   |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + loop2  |    ?|    ?|         6|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     12|       0|    497|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    194|
|Register         |        0|      -|     664|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     664|    755|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_386_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_6_2_fu_401_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_6_3_fu_406_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_381_p2                |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_277_p2                  |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_331_p2                |     +    |      0|  0|  39|          32|           2|
    |k_1_2_fu_348_p2                |     +    |      0|  0|  39|          32|           2|
    |k_1_3_fu_365_p2                |     +    |      0|  0|  39|          32|           3|
    |k_1_fu_304_p2                  |     +    |      0|  0|  39|          32|           1|
    |ytmp_1_1_fu_396_p2             |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_2_fu_411_p2             |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_3_fu_415_p2             |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_391_p2               |     +    |      0|  0|  39|          32|          32|
    |ap_condition_447               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_451               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_455               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_461               |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_271_p2             |   icmp   |      0|  0|   9|           3|           4|
    |tmp_3_1_fu_310_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_2_fu_337_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_3_fu_354_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_293_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran9to10_state5  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |     12|  0| 497|         524|         404|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_k1_phi_fu_229_p4  |   9|          2|   32|         64|
    |iNonZeroEl_address0          |  15|          3|    4|         12|
    |iNonZeroEl_address1          |  15|          3|    4|         12|
    |i_reg_215                    |   9|          2|    3|          6|
    |k1_reg_226                   |   9|          2|   32|         64|
    |values_address0              |  15|          3|    4|         12|
    |values_address1              |  15|          3|    4|         12|
    |vector_address0              |  15|          3|    2|          6|
    |vector_address1              |  15|          3|    2|          6|
    |ytmp_lcssa_reg_248           |  21|          4|   32|        128|
    |ytmp_reg_236                 |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 194|         39|  153|        395|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |iFirstEl_load_reg_448          |  32|   0|   32|          0|
    |i_1_reg_423                    |   3|   0|    3|          0|
    |i_reg_215                      |   3|   0|    3|          0|
    |k1_reg_226                     |  32|   0|   32|          0|
    |k_1_3_reg_532                  |  32|   0|   32|          0|
    |reg_263                        |  32|   0|   32|          0|
    |reg_267                        |  32|   0|   32|          0|
    |tmp_3_1_reg_470                |   1|   0|    1|          0|
    |tmp_3_2_reg_504                |   1|   0|    1|          0|
    |tmp_3_2_reg_504_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_3_reg_518                |   1|   0|    1|          0|
    |tmp_3_3_reg_518_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_reg_456                  |   1|   0|    1|          0|
    |tmp_6_1_reg_562                |  32|   0|   32|          0|
    |tmp_6_2_reg_578                |  32|   0|   32|          0|
    |tmp_6_3_reg_583                |  32|   0|   32|          0|
    |tmp_6_reg_557                  |  32|   0|   32|          0|
    |tmp_reg_428                    |   3|   0|   64|         61|
    |values_load_1_reg_494          |  32|   0|   32|          0|
    |values_load_2_reg_537          |  32|   0|   32|          0|
    |values_load_3_reg_547          |  32|   0|   32|          0|
    |values_load_reg_484            |  32|   0|   32|          0|
    |ytmp_1_1_reg_572               |  32|   0|   32|          0|
    |ytmp_lcssa_reg_248             |  32|   0|   32|          0|
    |ytmp_reg_236                   |  32|   0|   32|          0|
    |tmp_3_1_reg_470                |  64|  32|    1|          0|
    |tmp_3_reg_456                  |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 664|  64|  599|         61|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | smvm_loop2PU4 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | smvm_loop2PU4 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | smvm_loop2PU4 | return value |
|ap_done              | out |    1| ap_ctrl_hs | smvm_loop2PU4 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | smvm_loop2PU4 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | smvm_loop2PU4 | return value |
|iFirstEl_address0    | out |    3|  ap_memory |    iFirstEl   |     array    |
|iFirstEl_ce0         | out |    1|  ap_memory |    iFirstEl   |     array    |
|iFirstEl_q0          |  in |   32|  ap_memory |    iFirstEl   |     array    |
|iFirstEl_address1    | out |    3|  ap_memory |    iFirstEl   |     array    |
|iFirstEl_ce1         | out |    1|  ap_memory |    iFirstEl   |     array    |
|iFirstEl_q1          |  in |   32|  ap_memory |    iFirstEl   |     array    |
|iNonZeroEl_address0  | out |    4|  ap_memory |   iNonZeroEl  |     array    |
|iNonZeroEl_ce0       | out |    1|  ap_memory |   iNonZeroEl  |     array    |
|iNonZeroEl_q0        |  in |   32|  ap_memory |   iNonZeroEl  |     array    |
|iNonZeroEl_address1  | out |    4|  ap_memory |   iNonZeroEl  |     array    |
|iNonZeroEl_ce1       | out |    1|  ap_memory |   iNonZeroEl  |     array    |
|iNonZeroEl_q1        |  in |   32|  ap_memory |   iNonZeroEl  |     array    |
|values_address0      | out |    4|  ap_memory |     values    |     array    |
|values_ce0           | out |    1|  ap_memory |     values    |     array    |
|values_q0            |  in |   32|  ap_memory |     values    |     array    |
|values_address1      | out |    4|  ap_memory |     values    |     array    |
|values_ce1           | out |    1|  ap_memory |     values    |     array    |
|values_q1            |  in |   32|  ap_memory |     values    |     array    |
|mulRes_address0      | out |    2|  ap_memory |     mulRes    |     array    |
|mulRes_ce0           | out |    1|  ap_memory |     mulRes    |     array    |
|mulRes_we0           | out |    1|  ap_memory |     mulRes    |     array    |
|mulRes_d0            | out |   32|  ap_memory |     mulRes    |     array    |
|vector_address0      | out |    2|  ap_memory |     vector    |     array    |
|vector_ce0           | out |    1|  ap_memory |     vector    |     array    |
|vector_q0            |  in |   32|  ap_memory |     vector    |     array    |
|vector_address1      | out |    2|  ap_memory |     vector    |     array    |
|vector_ce1           | out |    1|  ap_memory |     vector    |     array    |
|vector_q1            |  in |   32|  ap_memory |     vector    |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

