;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, 400
	SUB #10, 0
	SUB @127, 100
	SUB -7, <-420
	ADD 2, @0
	SLT <0, @212
	SUB -7, <-420
	SUB 0, -1
	SUB @127, 100
	DJN 1, @40
	SUB @127, 100
	SUB @121, 103
	SUB #-7, <-20
	SUB @121, 180
	ADD 270, 0
	SUB 12, 400
	SUB -61, <-529
	SUB -61, <-529
	SUB -7, <-420
	SUB @127, 100
	CMP @127, 106
	ADD -190, 809
	CMP @127, 106
	SLT 100, 0
	SLT 100, 0
	CMP @127, 100
	SUB #0, -50
	MOV -7, <-20
	SPL <127, 100
	ADD -190, 809
	CMP @127, 106
	JMP @220, 31
	JMP @220, 31
	SUB @121, 103
	SPL @72, #200
	SUB 21, 3
	SPL 0, #-502
	CMP -7, <-420
	MOV -57, @27
	JMZ @220, 31
	ADD 1, <40
	SUB -7, <-420
	ADD -1, <-20
	SUB @127, 106
	SPL 0, #-502
	SPL 0, #-502
	MOV -1, <-20
	SPL 0, #-502
