// Seed: 2571053147
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wand id_7,
    output supply0 id_8
);
  always @(posedge 1);
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output wire  id_2,
    input  wor   id_3
);
  id_5 :
  assert property (@(negedge 1) id_5)
  else id_5 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
  wire id_6;
  wire id_7;
endmodule
