// Seed: 4181278346
module module_0;
  always #id_1 begin : LABEL_0
    id_1 = 1;
    id_1 = -1;
  end
  assign module_2.id_4 = 0;
  genvar id_2;
endmodule
module module_1 (
    output tri id_0
    , id_11,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output logic id_8,
    input wand id_9
);
  always @(posedge id_9 / id_9) id_8 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd37
) (
    input tri1 _id_0,
    output wand id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5,
    input wor id_6
);
  logic [-1 'b0 : 1] id_8;
  wire [1  ?  id_0 : -1 : 1 'b0 +  1] id_9;
  assign id_2 = -1;
  logic id_10;
  assign id_9 = id_10;
  module_0 modCall_1 ();
  wire id_11;
endmodule
