read -sv run_verilog_mid/adder_32b_16_72_11657de9011171b961937149f8d07d1e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_72_11657de9011171b961937149f8d07d1e_yosys.v
