
*** Running vivado
    with args -log music_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source music_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source music_top.tcl -notrace
Command: synth_design -top music_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 935.242 ; gain = 234.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'music_top' [E:/FDu/second1/DL/lab/music/music.srcs/sources_1/new/music_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [E:/FDu/second1/DL/week13/示例代码/ping-pong/ping-pong/ping-pong.srcs/sources_1/imports/new/clkDiv.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [E:/FDu/second1/DL/week13/示例代码/ping-pong/ping-pong/ping-pong.srcs/sources_1/imports/new/clkDiv.sv:2]
WARNING: [Synth 8-7023] instance 'C1' of module 'clkDiv' has 4 connections declared, but only 3 given [E:/FDu/second1/DL/lab/music/music.srcs/sources_1/new/music_top.sv:12]
INFO: [Synth 8-6157] synthesizing module 'VGA640x480' [E:/FDu/second1/DL/week13/示例代码/ping-pong/ping-pong/ping-pong.srcs/sources_1/imports/new/VGA640x480.sv:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 48 - type: integer 
	Parameter H_FRONT bound to: 16 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_TOP bound to: 29 - type: integer 
	Parameter V_BOTTOM bound to: 10 - type: integer 
	Parameter H_SYNC_START bound to: 144 - type: integer 
	Parameter H_SYNC_END bound to: 784 - type: integer 
	Parameter H_PIXELS bound to: 800 - type: integer 
	Parameter V_SYNC_START bound to: 31 - type: integer 
	Parameter V_SYNC_END bound to: 511 - type: integer 
	Parameter V_LINES bound to: 521 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA640x480' (2#1) [E:/FDu/second1/DL/week13/示例代码/ping-pong/ping-pong/ping-pong.srcs/sources_1/imports/new/VGA640x480.sv:1]
INFO: [Synth 8-6157] synthesizing module 'music' [E:/FDu/second1/DL/lab/music/music.srcs/sources_1/new/music.sv:1]
	Parameter MEM_SIZE bound to: 106353 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk2MHz' [E:/FDu/second1/DL/week13/示例代码/ping-pong/ping-pong/ping-pong.srcs/sources_1/imports/new/clk2MHz.sv:1]
	Parameter N bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk2MHz' (3#1) [E:/FDu/second1/DL/week13/示例代码/ping-pong/ping-pong/ping-pong.srcs/sources_1/imports/new/clk2MHz.sv:1]
INFO: [Synth 8-6157] synthesizing module 'SuperMario' [E:/FDu/second1/DL/lab/music/music.runs/synth_1/.Xil/Vivado-16148-LAPTOP-JOE/realtime/SuperMario_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SuperMario' (4#1) [E:/FDu/second1/DL/lab/music/music.runs/synth_1/.Xil/Vivado-16148-LAPTOP-JOE/realtime/SuperMario_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music' (5#1) [E:/FDu/second1/DL/lab/music/music.srcs/sources_1/new/music.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'music_top' (6#1) [E:/FDu/second1/DL/lab/music/music.srcs/sources_1/new/music_top.sv:1]
WARNING: [Synth 8-3917] design music_top has port VGA_R[3] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_R[2] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_R[1] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_R[0] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[0] driven by constant 0
WARNING: [Synth 8-3331] design music_top has unconnected port BTNU
WARNING: [Synth 8-3331] design music_top has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.441 ; gain = 310.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.441 ; gain = 310.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.441 ; gain = 310.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1010.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FDu/second1/DL/lab/music/music.srcs/sources_1/ip/SuperMario/SuperMario/SuperMario_in_context.xdc] for cell 'M1/M1'
Finished Parsing XDC File [e:/FDu/second1/DL/lab/music/music.srcs/sources_1/ip/SuperMario/SuperMario/SuperMario_in_context.xdc] for cell 'M1/M1'
Parsing XDC File [E:/FDu/second1/DL/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'A2G[6]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'A2G[5]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'A2G[4]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A2G[3]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A2G[2]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A2G[1]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A2G[0]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'DP'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [E:/FDu/second1/DL/Nexys4DDR_Master.xdc:77]
Finished Parsing XDC File [E:/FDu/second1/DL/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/FDu/second1/DL/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/music_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FDu/second1/DL/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/music_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/music_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1092.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1092.203 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'M1/M1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1101.270 ; gain = 401.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1101.270 ; gain = 401.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for M1/M1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1101.270 ; gain = 401.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1101.270 ; gain = 401.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module clk2MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module music 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design music_top has port VGA_R[3] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_R[2] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_R[1] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_R[0] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port VGA_G[0] driven by constant 0
WARNING: [Synth 8-3917] design music_top has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design music_top has unconnected port BTNU
WARNING: [Synth 8-3331] design music_top has unconnected port BTNC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1101.270 ; gain = 401.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1101.270 ; gain = 401.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1107.336 ; gain = 407.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1108.508 ; gain = 408.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SuperMario    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |SuperMario |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     6|
|4     |LUT1       |     5|
|5     |LUT2       |     7|
|6     |LUT3       |     7|
|7     |LUT4       |    21|
|8     |LUT5       |    15|
|9     |LUT6       |    18|
|10    |FDCE       |     2|
|11    |FDRE       |    57|
|12    |IBUF       |     2|
|13    |OBUF       |    16|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   165|
|2     |  C1     |clkDiv     |     4|
|3     |  M1     |music      |    77|
|4     |    C2   |clk2MHz    |    14|
|5     |  V1     |VGA640x480 |    65|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1114.316 ; gain = 323.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1114.316 ; gain = 414.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1126.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1129.320 ; gain = 716.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'E:/FDu/second1/DL/lab/music/music.runs/synth_1/music_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file music_top_utilization_synth.rpt -pb music_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  8 21:32:53 2025...
