module wideexpr_00698(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s2;
  assign y1 = $signed($signed((^(2'sb00))!=(((5'sb10110)|(4'sb0001))>>((4'b0101)^(3'sb100)))));
  assign y2 = 6'sb000010;
  assign y3 = 5'sb10100;
  assign y4 = ($signed(-(-(s6))))^~(-(s6));
  assign y5 = s0;
  assign y6 = ((u3)-(~^(({s0,u1,s7})|((u0)>>>(s6)))))^({1{6'b000011}});
  assign y7 = {((((s3)&(+($unsigned(u7))))<<<((ctrl[5]?((s3)&(3'sb111))>>>(s2):(ctrl[7]?$signed(s0):(2'sb00)>>(s0)))))>>((ctrl[3]?s0:4'sb1101)))<<(((+(u6))<<<($signed((6'b010011)>>>(s4))))>>((s3)<=($signed((s0)^((6'sb110111)>>>(2'sb01)))))),$signed(((-((3'sb101)|((s3)-(4'sb0011))))^(+(1'sb1)))^(((ctrl[2]?(ctrl[6]?-(4'sb0000):s2):3'sb011))^~(($signed(2'b11))>>((s3)<((3'sb100)^(3'sb011)))))),s5,{(s7)!=((ctrl[3]?$signed(4'sb0110):(ctrl[5]?(ctrl[1]?+(s5):+(u5)):(+(5'b00110))<<<((4'b0100)==(s3))))),(s2)^(((($signed(3'sb111))<<(u3))<<<(s2))<<(s2)),((ctrl[4]?(ctrl[3]?2'sb01:((s1)^~(4'sb0111))-((ctrl[0]?s0:6'sb100100))):3'sb111))<<<(((ctrl[3]?(ctrl[3]?(s1)^~(6'sb100011):s7):(+(u2))^((5'sb11001)+(s5))))>=($signed((s3)<=((s5)-(2'sb00)))))}};
endmodule
