
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003685                       # Number of seconds simulated
sim_ticks                                  3685047765                       # Number of ticks simulated
final_tick                               533249427702                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 316888                       # Simulator instruction rate (inst/s)
host_op_rate                                   400871                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287981                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928732                       # Number of bytes of host memory used
host_seconds                                 12796.14                       # Real time elapsed on the host
sim_insts                                  4054948343                       # Number of instructions simulated
sim_ops                                    5129597525                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       236800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       252288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        73216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        56448                       # Number of bytes read from this memory
system.physmem.bytes_read::total               625664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       204160                       # Number of bytes written to this memory
system.physmem.bytes_written::total            204160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1971                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          572                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          441                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4888                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1595                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1595                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       382085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64259683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       451555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68462613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       486289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19868399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       555759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15318119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               169784502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       382085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       451555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       486289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       555759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1875688                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55402267                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55402267                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55402267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       382085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64259683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       451555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68462613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       486289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19868399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       555759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15318119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              225186769                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108349                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551446                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202947                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278079                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203560                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314489                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8851                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3205041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17078077                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108349                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518049                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086719                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        822729                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        78683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8571671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.324795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4908405     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365555      4.26%     61.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318615      3.72%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          343445      4.01%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297608      3.47%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155674      1.82%     74.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102258      1.19%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270770      3.16%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809341     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8571671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351741                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.932555                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373263                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       779844                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482819                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55948                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879788                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507254                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          994                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20244267                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879788                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541364                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         408087                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        94601                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366724                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281099                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19556760                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          887                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175828                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77152                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27160732                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91174742                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91174742                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10353748                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745910                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1009261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26067                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       316823                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18431183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14784423                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29907                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6146003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18795365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8571671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724801                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.905932                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3145899     36.70%     36.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789240     20.87%     57.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195813     13.95%     71.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766078      8.94%     80.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       753305      8.79%     89.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442304      5.16%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338398      3.95%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74877      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65757      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8571671                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107978     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21210     13.61%     82.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26606     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12148640     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200937      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1582901     10.71%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850348      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14784423                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.673005                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155799                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38326221                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24580646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14367263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14940222                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26448                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707819                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       229361                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879788                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         329188                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16452                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18434519                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29709                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937022                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1009261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1738                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          734                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237642                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14523710                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487196                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260711                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312976                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057528                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825780                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643503                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14381899                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14367263                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9367077                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26148029                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.625799                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358233                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6195624                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7691883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.591200                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3164917     41.15%     41.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041708     26.54%     67.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837816     10.89%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429256      5.58%     84.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366909      4.77%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179796      2.34%     91.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201640      2.62%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100965      1.31%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368876      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7691883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368876                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25757958                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37750620                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883705                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883705                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.131600                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.131600                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65594625                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19697405                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19005245                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3066577                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2493012                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211463                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1295621                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1189852                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322258                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9024                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3077156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17001814                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3066577                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1512110                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3734968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1129985                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        777750                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1506013                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8503848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.469879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4768880     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          329042      3.87%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          263531      3.10%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          641560      7.54%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172851      2.03%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224999      2.65%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163248      1.92%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91094      1.07%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1848643     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8503848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347014                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.923925                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3219606                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       760073                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3590199                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24576                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        909385                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523024                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4628                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20314609                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10755                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        909385                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3456105                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         172137                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       239418                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3372753                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354042                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19593140                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2784                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        147273                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          395                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27435151                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91451479                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91451479                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16748884                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10686262                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4043                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2296                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           972051                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1829785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       930095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14989                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       368579                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18515335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3896                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14672552                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30931                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6435485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19703456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          652                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8503848                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.725401                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.879127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3054579     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1784919     20.99%     56.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1207448     14.20%     71.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       869069     10.22%     81.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       738455      8.68%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       387000      4.55%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       330013      3.88%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62288      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70077      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8503848                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85935     71.46%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17266     14.36%     85.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17052     14.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12228073     83.34%     83.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208196      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1622      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1458916      9.94%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       775745      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14672552                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.660346                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120253                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008196                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38000136                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24954788                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14295197                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14792805                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54614                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727530                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240707                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        909385                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          91034                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8731                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18519233                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1829785                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       930095                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2274                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244611                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14437016                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1367223                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       235536                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2124053                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2036005                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            756830                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.633693                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14305012                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14295197                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9309500                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26298004                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.617644                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354000                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9811780                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12049951                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6469384                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       211421                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7594462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.124702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3053526     40.21%     40.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2059359     27.12%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       835573     11.00%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       471116      6.20%     84.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386082      5.08%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158656      2.09%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189573      2.50%     94.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93564      1.23%     95.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       347013      4.57%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7594462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9811780                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12049951                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1791643                       # Number of memory references committed
system.switch_cpus1.commit.loads              1102255                       # Number of loads committed
system.switch_cpus1.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1731242                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10857560                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245336                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       347013                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25766784                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37948728                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 333198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9811780                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12049951                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9811780                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.900657                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.900657                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.110301                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.110301                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64941422                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19766282                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18746153                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3222085                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2627963                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216231                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1365157                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1255129                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346418                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9758                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3222056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17710487                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3222085                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1601547                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3930282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1148267                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        544586                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1590105                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       104226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8626332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.544793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4696050     54.44%     54.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          259984      3.01%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          483983      5.61%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          481777      5.58%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          300287      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          237993      2.76%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          150352      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141527      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1874379     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8626332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364611                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.004118                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3361707                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       538008                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3774251                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23191                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        929168                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       543868                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21243717                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        929168                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3607072                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         102779                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       101051                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3547383                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       338873                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20474810                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140253                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       104478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28749250                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95515994                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95515994                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17738921                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11010256                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3626                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1748                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           949997                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1896440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       966877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12186                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       348902                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19296877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15354700                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30670                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6549660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20042083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8626332                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779980                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895987                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2957475     34.28%     34.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1868218     21.66%     55.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1246556     14.45%     70.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       812355      9.42%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       852806      9.89%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       413744      4.80%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       325567      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        73929      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75682      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8626332                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95453     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18312     13.90%     86.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17980     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12842460     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       206249      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1747      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1486737      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       817507      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15354700                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737538                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             131745                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008580                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39498143                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25850069                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15002397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15486445                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48205                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       739630                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       233973                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        929168                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          53008                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9228                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19300376                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1896440                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       966877                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       134186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       255394                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15150509                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1419179                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       204187                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2217561                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2147103                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            798382                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.714431                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15007266                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15002397                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9560839                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27426934                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697671                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348593                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10332031                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12722190                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6578206                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       218633                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7697164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652841                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147959                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2921646     37.96%     37.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2155773     28.01%     65.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       895664     11.64%     77.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       446553      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       445609      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180263      2.34%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182105      2.37%     93.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        97359      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372192      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7697164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10332031                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12722190                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1889711                       # Number of memory references committed
system.switch_cpus2.commit.loads              1156807                       # Number of loads committed
system.switch_cpus2.commit.membars               1748                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1836320                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11461768                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262408                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372192                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26625368                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39530590                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 210714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10332031                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12722190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10332031                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855306                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855306                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.169172                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.169172                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68062651                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20838406                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19517929                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3496                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8837046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3301651                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2695010                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       221001                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1370021                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1294030                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          340235                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9838                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3415158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17933446                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3301651                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1634265                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3884701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1152964                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        577904                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1662573                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8807916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.517704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.334926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4923215     55.90%     55.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          321800      3.65%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          473035      5.37%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          330237      3.75%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          231378      2.63%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          222884      2.53%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          136654      1.55%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          292415      3.32%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876298     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8807916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373615                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.029348                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3511802                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       602507                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3709439                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        54187                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        929975                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       554746                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21478053                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1004                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        929975                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3710633                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51422                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       265228                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3560842                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       289811                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20833454                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        120040                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        99220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29234946                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     96968946                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     96968946                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17949328                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11285539                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3747                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1791                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           866652                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1911476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       975282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11902                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347965                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19406753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15487388                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30773                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6493427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19871451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8807916                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758349                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.911917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3196477     36.29%     36.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1727309     19.61%     55.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1293125     14.68%     70.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       842325      9.56%     80.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       834742      9.48%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       405661      4.61%     94.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       360285      4.09%     98.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        66065      0.75%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        81927      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8807916                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          84298     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16782     14.21%     85.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17008     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12956368     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195306      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1783      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1523311      9.84%     94.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       810620      5.23%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15487388                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.752553                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118088                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007625                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39931552                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25903798                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15057039                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15605476                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        48623                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       745011                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          622                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233502                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        929975                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          26702                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5039                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19410330                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        67664                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1911476                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       975282                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1791                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       133897                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       254760                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15200912                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1422360                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       286475                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2214029                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2159649                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            791669                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.720135                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15063651                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15057039                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9755157                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27716890                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.703854                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10436252                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12864349                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6545964                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       222622                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7877941                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632958                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.168956                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3063106     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2232651     28.34%     67.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       842349     10.69%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       471942      5.99%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       402233      5.11%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       179916      2.28%     91.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       173140      2.20%     93.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       117010      1.49%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       395594      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7877941                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10436252                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12864349                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1908239                       # Number of memory references committed
system.switch_cpus3.commit.loads              1166462                       # Number of loads committed
system.switch_cpus3.commit.membars               1784                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1866499                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11581225                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       266075                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       395594                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26892660                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39751220                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  29130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10436252                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12864349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10436252                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.846764                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.846764                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180966                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180966                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68270604                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20951462                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19736958                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3568                       # number of misc regfile writes
system.l20.replacements                          1861                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          598632                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10053                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.547598                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           23.899383                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.963658                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   945.649262                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7211.487697                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001338                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.115436                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880309                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8017                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8017                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1811                       # number of Writeback hits
system.l20.Writeback_hits::total                 1811                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8017                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8017                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8017                       # number of overall hits
system.l20.overall_hits::total                   8017                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1850                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1861                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1861                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1850                       # number of overall misses
system.l20.overall_misses::total                 1861                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1088885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    307568093                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      308656978                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1088885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    307568093                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       308656978                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1088885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    307568093                       # number of overall miss cycles
system.l20.overall_miss_latency::total      308656978                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9867                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9878                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1811                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1811                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9867                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9878                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9867                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9878                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.187494                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.188398                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.187494                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.188398                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.187494                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.188398                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166253.023243                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165855.442235                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166253.023243                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165855.442235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166253.023243                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165855.442235                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 497                       # number of writebacks
system.l20.writebacks::total                      497                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1850                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1861                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1861                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1861                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       964255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    286509347                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    287473602                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       964255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    286509347                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    287473602                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       964255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    286509347                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    287473602                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.188398                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.188398                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.187494                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.188398                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154869.917297                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154472.650188                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154869.917297                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154472.650188                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154869.917297                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154472.650188                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1984                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          674205                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10176                       # Sample count of references to valid blocks.
system.l21.avg_refs                         66.254422                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 206                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.378750                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   962.629156                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7010.992094                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025146                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001511                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.117508                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.855834                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         5292                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5292                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1969                       # number of Writeback hits
system.l21.Writeback_hits::total                 1969                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         5292                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5292                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         5292                       # number of overall hits
system.l21.overall_hits::total                   5292                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1971                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1984                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1971                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1984                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1971                       # number of overall misses
system.l21.overall_misses::total                 1984                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1482583                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    306540457                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      308023040                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1482583                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    306540457                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       308023040                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1482583                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    306540457                       # number of overall miss cycles
system.l21.overall_miss_latency::total      308023040                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7263                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7276                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1969                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1969                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7263                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7276                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7263                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7276                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.271375                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.272677                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.271375                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.272677                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.271375                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.272677                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 155525.346017                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 155253.548387                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 155525.346017                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 155253.548387                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 155525.346017                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 155253.548387                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 403                       # number of writebacks
system.l21.writebacks::total                      403                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1971                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1984                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1971                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1984                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1971                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1984                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    283297073                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    284624161                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    283297073                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    284624161                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    283297073                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    284624161                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271375                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.272677                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.271375                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.272677                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.271375                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.272677                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143732.660071                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143459.758569                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143732.660071                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143459.758569                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143732.660071                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143459.758569                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           586                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          320285                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8778                       # Sample count of references to valid blocks.
system.l22.avg_refs                         36.487241                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 270                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.977777                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   287.985255                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7620.036968                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032959                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001706                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.035154                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.930180                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3525                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3525                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1065                       # number of Writeback hits
system.l22.Writeback_hits::total                 1065                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3525                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3525                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3525                       # number of overall hits
system.l22.overall_hits::total                   3525                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          572                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  586                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          572                       # number of demand (read+write) misses
system.l22.demand_misses::total                   586                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          572                       # number of overall misses
system.l22.overall_misses::total                  586                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1807536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     92184227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       93991763                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1807536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     92184227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        93991763                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1807536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     92184227                       # number of overall miss cycles
system.l22.overall_miss_latency::total       93991763                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4097                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4111                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1065                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1065                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4097                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4111                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4097                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4111                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.139614                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.142544                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.139614                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.142544                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.139614                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.142544                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161161.236014                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160395.500000                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161161.236014                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160395.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161161.236014                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160395.500000                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 389                       # number of writebacks
system.l22.writebacks::total                      389                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          572                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             586                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          572                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              586                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          572                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             586                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     85676472                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     87325388                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     85676472                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     87325388                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     85676472                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     87325388                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139614                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.142544                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.139614                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.142544                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.139614                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.142544                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149784.041958                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149019.433447                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149784.041958                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149019.433447                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149784.041958                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149019.433447                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           457                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          281833                       # Total number of references to valid blocks.
system.l23.sampled_refs                          8649                       # Sample count of references to valid blocks.
system.l23.avg_refs                         32.585617                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          391.298699                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.961836                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   229.318096                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7555.421369                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.047766                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001948                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.027993                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922293                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3073                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3073                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1023                       # number of Writeback hits
system.l23.Writeback_hits::total                 1023                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3073                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3073                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3073                       # number of overall hits
system.l23.overall_hits::total                   3073                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          441                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  457                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          441                       # number of demand (read+write) misses
system.l23.demand_misses::total                   457                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          441                       # number of overall misses
system.l23.overall_misses::total                  457                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3526818                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     66304326                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       69831144                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3526818                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     66304326                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        69831144                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3526818                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     66304326                       # number of overall miss cycles
system.l23.overall_miss_latency::total       69831144                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3514                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3530                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1023                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1023                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3514                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3530                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3514                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3530                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.125498                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129462                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.125498                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.129462                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.125498                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.129462                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 220426.125000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150349.945578                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152803.378556                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 220426.125000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150349.945578                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152803.378556                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 220426.125000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150349.945578                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152803.378556                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 306                       # number of writebacks
system.l23.writebacks::total                      306                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          441                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             457                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          441                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              457                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          441                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             457                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3345288                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     61270637                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     64615925                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3345288                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     61270637                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     64615925                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3345288                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     61270637                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     64615925                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.125498                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129462                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.125498                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.129462                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.125498                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.129462                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 209080.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138935.684807                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141391.520788                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 209080.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138935.684807                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141391.520788                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 209080.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138935.684807                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141391.520788                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.963625                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573252                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.299456                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.963625                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017570                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882955                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565591                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565591                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565591                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565591                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565591                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565591                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1140255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1140255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9867                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470929                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10123                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17235.101156                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.812780                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.187220                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897706                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102294                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169155                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169155                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945832                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945832                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945832                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945832                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37900                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37915                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37915                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37915                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37915                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1832128731                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1832128731                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1495458                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1833624189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1833624189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1833624189                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1833624189                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207055                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207055                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983747                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983747                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983747                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983747                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031399                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031399                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019113                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019113                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019113                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019113                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48341.127467                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48341.127467                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99697.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48361.445048                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48361.445048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48361.445048                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48361.445048                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1811                       # number of writebacks
system.cpu0.dcache.writebacks::total             1811                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28033                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28048                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28048                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9867                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9867                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    375240484                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    375240484                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    375240484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    375240484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    375240484                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    375240484                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38029.845343                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38029.845343                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38029.845343                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38029.845343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38029.845343                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38029.845343                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966429                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006586750                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029408.770161                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966429                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1505995                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1505995                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1505995                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1505995                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1505995                       # number of overall hits
system.cpu1.icache.overall_hits::total        1505995                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2049316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2049316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1506013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1506013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1506013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1506013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1506013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1506013                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7263                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165461749                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7519                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22005.818460                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.931997                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.068003                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878641                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121359                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1038230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1038230                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       686144                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        686144                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2193                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1622                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1724374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1724374                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1724374                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1724374                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16398                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16398                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16398                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16398                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1085267857                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1085267857                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1085267857                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1085267857                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1085267857                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1085267857                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1054628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1054628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       686144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       686144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1740772                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1740772                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1740772                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1740772                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015549                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015549                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009420                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009420                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009420                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009420                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 66182.940420                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66182.940420                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66182.940420                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66182.940420                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66182.940420                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66182.940420                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1969                       # number of writebacks
system.cpu1.dcache.writebacks::total             1969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9135                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9135                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9135                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9135                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7263                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7263                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    350061618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    350061618                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    350061618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    350061618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    350061618                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    350061618                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48197.937216                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48197.937216                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 48197.937216                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 48197.937216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 48197.937216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 48197.937216                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977732                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004549962                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169654.345572                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977732                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022400                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1590088                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1590088                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1590088                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1590088                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1590088                       # number of overall hits
system.cpu2.icache.overall_hits::total        1590088                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2426190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2426190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1590105                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1590105                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1590105                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1590105                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1590105                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1590105                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4097                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153915809                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4353                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35358.559384                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.248181                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.751819                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864251                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135749                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1083077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1083077                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       729472                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        729472                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1748                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1748                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1748                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1812549                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1812549                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1812549                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1812549                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10587                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10587                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10587                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10587                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10587                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10587                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    591565223                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    591565223                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    591565223                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    591565223                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    591565223                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    591565223                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1093664                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1093664                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       729472                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       729472                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1748                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1748                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1823136                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1823136                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1823136                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1823136                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009680                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009680                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005807                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005807                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55876.567772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55876.567772                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55876.567772                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55876.567772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55876.567772                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55876.567772                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1065                       # number of writebacks
system.cpu2.dcache.writebacks::total             1065                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6490                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6490                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6490                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6490                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6490                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6490                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4097                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4097                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4097                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4097                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4097                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    115378538                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    115378538                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    115378538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    115378538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    115378538                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    115378538                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28161.712961                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28161.712961                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28161.712961                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28161.712961                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28161.712961                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28161.712961                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.961787                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008013119                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181846.577922                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.961787                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025580                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740323                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1662554                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1662554                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1662554                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1662554                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1662554                       # number of overall hits
system.cpu3.icache.overall_hits::total        1662554                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4238756                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4238756                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4238756                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4238756                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4238756                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4238756                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1662573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1662573                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1662573                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1662573                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1662573                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1662573                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 223092.421053                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 223092.421053                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 223092.421053                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 223092.421053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 223092.421053                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 223092.421053                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3543139                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3543139                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3543139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3543139                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3543139                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3543139                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 221446.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 221446.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 221446.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 221446.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 221446.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 221446.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3514                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148965143                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3770                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              39513.300531                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   215.080593                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    40.919407                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.840159                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.159841                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1082660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1082660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       738210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        738210                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1784                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1784                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1820870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1820870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1820870                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1820870                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7105                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7105                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7105                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7105                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7105                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7105                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    271635370                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    271635370                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    271635370                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    271635370                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    271635370                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    271635370                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1089765                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1089765                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       738210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       738210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1784                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1827975                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1827975                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1827975                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1827975                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006520                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006520                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003887                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003887                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003887                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003887                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38231.579170                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38231.579170                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38231.579170                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38231.579170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38231.579170                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38231.579170                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1023                       # number of writebacks
system.cpu3.dcache.writebacks::total             1023                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3591                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3591                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3591                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3591                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3514                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3514                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3514                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3514                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3514                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3514                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     91039969                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     91039969                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     91039969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     91039969                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     91039969                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     91039969                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001922                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001922                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001922                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001922                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25907.788560                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25907.788560                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25907.788560                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25907.788560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25907.788560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25907.788560                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
