## Important Information:
1. **Description**:
  - normal_tb.vand reset_tb.v are simulation testbenches for testing the working of reset module and normal execution of top module.
  - basys3.xdc is the constraint file used for key mapping.
  - rom_init.coe and ram_init.coe are for initialization of memory contents in FPGA.
  - top_level.v contains all the modules.

