$comment
	File created using the following command:
		vcd file jeq.msim.vcd -direction
$end
$date
	Wed Sep 21 17:21:10 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LED_INSTRU [12] $end
$var wire 1 ' LED_INSTRU [11] $end
$var wire 1 ( LED_INSTRU [10] $end
$var wire 1 ) LED_INSTRU [9] $end
$var wire 1 * LED_INSTRU [8] $end
$var wire 1 + LED_INSTRU [7] $end
$var wire 1 , LED_INSTRU [6] $end
$var wire 1 - LED_INSTRU [5] $end
$var wire 1 . LED_INSTRU [4] $end
$var wire 1 / LED_INSTRU [3] $end
$var wire 1 0 LED_INSTRU [2] $end
$var wire 1 1 LED_INSTRU [1] $end
$var wire 1 2 LED_INSTRU [0] $end
$var wire 1 3 LED_OUT [7] $end
$var wire 1 4 LED_OUT [6] $end
$var wire 1 5 LED_OUT [5] $end
$var wire 1 6 LED_OUT [4] $end
$var wire 1 7 LED_OUT [3] $end
$var wire 1 8 LED_OUT [2] $end
$var wire 1 9 LED_OUT [1] $end
$var wire 1 : LED_OUT [0] $end
$var wire 1 ; PC_OUT [8] $end
$var wire 1 < PC_OUT [7] $end
$var wire 1 = PC_OUT [6] $end
$var wire 1 > PC_OUT [5] $end
$var wire 1 ? PC_OUT [4] $end
$var wire 1 @ PC_OUT [3] $end
$var wire 1 A PC_OUT [2] $end
$var wire 1 B PC_OUT [1] $end
$var wire 1 C PC_OUT [0] $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var wire 1 G devoe $end
$var wire 1 H devclrn $end
$var wire 1 I devpor $end
$var wire 1 J ww_devoe $end
$var wire 1 K ww_devclrn $end
$var wire 1 L ww_devpor $end
$var wire 1 M ww_CLOCK_50 $end
$var wire 1 N ww_KEY [3] $end
$var wire 1 O ww_KEY [2] $end
$var wire 1 P ww_KEY [1] $end
$var wire 1 Q ww_KEY [0] $end
$var wire 1 R ww_PC_OUT [8] $end
$var wire 1 S ww_PC_OUT [7] $end
$var wire 1 T ww_PC_OUT [6] $end
$var wire 1 U ww_PC_OUT [5] $end
$var wire 1 V ww_PC_OUT [4] $end
$var wire 1 W ww_PC_OUT [3] $end
$var wire 1 X ww_PC_OUT [2] $end
$var wire 1 Y ww_PC_OUT [1] $end
$var wire 1 Z ww_PC_OUT [0] $end
$var wire 1 [ ww_LED_INSTRU [12] $end
$var wire 1 \ ww_LED_INSTRU [11] $end
$var wire 1 ] ww_LED_INSTRU [10] $end
$var wire 1 ^ ww_LED_INSTRU [9] $end
$var wire 1 _ ww_LED_INSTRU [8] $end
$var wire 1 ` ww_LED_INSTRU [7] $end
$var wire 1 a ww_LED_INSTRU [6] $end
$var wire 1 b ww_LED_INSTRU [5] $end
$var wire 1 c ww_LED_INSTRU [4] $end
$var wire 1 d ww_LED_INSTRU [3] $end
$var wire 1 e ww_LED_INSTRU [2] $end
$var wire 1 f ww_LED_INSTRU [1] $end
$var wire 1 g ww_LED_INSTRU [0] $end
$var wire 1 h ww_LED_OUT [7] $end
$var wire 1 i ww_LED_OUT [6] $end
$var wire 1 j ww_LED_OUT [5] $end
$var wire 1 k ww_LED_OUT [4] $end
$var wire 1 l ww_LED_OUT [3] $end
$var wire 1 m ww_LED_OUT [2] $end
$var wire 1 n ww_LED_OUT [1] $end
$var wire 1 o ww_LED_OUT [0] $end
$var wire 1 p \CLOCK_50~input_o\ $end
$var wire 1 q \KEY[1]~input_o\ $end
$var wire 1 r \KEY[2]~input_o\ $end
$var wire 1 s \KEY[3]~input_o\ $end
$var wire 1 t \PC_OUT[0]~output_o\ $end
$var wire 1 u \PC_OUT[1]~output_o\ $end
$var wire 1 v \PC_OUT[2]~output_o\ $end
$var wire 1 w \PC_OUT[3]~output_o\ $end
$var wire 1 x \PC_OUT[4]~output_o\ $end
$var wire 1 y \PC_OUT[5]~output_o\ $end
$var wire 1 z \PC_OUT[6]~output_o\ $end
$var wire 1 { \PC_OUT[7]~output_o\ $end
$var wire 1 | \PC_OUT[8]~output_o\ $end
$var wire 1 } \LED_INSTRU[0]~output_o\ $end
$var wire 1 ~ \LED_INSTRU[1]~output_o\ $end
$var wire 1 !! \LED_INSTRU[2]~output_o\ $end
$var wire 1 "! \LED_INSTRU[3]~output_o\ $end
$var wire 1 #! \LED_INSTRU[4]~output_o\ $end
$var wire 1 $! \LED_INSTRU[5]~output_o\ $end
$var wire 1 %! \LED_INSTRU[6]~output_o\ $end
$var wire 1 &! \LED_INSTRU[7]~output_o\ $end
$var wire 1 '! \LED_INSTRU[8]~output_o\ $end
$var wire 1 (! \LED_INSTRU[9]~output_o\ $end
$var wire 1 )! \LED_INSTRU[10]~output_o\ $end
$var wire 1 *! \LED_INSTRU[11]~output_o\ $end
$var wire 1 +! \LED_INSTRU[12]~output_o\ $end
$var wire 1 ,! \LED_OUT[0]~output_o\ $end
$var wire 1 -! \LED_OUT[1]~output_o\ $end
$var wire 1 .! \LED_OUT[2]~output_o\ $end
$var wire 1 /! \LED_OUT[3]~output_o\ $end
$var wire 1 0! \LED_OUT[4]~output_o\ $end
$var wire 1 1! \LED_OUT[5]~output_o\ $end
$var wire 1 2! \LED_OUT[6]~output_o\ $end
$var wire 1 3! \LED_OUT[7]~output_o\ $end
$var wire 1 4! \KEY[0]~input_o\ $end
$var wire 1 5! \ROM1|memROM~3_combout\ $end
$var wire 1 6! \incrementaPC|Add0~2\ $end
$var wire 1 7! \incrementaPC|Add0~6\ $end
$var wire 1 8! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 9! \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 :! \ROM1|memROM~2_combout\ $end
$var wire 1 ;! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 <! \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 =! \ROM1|memROM~4_combout\ $end
$var wire 1 >! \incrementaPC|Add0~10\ $end
$var wire 1 ?! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 @! \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 A! \incrementaPC|Add0~14\ $end
$var wire 1 B! \incrementaPC|Add0~18\ $end
$var wire 1 C! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 D! \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 E! \incrementaPC|Add0~22\ $end
$var wire 1 F! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 G! \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 H! \incrementaPC|Add0~26\ $end
$var wire 1 I! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 J! \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 K! \ROM1|memROM~5_combout\ $end
$var wire 1 L! \ROM1|memROM~6_combout\ $end
$var wire 1 M! \incrementaPC|Add0~30\ $end
$var wire 1 N! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 O! \MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 P! \ROM1|memROM~0_combout\ $end
$var wire 1 Q! \ROM1|memROM~7_combout\ $end
$var wire 1 R! \ROM1|memROM~8_combout\ $end
$var wire 1 S! \ROM1|memROM~9_combout\ $end
$var wire 1 T! \ROM1|memROM~10_combout\ $end
$var wire 1 U! \ROM1|memROM~11_combout\ $end
$var wire 1 V! \ROM1|memROM~12_combout\ $end
$var wire 1 W! \ROM1|memROM~13_combout\ $end
$var wire 1 X! \ROM1|memROM~14_combout\ $end
$var wire 1 Y! \ULA1|Equal1~0_combout\ $end
$var wire 1 Z! \ROM1|memROM~15_combout\ $end
$var wire 1 [! \decoder|saida[4]~0_combout\ $end
$var wire 1 \! \decoder|saida[5]~1_combout\ $end
$var wire 1 ]! \RAM|process_0~0_combout\ $end
$var wire 1 ^! \RAM|ram~164_combout\ $end
$var wire 1 _! \RAM|ram~21_q\ $end
$var wire 1 `! \RAM|ram~165_combout\ $end
$var wire 1 a! \RAM|ram~29_q\ $end
$var wire 1 b! \RAM|ram~155_combout\ $end
$var wire 1 c! \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 d! \MUX1|saida_MUX[4]~8_combout\ $end
$var wire 1 e! \decoder|Equal4~0_combout\ $end
$var wire 1 f! \ROM1|memROM~16_combout\ $end
$var wire 1 g! \ULA1|Add0~34_cout\ $end
$var wire 1 h! \ULA1|Add0~1_sumout\ $end
$var wire 1 i! \RAM|ram~17_q\ $end
$var wire 1 j! \RAM|ram~25_q\ $end
$var wire 1 k! \RAM|ram~145_combout\ $end
$var wire 1 l! \RAM|ram~146_combout\ $end
$var wire 1 m! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 n! \ULA1|Add0~2\ $end
$var wire 1 o! \ULA1|Add0~5_sumout\ $end
$var wire 1 p! \RAM|ram~18_q\ $end
$var wire 1 q! \RAM|ram~147_combout\ $end
$var wire 1 r! \RAM|ram~26_q\ $end
$var wire 1 s! \RAM|ram~148_combout\ $end
$var wire 1 t! \RAM|ram~149_combout\ $end
$var wire 1 u! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 v! \ULA1|Add0~6\ $end
$var wire 1 w! \ULA1|Add0~9_sumout\ $end
$var wire 1 x! \RAM|ram~19_q\ $end
$var wire 1 y! \RAM|ram~27_q\ $end
$var wire 1 z! \RAM|ram~150_combout\ $end
$var wire 1 {! \RAM|ram~151_combout\ $end
$var wire 1 |! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 }! \ULA1|Add0~10\ $end
$var wire 1 ~! \ULA1|Add0~13_sumout\ $end
$var wire 1 !" \RAM|ram~20_q\ $end
$var wire 1 "" \RAM|ram~152_combout\ $end
$var wire 1 #" \RAM|ram~28_q\ $end
$var wire 1 $" \RAM|ram~153_combout\ $end
$var wire 1 %" \RAM|ram~154_combout\ $end
$var wire 1 &" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 '" \ULA1|Add0~14\ $end
$var wire 1 (" \ULA1|Add0~17_sumout\ $end
$var wire 1 )" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 *" \RAM|ram~22_q\ $end
$var wire 1 +" \RAM|ram~156_combout\ $end
$var wire 1 ," \RAM|ram~30_q\ $end
$var wire 1 -" \RAM|ram~157_combout\ $end
$var wire 1 ." \RAM|ram~158_combout\ $end
$var wire 1 /" \ULA1|Add0~18\ $end
$var wire 1 0" \ULA1|Add0~21_sumout\ $end
$var wire 1 1" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 2" \RAM|ram~23_q\ $end
$var wire 1 3" \RAM|ram~31_q\ $end
$var wire 1 4" \RAM|ram~159_combout\ $end
$var wire 1 5" \RAM|ram~160_combout\ $end
$var wire 1 6" \ULA1|Add0~22\ $end
$var wire 1 7" \ULA1|Add0~25_sumout\ $end
$var wire 1 8" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 9" \RAM|ram~24_q\ $end
$var wire 1 :" \RAM|ram~161_combout\ $end
$var wire 1 ;" \RAM|ram~32_q\ $end
$var wire 1 <" \RAM|ram~162_combout\ $end
$var wire 1 =" \RAM|ram~163_combout\ $end
$var wire 1 >" \ULA1|Add0~26\ $end
$var wire 1 ?" \ULA1|Add0~29_sumout\ $end
$var wire 1 @" \REGB|DOUT~1_combout\ $end
$var wire 1 A" \REGB|DOUT~2_combout\ $end
$var wire 1 B" \REGB|DOUT~0_combout\ $end
$var wire 1 C" \REGB|DOUT~q\ $end
$var wire 1 D" \SelMUX2~0_combout\ $end
$var wire 1 E" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 F" \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 G" \ROM1|memROM~17_combout\ $end
$var wire 1 H" \ROM1|memROM~1_combout\ $end
$var wire 1 I" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 J" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 K" \REGA|DOUT\ [7] $end
$var wire 1 L" \REGA|DOUT\ [6] $end
$var wire 1 M" \REGA|DOUT\ [5] $end
$var wire 1 N" \REGA|DOUT\ [4] $end
$var wire 1 O" \REGA|DOUT\ [3] $end
$var wire 1 P" \REGA|DOUT\ [2] $end
$var wire 1 Q" \REGA|DOUT\ [1] $end
$var wire 1 R" \REGA|DOUT\ [0] $end
$var wire 1 S" \PC|DOUT\ [8] $end
$var wire 1 T" \PC|DOUT\ [7] $end
$var wire 1 U" \PC|DOUT\ [6] $end
$var wire 1 V" \PC|DOUT\ [5] $end
$var wire 1 W" \PC|DOUT\ [4] $end
$var wire 1 X" \PC|DOUT\ [3] $end
$var wire 1 Y" \PC|DOUT\ [2] $end
$var wire 1 Z" \PC|DOUT\ [1] $end
$var wire 1 [" \PC|DOUT\ [0] $end
$var wire 1 \" \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 ]" \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 ^" \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 _" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 `" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 a" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 b" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 d" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 e" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 f" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 g" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 h" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 i" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 j" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 k" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 l" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 m" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 n" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 o" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 p" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 q" \MUX1|ALT_INV_saida_MUX[4]~8_combout\ $end
$var wire 1 r" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 s" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 t" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 u" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 v" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 w" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 x" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 y" \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 z" \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 {" \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 |" \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 }" \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ~" \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 !# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 "# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ## \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 $# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 %# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 &# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 '# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 (# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 )# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 *# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 +# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ,# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 -# \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 .# \REGB|ALT_INV_DOUT~2_combout\ $end
$var wire 1 /# \REGB|ALT_INV_DOUT~1_combout\ $end
$var wire 1 0# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 1# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 3# \ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 4# \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 5# \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 6# \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 7# \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 8# \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 9# \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 :# \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 ;# \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 <# \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 =# \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 ># \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 ?# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 @# \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 A# \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 B# \MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 C# \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 D# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 E# \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 F# \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 G# \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 H# \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 I# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 J# \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 K# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 L# \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 M# \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 N# \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 O# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 P# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 Q# \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 R# \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 S# \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 T# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 U# \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 V# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 W# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 X# \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 Y# \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 Z# \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 [# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 \# \decoder|ALT_INV_Equal4~0_combout\ $end
$var wire 1 ]# \ALT_INV_SelMUX2~0_combout\ $end
$var wire 1 ^# \REGB|ALT_INV_DOUT~q\ $end
$var wire 1 _# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 `# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 a# \ROM1|ALT_INV_memROM~12_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
xF
1G
1H
1I
1J
1K
1L
xM
xp
xq
xr
xs
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
1S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
1I"
0J"
1\"
1]"
0^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
0g"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
0$#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
0B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
0]#
1^#
1_#
1`#
0a#
x"
x#
x$
0%
xN
xO
xP
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
0^
0_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
0&
1'
1(
0)
0*
0+
0,
0-
0.
0/
10
01
02
$end
#10000
1%
1Q
14!
1Y"
0n"
18!
0S!
1G"
00#
1^"
0"#
1v
1T!
1H"
1X
0f"
0]"
1A
1Y!
1[!
1\!
0c!
1e!
0D"
1J"
1]#
0\#
1B#
03#
1}
0)!
1g!
1h!
1o!
1w!
1~!
1("
10"
17"
1?"
1m!
1|!
1g
0L#
0W#
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0]
12
0h!
1n!
0(
1h!
0n!
0w!
1y"
0o!
1v!
1w"
0y"
1o!
0v!
1x"
1w!
0x"
0w!
0w"
1w"
#20000
0%
0Q
04!
#30000
1%
1Q
14!
1R"
1P"
1["
0p"
0*#
0,#
0h!
1n!
1w!
15!
0I"
16!
1K!
1Q!
1]!
0G"
10#
0-#
0`"
0b"
1$#
0d"
0w"
1y"
1t
1.!
1,!
1;!
0o!
1v!
0|!
0J"
1L!
1R!
1`!
0H"
1x"
0##
1Z
1m
1o
0w!
1}!
1f"
0_"
0a"
1L#
1C
1:
18
1<!
1w"
0!!
1w!
0\!
1c!
0e!
1^!
0`!
0m!
0~!
1'"
1v"
1W#
1\#
0B#
0w"
0e
0}
1(!
1'!
0("
1/"
00
1h!
1u"
0g
1^
1_
00"
16"
0y"
02
1*
1)
1t"
07"
1>"
1s"
0?"
1r"
#40000
0%
0Q
04!
#50000
1%
1Q
14!
1Z"
1i!
1x!
0["
1p"
0P#
0[#
0o"
0;!
17!
1k!
1z!
1I"
06!
0Q!
1U!
1W!
0]!
1-#
0`#
0\"
1`"
0$#
0N#
0Y#
1##
0t
1u
1;!
07!
08!
1>!
0<!
1l!
1{!
1J"
0R!
0V!
1X!
1Z!
1f!
0^!
1"#
0##
0Z
1Y
1?!
18!
0>!
01#
02#
0_#
1a#
1_"
0M#
0X#
0C
1B
1<!
09!
0"#
0!#
1m!
1|!
0Y!
0[!
10"
06"
17"
0>"
1?"
1@"
0h!
1o!
0v!
0w!
1~!
0'"
1("
0/"
0g!
0?!
1@!
19!
1!#
0u"
0v"
1w"
0x"
1y"
0/#
0r"
0s"
0t"
13#
0L#
0W#
1+!
0*!
0(!
1h!
0n!
00"
0("
1w!
0}!
0?"
07"
0h!
1n!
0w!
1}!
0@!
1s"
1r"
0w"
1u"
1t"
0y"
1[
0\
0^
0~!
0o!
1w"
1y"
0)
0'
1&
1~!
1o!
1x"
1v"
0x"
0v"
1A"
0A"
0.#
1.#
1B"
0B"
#60000
0%
0Q
04!
#70000
1%
1Q
14!
1["
0p"
0I"
16!
0K!
1S!
0U!
0W!
1G"
00#
1`#
1\"
0^"
1b"
1$#
1t
0;!
17!
0J"
0L!
0T!
1V!
0X!
0Z!
0f!
1H"
1##
1Z
08!
1>!
0f"
11#
12#
1_#
0a#
1]"
1a"
1C
0<!
1"#
0@"
1D"
0k!
0z!
1?!
09!
0!#
1N#
1Y#
0]#
1/#
1}
0+!
1*!
0'!
1)!
1J"
0l!
0{!
1g
0[
1\
0_
1M#
1X#
1]
12
0*
1'
0&
1(
0m!
0|!
1L#
1W#
1h!
0n!
1w!
0}!
0w"
0y"
0~!
0o!
1x"
1v"
#80000
0%
0Q
04!
#90000
1%
1Q
14!
0Y"
0Z"
1o"
1n"
18!
0>!
1;!
07!
1=!
1Q!
0`"
0c"
0##
0"#
0u
0v
08!
0?!
1@!
1R!
1!#
1"#
0Y
0X
0_"
0B
0A
1"!
0D"
1d
1]#
1/
1(!
1<!
0@!
0J"
1^
1)
#100000
0%
0Q
04!
#110000
1%
1Q
14!
1Z"
0["
1p"
0o"
0;!
17!
1I"
06!
0=!
0Q!
0S!
1U!
0G"
10#
0\"
1^"
1`"
1c"
0$#
1##
0t
1u
1;!
07!
18!
0<!
1J"
0R!
1T!
0V!
1\!
0H"
0"#
0##
0Z
1Y
08!
1f"
1a#
0]"
1_"
0C
1B
0"!
1<!
19!
1"#
0\!
1k!
1z!
0d
09!
0N#
0Y#
0/
0}
0*!
0(!
0)!
1l!
1{!
0g
0\
0^
0M#
0X#
0]
02
0)
0'
0(
1m!
1|!
0L#
0W#
0h!
1n!
0w!
1}!
1w"
1y"
1~!
1o!
0x"
0v"
#120000
0%
0Q
04!
#130000
1%
1Q
14!
1["
0p"
0I"
16!
1$#
1t
0;!
17!
0J"
1##
1Z
18!
1C
0<!
0"#
19!
#140000
0%
0Q
04!
#150000
1%
1Q
14!
1Y"
0Z"
0["
1p"
1o"
0n"
08!
1>!
1;!
07!
05!
1I"
06!
0U!
1G"
00#
1\"
0$#
1d"
0##
1"#
0t
0u
1v
0;!
18!
0>!
1?!
1<!
09!
0l!
0{!
1J"
1V!
1\!
1H"
0!#
0"#
1##
0Z
0Y
1X
0?!
0f"
0a#
1M#
1X#
0C
0B
1A
0<!
19!
1@!
1!#
1!!
0|!
1Y!
1[!
0c!
1e!
0k!
0m!
0z!
0@!
1N#
1W#
1Y#
0\#
1B#
03#
1L#
1e
1}
1*!
10
1g!
0o!
1v!
0~!
1'"
1("
10"
17"
1?"
1m!
1|!
1g
1\
0L#
0W#
0r"
0s"
0t"
0u"
1v"
1x"
12
1'
0("
1/"
1w!
1h!
0h!
0w!
0y"
0w"
1u"
00"
16"
1w"
1y"
1t"
07"
1>"
1s"
0?"
1r"
#160000
0%
0Q
04!
#170000
1%
1Q
14!
1["
0p"
15!
0I"
16!
1K!
1Q!
1]!
0G"
10#
0-#
0`"
0b"
1$#
0d"
1t
1;!
0|!
0J"
1L!
1R!
1`!
0H"
0##
1Z
1f"
0_"
0a"
1L#
1C
1<!
0!!
1w!
0\!
1c!
0e!
1^!
0`!
1k!
0m!
1z!
0N#
1W#
0Y#
1\#
0B#
0w"
0e
0}
1(!
1'!
00
1l!
1h!
1{!
0g
1^
1_
0M#
0y"
0X#
02
1*
1)
1m!
1|!
0L#
0W#
0h!
0w!
1w"
1y"
#180000
0%
0Q
04!
#190000
1%
1Q
14!
1Z"
0["
1p"
0o"
0;!
17!
1I"
06!
0Q!
1U!
1W!
0]!
1-#
0`#
0\"
1`"
0$#
1##
0t
1u
1;!
07!
08!
1>!
0<!
1J"
0R!
0V!
1X!
1Z!
1f!
0^!
1"#
0##
0Z
1Y
1?!
18!
0>!
01#
02#
0_#
1a#
1_"
0C
1B
1<!
09!
0"#
0!#
0Y!
0[!
10"
06"
17"
0>"
1?"
1@"
1h!
1o!
0v!
1w!
1~!
0'"
1("
0/"
0g!
0?!
1@!
19!
1!#
0u"
0v"
0w"
0x"
0y"
0/#
0r"
0s"
0t"
13#
1+!
0*!
0(!
0h!
00"
0("
0w!
0?"
07"
0@!
1s"
1r"
1w"
1u"
1t"
1y"
1[
0\
0^
0)
0'
1&
#200000
0%
0Q
04!
#210000
1%
1Q
14!
1["
0p"
0I"
16!
0K!
1S!
0U!
0W!
1G"
00#
1`#
1\"
0^"
1b"
1$#
1t
0;!
17!
0J"
0L!
0T!
1V!
0X!
0Z!
0f!
1H"
1##
1Z
08!
1>!
0f"
11#
12#
1_#
0a#
1]"
1a"
1C
0<!
1"#
0@"
1D"
0k!
0z!
1?!
09!
0!#
1N#
1Y#
0]#
1/#
1}
0+!
1*!
0'!
1)!
1J"
0l!
0{!
1g
0[
1\
0_
1M#
1X#
1]
12
0*
1'
0&
1(
0m!
0|!
1L#
1W#
1h!
0n!
1w!
0}!
0w"
0y"
0~!
0o!
1x"
1v"
#220000
0%
0Q
04!
#230000
1%
1Q
14!
0Y"
0Z"
1o"
1n"
18!
0>!
1;!
07!
1=!
1Q!
0`"
0c"
0##
0"#
0u
0v
08!
0?!
1@!
1R!
1!#
1"#
0Y
0X
0_"
0B
0A
1"!
0D"
1d
1]#
1/
1(!
1<!
0@!
0J"
1^
1)
#240000
0%
0Q
04!
#250000
1%
1Q
14!
1Z"
0["
1p"
0o"
0;!
17!
1I"
06!
0=!
0Q!
0S!
1U!
0G"
10#
0\"
1^"
1`"
1c"
0$#
1##
0t
1u
1;!
07!
18!
0<!
1J"
0R!
1T!
0V!
1\!
0H"
0"#
0##
0Z
1Y
08!
1f"
1a#
0]"
1_"
0C
1B
0"!
1<!
19!
1"#
0\!
1k!
1z!
0d
09!
0N#
0Y#
0/
0}
0*!
0(!
0)!
1l!
1{!
0g
0\
0^
0M#
0X#
0]
02
0)
0'
0(
1m!
1|!
0L#
0W#
0h!
1n!
0w!
1}!
1w"
1y"
1~!
1o!
0x"
0v"
#260000
0%
0Q
04!
#270000
1%
1Q
14!
1["
0p"
0I"
16!
1$#
1t
0;!
17!
0J"
1##
1Z
18!
1C
0<!
0"#
19!
#280000
