m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/simulation/modelsim
valuControl
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1700512388
!i10b 1
!s100 ?]=V]:k`b8]KDQSaZiik@1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IlA9fof0WWV`XQKI>V@BfH1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1699546857
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/aluControl.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/aluControl.sv
!i122 7
Z6 L0 1 9
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1700512388.000000
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/aluControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/aluControl.sv|
!i113 1
Z9 o-sv -work work
Z10 !s92 -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture
Z11 tCvgOpt 0
nalu@control
vbranchFlagControl
R1
R2
!i10b 1
!s100 _G9gRk4<GlgM?CgnZflW[1
R3
I]]83BPU;jJO@ThLg`DJ][1
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv
!i122 6
L0 1 4
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/branchFlagControl.sv|
!i113 1
R9
R10
R11
nbranch@flag@control
vbuffer
R1
R2
!i10b 1
!s100 D[H58PP[Ba2:4cK6[6f^?3
R3
IkKm0]DN_[V0L]6Zkn3an`3
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv
!i122 0
L0 1 15
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv|
!i113 1
R9
R10
R11
vcontrolUnit
R1
R2
!i10b 1
!s100 MBR1cl7f225nXTS3?]2kC1
R3
I7Z1>2KWkbYz`JX@FS`Bl53
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/controlUnit.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/controlUnit.sv
!i122 4
L0 1 21
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/controlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/controlUnit.sv|
!i113 1
R9
R10
R11
ncontrol@unit
vimmSrcControl
R1
R2
!i10b 1
!s100 8MRgZhbSUF=XDO3HILClb0
R3
Il8=QFl1W2bd=b^QdhjZO;0
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv
!i122 5
L0 1 8
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/immSrcControl.sv|
!i113 1
R9
R10
R11
nimm@src@control
vinstructionDecode
R1
R2
!i10b 1
!s100 <mPc;5NMMGkLi>d7Wn:A=3
R3
IUVe25m4PRg>X_m4L]Z2<`1
R4
S1
R0
w1700500322
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv
!i122 1
L0 1 58
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode.sv|
!i113 1
R9
R10
R11
ninstruction@decode
vinstructionDecode_tb
R1
Z12 !s110 1700512389
!i10b 1
!s100 M0MdkcXh=Y4:SkWWOKO3=0
R3
ILj=5N7ZMCgZ]VU2k=7=582
R4
S1
R0
w1700512340
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode_tb.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode_tb.sv
!i122 12
L0 1 354
R7
r1
!s85 0
31
Z13 !s108 1700512389.000000
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/instructionDecode_tb.sv|
!i113 1
R9
R10
R11
ninstruction@decode_tb
vmemToRegControl
R1
R2
!i10b 1
!s100 6:ZM5Rd94[oZ;FfEln_680
R3
IK5<;AoWj_kjRP44[hPHOP3
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv
!i122 9
L0 1 10
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memToRegControl.sv|
!i113 1
R9
R10
R11
nmem@to@reg@control
vmemWriteControl
R1
R2
!i10b 1
!s100 50CWfcP>bVkKUZ[:OH6Nn2
R3
IZk1_bO567hahR_a>kP1I51
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv
!i122 8
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memWriteControl.sv|
!i113 1
R9
R10
R11
nmem@write@control
vmodeSelectorUnit
R1
R12
!i10b 1
!s100 G>7EoIc`mTFLDoP<RBX[O1
R3
I<:1O]h=LWmQaT1XCcM7_23
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv
!i122 11
L0 1 17
R7
r1
!s85 0
31
R13
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/modeSelectorUnit.sv|
!i113 1
R9
R10
R11
nmode@selector@unit
vregisterBank
R1
R2
!i10b 1
!s100 k_XCFJLf[QILW`LgX]QGC3
R3
I2zK@>gTO3UP4aTR[HP1L<1
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/registerBank.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/registerBank.sv
!i122 2
L0 1 25
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/registerBank.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/registerBank.sv|
!i113 1
R9
R10
R11
nregister@bank
vregWriteControl
R1
R2
!i10b 1
!s100 3LHLb@VVl;mkOio8]e5<:2
R3
IEO^PoKFYA?z3zmR=1Dz^<2
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv
!i122 10
L0 1 34
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/regWriteControl.sv|
!i113 1
R9
R10
R11
nreg@write@control
vsignExtend
R1
R2
!i10b 1
!s100 I5NCGK<H3eDHZg`C`_aWP2
R3
IlzZ77CciDKc`8=Wma@zf^0
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/signExtend.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/signExtend.sv
!i122 3
L0 1 5
R7
r1
!s85 0
31
R8
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/signExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/signExtend.sv|
!i113 1
R9
R10
R11
nsign@extend
