

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Wed Aug 24 16:18:35 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.561 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4114|     4114|  42.662 us|  42.662 us|  4115|  4115|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_363                                 |convolution1_fix                                 |     3109|     3109|  32.240 us|  32.240 us|  3109|  3109|       no|
        |grp_convolution2_fix_fu_397                                 |convolution2_fix                                 |      762|      762|   7.902 us|   7.902 us|   762|   762|       no|
        |grp_master_fix_Pipeline_Dense2_Loop_fu_473                  |master_fix_Pipeline_Dense2_Loop                  |       23|       23|   0.239 us|   0.239 us|    23|    23|       no|
        |grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499  |master_fix_Pipeline_Initialization_SoftMax_Loop  |       10|       10|   0.104 us|   0.104 us|    10|    10|       no|
        |grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511      |master_fix_Pipeline_Operations_SoftMax_Loop      |       84|       84|   0.871 us|   0.871 us|    84|    84|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Accumulation_SoftMax_Loop  |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 45 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 18 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 46 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 47 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m_3_10_loc = alloca i64 1"   --->   Operation 48 'alloca' 'm_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%m_3_7_loc = alloca i64 1"   --->   Operation 49 'alloca' 'm_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%m_2_03_loc = alloca i64 1"   --->   Operation 50 'alloca' 'm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%m_3_04_loc = alloca i64 1"   --->   Operation 51 'alloca' 'm_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_loc = alloca i64 1"   --->   Operation 52 'alloca' 'den2_V_0_0_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_loc = alloca i64 1"   --->   Operation 53 'alloca' 'den2_V_0_1_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_loc = alloca i64 1"   --->   Operation 54 'alloca' 'den2_V_0_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_loc = alloca i64 1"   --->   Operation 55 'alloca' 'den2_V_0_3_08_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%max1_V_0 = alloca i64 1" [master.cpp:9]   --->   Operation 56 'alloca' 'max1_V_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%den1_0 = alloca i64 1"   --->   Operation 57 'alloca' 'den1_0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i36 %max1_V_0, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 58 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln312 = store i3 0, i3 %i_1" [model_functions.cpp:312]   --->   Operation 59 'store' 'store_ln312' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln312 = store i64 0, i64 %sum" [model_functions.cpp:312]   --->   Operation 60 'store' 'store_ln312' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1_fix, i16 %input_r, i36 %max1_V_0, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:15]   --->   Operation 61 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln16 = call void @convolution2_fix, i36 %max1_V_0, i35 %den1_0, i21 %thirdBias_f_V, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V, i21 %firstDense_f_V" [master.cpp:16]   --->   Operation 62 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln16 = call void @convolution2_fix, i36 %max1_V_0, i35 %den1_0, i21 %thirdBias_f_V, i20 %secondKernel_f_V_0_0, i19 %secondKernel_f_V_0_1, i20 %secondKernel_f_V_0_2, i20 %secondKernel_f_V_0_3, i20 %secondKernel_f_V_0_4, i20 %secondKernel_f_V_0_5, i19 %secondKernel_f_V_0_6, i19 %secondKernel_f_V_0_7, i18 %secondKernel_f_V_1_0, i20 %secondKernel_f_V_1_1, i19 %secondKernel_f_V_1_2, i19 %secondKernel_f_V_1_3, i20 %secondKernel_f_V_1_4, i19 %secondKernel_f_V_1_5, i20 %secondKernel_f_V_1_6, i19 %secondKernel_f_V_1_7, i18 %secondKernel_f_V_2_0, i21 %secondKernel_f_V_2_1, i19 %secondKernel_f_V_2_2, i19 %secondKernel_f_V_2_3, i20 %secondKernel_f_V_2_4, i20 %secondKernel_f_V_2_5, i20 %secondKernel_f_V_2_6, i19 %secondKernel_f_V_2_7, i20 %secondKernel_f_V_3_0, i21 %secondKernel_f_V_3_1, i19 %secondKernel_f_V_3_2, i18 %secondKernel_f_V_3_3, i20 %secondKernel_f_V_3_4, i20 %secondKernel_f_V_3_5, i20 %secondKernel_f_V_3_6, i20 %secondKernel_f_V_3_7, i21 %secondBias_f_V, i21 %firstDense_f_V" [master.cpp:16]   --->   Operation 63 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%den1_0_addr = getelementptr i35 %den1_0, i64 0, i64 0" [model_functions.cpp:291]   --->   Operation 64 'getelementptr' 'den1_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.32ns)   --->   "%den1_0_load = load i4 %den1_0_addr"   --->   Operation 65 'load' 'den1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%den1_0_addr_1 = getelementptr i35 %den1_0, i64 0, i64 1" [model_functions.cpp:291]   --->   Operation 66 'getelementptr' 'den1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (2.32ns)   --->   "%den1_0_load_1 = load i4 %den1_0_addr_1"   --->   Operation 67 'load' 'den1_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 68 [1/2] (2.32ns)   --->   "%den1_0_load = load i4 %den1_0_addr"   --->   Operation 68 'load' 'den1_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_6 : Operation 69 [1/2] (2.32ns)   --->   "%den1_0_load_1 = load i4 %den1_0_addr_1"   --->   Operation 69 'load' 'den1_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%den1_0_addr_2 = getelementptr i35 %den1_0, i64 0, i64 2" [model_functions.cpp:291]   --->   Operation 70 'getelementptr' 'den1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (2.32ns)   --->   "%den1_0_load_2 = load i4 %den1_0_addr_2"   --->   Operation 71 'load' 'den1_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%den1_0_addr_3 = getelementptr i35 %den1_0, i64 0, i64 3" [model_functions.cpp:291]   --->   Operation 72 'getelementptr' 'den1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (2.32ns)   --->   "%den1_0_load_3 = load i4 %den1_0_addr_3"   --->   Operation 73 'load' 'den1_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 74 [1/2] (2.32ns)   --->   "%den1_0_load_2 = load i4 %den1_0_addr_2"   --->   Operation 74 'load' 'den1_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_7 : Operation 75 [1/2] (2.32ns)   --->   "%den1_0_load_3 = load i4 %den1_0_addr_3"   --->   Operation 75 'load' 'den1_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%den1_0_addr_4 = getelementptr i35 %den1_0, i64 0, i64 4" [model_functions.cpp:291]   --->   Operation 76 'getelementptr' 'den1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (2.32ns)   --->   "%den1_0_load_4 = load i4 %den1_0_addr_4"   --->   Operation 77 'load' 'den1_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%den1_0_addr_5 = getelementptr i35 %den1_0, i64 0, i64 5" [model_functions.cpp:291]   --->   Operation 78 'getelementptr' 'den1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.32ns)   --->   "%den1_0_load_5 = load i4 %den1_0_addr_5"   --->   Operation 79 'load' 'den1_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 80 [1/2] (2.32ns)   --->   "%den1_0_load_4 = load i4 %den1_0_addr_4"   --->   Operation 80 'load' 'den1_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_8 : Operation 81 [1/2] (2.32ns)   --->   "%den1_0_load_5 = load i4 %den1_0_addr_5"   --->   Operation 81 'load' 'den1_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%den1_0_addr_6 = getelementptr i35 %den1_0, i64 0, i64 6" [model_functions.cpp:291]   --->   Operation 82 'getelementptr' 'den1_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (2.32ns)   --->   "%den1_0_load_6 = load i4 %den1_0_addr_6"   --->   Operation 83 'load' 'den1_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%den1_0_addr_7 = getelementptr i35 %den1_0, i64 0, i64 7" [model_functions.cpp:291]   --->   Operation 84 'getelementptr' 'den1_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (2.32ns)   --->   "%den1_0_load_7 = load i4 %den1_0_addr_7"   --->   Operation 85 'load' 'den1_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 86 [1/2] (2.32ns)   --->   "%den1_0_load_6 = load i4 %den1_0_addr_6"   --->   Operation 86 'load' 'den1_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 87 [1/2] (2.32ns)   --->   "%den1_0_load_7 = load i4 %den1_0_addr_7"   --->   Operation 87 'load' 'den1_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%den1_0_addr_8 = getelementptr i35 %den1_0, i64 0, i64 8" [model_functions.cpp:291]   --->   Operation 88 'getelementptr' 'den1_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (2.32ns)   --->   "%den1_0_load_8 = load i4 %den1_0_addr_8"   --->   Operation 89 'load' 'den1_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%den1_0_addr_9 = getelementptr i35 %den1_0, i64 0, i64 9" [model_functions.cpp:291]   --->   Operation 90 'getelementptr' 'den1_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [2/2] (2.32ns)   --->   "%den1_0_load_9 = load i4 %den1_0_addr_9"   --->   Operation 91 'load' 'den1_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 92 [1/2] (2.32ns)   --->   "%den1_0_load_8 = load i4 %den1_0_addr_8"   --->   Operation 92 'load' 'den1_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_10 : Operation 93 [1/2] (2.32ns)   --->   "%den1_0_load_9 = load i4 %den1_0_addr_9"   --->   Operation 93 'load' 'den1_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%den1_0_addr_10 = getelementptr i35 %den1_0, i64 0, i64 10" [model_functions.cpp:291]   --->   Operation 94 'getelementptr' 'den1_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (2.32ns)   --->   "%den1_0_load_10 = load i4 %den1_0_addr_10"   --->   Operation 95 'load' 'den1_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%den1_0_addr_11 = getelementptr i35 %den1_0, i64 0, i64 11" [model_functions.cpp:291]   --->   Operation 96 'getelementptr' 'den1_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [2/2] (2.32ns)   --->   "%den1_0_load_11 = load i4 %den1_0_addr_11"   --->   Operation 97 'load' 'den1_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 98 [1/2] (2.32ns)   --->   "%den1_0_load_10 = load i4 %den1_0_addr_10"   --->   Operation 98 'load' 'den1_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 99 [1/2] (2.32ns)   --->   "%den1_0_load_11 = load i4 %den1_0_addr_11"   --->   Operation 99 'load' 'den1_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%den1_0_addr_12 = getelementptr i35 %den1_0, i64 0, i64 12" [model_functions.cpp:291]   --->   Operation 100 'getelementptr' 'den1_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (2.32ns)   --->   "%den1_0_load_12 = load i4 %den1_0_addr_12"   --->   Operation 101 'load' 'den1_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%den1_0_addr_13 = getelementptr i35 %den1_0, i64 0, i64 13" [model_functions.cpp:291]   --->   Operation 102 'getelementptr' 'den1_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (2.32ns)   --->   "%den1_0_load_13 = load i4 %den1_0_addr_13"   --->   Operation 103 'load' 'den1_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 104 [1/2] (2.32ns)   --->   "%den1_0_load_12 = load i4 %den1_0_addr_12"   --->   Operation 104 'load' 'den1_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 105 [1/2] (2.32ns)   --->   "%den1_0_load_13 = load i4 %den1_0_addr_13"   --->   Operation 105 'load' 'den1_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%den1_0_addr_14 = getelementptr i35 %den1_0, i64 0, i64 14" [model_functions.cpp:291]   --->   Operation 106 'getelementptr' 'den1_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (2.32ns)   --->   "%den1_0_load_14 = load i4 %den1_0_addr_14"   --->   Operation 107 'load' 'den1_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%den1_0_addr_15 = getelementptr i35 %den1_0, i64 0, i64 15" [model_functions.cpp:291]   --->   Operation 108 'getelementptr' 'den1_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (2.32ns)   --->   "%den1_0_load_15 = load i4 %den1_0_addr_15"   --->   Operation 109 'load' 'den1_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 110 [1/2] (2.32ns)   --->   "%den1_0_load_14 = load i4 %den1_0_addr_14"   --->   Operation 110 'load' 'den1_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 111 [1/2] (2.32ns)   --->   "%den1_0_load_15 = load i4 %den1_0_addr_15"   --->   Operation 111 'load' 'den1_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_13 : Operation 112 [2/2] (0.00ns)   --->   "%call_ln1169 = call void @master_fix_Pipeline_Dense2_Loop, i35 %den1_0_load, i35 %den1_0_load_1, i35 %den1_0_load_2, i35 %den1_0_load_3, i35 %den1_0_load_4, i35 %den1_0_load_5, i35 %den1_0_load_6, i35 %den1_0_load_7, i35 %den1_0_load_8, i35 %den1_0_load_9, i35 %den1_0_load_10, i35 %den1_0_load_11, i35 %den1_0_load_12, i35 %den1_0_load_13, i35 %den1_0_load_14, i35 %den1_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc"   --->   Operation 112 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln1169 = call void @master_fix_Pipeline_Dense2_Loop, i35 %den1_0_load, i35 %den1_0_load_1, i35 %den1_0_load_2, i35 %den1_0_load_3, i35 %den1_0_load_4, i35 %den1_0_load_5, i35 %den1_0_load_6, i35 %den1_0_load_7, i35 %den1_0_load_8, i35 %den1_0_load_9, i35 %den1_0_load_10, i35 %den1_0_load_11, i35 %den1_0_load_12, i35 %den1_0_load_13, i35 %den1_0_load_14, i35 %den1_0_load_15, i36 %den2_V_0_3_08_loc, i36 %den2_V_0_2_07_loc, i36 %den2_V_0_1_06_loc, i36 %den2_V_0_0_05_loc"   --->   Operation 113 'call' 'call_ln1169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_loc_load = load i36 %den2_V_0_3_08_loc"   --->   Operation 114 'load' 'den2_V_0_3_08_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_loc_load = load i36 %den2_V_0_2_07_loc"   --->   Operation 115 'load' 'den2_V_0_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_loc_load = load i36 %den2_V_0_1_06_loc"   --->   Operation 116 'load' 'den2_V_0_1_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_loc_load = load i36 %den2_V_0_0_05_loc"   --->   Operation 117 'load' 'den2_V_0_0_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Initialization_SoftMax_Loop, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Initialization_SoftMax_Loop, i36 %den2_V_0_0_05_loc_load, i36 %den2_V_0_1_06_loc_load, i36 %den2_V_0_2_07_loc_load, i36 %den2_V_0_3_08_loc_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 120 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%m_3_04_loc_load = load i64 %m_3_04_loc"   --->   Operation 125 'load' 'm_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%m_2_03_loc_load = load i64 %m_2_03_loc"   --->   Operation 126 'load' 'm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%m_3_7_loc_load = load i64 %m_3_7_loc"   --->   Operation 127 'load' 'm_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%m_3_10_loc_load = load i64 %m_3_10_loc"   --->   Operation 128 'load' 'm_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln312 = br void %.preheader2" [model_functions.cpp:312]   --->   Operation 129 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.23>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [model_functions.cpp:314]   --->   Operation 130 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (1.13ns)   --->   "%icmp_ln312 = icmp_eq  i3 %i, i3 4" [model_functions.cpp:312]   --->   Operation 131 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 132 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (1.65ns)   --->   "%add_ln312 = add i3 %i, i3 1" [model_functions.cpp:312]   --->   Operation 133 'add' 'add_ln312' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312, void %.split6, void %.preheader.preheader" [model_functions.cpp:312]   --->   Operation 134 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i3 %i" [model_functions.cpp:314]   --->   Operation 135 'trunc' 'trunc_ln314' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (1.82ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln314" [model_functions.cpp:314]   --->   Operation 136 'mux' 'tmp_s' <Predicate = (!icmp_ln312)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln312 = store i3 %add_ln312, i3 %i_1" [model_functions.cpp:312]   --->   Operation 137 'store' 'store_ln312' <Predicate = (!icmp_ln312)> <Delay = 1.58>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 138 'load' 'sum_load_1' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_18 : Operation 139 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Operations_SoftMax_Loop, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 139 'call' 'call_ln0' <Predicate = (icmp_ln312)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.32>
ST_19 : Operation 140 [18/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 140 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.32>
ST_20 : Operation 141 [17/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 141 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.32>
ST_21 : Operation 142 [16/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 142 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.32>
ST_22 : Operation 143 [15/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 143 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.32>
ST_23 : Operation 144 [14/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 144 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.32>
ST_24 : Operation 145 [13/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 145 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.32>
ST_25 : Operation 146 [12/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 146 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.32>
ST_26 : Operation 147 [11/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 147 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.32>
ST_27 : Operation 148 [10/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 148 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.32>
ST_28 : Operation 149 [9/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 149 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.32>
ST_29 : Operation 150 [8/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 150 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.32>
ST_30 : Operation 151 [7/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 151 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.32>
ST_31 : Operation 152 [6/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 152 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.32>
ST_32 : Operation 153 [5/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 153 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.32>
ST_33 : Operation 154 [4/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 154 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.32>
ST_34 : Operation 155 [3/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 155 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.32>
ST_35 : Operation 156 [2/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 156 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.32>
ST_36 : Operation 157 [1/18] (7.32ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %tmp_s" [model_functions.cpp:314]   --->   Operation 157 'dexp' 'tmp_1' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [model_functions.cpp:314]   --->   Operation 158 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 159 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 160 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 160 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 161 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 161 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 162 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 162 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 163 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 163 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 164 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 164 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 165 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_1" [model_functions.cpp:314]   --->   Operation 165 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.58>
ST_44 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [model_functions.cpp:302]   --->   Operation 166 'specloopname' 'specloopname_ln302' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln314 = store i64 %sum_1, i64 %sum" [model_functions.cpp:314]   --->   Operation 167 'store' 'store_ln314' <Predicate = true> <Delay = 1.58>
ST_44 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 168 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_Operations_SoftMax_Loop, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 169 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [master.cpp:21]   --->   Operation 170 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstBias_f_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ thirdBias_f_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel_f_V_3_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondBias_f_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstDense_f_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                    (alloca           ) [ 0111111111111111111111111111111111111111111110]
i_1                    (alloca           ) [ 0111111111111111111111111111111111111111111110]
m_3_10_loc             (alloca           ) [ 0011111111111111110000000000000000000000000000]
m_3_7_loc              (alloca           ) [ 0011111111111111110000000000000000000000000000]
m_2_03_loc             (alloca           ) [ 0011111111111111110000000000000000000000000000]
m_3_04_loc             (alloca           ) [ 0011111111111111110000000000000000000000000000]
den2_V_0_0_05_loc      (alloca           ) [ 0011111111111111000000000000000000000000000000]
den2_V_0_1_06_loc      (alloca           ) [ 0011111111111111000000000000000000000000000000]
den2_V_0_2_07_loc      (alloca           ) [ 0011111111111111000000000000000000000000000000]
den2_V_0_3_08_loc      (alloca           ) [ 0011111111111111000000000000000000000000000000]
max1_V_0               (alloca           ) [ 0011100000000000000000000000000000000000000000]
den1_0                 (alloca           ) [ 0011111111111000000000000000000000000000000000]
store_ln312            (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln312            (store            ) [ 0000000000000000000000000000000000000000000000]
call_ln15              (call             ) [ 0000000000000000000000000000000000000000000000]
call_ln16              (call             ) [ 0000000000000000000000000000000000000000000000]
den1_0_addr            (getelementptr    ) [ 0000001000000000000000000000000000000000000000]
den1_0_addr_1          (getelementptr    ) [ 0000001000000000000000000000000000000000000000]
den1_0_load            (load             ) [ 0000000111111110000000000000000000000000000000]
den1_0_load_1          (load             ) [ 0000000111111110000000000000000000000000000000]
den1_0_addr_2          (getelementptr    ) [ 0000000100000000000000000000000000000000000000]
den1_0_addr_3          (getelementptr    ) [ 0000000100000000000000000000000000000000000000]
den1_0_load_2          (load             ) [ 0000000011111110000000000000000000000000000000]
den1_0_load_3          (load             ) [ 0000000011111110000000000000000000000000000000]
den1_0_addr_4          (getelementptr    ) [ 0000000010000000000000000000000000000000000000]
den1_0_addr_5          (getelementptr    ) [ 0000000010000000000000000000000000000000000000]
den1_0_load_4          (load             ) [ 0000000001111110000000000000000000000000000000]
den1_0_load_5          (load             ) [ 0000000001111110000000000000000000000000000000]
den1_0_addr_6          (getelementptr    ) [ 0000000001000000000000000000000000000000000000]
den1_0_addr_7          (getelementptr    ) [ 0000000001000000000000000000000000000000000000]
den1_0_load_6          (load             ) [ 0000000000111110000000000000000000000000000000]
den1_0_load_7          (load             ) [ 0000000000111110000000000000000000000000000000]
den1_0_addr_8          (getelementptr    ) [ 0000000000100000000000000000000000000000000000]
den1_0_addr_9          (getelementptr    ) [ 0000000000100000000000000000000000000000000000]
den1_0_load_8          (load             ) [ 0000000000011110000000000000000000000000000000]
den1_0_load_9          (load             ) [ 0000000000011110000000000000000000000000000000]
den1_0_addr_10         (getelementptr    ) [ 0000000000010000000000000000000000000000000000]
den1_0_addr_11         (getelementptr    ) [ 0000000000010000000000000000000000000000000000]
den1_0_load_10         (load             ) [ 0000000000001110000000000000000000000000000000]
den1_0_load_11         (load             ) [ 0000000000001110000000000000000000000000000000]
den1_0_addr_12         (getelementptr    ) [ 0000000000001000000000000000000000000000000000]
den1_0_addr_13         (getelementptr    ) [ 0000000000001000000000000000000000000000000000]
den1_0_load_12         (load             ) [ 0000000000000110000000000000000000000000000000]
den1_0_load_13         (load             ) [ 0000000000000110000000000000000000000000000000]
den1_0_addr_14         (getelementptr    ) [ 0000000000000100000000000000000000000000000000]
den1_0_addr_15         (getelementptr    ) [ 0000000000000100000000000000000000000000000000]
den1_0_load_14         (load             ) [ 0000000000000010000000000000000000000000000000]
den1_0_load_15         (load             ) [ 0000000000000010000000000000000000000000000000]
call_ln1169            (call             ) [ 0000000000000000000000000000000000000000000000]
den2_V_0_3_08_loc_load (load             ) [ 0000000000000000100000000000000000000000000000]
den2_V_0_2_07_loc_load (load             ) [ 0000000000000000100000000000000000000000000000]
den2_V_0_1_06_loc_load (load             ) [ 0000000000000000100000000000000000000000000000]
den2_V_0_0_05_loc_load (load             ) [ 0000000000000000100000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
m_3_04_loc_load        (load             ) [ 0000000000000000001111111111111111111111111111]
m_2_03_loc_load        (load             ) [ 0000000000000000001111111111111111111111111111]
m_3_7_loc_load         (load             ) [ 0000000000000000001111111111111111111111111111]
m_3_10_loc_load        (load             ) [ 0000000000000000001111111111111111111111111111]
br_ln312               (br               ) [ 0000000000000000000000000000000000000000000000]
i                      (load             ) [ 0000000000000000000000000000000000000000000000]
icmp_ln312             (icmp             ) [ 0000000000000000001111111111111111111111111110]
empty                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
add_ln312              (add              ) [ 0000000000000000000000000000000000000000000000]
br_ln312               (br               ) [ 0000000000000000000000000000000000000000000000]
trunc_ln314            (trunc            ) [ 0000000000000000000000000000000000000000000000]
tmp_s                  (mux              ) [ 0000000000000000000111111111111111111000000000]
store_ln312            (store            ) [ 0000000000000000000000000000000000000000000000]
sum_load_1             (load             ) [ 0000000000000000000000000000000000000000000001]
tmp_1                  (dexp             ) [ 0000000000000000000000000000000000000111111100]
sum_load               (load             ) [ 0000000000000000000000000000000000000011111100]
sum_1                  (dadd             ) [ 0000000000000000000000000000000000000000000010]
specloopname_ln302     (specloopname     ) [ 0000000000000000000000000000000000000000000000]
store_ln314            (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000000000000000000000000000]
ret_ln21               (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="firstKernel_f_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="firstKernel_f_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="firstKernel_f_V_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="firstKernel_f_V_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="firstKernel_f_V_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="firstKernel_f_V_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="firstKernel_f_V_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="firstKernel_f_V_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="firstKernel_f_V_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="firstKernel_f_V_3_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="firstKernel_f_V_3_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="firstKernel_f_V_3_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="firstBias_f_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="thirdBias_f_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thirdBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="secondKernel_f_V_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="secondKernel_f_V_0_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="secondKernel_f_V_0_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="secondKernel_f_V_0_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="secondKernel_f_V_0_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="secondKernel_f_V_0_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="secondKernel_f_V_0_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="secondKernel_f_V_0_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_0_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="secondKernel_f_V_1_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="secondKernel_f_V_1_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="secondKernel_f_V_1_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="secondKernel_f_V_1_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="secondKernel_f_V_1_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="secondKernel_f_V_1_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="secondKernel_f_V_1_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="secondKernel_f_V_1_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="secondKernel_f_V_2_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="secondKernel_f_V_2_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="secondKernel_f_V_2_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="secondKernel_f_V_2_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="secondKernel_f_V_2_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="secondKernel_f_V_2_5">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="secondKernel_f_V_2_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="secondKernel_f_V_2_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_2_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="secondKernel_f_V_3_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="secondKernel_f_V_3_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="secondKernel_f_V_3_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="secondKernel_f_V_3_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="secondKernel_f_V_3_4">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="secondKernel_f_V_3_5">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="secondKernel_f_V_3_6">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="secondKernel_f_V_3_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel_f_V_3_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="secondBias_f_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="firstDense_f_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstDense_f_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_fix"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution2_fix"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="master_fix_Pipeline_Dense2_Loop"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="master_fix_Pipeline_Initialization_SoftMax_Loop"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4double.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="master_fix_Pipeline_Operations_SoftMax_Loop"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="sum_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="m_3_10_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_10_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="m_3_7_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_7_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="m_2_03_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_2_03_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="m_3_04_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_04_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="den2_V_0_0_05_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_V_0_0_05_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="den2_V_0_1_06_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_V_0_1_06_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="den2_V_0_2_07_loc_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_V_0_2_07_loc/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="den2_V_0_3_08_loc_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_V_0_3_08_loc/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="max1_V_0_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max1_V_0/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="den1_0_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den1_0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="den1_0_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="239" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="35" slack="0"/>
<pin id="241" dir="1" index="7" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den1_0_load/5 den1_0_load_1/5 den1_0_load_2/6 den1_0_load_3/6 den1_0_load_4/7 den1_0_load_5/7 den1_0_load_6/8 den1_0_load_7/8 den1_0_load_8/9 den1_0_load_9/9 den1_0_load_10/10 den1_0_load_11/10 den1_0_load_12/11 den1_0_load_13/11 den1_0_load_14/12 den1_0_load_15/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="den1_0_addr_1_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_1/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="den1_0_addr_2_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_2/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="den1_0_addr_3_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_3/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="den1_0_addr_4_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_4/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="den1_0_addr_5_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_5/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="den1_0_addr_6_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_6/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="den1_0_addr_7_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_7/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="den1_0_addr_8_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_8/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="den1_0_addr_9_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_9/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="den1_0_addr_10_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_10/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="den1_0_addr_11_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_11/10 "/>
</bind>
</comp>

<comp id="331" class="1004" name="den1_0_addr_12_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_12/11 "/>
</bind>
</comp>

<comp id="339" class="1004" name="den1_0_addr_13_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="5" slack="0"/>
<pin id="343" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_13/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="den1_0_addr_14_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_14/12 "/>
</bind>
</comp>

<comp id="355" class="1004" name="den1_0_addr_15_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_15/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_convolution1_fix_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="0" index="2" bw="36" slack="0"/>
<pin id="367" dir="0" index="3" bw="19" slack="0"/>
<pin id="368" dir="0" index="4" bw="19" slack="0"/>
<pin id="369" dir="0" index="5" bw="20" slack="0"/>
<pin id="370" dir="0" index="6" bw="18" slack="0"/>
<pin id="371" dir="0" index="7" bw="18" slack="0"/>
<pin id="372" dir="0" index="8" bw="18" slack="0"/>
<pin id="373" dir="0" index="9" bw="18" slack="0"/>
<pin id="374" dir="0" index="10" bw="18" slack="0"/>
<pin id="375" dir="0" index="11" bw="18" slack="0"/>
<pin id="376" dir="0" index="12" bw="18" slack="0"/>
<pin id="377" dir="0" index="13" bw="19" slack="0"/>
<pin id="378" dir="0" index="14" bw="19" slack="0"/>
<pin id="379" dir="0" index="15" bw="22" slack="0"/>
<pin id="380" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_convolution2_fix_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="0" slack="0"/>
<pin id="399" dir="0" index="1" bw="36" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="35" slack="2147483647"/>
<pin id="401" dir="0" index="3" bw="21" slack="0"/>
<pin id="402" dir="0" index="4" bw="20" slack="0"/>
<pin id="403" dir="0" index="5" bw="19" slack="0"/>
<pin id="404" dir="0" index="6" bw="20" slack="0"/>
<pin id="405" dir="0" index="7" bw="20" slack="0"/>
<pin id="406" dir="0" index="8" bw="20" slack="0"/>
<pin id="407" dir="0" index="9" bw="20" slack="0"/>
<pin id="408" dir="0" index="10" bw="19" slack="0"/>
<pin id="409" dir="0" index="11" bw="19" slack="0"/>
<pin id="410" dir="0" index="12" bw="18" slack="0"/>
<pin id="411" dir="0" index="13" bw="20" slack="0"/>
<pin id="412" dir="0" index="14" bw="19" slack="0"/>
<pin id="413" dir="0" index="15" bw="19" slack="0"/>
<pin id="414" dir="0" index="16" bw="20" slack="0"/>
<pin id="415" dir="0" index="17" bw="19" slack="0"/>
<pin id="416" dir="0" index="18" bw="20" slack="0"/>
<pin id="417" dir="0" index="19" bw="19" slack="0"/>
<pin id="418" dir="0" index="20" bw="18" slack="0"/>
<pin id="419" dir="0" index="21" bw="21" slack="0"/>
<pin id="420" dir="0" index="22" bw="19" slack="0"/>
<pin id="421" dir="0" index="23" bw="19" slack="0"/>
<pin id="422" dir="0" index="24" bw="20" slack="0"/>
<pin id="423" dir="0" index="25" bw="20" slack="0"/>
<pin id="424" dir="0" index="26" bw="20" slack="0"/>
<pin id="425" dir="0" index="27" bw="19" slack="0"/>
<pin id="426" dir="0" index="28" bw="20" slack="0"/>
<pin id="427" dir="0" index="29" bw="21" slack="0"/>
<pin id="428" dir="0" index="30" bw="19" slack="0"/>
<pin id="429" dir="0" index="31" bw="18" slack="0"/>
<pin id="430" dir="0" index="32" bw="20" slack="0"/>
<pin id="431" dir="0" index="33" bw="20" slack="0"/>
<pin id="432" dir="0" index="34" bw="20" slack="0"/>
<pin id="433" dir="0" index="35" bw="20" slack="0"/>
<pin id="434" dir="0" index="36" bw="21" slack="0"/>
<pin id="435" dir="0" index="37" bw="21" slack="0"/>
<pin id="436" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_master_fix_Pipeline_Dense2_Loop_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="35" slack="7"/>
<pin id="476" dir="0" index="2" bw="35" slack="7"/>
<pin id="477" dir="0" index="3" bw="35" slack="6"/>
<pin id="478" dir="0" index="4" bw="35" slack="6"/>
<pin id="479" dir="0" index="5" bw="35" slack="5"/>
<pin id="480" dir="0" index="6" bw="35" slack="5"/>
<pin id="481" dir="0" index="7" bw="35" slack="4"/>
<pin id="482" dir="0" index="8" bw="35" slack="4"/>
<pin id="483" dir="0" index="9" bw="35" slack="3"/>
<pin id="484" dir="0" index="10" bw="35" slack="3"/>
<pin id="485" dir="0" index="11" bw="35" slack="2"/>
<pin id="486" dir="0" index="12" bw="35" slack="2"/>
<pin id="487" dir="0" index="13" bw="35" slack="1"/>
<pin id="488" dir="0" index="14" bw="35" slack="1"/>
<pin id="489" dir="0" index="15" bw="35" slack="0"/>
<pin id="490" dir="0" index="16" bw="35" slack="0"/>
<pin id="491" dir="0" index="17" bw="36" slack="12"/>
<pin id="492" dir="0" index="18" bw="36" slack="12"/>
<pin id="493" dir="0" index="19" bw="36" slack="12"/>
<pin id="494" dir="0" index="20" bw="36" slack="12"/>
<pin id="495" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1169/13 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="0" slack="0"/>
<pin id="501" dir="0" index="1" bw="36" slack="0"/>
<pin id="502" dir="0" index="2" bw="36" slack="0"/>
<pin id="503" dir="0" index="3" bw="36" slack="0"/>
<pin id="504" dir="0" index="4" bw="36" slack="0"/>
<pin id="505" dir="0" index="5" bw="64" slack="14"/>
<pin id="506" dir="0" index="6" bw="64" slack="14"/>
<pin id="507" dir="0" index="7" bw="64" slack="14"/>
<pin id="508" dir="0" index="8" bw="64" slack="14"/>
<pin id="509" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="0" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="515" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="516" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="517" dir="0" index="5" bw="64" slack="0"/>
<pin id="518" dir="0" index="6" bw="32" slack="0"/>
<pin id="519" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="1"/>
<pin id="525" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/37 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="1"/>
<pin id="529" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="17"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/18 sum_load/37 "/>
</bind>
</comp>

<comp id="536" class="1005" name="reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 sum_load "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln312_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln312_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="den2_V_0_3_08_loc_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="36" slack="14"/>
<pin id="554" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_V_0_3_08_loc_load/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="den2_V_0_2_07_loc_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="36" slack="14"/>
<pin id="558" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_V_0_2_07_loc_load/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="den2_V_0_1_06_loc_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="36" slack="14"/>
<pin id="562" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_V_0_1_06_loc_load/15 "/>
</bind>
</comp>

<comp id="564" class="1004" name="den2_V_0_0_05_loc_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="36" slack="14"/>
<pin id="566" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_V_0_0_05_loc_load/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="m_3_04_loc_load_load_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="16"/>
<pin id="570" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_04_loc_load/17 "/>
</bind>
</comp>

<comp id="571" class="1004" name="m_2_03_loc_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="16"/>
<pin id="573" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_2_03_loc_load/17 "/>
</bind>
</comp>

<comp id="574" class="1004" name="m_3_7_loc_load_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="16"/>
<pin id="576" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_7_loc_load/17 "/>
</bind>
</comp>

<comp id="577" class="1004" name="m_3_10_loc_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="16"/>
<pin id="579" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_10_loc_load/17 "/>
</bind>
</comp>

<comp id="580" class="1004" name="i_load_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="17"/>
<pin id="582" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/18 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln312_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="0"/>
<pin id="585" dir="0" index="1" bw="3" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/18 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln312_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/18 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln314_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln314/18 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_s_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="603" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="604" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="605" dir="0" index="5" bw="2" slack="0"/>
<pin id="606" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln312_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="0" index="1" bw="3" slack="17"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/18 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln314_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="0" index="1" bw="64" slack="43"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln314/44 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sum_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="625" class="1005" name="i_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="m_3_10_loc_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="14"/>
<pin id="634" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="m_3_10_loc "/>
</bind>
</comp>

<comp id="638" class="1005" name="m_3_7_loc_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="14"/>
<pin id="640" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="m_3_7_loc "/>
</bind>
</comp>

<comp id="644" class="1005" name="m_2_03_loc_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="14"/>
<pin id="646" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="m_2_03_loc "/>
</bind>
</comp>

<comp id="650" class="1005" name="m_3_04_loc_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="14"/>
<pin id="652" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="m_3_04_loc "/>
</bind>
</comp>

<comp id="656" class="1005" name="den2_V_0_0_05_loc_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="36" slack="12"/>
<pin id="658" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opset="den2_V_0_0_05_loc "/>
</bind>
</comp>

<comp id="662" class="1005" name="den2_V_0_1_06_loc_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="36" slack="12"/>
<pin id="664" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opset="den2_V_0_1_06_loc "/>
</bind>
</comp>

<comp id="668" class="1005" name="den2_V_0_2_07_loc_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="36" slack="12"/>
<pin id="670" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opset="den2_V_0_2_07_loc "/>
</bind>
</comp>

<comp id="674" class="1005" name="den2_V_0_3_08_loc_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="36" slack="12"/>
<pin id="676" dir="1" index="1" bw="36" slack="12"/>
</pin_list>
<bind>
<opset="den2_V_0_3_08_loc "/>
</bind>
</comp>

<comp id="680" class="1005" name="den1_0_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="1"/>
<pin id="682" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="den1_0_addr_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="den1_0_load_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="35" slack="7"/>
<pin id="692" dir="1" index="1" bw="35" slack="7"/>
</pin_list>
<bind>
<opset="den1_0_load "/>
</bind>
</comp>

<comp id="695" class="1005" name="den1_0_load_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="35" slack="7"/>
<pin id="697" dir="1" index="1" bw="35" slack="7"/>
</pin_list>
<bind>
<opset="den1_0_load_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="den1_0_addr_2_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="1"/>
<pin id="702" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="den1_0_addr_3_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="1"/>
<pin id="707" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_3 "/>
</bind>
</comp>

<comp id="710" class="1005" name="den1_0_load_2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="35" slack="6"/>
<pin id="712" dir="1" index="1" bw="35" slack="6"/>
</pin_list>
<bind>
<opset="den1_0_load_2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="den1_0_load_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="35" slack="6"/>
<pin id="717" dir="1" index="1" bw="35" slack="6"/>
</pin_list>
<bind>
<opset="den1_0_load_3 "/>
</bind>
</comp>

<comp id="720" class="1005" name="den1_0_addr_4_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="4" slack="1"/>
<pin id="722" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_4 "/>
</bind>
</comp>

<comp id="725" class="1005" name="den1_0_addr_5_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="1"/>
<pin id="727" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_5 "/>
</bind>
</comp>

<comp id="730" class="1005" name="den1_0_load_4_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="35" slack="5"/>
<pin id="732" dir="1" index="1" bw="35" slack="5"/>
</pin_list>
<bind>
<opset="den1_0_load_4 "/>
</bind>
</comp>

<comp id="735" class="1005" name="den1_0_load_5_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="35" slack="5"/>
<pin id="737" dir="1" index="1" bw="35" slack="5"/>
</pin_list>
<bind>
<opset="den1_0_load_5 "/>
</bind>
</comp>

<comp id="740" class="1005" name="den1_0_addr_6_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_6 "/>
</bind>
</comp>

<comp id="745" class="1005" name="den1_0_addr_7_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_7 "/>
</bind>
</comp>

<comp id="750" class="1005" name="den1_0_load_6_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="35" slack="4"/>
<pin id="752" dir="1" index="1" bw="35" slack="4"/>
</pin_list>
<bind>
<opset="den1_0_load_6 "/>
</bind>
</comp>

<comp id="755" class="1005" name="den1_0_load_7_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="35" slack="4"/>
<pin id="757" dir="1" index="1" bw="35" slack="4"/>
</pin_list>
<bind>
<opset="den1_0_load_7 "/>
</bind>
</comp>

<comp id="760" class="1005" name="den1_0_addr_8_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="1"/>
<pin id="762" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_8 "/>
</bind>
</comp>

<comp id="765" class="1005" name="den1_0_addr_9_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="1"/>
<pin id="767" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_9 "/>
</bind>
</comp>

<comp id="770" class="1005" name="den1_0_load_8_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="35" slack="3"/>
<pin id="772" dir="1" index="1" bw="35" slack="3"/>
</pin_list>
<bind>
<opset="den1_0_load_8 "/>
</bind>
</comp>

<comp id="775" class="1005" name="den1_0_load_9_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="35" slack="3"/>
<pin id="777" dir="1" index="1" bw="35" slack="3"/>
</pin_list>
<bind>
<opset="den1_0_load_9 "/>
</bind>
</comp>

<comp id="780" class="1005" name="den1_0_addr_10_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="1"/>
<pin id="782" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_10 "/>
</bind>
</comp>

<comp id="785" class="1005" name="den1_0_addr_11_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="1"/>
<pin id="787" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_11 "/>
</bind>
</comp>

<comp id="790" class="1005" name="den1_0_load_10_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="35" slack="2"/>
<pin id="792" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="den1_0_load_10 "/>
</bind>
</comp>

<comp id="795" class="1005" name="den1_0_load_11_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="35" slack="2"/>
<pin id="797" dir="1" index="1" bw="35" slack="2"/>
</pin_list>
<bind>
<opset="den1_0_load_11 "/>
</bind>
</comp>

<comp id="800" class="1005" name="den1_0_addr_12_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="1"/>
<pin id="802" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_12 "/>
</bind>
</comp>

<comp id="805" class="1005" name="den1_0_addr_13_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="1"/>
<pin id="807" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_13 "/>
</bind>
</comp>

<comp id="810" class="1005" name="den1_0_load_12_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="35" slack="1"/>
<pin id="812" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_load_12 "/>
</bind>
</comp>

<comp id="815" class="1005" name="den1_0_load_13_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="35" slack="1"/>
<pin id="817" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_load_13 "/>
</bind>
</comp>

<comp id="820" class="1005" name="den1_0_addr_14_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="1"/>
<pin id="822" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_14 "/>
</bind>
</comp>

<comp id="825" class="1005" name="den1_0_addr_15_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="1"/>
<pin id="827" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_15 "/>
</bind>
</comp>

<comp id="830" class="1005" name="den1_0_load_14_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="35" slack="1"/>
<pin id="832" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_load_14 "/>
</bind>
</comp>

<comp id="835" class="1005" name="den1_0_load_15_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="35" slack="1"/>
<pin id="837" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_load_15 "/>
</bind>
</comp>

<comp id="867" class="1005" name="tmp_s_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="1"/>
<pin id="869" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="1"/>
<pin id="874" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="sum_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="1"/>
<pin id="879" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="100" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="102" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="102" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="102" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="102" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="102" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="102" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="112" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="226" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="248"><net_src comp="112" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="256"><net_src comp="112" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="114" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="264"><net_src comp="112" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="116" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="272"><net_src comp="112" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="118" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="280"><net_src comp="112" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="120" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="288"><net_src comp="112" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="122" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="296"><net_src comp="112" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="124" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="304"><net_src comp="112" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="126" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="312"><net_src comp="112" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="128" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="320"><net_src comp="112" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="130" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="322"><net_src comp="315" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="328"><net_src comp="112" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="132" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="336"><net_src comp="112" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="134" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="338"><net_src comp="331" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="344"><net_src comp="112" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="136" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="352"><net_src comp="112" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="138" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="360"><net_src comp="112" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="140" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="362"><net_src comp="355" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="381"><net_src comp="104" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="383"><net_src comp="218" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="384"><net_src comp="4" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="385"><net_src comp="6" pin="0"/><net_sink comp="363" pin=4"/></net>

<net id="386"><net_src comp="8" pin="0"/><net_sink comp="363" pin=5"/></net>

<net id="387"><net_src comp="10" pin="0"/><net_sink comp="363" pin=6"/></net>

<net id="388"><net_src comp="12" pin="0"/><net_sink comp="363" pin=7"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="363" pin=8"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="363" pin=9"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="363" pin=10"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="363" pin=11"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="363" pin=12"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="363" pin=13"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="363" pin=14"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="363" pin=15"/></net>

<net id="437"><net_src comp="110" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="438"><net_src comp="30" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="439"><net_src comp="32" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="397" pin=5"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="397" pin=6"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="397" pin=7"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="397" pin=8"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="397" pin=9"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="397" pin=10"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="397" pin=11"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="397" pin=12"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="397" pin=13"/></net>

<net id="449"><net_src comp="52" pin="0"/><net_sink comp="397" pin=14"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="397" pin=15"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="397" pin=16"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="397" pin=17"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="397" pin=18"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="397" pin=19"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="397" pin=20"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="397" pin=21"/></net>

<net id="457"><net_src comp="68" pin="0"/><net_sink comp="397" pin=22"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="397" pin=23"/></net>

<net id="459"><net_src comp="72" pin="0"/><net_sink comp="397" pin=24"/></net>

<net id="460"><net_src comp="74" pin="0"/><net_sink comp="397" pin=25"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="397" pin=26"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="397" pin=27"/></net>

<net id="463"><net_src comp="80" pin="0"/><net_sink comp="397" pin=28"/></net>

<net id="464"><net_src comp="82" pin="0"/><net_sink comp="397" pin=29"/></net>

<net id="465"><net_src comp="84" pin="0"/><net_sink comp="397" pin=30"/></net>

<net id="466"><net_src comp="86" pin="0"/><net_sink comp="397" pin=31"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="397" pin=32"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="397" pin=33"/></net>

<net id="469"><net_src comp="92" pin="0"/><net_sink comp="397" pin=34"/></net>

<net id="470"><net_src comp="94" pin="0"/><net_sink comp="397" pin=35"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="397" pin=36"/></net>

<net id="472"><net_src comp="98" pin="0"/><net_sink comp="397" pin=37"/></net>

<net id="496"><net_src comp="142" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="497"><net_src comp="233" pin="7"/><net_sink comp="473" pin=15"/></net>

<net id="498"><net_src comp="233" pin="3"/><net_sink comp="473" pin=16"/></net>

<net id="510"><net_src comp="144" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="520"><net_src comp="170" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="2" pin="0"/><net_sink comp="511" pin=6"/></net>

<net id="530"><net_src comp="172" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="511" pin=5"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="511" pin=5"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="546"><net_src comp="106" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="108" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="559"><net_src comp="556" pin="1"/><net_sink comp="499" pin=3"/></net>

<net id="563"><net_src comp="560" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="567"><net_src comp="564" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="162" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="580" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="166" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="580" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="168" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="595" pin="1"/><net_sink comp="599" pin=5"/></net>

<net id="613"><net_src comp="589" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="621"><net_src comp="178" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="628"><net_src comp="182" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="635"><net_src comp="186" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="499" pin=8"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="641"><net_src comp="190" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="499" pin=7"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="647"><net_src comp="194" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="499" pin=6"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="653"><net_src comp="198" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="499" pin=5"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="659"><net_src comp="202" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="473" pin=20"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="665"><net_src comp="206" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="473" pin=19"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="671"><net_src comp="210" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="473" pin=18"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="677"><net_src comp="214" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="473" pin=17"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="683"><net_src comp="226" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="688"><net_src comp="243" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="693"><net_src comp="233" pin="7"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="698"><net_src comp="233" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="703"><net_src comp="251" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="708"><net_src comp="259" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="713"><net_src comp="233" pin="7"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="473" pin=3"/></net>

<net id="718"><net_src comp="233" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="473" pin=4"/></net>

<net id="723"><net_src comp="267" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="728"><net_src comp="275" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="733"><net_src comp="233" pin="7"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="473" pin=5"/></net>

<net id="738"><net_src comp="233" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="473" pin=6"/></net>

<net id="743"><net_src comp="283" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="748"><net_src comp="291" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="753"><net_src comp="233" pin="7"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="473" pin=7"/></net>

<net id="758"><net_src comp="233" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="473" pin=8"/></net>

<net id="763"><net_src comp="299" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="768"><net_src comp="307" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="773"><net_src comp="233" pin="7"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="473" pin=9"/></net>

<net id="778"><net_src comp="233" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="473" pin=10"/></net>

<net id="783"><net_src comp="315" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="788"><net_src comp="323" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="793"><net_src comp="233" pin="7"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="473" pin=11"/></net>

<net id="798"><net_src comp="233" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="473" pin=12"/></net>

<net id="803"><net_src comp="331" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="808"><net_src comp="339" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="813"><net_src comp="233" pin="7"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="473" pin=13"/></net>

<net id="818"><net_src comp="233" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="473" pin=14"/></net>

<net id="823"><net_src comp="347" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="828"><net_src comp="355" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="833"><net_src comp="233" pin="7"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="473" pin=15"/></net>

<net id="838"><net_src comp="233" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="473" pin=16"/></net>

<net id="870"><net_src comp="599" pin="6"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="875"><net_src comp="526" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="880"><net_src comp="522" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="614" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {18 45 }
 - Input state : 
	Port: master_fix : input_r | {1 2 }
	Port: master_fix : firstKernel_f_V_0_0 | {1 2 }
	Port: master_fix : firstKernel_f_V_0_1 | {1 2 }
	Port: master_fix : firstKernel_f_V_0_2 | {1 2 }
	Port: master_fix : firstKernel_f_V_1_0 | {1 2 }
	Port: master_fix : firstKernel_f_V_1_1 | {1 2 }
	Port: master_fix : firstKernel_f_V_1_2 | {1 2 }
	Port: master_fix : firstKernel_f_V_2_0 | {1 2 }
	Port: master_fix : firstKernel_f_V_2_1 | {1 2 }
	Port: master_fix : firstKernel_f_V_2_2 | {1 2 }
	Port: master_fix : firstKernel_f_V_3_0 | {1 2 }
	Port: master_fix : firstKernel_f_V_3_1 | {1 2 }
	Port: master_fix : firstKernel_f_V_3_2 | {1 2 }
	Port: master_fix : firstBias_f_V | {1 2 }
	Port: master_fix : thirdBias_f_V | {3 4 }
	Port: master_fix : secondKernel_f_V_0_0 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_1 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_2 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_3 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_4 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_5 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_6 | {3 4 }
	Port: master_fix : secondKernel_f_V_0_7 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_0 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_1 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_2 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_3 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_4 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_5 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_6 | {3 4 }
	Port: master_fix : secondKernel_f_V_1_7 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_0 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_1 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_2 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_3 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_4 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_5 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_6 | {3 4 }
	Port: master_fix : secondKernel_f_V_2_7 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_0 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_1 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_2 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_3 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_4 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_5 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_6 | {3 4 }
	Port: master_fix : secondKernel_f_V_3_7 | {3 4 }
	Port: master_fix : secondBias_f_V | {3 4 }
	Port: master_fix : firstDense_f_V | {3 4 }
  - Chain level:
	State 1
		call_ln15 : 1
		store_ln312 : 1
		store_ln312 : 1
	State 2
	State 3
	State 4
	State 5
		den1_0_load : 1
		den1_0_load_1 : 1
	State 6
		den1_0_load_2 : 1
		den1_0_load_3 : 1
	State 7
		den1_0_load_4 : 1
		den1_0_load_5 : 1
	State 8
		den1_0_load_6 : 1
		den1_0_load_7 : 1
	State 9
		den1_0_load_8 : 1
		den1_0_load_9 : 1
	State 10
		den1_0_load_10 : 1
		den1_0_load_11 : 1
	State 11
		den1_0_load_12 : 1
		den1_0_load_13 : 1
	State 12
		den1_0_load_14 : 1
		den1_0_load_15 : 1
	State 13
		call_ln1169 : 1
	State 14
	State 15
		call_ln0 : 1
	State 16
	State 17
	State 18
		icmp_ln312 : 1
		add_ln312 : 1
		br_ln312 : 2
		trunc_ln314 : 1
		tmp_s : 2
		store_ln312 : 2
		call_ln0 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		sum_1 : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_convolution1_fix_fu_363                |    25   | 68.9998 |   6143  |   4878  |
|          |                 grp_convolution2_fix_fu_397                |   160   | 260.432 |  30799  |  17490  |
|   call   |         grp_master_fix_Pipeline_Dense2_Loop_fu_473         |    64   |  25.408 |   7426  |   3815  |
|          | grp_master_fix_Pipeline_Initialization_SoftMax_Loop_fu_499 |    0    |    0    |   515   |   1482  |
|          |   grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511   |    26   |    0    |   1812  |   2638  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dexp   |                         grp_fu_526                         |    26   |    0    |   1549  |   2599  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                         grp_fu_522                         |    3    |    0    |   630   |   1141  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                        tmp_s_fu_599                        |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                      add_ln312_fu_589                      |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln312_fu_583                     |    0    |    0    |    0    |    8    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     trunc_ln314_fu_595                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |   304   |  354.84 |  48874  |  34082  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|       den1_0       |    0   |   70   |    9   |    0   |
|    firstBias_f_V   |    0   |   22   |    3   |    -   |
|   firstDense_f_V   |   90   |    0   |    0   |    -   |
| firstKernel_f_V_0_0|    0   |   19   |    3   |    -   |
| firstKernel_f_V_0_1|    0   |   19   |    3   |    -   |
| firstKernel_f_V_0_2|    0   |   20   |    3   |    -   |
| firstKernel_f_V_1_0|    0   |   18   |    3   |    -   |
| firstKernel_f_V_1_1|    0   |   18   |    3   |    -   |
| firstKernel_f_V_1_2|    0   |   18   |    3   |    -   |
| firstKernel_f_V_2_0|    0   |   18   |    3   |    -   |
| firstKernel_f_V_2_1|    0   |   18   |    3   |    -   |
| firstKernel_f_V_2_2|    0   |   18   |    3   |    -   |
| firstKernel_f_V_3_0|    0   |   18   |    3   |    -   |
| firstKernel_f_V_3_1|    0   |   19   |    3   |    -   |
| firstKernel_f_V_3_2|    0   |   19   |    3   |    -   |
|      max1_V_0      |   30   |    0   |    0   |    0   |
|   secondBias_f_V   |    0   |   21   |    6   |    -   |
|secondKernel_f_V_0_0|    0   |   20   |    5   |    -   |
|secondKernel_f_V_0_1|    0   |   19   |    5   |    -   |
|secondKernel_f_V_0_2|    0   |   20   |    5   |    -   |
|secondKernel_f_V_0_3|    0   |   20   |    5   |    -   |
|secondKernel_f_V_0_4|    0   |   20   |    5   |    -   |
|secondKernel_f_V_0_5|    0   |   20   |    5   |    -   |
|secondKernel_f_V_0_6|    0   |   19   |    5   |    -   |
|secondKernel_f_V_0_7|    0   |   19   |    5   |    -   |
|secondKernel_f_V_1_0|    0   |   18   |    5   |    -   |
|secondKernel_f_V_1_1|    0   |   20   |    5   |    -   |
|secondKernel_f_V_1_2|    0   |   19   |    5   |    -   |
|secondKernel_f_V_1_3|    0   |   19   |    5   |    -   |
|secondKernel_f_V_1_4|    0   |   20   |    5   |    -   |
|secondKernel_f_V_1_5|    0   |   19   |    5   |    -   |
|secondKernel_f_V_1_6|    0   |   20   |    5   |    -   |
|secondKernel_f_V_1_7|    0   |   19   |    5   |    -   |
|secondKernel_f_V_2_0|    0   |   18   |    5   |    -   |
|secondKernel_f_V_2_1|    0   |   21   |    6   |    -   |
|secondKernel_f_V_2_2|    0   |   19   |    5   |    -   |
|secondKernel_f_V_2_3|    0   |   19   |    5   |    -   |
|secondKernel_f_V_2_4|    0   |   20   |    5   |    -   |
|secondKernel_f_V_2_5|    0   |   20   |    5   |    -   |
|secondKernel_f_V_2_6|    0   |   20   |    5   |    -   |
|secondKernel_f_V_2_7|    0   |   19   |    5   |    -   |
|secondKernel_f_V_3_0|    0   |   20   |    5   |    -   |
|secondKernel_f_V_3_1|    0   |   21   |    6   |    -   |
|secondKernel_f_V_3_2|    0   |   19   |    5   |    -   |
|secondKernel_f_V_3_3|    0   |   18   |    5   |    -   |
|secondKernel_f_V_3_4|    0   |   20   |    5   |    -   |
|secondKernel_f_V_3_5|    0   |   20   |    5   |    -   |
|secondKernel_f_V_3_6|    0   |   20   |    5   |    -   |
|secondKernel_f_V_3_7|    0   |   20   |    5   |    -   |
|    thirdBias_f_V   |    0   |   21   |    6   |    -   |
+--------------------+--------+--------+--------+--------+
|        Total       |   120  |   981  |   222  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  den1_0_addr_10_reg_780 |    4   |
|  den1_0_addr_11_reg_785 |    4   |
|  den1_0_addr_12_reg_800 |    4   |
|  den1_0_addr_13_reg_805 |    4   |
|  den1_0_addr_14_reg_820 |    4   |
|  den1_0_addr_15_reg_825 |    4   |
|  den1_0_addr_1_reg_685  |    4   |
|  den1_0_addr_2_reg_700  |    4   |
|  den1_0_addr_3_reg_705  |    4   |
|  den1_0_addr_4_reg_720  |    4   |
|  den1_0_addr_5_reg_725  |    4   |
|  den1_0_addr_6_reg_740  |    4   |
|  den1_0_addr_7_reg_745  |    4   |
|  den1_0_addr_8_reg_760  |    4   |
|  den1_0_addr_9_reg_765  |    4   |
|   den1_0_addr_reg_680   |    4   |
|  den1_0_load_10_reg_790 |   35   |
|  den1_0_load_11_reg_795 |   35   |
|  den1_0_load_12_reg_810 |   35   |
|  den1_0_load_13_reg_815 |   35   |
|  den1_0_load_14_reg_830 |   35   |
|  den1_0_load_15_reg_835 |   35   |
|  den1_0_load_1_reg_695  |   35   |
|  den1_0_load_2_reg_710  |   35   |
|  den1_0_load_3_reg_715  |   35   |
|  den1_0_load_4_reg_730  |   35   |
|  den1_0_load_5_reg_735  |   35   |
|  den1_0_load_6_reg_750  |   35   |
|  den1_0_load_7_reg_755  |   35   |
|  den1_0_load_8_reg_770  |   35   |
|  den1_0_load_9_reg_775  |   35   |
|   den1_0_load_reg_690   |   35   |
|den2_V_0_0_05_loc_reg_656|   36   |
|den2_V_0_1_06_loc_reg_662|   36   |
|den2_V_0_2_07_loc_reg_668|   36   |
|den2_V_0_3_08_loc_reg_674|   36   |
|       i_1_reg_625       |    3   |
|    m_2_03_loc_reg_644   |   64   |
|    m_3_04_loc_reg_650   |   64   |
|    m_3_10_loc_reg_632   |   64   |
|    m_3_7_loc_reg_638    |   64   |
|         reg_536         |   64   |
|      sum_1_reg_877      |   64   |
|       sum_reg_618       |   64   |
|      tmp_1_reg_872      |   64   |
|      tmp_s_reg_867      |   64   |
+-------------------------+--------+
|          Total          |  1347  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_access_fu_233                   |  p0  |  16  |   4  |   64   ||    65   |
|                    grp_access_fu_233                   |  p2  |  16  |   0  |    0   ||    65   |
|       grp_master_fix_Pipeline_Dense2_Loop_fu_473       |  p15 |   2  |  35  |   70   ||    9    |
|       grp_master_fix_Pipeline_Dense2_Loop_fu_473       |  p16 |   2  |  35  |   70   ||    9    |
| grp_master_fix_Pipeline_Operations_SoftMax_Loop_fu_511 |  p5  |   2  |  64  |   128  ||    9    |
|                       grp_fu_522                       |  p0  |   2  |  64  |   128  ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   460  ||  10.48  ||   166   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   304  |   354  |  48874 |  34082 |    -   |
|   Memory  |   120  |    -   |    -   |   981  |   222  |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   166  |    -   |
|  Register |    -   |    -   |    -   |  1347  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   120  |   304  |   365  |  51202 |  34470 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
