

================================================================
== Vitis HLS Report for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'
================================================================
* Date:           Fri Dec  9 11:05:08 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.812 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      131|  10.000 ns|  0.655 us|    2|  131|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_63_1_VITIS_LOOP_66_2  |        0|      129|         4|          2|          2|  0 ~ 64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     444|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     170|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     273|     614|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_264_p2       |         +|   0|  0|  77|          70|           1|
    |add_ln63_fu_276_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln66_fu_378_p2         |         +|   0|  0|  71|          64|           3|
    |add_ln70_1_fu_396_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln70_fu_340_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln71_fu_367_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln72_1_fu_444_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln72_fu_414_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln73_fu_429_p2         |         +|   0|  0|  19|          12|          12|
    |icmp_ln1027_5_fu_282_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln1027_fu_259_p2      |      icmp|   0|  0|  30|          70|          70|
    |or_ln71_fu_361_p2          |        or|   0|  0|  12|          12|           1|
    |or_ln72_1_fu_439_p2        |        or|   0|  0|  10|          10|           1|
    |or_ln72_fu_409_p2          |        or|   0|  0|  12|          12|           2|
    |or_ln73_fu_424_p2          |        or|   0|  0|  12|          12|           2|
    |select_ln1027_3_fu_287_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1027_fu_323_p3    |    select|   0|  0|  56|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 444|         393|         287|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |I_address0                        |  14|          3|   12|         36|
    |I_address1                        |  14|          3|   12|         36|
    |X_0_0_address0                    |  14|          3|   10|         30|
    |X_0_1_address0                    |  14|          3|   10|         30|
    |X_1_0_address0                    |  14|          3|   10|         30|
    |X_1_1_address0                    |  14|          3|   10|         30|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |indvar_flatten17_fu_92            |   9|          2|   70|        140|
    |x1_fu_88                          |   9|          2|    8|         16|
    |y1_fu_84                          |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 170|         37|  212|        489|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln72_1_reg_554                    |   9|   0|   10|          1|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln1027_5_reg_497                 |   1|   0|    1|          0|
    |icmp_ln1027_reg_488                   |   1|   0|    1|          0|
    |indvar_flatten17_fu_92                |  70|   0|   70|          0|
    |lshr_ln70_1_reg_533                   |  10|   0|   10|          0|
    |p_cast31_mid2_v_reg_507               |   5|   0|    5|          0|
    |tmp_s_reg_522                         |   6|   0|   12|          6|
    |trunc_ln1027_2_reg_512                |   1|   0|    1|          0|
    |trunc_ln1027_2_reg_512_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln1027_reg_516                  |  12|   0|   12|          0|
    |trunc_ln70_reg_502                    |   6|   0|    6|          0|
    |x1_fu_88                              |   8|   0|    8|          0|
    |y1_fu_84                              |  64|   0|   64|          0|
    |y1_load_reg_492                       |  64|   0|   64|          0|
    |zext_ln63_cast_reg_483                |   8|   0|   64|         56|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 273|   0|  336|         63|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2|  return value|
|mul_ln63        |   in|   70|     ap_none|                                              mul_ln63|        scalar|
|zext_ln63       |   in|    8|     ap_none|                                             zext_ln63|        scalar|
|I_address0      |  out|   12|   ap_memory|                                                     I|         array|
|I_ce0           |  out|    1|   ap_memory|                                                     I|         array|
|I_q0            |   in|   32|   ap_memory|                                                     I|         array|
|I_address1      |  out|   12|   ap_memory|                                                     I|         array|
|I_ce1           |  out|    1|   ap_memory|                                                     I|         array|
|I_q1            |   in|   32|   ap_memory|                                                     I|         array|
|X_0_0_address0  |  out|   10|   ap_memory|                                                 X_0_0|         array|
|X_0_0_ce0       |  out|    1|   ap_memory|                                                 X_0_0|         array|
|X_0_0_we0       |  out|    1|   ap_memory|                                                 X_0_0|         array|
|X_0_0_d0        |  out|   32|   ap_memory|                                                 X_0_0|         array|
|X_0_1_address0  |  out|   10|   ap_memory|                                                 X_0_1|         array|
|X_0_1_ce0       |  out|    1|   ap_memory|                                                 X_0_1|         array|
|X_0_1_we0       |  out|    1|   ap_memory|                                                 X_0_1|         array|
|X_0_1_d0        |  out|   32|   ap_memory|                                                 X_0_1|         array|
|X_1_0_address0  |  out|   10|   ap_memory|                                                 X_1_0|         array|
|X_1_0_ce0       |  out|    1|   ap_memory|                                                 X_1_0|         array|
|X_1_0_we0       |  out|    1|   ap_memory|                                                 X_1_0|         array|
|X_1_0_d0        |  out|   32|   ap_memory|                                                 X_1_0|         array|
|X_1_1_address0  |  out|   10|   ap_memory|                                                 X_1_1|         array|
|X_1_1_ce0       |  out|    1|   ap_memory|                                                 X_1_1|         array|
|X_1_1_we0       |  out|    1|   ap_memory|                                                 X_1_1|         array|
|X_1_1_d0        |  out|   32|   ap_memory|                                                 X_1_1|         array|
+----------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y1 = alloca i32 1"   --->   Operation 7 'alloca' 'y1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 8 'alloca' 'x1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln63_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln63"   --->   Operation 10 'read' 'zext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln63_read = read i70 @_ssdm_op_Read.ap_auto.i70, i70 %mul_ln63"   --->   Operation 11 'read' 'mul_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln63_cast = zext i8 %zext_ln63_read"   --->   Operation 12 'zext' 'zext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i70 0, i70 %indvar_flatten17"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %x1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %y1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc194"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i70 %indvar_flatten17"   --->   Operation 22 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.47ns)   --->   "%icmp_ln1027 = icmp_eq  i70 %indvar_flatten17_load, i70 %mul_ln63_read"   --->   Operation 23 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.49ns)   --->   "%add_ln1027 = add i70 %indvar_flatten17_load, i70 1"   --->   Operation 24 'add' 'add_ln1027' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc197, void %if.end199.loopexit.exitStub"   --->   Operation 25 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%y1_load = load i64 %y1"   --->   Operation 26 'load' 'y1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x1_load = load i8 %x1" [src/fft.cpp:63]   --->   Operation 27 'load' 'x1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln63 = add i8 %x1_load, i8 1" [src/fft.cpp:63]   --->   Operation 28 'add' 'add_ln63' <Predicate = (!icmp_ln1027)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln1027_5 = icmp_ult  i64 %y1_load, i64 %zext_ln63_cast"   --->   Operation 29 'icmp' 'icmp_ln1027_5' <Predicate = (!icmp_ln1027)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_5, i8 %x1_load, i8 %add_ln63"   --->   Operation 30 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i8 %select_ln1027_3" [src/fft.cpp:70]   --->   Operation 31 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast31_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln1027_3, i32 1, i32 5"   --->   Operation 32 'partselect' 'p_cast31_mid2_v' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1027_2 = trunc i8 %select_ln1027_3"   --->   Operation 33 'trunc' 'trunc_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %trunc_ln1027_2, void %arrayidx1938.12258.case.0, void %arrayidx1938.12258.case.1" [src/fft.cpp:70]   --->   Operation 34 'br' 'br_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln66 = store i70 %add_ln1027, i70 %indvar_flatten17" [src/fft.cpp:66]   --->   Operation 35 'store' 'store_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln66 = store i8 %select_ln1027_3, i8 %x1" [src/fft.cpp:66]   --->   Operation 36 'store' 'store_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 37 [1/1] (0.49ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_5, i64 %y1_load, i64 0"   --->   Operation 37 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i64 %select_ln1027"   --->   Operation 38 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln70, i6 0" [src/fft.cpp:70]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.96ns)   --->   "%add_ln70 = add i12 %tmp_s, i12 %trunc_ln1027" [src/fft.cpp:70]   --->   Operation 40 'add' 'add_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i12 %add_ln70" [src/fft.cpp:70]   --->   Operation 41 'zext' 'zext_ln70' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%I_addr_4 = getelementptr i32 %I, i64 0, i64 %zext_ln70" [src/fft.cpp:70]   --->   Operation 42 'getelementptr' 'I_addr_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.35ns)   --->   "%I_load_4 = load i12 %I_addr_4" [src/fft.cpp:70]   --->   Operation 43 'load' 'I_load_4' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln70_1 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %select_ln1027, i32 1, i32 10" [src/fft.cpp:70]   --->   Operation 44 'partselect' 'lshr_ln70_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln71)   --->   "%or_ln71 = or i12 %trunc_ln1027, i12 1" [src/fft.cpp:71]   --->   Operation 45 'or' 'or_ln71' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln71 = add i12 %tmp_s, i12 %or_ln71" [src/fft.cpp:71]   --->   Operation 46 'add' 'add_ln71' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i12 %add_ln71" [src/fft.cpp:71]   --->   Operation 47 'zext' 'zext_ln71' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%I_addr_5 = getelementptr i32 %I, i64 0, i64 %zext_ln71" [src/fft.cpp:71]   --->   Operation 48 'getelementptr' 'I_addr_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.35ns)   --->   "%I_load_5 = load i12 %I_addr_5" [src/fft.cpp:71]   --->   Operation 49 'load' 'I_load_5' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 50 [1/1] (1.47ns)   --->   "%add_ln66 = add i64 %select_ln1027, i64 4" [src/fft.cpp:66]   --->   Operation 50 'add' 'add_ln66' <Predicate = (!icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln66 = store i64 %add_ln66, i64 %y1" [src/fft.cpp:66]   --->   Operation 51 'store' 'store_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc194" [src/fft.cpp:66]   --->   Operation 52 'br' 'br_ln66' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_cast31_mid2_v, i5 0" [src/fft.cpp:70]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (1.35ns)   --->   "%I_load_4 = load i12 %I_addr_4" [src/fft.cpp:70]   --->   Operation 54 'load' 'I_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 55 [1/1] (0.93ns)   --->   "%add_ln70_1 = add i10 %tmp_7, i10 %lshr_ln70_1" [src/fft.cpp:70]   --->   Operation 55 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i10 %add_ln70_1" [src/fft.cpp:70]   --->   Operation 56 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%X_0_0_addr = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln70_2" [src/fft.cpp:70]   --->   Operation 57 'getelementptr' 'X_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%X_0_1_addr = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln70_2" [src/fft.cpp:71]   --->   Operation 58 'getelementptr' 'X_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%X_1_0_addr = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln70_2" [src/fft.cpp:70]   --->   Operation 59 'getelementptr' 'X_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%X_1_1_addr = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln70_2" [src/fft.cpp:71]   --->   Operation 60 'getelementptr' 'X_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln72)   --->   "%or_ln72 = or i12 %trunc_ln1027, i12 2" [src/fft.cpp:72]   --->   Operation 61 'or' 'or_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln72 = add i12 %tmp_s, i12 %or_ln72" [src/fft.cpp:72]   --->   Operation 62 'add' 'add_ln72' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i12 %add_ln72" [src/fft.cpp:72]   --->   Operation 63 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%I_addr_6 = getelementptr i32 %I, i64 0, i64 %zext_ln72" [src/fft.cpp:72]   --->   Operation 64 'getelementptr' 'I_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln73)   --->   "%or_ln73 = or i12 %trunc_ln1027, i12 3" [src/fft.cpp:73]   --->   Operation 65 'or' 'or_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln73 = add i12 %tmp_s, i12 %or_ln73" [src/fft.cpp:73]   --->   Operation 66 'add' 'add_ln73' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i12 %add_ln73" [src/fft.cpp:73]   --->   Operation 67 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln73" [src/fft.cpp:73]   --->   Operation 68 'getelementptr' 'I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (1.35ns)   --->   "%I_load_5 = load i12 %I_addr_5" [src/fft.cpp:71]   --->   Operation 69 'load' 'I_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 70 [2/2] (1.35ns)   --->   "%I_load_6 = load i12 %I_addr_6" [src/fft.cpp:72]   --->   Operation 70 'load' 'I_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 71 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:73]   --->   Operation 71 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln72_1)   --->   "%or_ln72_1 = or i10 %lshr_ln70_1, i10 1" [src/fft.cpp:72]   --->   Operation 72 'or' 'or_ln72_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.93ns) (out node of the LUT)   --->   "%add_ln72_1 = add i10 %tmp_7, i10 %or_ln72_1" [src/fft.cpp:72]   --->   Operation 73 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln70 = store i32 %I_load_4, i10 %X_0_0_addr" [src/fft.cpp:70]   --->   Operation 74 'store' 'store_ln70' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln71 = store i32 %I_load_5, i10 %X_0_1_addr" [src/fft.cpp:71]   --->   Operation 75 'store' 'store_ln71' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln70 = store i32 %I_load_4, i10 %X_1_0_addr" [src/fft.cpp:70]   --->   Operation 76 'store' 'store_ln70' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln71 = store i32 %I_load_5, i10 %X_1_1_addr" [src/fft.cpp:71]   --->   Operation 77 'store' 'store_ln71' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_1_VITIS_LOOP_66_2_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:69]   --->   Operation 80 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/fft.cpp:10]   --->   Operation 81 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (1.35ns)   --->   "%I_load_6 = load i12 %I_addr_6" [src/fft.cpp:72]   --->   Operation 82 'load' 'I_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 83 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr" [src/fft.cpp:73]   --->   Operation 83 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i10 %add_ln72_1" [src/fft.cpp:72]   --->   Operation 84 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%X_0_0_addr_1 = getelementptr i32 %X_0_0, i64 0, i64 %zext_ln72_1" [src/fft.cpp:72]   --->   Operation 85 'getelementptr' 'X_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%X_0_1_addr_1 = getelementptr i32 %X_0_1, i64 0, i64 %zext_ln72_1" [src/fft.cpp:73]   --->   Operation 86 'getelementptr' 'X_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%X_1_0_addr_1 = getelementptr i32 %X_1_0, i64 0, i64 %zext_ln72_1" [src/fft.cpp:72]   --->   Operation 87 'getelementptr' 'X_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%X_1_1_addr_1 = getelementptr i32 %X_1_1, i64 0, i64 %zext_ln72_1" [src/fft.cpp:73]   --->   Operation 88 'getelementptr' 'X_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %I_load_6, i10 %X_0_0_addr_1" [src/fft.cpp:72]   --->   Operation 89 'store' 'store_ln72' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 90 [1/1] (1.35ns)   --->   "%store_ln73 = store i32 %I_load, i10 %X_0_1_addr_1" [src/fft.cpp:73]   --->   Operation 90 'store' 'store_ln73' <Predicate = (!trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx1938.12258.exit" [src/fft.cpp:73]   --->   Operation 91 'br' 'br_ln73' <Predicate = (!trunc_ln1027_2)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.35ns)   --->   "%store_ln72 = store i32 %I_load_6, i10 %X_1_0_addr_1" [src/fft.cpp:72]   --->   Operation 92 'store' 'store_ln72' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln73 = store i32 %I_load, i10 %X_1_1_addr_1" [src/fft.cpp:73]   --->   Operation 93 'store' 'store_ln73' <Predicate = (trunc_ln1027_2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx1938.12258.exit" [src/fft.cpp:73]   --->   Operation 94 'br' 'br_ln73' <Predicate = (trunc_ln1027_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ X_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y1                    (alloca           ) [ 011100]
x1                    (alloca           ) [ 011000]
indvar_flatten17      (alloca           ) [ 011000]
zext_ln63_read        (read             ) [ 000000]
mul_ln63_read         (read             ) [ 001000]
zext_ln63_cast        (zext             ) [ 001000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
specmemcore_ln0       (specmemcore      ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten17_load (load             ) [ 000000]
icmp_ln1027           (icmp             ) [ 011100]
add_ln1027            (add              ) [ 000000]
br_ln1027             (br               ) [ 000000]
y1_load               (load             ) [ 010100]
x1_load               (load             ) [ 000000]
add_ln63              (add              ) [ 000000]
icmp_ln1027_5         (icmp             ) [ 010100]
select_ln1027_3       (select           ) [ 000000]
trunc_ln70            (trunc            ) [ 010100]
p_cast31_mid2_v       (partselect       ) [ 011110]
trunc_ln1027_2        (trunc            ) [ 011111]
br_ln70               (br               ) [ 000000]
store_ln66            (store            ) [ 000000]
store_ln66            (store            ) [ 000000]
select_ln1027         (select           ) [ 000000]
trunc_ln1027          (trunc            ) [ 001010]
tmp_s                 (bitconcatenate   ) [ 001010]
add_ln70              (add              ) [ 000000]
zext_ln70             (zext             ) [ 000000]
I_addr_4              (getelementptr    ) [ 001010]
lshr_ln70_1           (partselect       ) [ 001010]
or_ln71               (or               ) [ 000000]
add_ln71              (add              ) [ 000000]
zext_ln71             (zext             ) [ 000000]
I_addr_5              (getelementptr    ) [ 001010]
add_ln66              (add              ) [ 000000]
store_ln66            (store            ) [ 000000]
br_ln66               (br               ) [ 000000]
tmp_7                 (bitconcatenate   ) [ 000000]
I_load_4              (load             ) [ 000000]
add_ln70_1            (add              ) [ 000000]
zext_ln70_2           (zext             ) [ 000000]
X_0_0_addr            (getelementptr    ) [ 000000]
X_0_1_addr            (getelementptr    ) [ 000000]
X_1_0_addr            (getelementptr    ) [ 000000]
X_1_1_addr            (getelementptr    ) [ 000000]
or_ln72               (or               ) [ 000000]
add_ln72              (add              ) [ 000000]
zext_ln72             (zext             ) [ 000000]
I_addr_6              (getelementptr    ) [ 010001]
or_ln73               (or               ) [ 000000]
add_ln73              (add              ) [ 000000]
zext_ln73             (zext             ) [ 000000]
I_addr                (getelementptr    ) [ 010001]
I_load_5              (load             ) [ 000000]
or_ln72_1             (or               ) [ 000000]
add_ln72_1            (add              ) [ 010001]
store_ln70            (store            ) [ 000000]
store_ln71            (store            ) [ 000000]
store_ln70            (store            ) [ 000000]
store_ln71            (store            ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln69     (specpipeline     ) [ 000000]
specloopname_ln10     (specloopname     ) [ 000000]
I_load_6              (load             ) [ 000000]
I_load                (load             ) [ 000000]
zext_ln72_1           (zext             ) [ 000000]
X_0_0_addr_1          (getelementptr    ) [ 000000]
X_0_1_addr_1          (getelementptr    ) [ 000000]
X_1_0_addr_1          (getelementptr    ) [ 000000]
X_1_1_addr_1          (getelementptr    ) [ 000000]
store_ln72            (store            ) [ 000000]
store_ln73            (store            ) [ 000000]
br_ln73               (br               ) [ 000000]
store_ln72            (store            ) [ 000000]
store_ln73            (store            ) [ 000000]
br_ln73               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln63">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln63"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln63">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="X_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i70"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_63_1_VITIS_LOOP_66_2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="y1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten17_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten17/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln63_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln63_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln63_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="70" slack="0"/>
<pin id="104" dir="0" index="1" bw="70" slack="0"/>
<pin id="105" dir="1" index="2" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln63_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="I_addr_4_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_4/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="0"/>
<pin id="120" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
<pin id="123" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_load_4/3 I_load_5/3 I_load_6/4 I_load/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="I_addr_5_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_5/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="X_0_0_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_0_0_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="X_0_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_0_1_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="X_1_0_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_1_0_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="X_1_1_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_1_1_addr/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="I_addr_6_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_6/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="I_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/4 store_ln72/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 store_ln73/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/4 store_ln72/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/4 store_ln73/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="X_0_0_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_0_0_addr_1/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="X_0_1_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_0_1_addr_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="X_1_0_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_1_0_addr_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="X_1_1_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_1_1_addr_1/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln63_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_cast/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="70" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten17_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="70" slack="1"/>
<pin id="258" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten17_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln1027_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="70" slack="0"/>
<pin id="261" dir="0" index="1" bw="70" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln1027_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="70" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="y1_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y1_load/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="x1_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln63_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln1027_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="1"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_5/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln1027_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_3/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln70_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_cast31_mid2_v_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="4" slack="0"/>
<pin id="304" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast31_mid2_v/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln1027_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln66_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="70" slack="0"/>
<pin id="315" dir="0" index="1" bw="70" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln66_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="1"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln1027_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="64" slack="1"/>
<pin id="326" dir="0" index="2" bw="64" slack="0"/>
<pin id="327" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln1027_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="1"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln70_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln70_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lshr_ln70_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="0" index="3" bw="5" slack="0"/>
<pin id="356" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln70_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln71_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln71_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln71_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln66_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln66_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="2"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="2"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln70_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="1"/>
<pin id="399" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln70_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln72_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="1"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln72_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="1"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln72_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="12" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln73_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="1"/>
<pin id="426" dir="0" index="1" bw="12" slack="0"/>
<pin id="427" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln73_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="1"/>
<pin id="431" dir="0" index="1" bw="12" slack="0"/>
<pin id="432" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln73_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="12" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln72_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln72_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln72_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/5 "/>
</bind>
</comp>

<comp id="457" class="1005" name="y1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="y1 "/>
</bind>
</comp>

<comp id="464" class="1005" name="x1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="indvar_flatten17_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="70" slack="0"/>
<pin id="473" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten17 "/>
</bind>
</comp>

<comp id="478" class="1005" name="mul_ln63_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="70" slack="1"/>
<pin id="480" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln63_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="zext_ln63_cast_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln63_cast "/>
</bind>
</comp>

<comp id="488" class="1005" name="icmp_ln1027_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="492" class="1005" name="y1_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y1_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln1027_5_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_5 "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln70_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="1"/>
<pin id="504" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_cast31_mid2_v_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="2"/>
<pin id="509" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_cast31_mid2_v "/>
</bind>
</comp>

<comp id="512" class="1005" name="trunc_ln1027_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="2"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1027_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln1027_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="1"/>
<pin id="518" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1027 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_s_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="528" class="1005" name="I_addr_4_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="1"/>
<pin id="530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_4 "/>
</bind>
</comp>

<comp id="533" class="1005" name="lshr_ln70_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln70_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="I_addr_5_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="1"/>
<pin id="541" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_5 "/>
</bind>
</comp>

<comp id="544" class="1005" name="I_addr_6_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="1"/>
<pin id="546" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_6 "/>
</bind>
</comp>

<comp id="549" class="1005" name="I_addr_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln72_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="1"/>
<pin id="556" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="124"><net_src comp="108" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="125" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="115" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="182"><net_src comp="115" pin="7"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="133" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="115" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="140" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="115" pin="7"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="147" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="115" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="154" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="205" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="234"><net_src comp="212" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="235"><net_src comp="219" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="236"><net_src comp="226" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="240"><net_src comp="96" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="273" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="276" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="287" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="287" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="264" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="287" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="323" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="329" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="323" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="329" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="333" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="382"><net_src comp="323" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="428"><net_src comp="60" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="389" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="439" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="460"><net_src comp="84" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="467"><net_src comp="88" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="474"><net_src comp="92" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="481"><net_src comp="102" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="486"><net_src comp="237" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="491"><net_src comp="259" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="270" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="500"><net_src comp="282" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="505"><net_src comp="295" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="510"><net_src comp="299" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="515"><net_src comp="309" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="329" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="525"><net_src comp="333" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="531"><net_src comp="108" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="536"><net_src comp="351" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="542"><net_src comp="125" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="547"><net_src comp="161" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="552"><net_src comp="168" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="557"><net_src comp="444" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="450" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {}
	Port: X_0_0 | {4 5 }
	Port: X_0_1 | {4 5 }
	Port: X_1_0 | {4 5 }
	Port: X_1_1 | {4 5 }
 - Input state : 
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : mul_ln63 | {1 }
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : zext_ln63 | {1 }
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : I | {3 4 5 }
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : X_0_0 | {}
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : X_0_1 | {}
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : X_1_0 | {}
	Port: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 : X_1_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		add_ln63 : 1
		icmp_ln1027_5 : 1
		select_ln1027_3 : 2
		trunc_ln70 : 3
		p_cast31_mid2_v : 3
		trunc_ln1027_2 : 3
		br_ln70 : 4
		store_ln66 : 2
		store_ln66 : 3
	State 3
		trunc_ln1027 : 1
		add_ln70 : 2
		zext_ln70 : 3
		I_addr_4 : 4
		I_load_4 : 5
		lshr_ln70_1 : 1
		or_ln71 : 2
		add_ln71 : 2
		zext_ln71 : 3
		I_addr_5 : 4
		I_load_5 : 5
		add_ln66 : 1
		store_ln66 : 2
	State 4
		add_ln70_1 : 1
		zext_ln70_2 : 2
		X_0_0_addr : 3
		X_0_1_addr : 3
		X_1_0_addr : 3
		X_1_1_addr : 3
		zext_ln72 : 1
		I_addr_6 : 2
		zext_ln73 : 1
		I_addr : 2
		I_load_6 : 3
		I_load : 3
		store_ln70 : 4
		store_ln71 : 4
		store_ln70 : 4
		store_ln71 : 4
	State 5
		X_0_0_addr_1 : 1
		X_0_1_addr_1 : 1
		X_1_0_addr_1 : 1
		X_1_1_addr_1 : 1
		store_ln72 : 2
		store_ln73 : 2
		store_ln72 : 2
		store_ln73 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln1027_fu_264     |    0    |    77   |
|          |      add_ln63_fu_276      |    0    |    15   |
|          |      add_ln70_fu_340      |    0    |    19   |
|          |      add_ln71_fu_367      |    0    |    19   |
|    add   |      add_ln66_fu_378      |    0    |    71   |
|          |     add_ln70_1_fu_396     |    0    |    17   |
|          |      add_ln72_fu_414      |    0    |    19   |
|          |      add_ln73_fu_429      |    0    |    19   |
|          |     add_ln72_1_fu_444     |    0    |    17   |
|----------|---------------------------|---------|---------|
|  select  |   select_ln1027_3_fu_287  |    0    |    8    |
|          |    select_ln1027_fu_323   |    0    |    56   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln1027_fu_259    |    0    |    30   |
|          |    icmp_ln1027_5_fu_282   |    0    |    29   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln63_read_read_fu_96 |    0    |    0    |
|          | mul_ln63_read_read_fu_102 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln63_cast_fu_237   |    0    |    0    |
|          |      zext_ln70_fu_346     |    0    |    0    |
|          |      zext_ln71_fu_373     |    0    |    0    |
|   zext   |     zext_ln70_2_fu_401    |    0    |    0    |
|          |      zext_ln72_fu_419     |    0    |    0    |
|          |      zext_ln73_fu_434     |    0    |    0    |
|          |     zext_ln72_1_fu_450    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln70_fu_295     |    0    |    0    |
|   trunc  |   trunc_ln1027_2_fu_309   |    0    |    0    |
|          |    trunc_ln1027_fu_329    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|   p_cast31_mid2_v_fu_299  |    0    |    0    |
|          |     lshr_ln70_1_fu_351    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_333       |    0    |    0    |
|          |        tmp_7_fu_389       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       or_ln71_fu_361      |    0    |    0    |
|    or    |       or_ln72_fu_409      |    0    |    0    |
|          |       or_ln73_fu_424      |    0    |    0    |
|          |      or_ln72_1_fu_439     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   396   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    I_addr_4_reg_528    |   12   |
|    I_addr_5_reg_539    |   12   |
|    I_addr_6_reg_544    |   12   |
|     I_addr_reg_549     |   12   |
|   add_ln72_1_reg_554   |   10   |
|  icmp_ln1027_5_reg_497 |    1   |
|   icmp_ln1027_reg_488  |    1   |
|indvar_flatten17_reg_471|   70   |
|   lshr_ln70_1_reg_533  |   10   |
|  mul_ln63_read_reg_478 |   70   |
| p_cast31_mid2_v_reg_507|    5   |
|      tmp_s_reg_522     |   12   |
| trunc_ln1027_2_reg_512 |    1   |
|  trunc_ln1027_reg_516  |   12   |
|   trunc_ln70_reg_502   |    6   |
|       x1_reg_464       |    8   |
|     y1_load_reg_492    |   64   |
|       y1_reg_457       |   64   |
| zext_ln63_cast_reg_483 |   64   |
+------------------------+--------+
|          Total         |   446  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_115 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_177 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_191 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_198 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  3.166  ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   396  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   76   |
|  Register |    -   |   446  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   446  |   472  |
+-----------+--------+--------+--------+
