

================================================================
== Vitis HLS Report for 'AxiStream2MatStream'
================================================================
* Date:           Thu Mar 25 14:59:26 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.085 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        2|  2073601|         3|          1|          1| 1 ~ 2073600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem = alloca i32"   --->   Operation 7 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 8 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%rows_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 9 'read' 'rows_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 10 'read' 'cols_bound_per_npc_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%last_blk_width_2 = read i6 @_ssdm_op_Read.ap_fifo.i6P, i6 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 11 'read' 'last_blk_width_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%store_ln1038 = store i32, i32 %p_Val2_s" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 12 'store' 'store_ln1038' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%store_ln1038 = store i32, i32 %rem" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 13 'store' 'store_ln1038' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_436, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %last_blk_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_cast_i = zext i6 %last_blk_width_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 19 'zext' 'last_blk_width_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamFlowin_mat_436, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.42ns)   --->   "%bound = mul i32 %cols_bound_per_npc_3, i32 %rows_3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1036->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_3, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 23 'add' 'sub_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.77ns)   --->   "%sub2_i = sub i7, i7 %last_blk_width_cast_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 24 'sub' 'sub2_i' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln1057 = add i7 %last_blk_width_cast_i, i7" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 25 'add' 'add_ln1057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "%br_ln1038 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 26 'br' 'br_ln1038' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i32, void %entry, i32 %j_3, void"   --->   Operation 27 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i31, void %entry, i31 %add_ln1038, void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i31 %i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1027->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 29 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln1038 = icmp_slt  i32 %zext_ln1027, i32 %bound" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 30 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%add_ln1038 = add i31 %i, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 31 'add' 'add_ln1038' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1038 = br i1 %icmp_ln1038, void %.exit, void %.split.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 32 'br' 'br_ln1038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem, void %store_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 33 'load' 'rem_load' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1043->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 34 'icmp' 'bLast' <Predicate = (icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i6 %last_blk_width_2, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 35 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1038)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i6 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 36 'zext' 'zext_ln1044' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.36ns)   --->   "%ptr_width_minus = select i1 %bLast, i7 %sub2_i, i7" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 37 'select' 'ptr_width_minus' <Predicate = (icmp_ln1038)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1045 = sext i7 %ptr_width_minus" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 38 'sext' 'sext_ln1045' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln1049 = icmp_slt  i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 39 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1049 = br i1 %icmp_ln1049, void, void %_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 40 'br' 'br_ln1049' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.01ns)   --->   "%rem_4 = sub i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 41 'sub' 'rem_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.67ns)   --->   "%store_ln1058 = store i32 %rem_4, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 42 'store' 'store_ln1058' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.67>
ST_3 : Operation 43 [1/1] (1.01ns)   --->   "%rem_3 = add i32 %sext_ln1045, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1055->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 43 'add' 'rem_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln1056 = store i32 %rem_3, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 44 'store' 'store_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.67>
ST_3 : Operation 45 [1/1] (1.01ns)   --->   "%add_ln1061 = add i32 %j, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 45 'add' 'add_ln1061' <Predicate = (icmp_ln1038)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.44ns)   --->   "%j_3 = select i1 %bLast, i32, i32 %add_ln1061" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 46 'select' 'j_3' <Predicate = (icmp_ln1038)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln1032 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 47 'specpipeline' 'specpipeline_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1032 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln1032 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 49 'specloopname' 'specloopname_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i6 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 50 'zext' 'zext_ln1044_1' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s, void %store_ln1038"   --->   Operation 51 'load' 'p_Val2_load' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%select_ln1057 = select i1 %bLast, i7 %add_ln1057, i7" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 52 'select' 'select_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%zext_ln1057 = zext i7 %select_ln1057" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 53 'zext' 'zext_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1057 = sub i32 %zext_ln1057, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 54 'sub' 'sub_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%sub_ln1057_1 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 55 'sub' 'sub_ln1057_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln674_2 = icmp_ugt  i32 %sub_ln1057_1, i32 %sub_ln1057"   --->   Operation 56 'icmp' 'icmp_ln674_2' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i32 %sub_ln1057_1"   --->   Operation 57 'trunc' 'trunc_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674_4 = trunc i32 %sub_ln1057"   --->   Operation 58 'trunc' 'trunc_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_7)   --->   "%tmp_26 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 59 'partselect' 'tmp_26' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.78ns)   --->   "%sub_ln674_11 = sub i6 %trunc_ln674_3, i6 %trunc_ln674_4"   --->   Operation 60 'sub' 'sub_ln674_11' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.78ns)   --->   "%sub_ln674_12 = sub i6, i6 %trunc_ln674_3"   --->   Operation 61 'sub' 'sub_ln674_12' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.78ns)   --->   "%sub_ln674_13 = sub i6 %trunc_ln674_4, i6 %trunc_ln674_3"   --->   Operation 62 'sub' 'sub_ln674_13' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_14)   --->   "%select_ln674_8 = select i1 %icmp_ln674_2, i6 %sub_ln674_11, i6 %sub_ln674_13"   --->   Operation 63 'select' 'select_ln674_8' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_7)   --->   "%select_ln674_9 = select i1 %icmp_ln674_2, i32 %tmp_26, i32 %p_Val2_load"   --->   Operation 64 'select' 'select_ln674_9' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_7)   --->   "%select_ln674_10 = select i1 %icmp_ln674_2, i6 %sub_ln674_12, i6 %trunc_ln674_3"   --->   Operation 65 'select' 'select_ln674_10' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_14 = sub i6, i6 %select_ln674_8"   --->   Operation 66 'sub' 'sub_ln674_14' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_7)   --->   "%zext_ln674_7 = zext i6 %select_ln674_10"   --->   Operation 67 'zext' 'zext_ln674_7' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674_7 = lshr i32 %select_ln674_9, i32 %zext_ln674_7"   --->   Operation 68 'lshr' 'lshr_ln674_7' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln1050 = icmp_eq  i32 %rem_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 69 'icmp' 'icmp_ln1050' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln1051 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 70 'sub' 'sub_ln1051' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1051 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 71 'trunc' 'trunc_ln1051' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln1051, i32, i32"   --->   Operation 72 'partselect' 'tmp' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.02ns)   --->   "%icmp_ln674 = icmp_ne  i27 %tmp, i27"   --->   Operation 73 'icmp' 'icmp_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1051"   --->   Operation 74 'trunc' 'trunc_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_24 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 75 'partselect' 'tmp_24' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln674 = add i6, i6 %trunc_ln674"   --->   Operation 76 'add' 'add_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.78ns)   --->   "%sub_ln674 = sub i6, i6 %trunc_ln674"   --->   Operation 77 'sub' 'sub_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.78ns)   --->   "%sub_ln674_8 = sub i6, i6 %trunc_ln674"   --->   Operation 78 'sub' 'sub_ln674_8' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_9)   --->   "%select_ln674 = select i1 %icmp_ln674, i6 %add_ln674, i6 %sub_ln674_8"   --->   Operation 79 'select' 'select_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_6 = select i1 %icmp_ln674, i32 %tmp_24, i32 %p_Val2_load"   --->   Operation 80 'select' 'select_ln674_6' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_7 = select i1 %icmp_ln674, i6 %sub_ln674, i6 %trunc_ln674"   --->   Operation 81 'select' 'select_ln674_7' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_9 = sub i6, i6 %select_ln674"   --->   Operation 82 'sub' 'sub_ln674_9' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i6 %select_ln674_7"   --->   Operation 83 'zext' 'zext_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i32 %select_ln674_6, i32 %zext_ln674"   --->   Operation 84 'lshr' 'lshr_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.83ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %ldata1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'val' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln1054 = add i7, i7 %zext_ln1044_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 86 'add' 'add_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1054 = sext i7 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 87 'sext' 'sext_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1054 = trunc i7 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 88 'trunc' 'trunc_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1054_1 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 89 'trunc' 'trunc_ln1054_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_10 = sub i6 %trunc_ln1054_1, i6 %trunc_ln1054"   --->   Operation 90 'sub' 'sub_ln674_10' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 91 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln674_2 = add i6, i6 %sub_ln674_10"   --->   Operation 91 'add' 'add_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_6 = zext i6 %add_ln674_2"   --->   Operation 92 'zext' 'zext_ln674_6' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_6 = lshr i32, i32 %zext_ln674_6"   --->   Operation 93 'lshr' 'lshr_ln674_6' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_30 = and i32 %val, i32 %lshr_ln674_6"   --->   Operation 94 'and' 'p_Result_30' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.99ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1054"   --->   Operation 95 'icmp' 'icmp_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 96 'trunc' 'trunc_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln414_2 = trunc i7 %add_ln1054"   --->   Operation 97 'trunc' 'trunc_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.78ns)   --->   "%sub_ln414_3 = sub i6, i6 %trunc_ln414"   --->   Operation 98 'sub' 'sub_ln414_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_4)   --->   "%select_ln414 = select i1 %icmp_ln414, i6 %trunc_ln414, i6 %trunc_ln414_2"   --->   Operation 99 'select' 'select_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i6 %sub_ln414_3, i6 %trunc_ln414"   --->   Operation 100 'select' 'select_ln414_5' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln414_4 = sub i6, i6 %select_ln414"   --->   Operation 101 'sub' 'sub_ln414_4' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_4 = zext i6 %select_ln414_5"   --->   Operation 102 'zext' 'zext_ln414_4' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.38ns) (out node of the LUT)   --->   "%shl_ln414 = shl i32 %p_Result_30, i32 %zext_ln414_4"   --->   Operation 103 'shl' 'shl_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.65ns)   --->   "%store_ln1056 = store i32 %val, i32 %p_Val2_s, void %store_ln1038, i32 %p_Val2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 104 'store' 'store_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%zext_ln674_8 = zext i6 %sub_ln674_14"   --->   Operation 105 'zext' 'zext_ln674_8' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Result_28)   --->   "%lshr_ln674_8 = lshr i32, i32 %zext_ln674_8"   --->   Operation 106 'lshr' 'lshr_ln674_8' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Result_28 = and i32 %lshr_ln674_7, i32 %lshr_ln674_8"   --->   Operation 107 'and' 'p_Result_28' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.65>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%zext_ln674_5 = zext i6 %sub_ln674_9"   --->   Operation 109 'zext' 'zext_ln674_5' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%lshr_ln674_5 = lshr i32, i32 %zext_ln674_5"   --->   Operation 110 'lshr' 'lshr_ln674_5' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%p_Result_29 = and i32 %lshr_ln674, i32 %lshr_ln674_5"   --->   Operation 111 'and' 'p_Result_29' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.78ns)   --->   "%sub_ln414 = sub i6, i6 %trunc_ln1051"   --->   Operation 112 'sub' 'sub_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%zext_ln414 = zext i6 %sub_ln414"   --->   Operation 113 'zext' 'zext_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%lshr_ln414 = lshr i32, i32 %zext_ln414"   --->   Operation 114 'lshr' 'lshr_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%p_Result_s = and i32 %p_Result_29, i32 %lshr_ln414"   --->   Operation 115 'and' 'p_Result_s' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%p_Val2_10 = select i1 %icmp_ln1050, i32, i32 %p_Result_s" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 116 'select' 'p_Val2_10' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i6 %trunc_ln414_2, i6 %trunc_ln414"   --->   Operation 117 'select' 'select_ln414_4' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_5 = zext i6 %select_ln414_4"   --->   Operation 118 'zext' 'zext_ln414_5' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_6 = zext i6 %sub_ln414_4"   --->   Operation 119 'zext' 'zext_ln414_6' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%tmp_25 = partselect i32 @llvm.part.select.i32, i32 %shl_ln414, i32, i32"   --->   Operation 120 'partselect' 'tmp_25' <Predicate = (icmp_ln1038 & icmp_ln1049 & icmp_ln414)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i32 %tmp_25, i32 %shl_ln414"   --->   Operation 121 'select' 'select_ln414_6' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_2 = shl i32, i32 %zext_ln414_5"   --->   Operation 122 'shl' 'shl_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_2 = lshr i32, i32 %zext_ln414_6"   --->   Operation 123 'lshr' 'lshr_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln414 = and i32 %shl_ln414_2, i32 %lshr_ln414_2"   --->   Operation 124 'and' 'and_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_3)   --->   "%xor_ln414 = xor i32 %and_ln414, i32"   --->   Operation 125 'xor' 'xor_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln414_3 = and i32 %p_Val2_10, i32 %xor_ln414"   --->   Operation 126 'and' 'and_ln414_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%and_ln414_4 = and i32 %select_ln414_6, i32 %and_ln414"   --->   Operation 127 'and' 'and_ln414_4' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Result_27 = or i32 %and_ln414_3, i32 %and_ln414_4"   --->   Operation 128 'or' 'p_Result_27' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.65ns)   --->   "%br_ln1056 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 129 'br' 'br_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%empty = phi i32 %p_Result_27, void %_ifconv, i32 %p_Result_28, void"   --->   Operation 130 'phi' 'empty' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.75ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %streamFlowin_mat_436, i32 %empty" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 131 'write' 'write_ln167' <Predicate = (icmp_ln1038)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1920> <FIFO>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln1038)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln1115 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 133 'ret' 'ret_ln1115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ streamFlowin_mat_436]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                      (alloca           ) [ 0111110]
p_Val2_s                 (alloca           ) [ 0111110]
rows_3                   (read             ) [ 0010000]
cols_bound_per_npc_3     (read             ) [ 0010000]
last_blk_width_2         (read             ) [ 0011110]
store_ln1038             (store            ) [ 0000000]
store_ln1038             (store            ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
last_blk_width_cast_i    (zext             ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
bound                    (mul              ) [ 0001110]
sub_i                    (add              ) [ 0001110]
sub2_i                   (sub              ) [ 0001110]
add_ln1057               (add              ) [ 0001110]
br_ln1038                (br               ) [ 0011110]
j                        (phi              ) [ 0001000]
i                        (phi              ) [ 0001000]
zext_ln1027              (zext             ) [ 0000000]
icmp_ln1038              (icmp             ) [ 0001110]
add_ln1038               (add              ) [ 0011110]
br_ln1038                (br               ) [ 0000000]
rem_load                 (load             ) [ 0001100]
bLast                    (icmp             ) [ 0001100]
xf_bits_per_clock        (select           ) [ 0001100]
zext_ln1044              (zext             ) [ 0000000]
ptr_width_minus          (select           ) [ 0000000]
sext_ln1045              (sext             ) [ 0000000]
icmp_ln1049              (icmp             ) [ 0001110]
br_ln1049                (br               ) [ 0000000]
rem_4                    (sub              ) [ 0000000]
store_ln1058             (store            ) [ 0000000]
rem_3                    (add              ) [ 0000000]
store_ln1056             (store            ) [ 0000000]
add_ln1061               (add              ) [ 0000000]
j_3                      (select           ) [ 0011110]
specpipeline_ln1032      (specpipeline     ) [ 0000000]
speclooptripcount_ln1032 (speclooptripcount) [ 0000000]
specloopname_ln1032      (specloopname     ) [ 0000000]
zext_ln1044_1            (zext             ) [ 0000000]
p_Val2_load              (load             ) [ 0000000]
select_ln1057            (select           ) [ 0000000]
zext_ln1057              (zext             ) [ 0000000]
sub_ln1057               (sub              ) [ 0000000]
sub_ln1057_1             (sub              ) [ 0000000]
icmp_ln674_2             (icmp             ) [ 0000000]
trunc_ln674_3            (trunc            ) [ 0000000]
trunc_ln674_4            (trunc            ) [ 0000000]
tmp_26                   (partselect       ) [ 0000000]
sub_ln674_11             (sub              ) [ 0000000]
sub_ln674_12             (sub              ) [ 0000000]
sub_ln674_13             (sub              ) [ 0000000]
select_ln674_8           (select           ) [ 0000000]
select_ln674_9           (select           ) [ 0000000]
select_ln674_10          (select           ) [ 0000000]
sub_ln674_14             (sub              ) [ 0001010]
zext_ln674_7             (zext             ) [ 0000000]
lshr_ln674_7             (lshr             ) [ 0001010]
icmp_ln1050              (icmp             ) [ 0001010]
sub_ln1051               (sub              ) [ 0000000]
trunc_ln1051             (trunc            ) [ 0001010]
tmp                      (partselect       ) [ 0000000]
icmp_ln674               (icmp             ) [ 0000000]
trunc_ln674              (trunc            ) [ 0000000]
tmp_24                   (partselect       ) [ 0000000]
add_ln674                (add              ) [ 0000000]
sub_ln674                (sub              ) [ 0000000]
sub_ln674_8              (sub              ) [ 0000000]
select_ln674             (select           ) [ 0000000]
select_ln674_6           (select           ) [ 0000000]
select_ln674_7           (select           ) [ 0000000]
sub_ln674_9              (sub              ) [ 0001010]
zext_ln674               (zext             ) [ 0000000]
lshr_ln674               (lshr             ) [ 0001010]
val                      (read             ) [ 0000000]
add_ln1054               (add              ) [ 0000000]
sext_ln1054              (sext             ) [ 0000000]
trunc_ln1054             (trunc            ) [ 0000000]
trunc_ln1054_1           (trunc            ) [ 0000000]
sub_ln674_10             (sub              ) [ 0000000]
add_ln674_2              (add              ) [ 0000000]
zext_ln674_6             (zext             ) [ 0000000]
lshr_ln674_6             (lshr             ) [ 0000000]
p_Result_30              (and              ) [ 0000000]
icmp_ln414               (icmp             ) [ 0001010]
trunc_ln414              (trunc            ) [ 0001010]
trunc_ln414_2            (trunc            ) [ 0001010]
sub_ln414_3              (sub              ) [ 0000000]
select_ln414             (select           ) [ 0000000]
select_ln414_5           (select           ) [ 0000000]
sub_ln414_4              (sub              ) [ 0001010]
zext_ln414_4             (zext             ) [ 0000000]
shl_ln414                (shl              ) [ 0001010]
store_ln1056             (store            ) [ 0000000]
zext_ln674_8             (zext             ) [ 0000000]
lshr_ln674_8             (lshr             ) [ 0000000]
p_Result_28              (and              ) [ 0000000]
br_ln0                   (br               ) [ 0000000]
zext_ln674_5             (zext             ) [ 0000000]
lshr_ln674_5             (lshr             ) [ 0000000]
p_Result_29              (and              ) [ 0000000]
sub_ln414                (sub              ) [ 0000000]
zext_ln414               (zext             ) [ 0000000]
lshr_ln414               (lshr             ) [ 0000000]
p_Result_s               (and              ) [ 0000000]
p_Val2_10                (select           ) [ 0000000]
select_ln414_4           (select           ) [ 0000000]
zext_ln414_5             (zext             ) [ 0000000]
zext_ln414_6             (zext             ) [ 0000000]
tmp_25                   (partselect       ) [ 0000000]
select_ln414_6           (select           ) [ 0000000]
shl_ln414_2              (shl              ) [ 0000000]
lshr_ln414_2             (lshr             ) [ 0000000]
and_ln414                (and              ) [ 0000000]
xor_ln414                (xor              ) [ 0000000]
and_ln414_3              (and              ) [ 0000000]
and_ln414_4              (and              ) [ 0000000]
p_Result_27              (or               ) [ 0000000]
br_ln1056                (br               ) [ 0000000]
empty                    (phi              ) [ 0000000]
write_ln167              (write            ) [ 0000000]
br_ln0                   (br               ) [ 0011110]
ret_ln1115               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="streamFlowin_mat_436">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamFlowin_mat_436"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i6P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="rem_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rows_3_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cols_bound_per_npc_3_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="last_blk_width_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="val_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln167_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="j_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="31" slack="1"/>
<pin id="138" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="31" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="empty_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057_1/4 sub_ln1051/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln1038_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln1038_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="last_blk_width_cast_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="1"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast_i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bound_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub_i_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub2_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub2_i/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln1057_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln1027_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln1038_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln1038_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1038/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="rem_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bLast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xf_bits_per_clock_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="2"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln1044_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ptr_width_minus_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln1045_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1045/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln1049_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="rem_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_4/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln1058_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1058/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="rem_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln1056_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln1061_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1061/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln1044_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Val2_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="3"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln1057_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="7" slack="2"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln1057_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln1057_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln674_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674_2/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln674_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_3/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln674_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_4/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_26_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="1" slack="0"/>
<pin id="323" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sub_ln674_11_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_11/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sub_ln674_12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_12/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln674_13_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_13/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln674_8_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_8/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln674_9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_9/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln674_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_10/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln674_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_14/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln674_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_7/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lshr_ln674_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_7/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln1050_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1050/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln1051_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1051/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="27" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln674_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="27" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln674_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_24_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="0" index="3" bw="1" slack="0"/>
<pin id="419" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln674_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln674_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="0" index="1" bw="6" slack="0"/>
<pin id="433" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sub_ln674_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_8/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln674_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln674_6_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_6/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln674_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="6" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_7/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sub_ln674_9_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_9/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln674_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="lshr_ln674_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="6" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln1054_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="6" slack="0"/>
<pin id="485" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln1054_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln1054_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1054/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln1054_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1054_1/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sub_ln674_10_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_10/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln674_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="6" slack="0"/>
<pin id="508" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674_2/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln674_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_6/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="lshr_ln674_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="6" slack="0"/>
<pin id="518" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_6/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_30_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_30/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln414_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="7" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln414_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln414_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln414_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="0" index="1" bw="6" slack="0"/>
<pin id="542" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_3/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln414_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln414_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="0" index="2" bw="6" slack="0"/>
<pin id="557" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_5/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sub_ln414_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_4/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln414_4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_4/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="shl_ln414_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="6" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln1056_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="3"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln674_8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_8/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="lshr_ln674_8_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_8/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Result_28_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_28/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln674_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_5/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="lshr_ln674_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="6" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_5/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_29_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_29/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sub_ln414_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="1"/>
<pin id="614" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln414_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="lshr_ln414_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="6" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_s_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_Val2_10_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="32" slack="0"/>
<pin id="636" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln414_4_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="6" slack="1"/>
<pin id="642" dir="0" index="2" bw="6" slack="1"/>
<pin id="643" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_4/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln414_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_5/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln414_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_6/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_25_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="1"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="0" index="3" bw="1" slack="0"/>
<pin id="656" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln414_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="0" index="2" bw="32" slack="1"/>
<pin id="664" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_6/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="shl_ln414_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="6" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_2/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="lshr_ln414_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414_2/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="and_ln414_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="xor_ln414_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="and_ln414_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_3/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="and_ln414_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_Result_27_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_27/5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="rem_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="717" class="1005" name="p_Val2_s_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="724" class="1005" name="rows_3_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_3 "/>
</bind>
</comp>

<comp id="729" class="1005" name="cols_bound_per_npc_3_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_3 "/>
</bind>
</comp>

<comp id="735" class="1005" name="last_blk_width_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="6" slack="1"/>
<pin id="737" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_2 "/>
</bind>
</comp>

<comp id="741" class="1005" name="bound_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="746" class="1005" name="sub_i_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="751" class="1005" name="sub2_i_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="1"/>
<pin id="753" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub2_i "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln1057_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="2"/>
<pin id="758" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1057 "/>
</bind>
</comp>

<comp id="761" class="1005" name="icmp_ln1038_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1038 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln1038_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="31" slack="0"/>
<pin id="767" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1038 "/>
</bind>
</comp>

<comp id="770" class="1005" name="rem_load_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_load "/>
</bind>
</comp>

<comp id="781" class="1005" name="bLast_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="786" class="1005" name="xf_bits_per_clock_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="1"/>
<pin id="788" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xf_bits_per_clock "/>
</bind>
</comp>

<comp id="791" class="1005" name="icmp_ln1049_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="795" class="1005" name="j_3_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="800" class="1005" name="sub_ln674_14_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="1"/>
<pin id="802" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_14 "/>
</bind>
</comp>

<comp id="805" class="1005" name="lshr_ln674_7_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674_7 "/>
</bind>
</comp>

<comp id="810" class="1005" name="icmp_ln1050_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1050 "/>
</bind>
</comp>

<comp id="815" class="1005" name="trunc_ln1051_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="1"/>
<pin id="817" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1051 "/>
</bind>
</comp>

<comp id="820" class="1005" name="sub_ln674_9_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="1"/>
<pin id="822" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_9 "/>
</bind>
</comp>

<comp id="825" class="1005" name="lshr_ln674_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln414_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="836" class="1005" name="trunc_ln414_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="6" slack="1"/>
<pin id="838" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="841" class="1005" name="trunc_ln414_2_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="6" slack="1"/>
<pin id="843" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="sub_ln414_4_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="1"/>
<pin id="848" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414_4 "/>
</bind>
</comp>

<comp id="851" class="1005" name="shl_ln414_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="80" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="84" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="150" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="172" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="172" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="140" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="140" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="129" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="214" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="211" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="211" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="226" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="237" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="211" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="129" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="214" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="269" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="289" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="157" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="157" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="299" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="286" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="310" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="314" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="310" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="314" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="310" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="304" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="328" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="304" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="318" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="286" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="304" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="334" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="310" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="346" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="362" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="354" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="400"><net_src comp="72" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="157" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="408"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="76" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="157" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="286" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="16" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="410" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="410" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="410" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="404" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="424" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="404" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="414" pin="4"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="286" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="404" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="430" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="410" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="442" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="458" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="450" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="82" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="283" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="482" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="496" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="34" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="112" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="488" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="482" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="532" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="527" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="532" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="535" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="527" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="539" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="532" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="545" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="553" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="521" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="112" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="596"><net_src comp="591" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="604"><net_src comp="34" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="44" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="34" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="606" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="16" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="626" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="647"><net_src comp="639" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="657"><net_src comp="66" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="659"><net_src comp="16" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="665"><net_src comp="651" pin="4"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="34" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="644" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="34" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="648" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="666" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="34" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="632" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="684" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="660" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="678" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="690" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="702" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="712"><net_src comp="86" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="720"><net_src comp="90" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="727"><net_src comp="94" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="732"><net_src comp="100" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="738"><net_src comp="106" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="744"><net_src comp="175" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="749"><net_src comp="179" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="754"><net_src comp="184" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="759"><net_src comp="190" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="764"><net_src comp="200" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="205" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="773"><net_src comp="211" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="784"><net_src comp="214" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="789"><net_src comp="219" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="794"><net_src comp="241" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="275" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="803"><net_src comp="370" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="808"><net_src comp="380" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="813"><net_src comp="386" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="818"><net_src comp="391" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="823"><net_src comp="466" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="828"><net_src comp="476" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="833"><net_src comp="527" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="839"><net_src comp="532" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="844"><net_src comp="535" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="849"><net_src comp="561" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="854"><net_src comp="571" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="660" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: streamFlowin_mat_436 | {5 }
 - Input state : 
	Port: AxiStream2MatStream : ldata1 | {4 }
	Port: AxiStream2MatStream : rows | {1 }
	Port: AxiStream2MatStream : cols_bound_per_npc | {1 }
	Port: AxiStream2MatStream : last_blk_width | {1 }
  - Chain level:
	State 1
		store_ln1038 : 1
		store_ln1038 : 1
	State 2
		sub2_i : 1
		add_ln1057 : 1
	State 3
		zext_ln1027 : 1
		icmp_ln1038 : 2
		add_ln1038 : 1
		br_ln1038 : 3
		bLast : 1
		xf_bits_per_clock : 2
		zext_ln1044 : 3
		ptr_width_minus : 2
		sext_ln1045 : 3
		icmp_ln1049 : 4
		br_ln1049 : 5
		rem_4 : 4
		store_ln1058 : 5
		rem_3 : 4
		store_ln1056 : 5
		add_ln1061 : 1
		j_3 : 2
	State 4
		zext_ln1057 : 1
		sub_ln1057 : 2
		icmp_ln674_2 : 3
		trunc_ln674_3 : 1
		trunc_ln674_4 : 3
		tmp_26 : 1
		sub_ln674_11 : 4
		sub_ln674_12 : 2
		sub_ln674_13 : 4
		select_ln674_8 : 5
		select_ln674_9 : 4
		select_ln674_10 : 4
		sub_ln674_14 : 6
		zext_ln674_7 : 5
		lshr_ln674_7 : 6
		tmp : 1
		icmp_ln674 : 2
		trunc_ln674 : 1
		tmp_24 : 1
		add_ln674 : 2
		sub_ln674 : 2
		sub_ln674_8 : 2
		select_ln674 : 3
		select_ln674_6 : 3
		select_ln674_7 : 3
		sub_ln674_9 : 4
		zext_ln674 : 4
		lshr_ln674 : 5
		add_ln1054 : 1
		sext_ln1054 : 2
		trunc_ln1054 : 2
		sub_ln674_10 : 3
		add_ln674_2 : 4
		zext_ln674_6 : 5
		lshr_ln674_6 : 6
		p_Result_30 : 7
		icmp_ln414 : 3
		trunc_ln414_2 : 2
		sub_ln414_3 : 1
		select_ln414 : 4
		select_ln414_5 : 4
		sub_ln414_4 : 5
		zext_ln414_4 : 5
		shl_ln414 : 7
	State 5
		lshr_ln674_8 : 1
		p_Result_28 : 2
		lshr_ln674_5 : 1
		p_Result_29 : 2
		zext_ln414 : 1
		lshr_ln414 : 2
		p_Result_s : 3
		p_Val2_10 : 3
		zext_ln414_5 : 1
		select_ln414_6 : 1
		shl_ln414_2 : 2
		lshr_ln414_2 : 1
		and_ln414 : 3
		xor_ln414 : 3
		and_ln414_3 : 3
		and_ln414_4 : 3
		p_Result_27 : 3
		empty : 3
		write_ln167 : 4
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_157            |    0    |    0    |    39   |
|          |           sub2_i_fu_184          |    0    |    0    |    15   |
|          |           rem_4_fu_247           |    0    |    0    |    39   |
|          |         sub_ln1057_fu_299        |    0    |    0    |    39   |
|          |        sub_ln674_11_fu_328       |    0    |    0    |    15   |
|          |        sub_ln674_12_fu_334       |    0    |    0    |    15   |
|          |        sub_ln674_13_fu_340       |    0    |    0    |    15   |
|    sub   |        sub_ln674_14_fu_370       |    0    |    0    |    15   |
|          |         sub_ln674_fu_430         |    0    |    0    |    15   |
|          |        sub_ln674_8_fu_436        |    0    |    0    |    15   |
|          |        sub_ln674_9_fu_466        |    0    |    0    |    15   |
|          |        sub_ln674_10_fu_499       |    0    |    0    |    13   |
|          |        sub_ln414_3_fu_539        |    0    |    0    |    15   |
|          |        sub_ln414_4_fu_561        |    0    |    0    |    15   |
|          |         sub_ln414_fu_611         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln674_7_fu_380       |    0    |    0    |    97   |
|          |         lshr_ln674_fu_476        |    0    |    0    |    97   |
|          |        lshr_ln674_6_fu_515       |    0    |    0    |    13   |
|   lshr   |        lshr_ln674_8_fu_585       |    0    |    0    |    13   |
|          |        lshr_ln674_5_fu_600       |    0    |    0    |    13   |
|          |         lshr_ln414_fu_620        |    0    |    0    |    13   |
|          |        lshr_ln414_2_fu_672       |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_Result_30_fu_521        |    0    |    0    |    32   |
|          |        p_Result_28_fu_591        |    0    |    0    |    32   |
|          |        p_Result_29_fu_606        |    0    |    0    |    32   |
|    and   |         p_Result_s_fu_626        |    0    |    0    |    32   |
|          |         and_ln414_fu_678         |    0    |    0    |    32   |
|          |        and_ln414_3_fu_690        |    0    |    0    |    32   |
|          |        and_ln414_4_fu_696        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |     xf_bits_per_clock_fu_219     |    0    |    0    |    6    |
|          |      ptr_width_minus_fu_230      |    0    |    0    |    7    |
|          |            j_3_fu_275            |    0    |    0    |    32   |
|          |       select_ln1057_fu_289       |    0    |    0    |    7    |
|          |       select_ln674_8_fu_346      |    0    |    0    |    6    |
|          |       select_ln674_9_fu_354      |    0    |    0    |    32   |
|          |      select_ln674_10_fu_362      |    0    |    0    |    6    |
|  select  |        select_ln674_fu_442       |    0    |    0    |    6    |
|          |       select_ln674_6_fu_450      |    0    |    0    |    32   |
|          |       select_ln674_7_fu_458      |    0    |    0    |    6    |
|          |        select_ln414_fu_545       |    0    |    0    |    6    |
|          |       select_ln414_5_fu_553      |    0    |    0    |    6    |
|          |         p_Val2_10_fu_632         |    0    |    0    |    32   |
|          |       select_ln414_4_fu_639      |    0    |    0    |    6    |
|          |       select_ln414_6_fu_660      |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |           sub_i_fu_179           |    0    |    0    |    39   |
|          |         add_ln1057_fu_190        |    0    |    0    |    15   |
|          |         add_ln1038_fu_205        |    0    |    0    |    38   |
|    add   |           rem_3_fu_258           |    0    |    0    |    39   |
|          |         add_ln1061_fu_269        |    0    |    0    |    39   |
|          |         add_ln674_fu_424         |    0    |    0    |    15   |
|          |         add_ln1054_fu_482        |    0    |    0    |    15   |
|          |        add_ln674_2_fu_505        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1038_fu_200        |    0    |    0    |    20   |
|          |           bLast_fu_214           |    0    |    0    |    20   |
|          |        icmp_ln1049_fu_241        |    0    |    0    |    20   |
|   icmp   |        icmp_ln674_2_fu_304       |    0    |    0    |    20   |
|          |        icmp_ln1050_fu_386        |    0    |    0    |    20   |
|          |         icmp_ln674_fu_404        |    0    |    0    |    20   |
|          |         icmp_ln414_fu_527        |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    shl   |         shl_ln414_fu_571         |    0    |    0    |    97   |
|          |        shl_ln414_2_fu_666        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |         xor_ln414_fu_684         |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    or    |        p_Result_27_fu_702        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           bound_fu_175           |    3    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |         rows_3_read_fu_94        |    0    |    0    |    0    |
|   read   | cols_bound_per_npc_3_read_fu_100 |    0    |    0    |    0    |
|          |   last_blk_width_2_read_fu_106   |    0    |    0    |    0    |
|          |          val_read_fu_112         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln167_write_fu_118     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   last_blk_width_cast_i_fu_172   |    0    |    0    |    0    |
|          |        zext_ln1027_fu_196        |    0    |    0    |    0    |
|          |        zext_ln1044_fu_226        |    0    |    0    |    0    |
|          |       zext_ln1044_1_fu_283       |    0    |    0    |    0    |
|          |        zext_ln1057_fu_295        |    0    |    0    |    0    |
|          |        zext_ln674_7_fu_376       |    0    |    0    |    0    |
|   zext   |         zext_ln674_fu_472        |    0    |    0    |    0    |
|          |        zext_ln674_6_fu_511       |    0    |    0    |    0    |
|          |        zext_ln414_4_fu_567       |    0    |    0    |    0    |
|          |        zext_ln674_8_fu_582       |    0    |    0    |    0    |
|          |        zext_ln674_5_fu_597       |    0    |    0    |    0    |
|          |         zext_ln414_fu_616        |    0    |    0    |    0    |
|          |        zext_ln414_5_fu_644       |    0    |    0    |    0    |
|          |        zext_ln414_6_fu_648       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln1045_fu_237        |    0    |    0    |    0    |
|          |        sext_ln1054_fu_488        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       trunc_ln674_3_fu_310       |    0    |    0    |    0    |
|          |       trunc_ln674_4_fu_314       |    0    |    0    |    0    |
|          |        trunc_ln1051_fu_391       |    0    |    0    |    0    |
|   trunc  |        trunc_ln674_fu_410        |    0    |    0    |    0    |
|          |        trunc_ln1054_fu_492       |    0    |    0    |    0    |
|          |       trunc_ln1054_1_fu_496      |    0    |    0    |    0    |
|          |        trunc_ln414_fu_532        |    0    |    0    |    0    |
|          |       trunc_ln414_2_fu_535       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_26_fu_318          |    0    |    0    |    0    |
|partselect|            tmp_fu_394            |    0    |    0    |    0    |
|          |           tmp_24_fu_414          |    0    |    0    |    0    |
|          |           tmp_25_fu_651          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |   1547  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1038_reg_765     |   31   |
|     add_ln1057_reg_756     |    7   |
|        bLast_reg_781       |    1   |
|        bound_reg_741       |   32   |
|cols_bound_per_npc_3_reg_729|   32   |
|        empty_reg_147       |   32   |
|          i_reg_136         |   31   |
|     icmp_ln1038_reg_761    |    1   |
|     icmp_ln1049_reg_791    |    1   |
|     icmp_ln1050_reg_810    |    1   |
|     icmp_ln414_reg_830     |    1   |
|         j_3_reg_795        |   32   |
|          j_reg_125         |   32   |
|  last_blk_width_2_reg_735  |    6   |
|    lshr_ln674_7_reg_805    |   32   |
|     lshr_ln674_reg_825     |   32   |
|      p_Val2_s_reg_717      |   32   |
|      rem_load_reg_770      |   32   |
|         rem_reg_709        |   32   |
|       rows_3_reg_724       |   32   |
|      shl_ln414_reg_851     |   32   |
|       sub2_i_reg_751       |    7   |
|        sub_i_reg_746       |   32   |
|     sub_ln414_4_reg_846    |    6   |
|    sub_ln674_14_reg_800    |    6   |
|     sub_ln674_9_reg_820    |    6   |
|    trunc_ln1051_reg_815    |    6   |
|    trunc_ln414_2_reg_841   |    6   |
|     trunc_ln414_reg_836    |    6   |
|  xf_bits_per_clock_reg_786 |    6   |
+----------------------------+--------+
|            Total           |   545  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |  1547  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   545  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   545  |  1547  |
+-----------+--------+--------+--------+
