[{"id": "1", "content": "```\nDefine the module named TopModule with input ports clk and reset, and output port q which is 4 bits.\n\nRetrieved Related Information:\nclk: Clock signal, used to trigger sequential logic on the positive edge.\nq: 4-bit output representing the current count of the decade counter.\n```\n", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified. - input  clk - input  reset - output q (4 bits)", "parent_tasks": []}, {"id": "2", "content": "```\nImplement a 4-bit register to hold the current count value. This register should be updated on the positive edge of the clock.\n\nRetrieved Related Information:\nclk: Clock signal, used to trigger sequential logic on the positive edge (Type:Signal)\nq: 4-bit output representing the current count of the decade counter (Type:SignalExample)\n```\n", "source": "Assume all sequential logic is triggered on the positive edge of the clock.", "parent_tasks": ["1"]}, {"id": "3", "content": "```\nImplement synchronous reset logic to reset the counter to 1 when the reset signal is active high.\n\nRetrieved Related Information:\nreset: Active high synchronous reset signal, resets the counter to 1 (Type:Signal)\n```\n", "source": "The reset input is active high synchronous, and should reset the counter to 1.", "parent_tasks": ["2"]}, {"id": "4", "content": "```\nImplement the logic to increment the counter value by 1 on each clock cycle, and reset to 1 when the count reaches 10.\n\nRetrieved Related Information:\n- clk: Clock signal, used to trigger sequential logic on the positive edge.\n- reset: Active high synchronous reset signal, resets the counter to 1.\n- The module should implement a decade counter that counts 1 through 10, inclusive.\n- The reset input is active high synchronous, and should reset the counter to 1.\n```\n", "source": "The module should implement a decade counter that counts 1 through 10, inclusive.", "parent_tasks": ["3"]}, {"id": "5", "content": "```\nAssign the current count value to the output port q.\n\nRetrieved Related Information:\nq: 4-bit output representing the current count of the decade counter (Type:Signal)\n```\n", "source": "output q (4 bits)", "parent_tasks": ["4"]}]