 
****************************************
Report : area
Design : top
Version: O-2018.06
Date   : Tue Oct 19 15:59:31 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/user2/vsd21/vsd2102/Desktop/hw1/H24071037/sim/SRAM/SRAM_WC.db)

Number of ports:                         1818
Number of nets:                          9228
Number of cells:                         7415
Number of combinational cells:           5990
Number of sequential cells:              1410
Number of macros/black boxes:               2
Number of buf/inv:                       1456
Number of references:                      11

Combinational area:             110074.204726
Buf/Inv area:                    17717.615829
Noncombinational area:           76763.837627
Macro/Black Box area:          5344494.500000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               5531332.542353
Total area:                 undefined
1
