================================================================================ 
Commit: 65e9f853d733919a0ba5c451080dfc35f102d7a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:46:25 2019 -0800 
-------------------------------------------------------------------------------- 
[WW1_ICL] Cleaned up repro

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: c79e4a1ac3be0ac0c0a85ac07c9603ff32b3e228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:23:08 2019 -0800 
-------------------------------------------------------------------------------- 
Update IceLake 2513 Minor Version to 01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Wed Dec 19 11:04:30 2018 -0800
Change-Id: I65a3962f4bf03f12c8b34608547881cbbcb4ea2c
Original commit hash: dbbc46f0747ddb6ae420d74813a78d10a1ac33f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9573919fe79485b54f4ba5291208e12e253fd37e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:23:06 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Dec 19 11:56:59 2018 -0800
Original commit date: Wed Dec 19 11:56:59 2018 -0800
Original commit hash: 7ad665c6013890e586ba473eff756ed787146ef4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 6e4fb16308421b4945a66c975a587aa014041408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:23:03 2019 -0800 
-------------------------------------------------------------------------------- 
Enable Vt-d in ICL BIOS

BIOS should enable VT-d by default.

Hsd-es-id: 1606853788
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Dec 19 11:30:12 2018 -0700
Change-Id: Id8674617d145f0c09079b7c94adab66206b02946
Original commit hash: a90c0fe0fe2a7fae3dd61580715420e1a82077d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/Tbt/Include/DxeTbtCommonDefinition.h

================================================================================ 
Commit: 6f53c36e538015b82961083f548b42427f9b2767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:23:00 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-UN] Display not coming up while first boot.

Execute SetupCacheInit after PatchConfigurationDataPreMem to cache updated HOB for future usage.

Hsd-es-id: NA
Tracker-link: NA
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Dec 19 18:41:30 2018 +0800
Change-Id: Ia8128cd760fda3ce36e489b6a8f3ab603b4079dc
Original commit hash: d1b4e12774648e953b2bd83e32d15348bc19280b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 5d7faa49abcb10bf06765e2996ce503900fdb8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:53 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Dec 19 02:02:49 2018 -0800
Original commit date: Wed Dec 19 02:02:49 2018 -0800
Original commit hash: ab80569d02196df46ae90c2e46e639b2f4b2cfb2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e03a7590c0a4342a4dbacff389baf012c5d2322a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:49 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Dec 19 00:10:41 2018 -0800
Original commit date: Wed Dec 19 00:10:41 2018 -0800
Original commit hash: 62dfc0e455c20966579d7835e3f743805b2ffc4a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9db7162a93845f133a925c36447939ec7f8d0406 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:47 2019 -0800 
-------------------------------------------------------------------------------- 
Replace MdeModulePkg PXE/iSCSI/TCP with NetworkPkg Drivers.

The PXE/iSCSI/TCP drivers in MdeModulePkg are going to be deprecated. All
platform DSC/FDF files should be updated to use the dual-stack drivers in
NetworkPkg.

Cc: Chan Amy <amy.chan@intel.com>
Cc: Wang Fei <fei1.wang@intel.com>
Hsd-es-id: none
Tracker-link: https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=222380
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed Oct 31 14:28:36 2018 +0800
Change-Id: I84134256253ba82c8da0852bb8d803a014c348af
Original commit hash: 2b18f8bbfff01fde28f66b929771a4b7a1ecc5cc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: f141055add0e8a06242ac6b6a760499d79bceb02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:43 2019 -0800 
-------------------------------------------------------------------------------- 
ICL SpiFvbService: Remove the using of PcdPeiCoreMaxFvSupported

We are removing PcdPeiCoreMaxXXX PCDs at
https://lists.01.org/pipermail/edk2-devel/2018-December/033985.html.

After reviewing some code bases, I just found ICL is using
PcdPeiCoreMaxFvSupported in SpiFvbService.
But PcdPeiCoreMaxFvSupported is not for this kind of usage,
it is for PeiCore to allocate private buffer to manage FVs.
For example, it could be 4 (two PEI FVs, FVMAIN_COMPACT (FVMAIN
is nested in it)) even there are 6 FVs for the platform (two PEI
FVs, FVMAIN_COMPACT (FVMAIN is nested in it), other two DXE FVs).

For SpiFvbService, we can use array size as the ending index for
for loop to make sure no read buffer overflow.

Hsd-es-id: none
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 17 10:31:18 2018 +0800
Change-Id: If41c26d1ef1ef6adc9d076225e7aeadcbac2db2c
Original commit hash: a25dd925b3f340820d71fd826bb66b3b2c24055f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
IceLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.h
IceLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
IceLakePlatSamplePkg/Platform/SpiFvbService/Smm/SpiFvbServiceSmm.c
IceLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
IceLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf

================================================================================ 
Commit: 05d38b470ab2c667c24f2515c86ad5a77354d6bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:31 2019 -0800 
-------------------------------------------------------------------------------- 
Update IceLake 2512 Minor Version to 02.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Dec 18 12:19:30 2018 -0800
Change-Id: Ica6299828240ef67c111177c481d99447d14efea
Original commit hash: 6a09bf2783c0f4808403e5e271a3415546bd6ee1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d6e0b2ef1dea8e01a7c44faf37ff6975fab3869f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:30 2019 -0800 
-------------------------------------------------------------------------------- 
KC requests that intel reference code assert when any of the intel FW are not getting loaded successfully (TBT/IOM/MgPhy etc)

Avoid assert seen with TBT FW load failure in simics

Hsd-es-id: 1407508076
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 18 12:33:55 2018 -0800
Change-Id: I59c0ef042a5635b2ec227c2868de6df68ef075cf
Original commit hash: 4419fb6690ffbb71dce5233c49fa6229cd9664da

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.inf

================================================================================ 
Commit: 3b26a7c1d642d6aabd081640a2fc453cfbe0bf7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:28 2019 -0800 
-------------------------------------------------------------------------------- 
Update IceLake 2512 Minor Version to 01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Dec 18 10:31:17 2018 -0800
Change-Id: I517ba7a5f69d9e05ee50c613ce9d49ba10491bc9
Original commit hash: 4da564d0dfe82b8eeca3537d61b80e8c7868c80a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 31f8ec2dc7a4602f78f2279c09ecd7a3203a342c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:22 2019 -0800 
-------------------------------------------------------------------------------- 
IFWI-ICL-UN-B4 : Display is not Seen during the First boot after every IFWI flash on both Release and Debug IFWIs

Revert "[ICL][TGL] Clean up Override\BpCommonPkg under ClientCommonPkg"
This reverts commit e893b3866c745067c2651cc9ed5d5f8b6806b4c6.

Hsd-es-id: 1606873312
Original commit date: Mon Dec 17 22:43:52 2018 -0800
Change-Id: I10d0fcfe36fd11d4813a3010613a242d08ccd8bf
Original commit hash: 3e4ac95ef4b24b5887f5fe733c5379b05fdc9e3a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6719659e8c75473aba00843158d0953d85f718cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:20 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1018 and VBIOS 1004

Integrate  ICL GOP 14.0.1018 and VBIOS 1004 released by VPG team

Hsd-es-id: 1606875231
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 18 16:38:40 2018 +0530
Change-Id: I38e64423eedd3f543eeb9aa4e82f0a98b40f1c4c
Original commit hash: 795648995d9f86162ccc363c91f6e31a1e5e8a5e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: cf51e233531965ec3a53db81b36a4ee908f32c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:17 2019 -0800 
-------------------------------------------------------------------------------- 
Sync the "Tcg2Config.vf" file in "ClientCommonPkg\Override\SecurityPkg\Tcg\Tcg2Configr" with the edkII and fix the SCU error

Sync the "Tcg2Config.vfr" with the edkII and fix the error occur in SCU after synchronization.

Hsd-es-id: 1506986927
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 17 14:05:10 2018 +0800
Change-Id: I89e97f7a838c95879f6f21ab5abcd880ce85f1f2
Original commit hash: a47226ec101d1069e2d6f9139a0141addc2063f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Config/Tcg2Config.vfr

================================================================================ 
Commit: ddc4f6db41ef59112cf2b8f3c83c4c4df4ce4992 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:14 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Dec 18 00:17:11 2018 -0800
Original commit date: Tue Dec 18 00:17:11 2018 -0800
Original commit hash: 11770fbcaee04b84e39b83d9118cb6738ee84d4a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1e26d102b4f93a4a5e73ee87384f50e5b974032f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:10 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Dec 17 23:45:17 2018 -0800
Original commit date: Mon Dec 17 23:45:17 2018 -0800
Original commit hash: 3656cc94c42f8e9d9800b5f1a4f2b7c90f09c8d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 481d0e4dc2be4924f03d562ba00605c3213200dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:08 2019 -0800 
-------------------------------------------------------------------------------- 
IFWI-ICL-YN/U42:TBT and IOM FW version showing NA in EDK BIOS, Not seen with FSP BIOS

remove "SA:InternalOnly" tag

Hsd-es-id: 1606747772
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606747772
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Dec 14 10:53:15 2018 +0800
Change-Id: If7957eb9d5d082d8a173b1b1fb5d2cf9c2706f88
Original commit hash: 444baa3968b2a63256302cf56ff456a543e58a1b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: c6abea5bd6ed1ec3e2b2981fb8e41916562c1c3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:06 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: WW49.1 IFWI impact V2502.2's S4 resume got twice unexpected global reset.

Mask reserved bits for SUS table content

Hsd-es-id: 1506983678
Original commit date: Thu Dec 13 06:18:00 2018 -0800
Change-Id: I3a9ff721791c3dbf1197a2a345484d5a9413c6d0
Original commit hash: 6fd2b2090e1fe4377728604e95b17afec32c3c28

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: f7dcd418f48bb3119535db6b78f7080b4ec998ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:04 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 18 02:45:18 2018 +0000
Original commit date: Tue Dec 18 02:45:18 2018 +0000
Original commit hash: c26c10621984ad0d3c29353a8a7e1141b18d5f7c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ceac64fb5031c9aec3586e623c54109d79d599c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:02 2019 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][ICL MRC][Update MRC Version to 0.0.4.1]

Update MRC Version to 0.0.4.1

Hsd-es-id: NO_HSD
Tracker-link: NO_HSD
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Dec 17 18:18:52 2018 -0800
Change-Id: I5c27f2c6a8f3d359db710a19c12655aa82a4cf79
Original commit hash: 8a4328fe76dec097e852f10e34bd262dff578af8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acff6e8441fd20fe71c53efe68286275ff225fee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:22:01 2019 -0800 
-------------------------------------------------------------------------------- 
Chipsetinit API change for backward compatibility

Chipsetinit API modification to support backward compatibility for old and new formats

Hsd-es-id: 1408699989
Original commit date: Mon Dec 17 14:52:21 2018 -0800
Change-Id: If6a22b55e431b9c56e442964f3f3d9a0da527f26
Original commit hash: ce5aebd7316df9be65d4cb74ae48e29a796ec64c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 8414c5b7e228c60e80368d990d258d121bd82e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:57 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: support Opal S3 unlock with remapped NVMe on RST mode

This change is merged from CNL : 0e28a22edde0a36f709d14f4138aa8224cd69049
RST pre-OS driver will expose a new PPI when there are reamapped NVMe on system.
This PPI provide MMIO base address for Opal PEI driver to unlock drive during S3.

Hsd-es-id: 1605547727
Original commit date: Tue Nov 27 16:09:04 2018 +0800
Change-Id: I6a09702f33129bda37aefa310816f7ea66a6b8d4
Original commit hash: 238a72236fac9b5a6a961ea1c0c0539ec4dc2f42

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/SecurityPkg/Include/Ppi/OpalDeviceInfo.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeMode.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalNvmeMode.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordCommon.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.c
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.h
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalPasswordPei.inf
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8b39a510a6cd612a89e7a826ddb6bfee95b5d352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:55 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 18 00:49:39 2018 +0000
Original commit date: Tue Dec 18 00:49:39 2018 +0000
Original commit hash: a643848446fb7040494eca5893dae07c86e80fee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f53fba9561bf22b1725a33fdd5950a10eec294b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:53 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1306115098][MRC default change to 3200]

Increase SAGV Mid point from 2667/G2 to 3200/G2, for both DDR4 and LPDDR4.
Boot at 3200/G2 also in case SAGV is disabled.

Hsd-es-id: 1306115098
Tracker-link: https://hsdes.intel.com/resource/1306115098
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Dec 17 14:12:49 2018 -0800
Change-Id: Ieb72c3e271c0a99a6f28c1850f67016298bea11e
Original commit hash: bbf50f45497fb455ebf6bba1b5c38cae1d2bd2c7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: b8975e44c422d56f425c982b1b1b91d088b40e9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:51 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 18 00:28:35 2018 +0000
Original commit date: Tue Dec 18 00:28:35 2018 +0000
Original commit hash: ea9eb346b671867b5eef74074259853331dc9dc0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49b6cbb322a4e1c50f269013e54a53256034d790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:50 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1306096156][ICL-U2][B2][DDR4][MRC 3.149][PMO failures][Cold Boot cycles failure at normal mode]

Issue:
  MRC fails in Normal Mode memtest or in BIOS after MRC, at 2667/G2, with particular DDR4 DIMMs, for example:
  HMAA4GS6MJR8N-XN N0 AD [32GB 2Rx8 3200]
Root Cause:
  RxFIFO read enable flyby (RxDqFifoRdEnRank) was programmed incorrectly.
  This happened because MRC was programming it in UI units instead of tCK units.
  Also the layout of the register in G2 is such that bit [0] should not be used.
Solution:
  1. Change the logic in Read Leveling and RT Latency optimization steps to program RxDqFifoRdEnRank in tCK units in G2.
  2. In G2 program the RxDqFifoRdEnRank value in bits [3:1] of the register field, keeping bit [0] as zero.

Hsd-es-id: 1306096156
Tracker-link: https://hsdes.intel.com/resource/1306096156
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 11 21:24:37 2018 -0800
Change-Id: Ia5b87ac49b088e490cfc0d6628f00a8ef7bbded6
Original commit hash: 01972af2c2e758e5cffcc43507d7015573e8da6e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: e779989e45c8621216aa34909374b4f047a56d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:47 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: FMP Capsule for ISH PDT on SPINOR

1. Provide standalone FMP device for ISH PDT update.
2. Upgrade FwUpdateEfiLib.lib to CSME 13.0.0.1044 (RS) in order to support PDT update.
3. Use $(PLATFORM_PACKAGE) rather than hard coded IceLakePlatSamplePkg in FmpPlatformXXX.dsc
4. Cleanup dead code in cln.bat

Hsd-es-id: 1506378135
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506378135
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Fri Nov 30 21:07:33 2018 +0800
Change-Id: I24a18d393ab5f8a38d14081060a8f9e231eb8885
Original commit hash: f485d2d7268474e073e0d3b585b8fc783bfb40dc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBios.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformEc.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformIshPdt.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMonolithic.dsc
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/cln.bat

================================================================================ 
Commit: a27908159c8dcc870bf3554aa501272b811813b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:44 2019 -0800 
-------------------------------------------------------------------------------- 
[FIX][ICL-FSP] ITSS: IPC[1-3] should not be overwritten by BIOS

ITSS IPC[1-3] are set by FSPS policy

Hsd-es-id: 1606679141
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606679141
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Nov 14 13:55:15 2018 +0100
Change-Id: I6a927ce6446ec2155b5ea20cdb0aacc9047e09ac
Original commit hash: 29d13188f5349a36ab509ffe9a00a519d19b54ea

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: d2d855c843fdf717f75bfeba53e491c5d07e8ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:41 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 17 20:44:54 2018 +0000
Original commit date: Mon Dec 17 20:44:54 2018 +0000
Original commit hash: c1afa377318cb395605d9531630ff1483d208b36

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97ee3a8a95292898dbafecc1f0dd8fdb8beba038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:40 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "[HSD-ES][client_platf][bug][1408573485][ICL MRC][Add DCA training as part of DCC initialization]"

This reverts commit 9d1fe922c26af0223a9691bcd153e8ff40f3af0b.

Hsd-es-id: 1408573485
Original commit date: Mon Dec 17 11:07:47 2018 -0700
Change-Id: Id0bb283bfdd006869bc446ed12b0380af46297c5
Original commit hash: 417ba0de638e144915c87919d5f80ee258603d53

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 73f1f907b3108d880801f2c8173a01c0fb9ea009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:38 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "[ICL][ICL-U][UART][BIOS]After update CPU from A2 to B1 and update IFWI, UART 1 RW fail"

This reverts commit 76cc2ad4865170853d58cfcc1ea1bbbb4a431486.

Hsd-es-id: 1606872754
Original commit date: Mon Dec 17 12:12:36 2018 -0700
Change-Id: I1de19e947bf9d9f2eb656263a9594be5cb33daf6
Original commit hash: 79ffb50f9eb17284587a08e8e9fde2f3c144efbc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: d976000a497a56eaa1c61e4116e52f88a47b5ae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:32 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL HaT Tpe] Analyze various feedback on CPU code

Hsd-es-id: 2206261421
Original commit date: Mon Dec 17 11:59:20 2018 +0800
Change-Id: If53fadb70dd3f8cc0e0d3275a328fc5ebce8fb15
Original commit hash: 257691d59b7aac070e1a3524d5906aeb64130690

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

================================================================================ 
Commit: 41ec0578167172efc08e2e6f7977ce2f45585706 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:29 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Dec 17 01:06:04 2018 -0800
Original commit date: Mon Dec 17 01:06:04 2018 -0800
Original commit hash: 0cee6253787c4cea58ef4882d5e4b9309894396d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 73569844dff7199cd21d2447000a911fb57a160c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:27 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Dec 17 00:58:03 2018 -0800
Original commit date: Mon Dec 17 00:58:03 2018 -0800
Original commit hash: 3629c2d1eff59a63665afada4d8845f189cc1a45

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 85e26b034d3973b7f3a970fce579344339c40a0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:25 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Dec 17 00:14:58 2018 -0800
Original commit date: Mon Dec 17 00:14:58 2018 -0800
Original commit hash: b2480438b4d2dafbacc19e197635b7bdd04bc696

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 566dae7f7a611933e4a19d0b3228c0e0e854771d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:22 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Sun Dec 16 23:41:36 2018 -0800
Original commit date: Sun Dec 16 23:41:36 2018 -0800
Original commit hash: 784cfae8405c4653b5103ed5a18054f474b594e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: d26cdee6e2997d313a6a4a490818a6e19a0319be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:17 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Dec 16 18:57:05 2018 -0800
Original commit date: Sun Dec 16 18:57:05 2018 -0800
Original commit hash: c90afa51b0beeb4794b3d57eb446dbdccccb1c5e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: edddd4249c93b0706c1d6d2d5c18950a1f0de01d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:14 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Fix the make failure on Mac OS

The error is below:
error: comparison of unsigned expression >= 0 is always true
[-Werror,-Wtautological-compare]
for (Index = EndId; Index >= 0; Index--) {

error: comparison of unsigned expression >= 0 is always true
[-Werror,-Wtautological-compare]
for (Id = FvInFd->FfsNumbers; Id <= FvInFd->FfsNumbers && Id >= 0; Id--) {

Hsd-es-id: None
Original commit date: Wed Dec 12 13:32:36 2018 +0800
Change-Id: Id35c478012272efa0d18a826f94c49dd39b62e63
Original commit hash: 0dcffc0040a7efe5b40c3255116ad1670a5aca89

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: a7600107eb84c89c57d100172ddd92192f47754f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:12 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Dec 16 20:57:55 2018 +0000
Original commit date: Sun Dec 16 20:57:55 2018 +0000
Original commit hash: 4fba4e1bbead79be1d193cf91de76d1c3355082c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55098ce371e3fe0e61c4d1a184100f66baa01d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:10 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] DisplaySAGV Mid point as the BIOS setup frequency

-Display the highest configured DRAM speed in BIOS setup among the three SAGV points
-Update BuildMemoryInfoDataHob() to retreive the highest frequency

Hsd-es-id: 1408118753
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408118753

Original commit date: Mon Dec 10 18:51:43 2018 -0800
Change-Id: I3d921f9b33f2053ec10bd212c875d801044b4303
Original commit hash: 1f7b700c6c77751339a2cf603a4821d9715457d7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e8a8e8566573b85d25cc81107b94fd409094add4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:08 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL]: Prevent runtime access to SiSetup variable and restore default value if deleted.

Added the SiSetup variable to the mSetupVariableList to prevent runtime access.

Refactored logic to iterate over a table containing all the variables which
presence is required, instead of repeating the logic for every variable.

Failure to get all of the variables in the table will trigger the call to
CreateBoardDefautVariableHob () and restore the default settings. Adding SiSetup
to the required variables.

Modified conditional flow to only skip calling PlatformVariableInit () on S3 &
S4 resume paths, in such way that if any of these platform variables are
deleted, BIOS is able to restore the default values only after issuing a reset.

Hsd-es-id: 1606696981
Original commit date: Tue Oct 30 15:25:58 2018 -0700
Change-Id: Icfc7e3bf5ed50a2ac864dca81fc526204eeae974
Original commit hash: b95bf1c4cf8502ce138eacb7f76e1e6b0a4f5c23

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
IceLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 600c73160f889db5c15cae682373fba09e2409ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:06 2019 -0800 
-------------------------------------------------------------------------------- 
ICL [BIOS] [TCSS] [B4][U/UN/Y/YN]: TCSS disable and enable in BIOS, getting CATERR after going to OS.

Don't change D3 setting in TCSS XHCI call back function.

Hsd-es-id: 1606801472
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606801472
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 3 15:10:54 2018 +0800
Change-Id: I01ae88f23e5fa7d18df3d26cfc5234f269a608ee
Original commit hash: a80a58a0823106f1333302f728535662c61e1bf7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: ef96578484c3919a04a53522d0054feaa2227eff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:05 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Sync up policies default from UPDs to Config Block.

Some policies default are not consistent with UPDs, there might cause some functionalities failure in Dispatch Mode.

Hsd-es-id: 1606842650
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606842650
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 11 17:24:34 2018 +0800
Change-Id: Icb9c8c0d7d030d866c3b9329af7c175f5bfaafc3
Original commit hash: 1cf4e9d09d877d18925678f56fa9024e9c595fa9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibSample.c

================================================================================ 
Commit: 1e3e6ec93dbc05ecd1bcd7fbc6531ac283322413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:21:03 2019 -0800 
-------------------------------------------------------------------------------- 
KC reports that DBG2 knob is broken when UART is in hidden mode

* Modify Serial io D3 function to handle Dstate change also in Hidden devices.

Hsd-es-id: 1408572189
Original commit date: Mon Dec 10 14:50:52 2018 -0800
Change-Id: I15c3f25d2e359273cd317ec250e135054df61276
Original commit hash: d5351266ee1818110da67cafa4cd906e61ba3915

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c

================================================================================ 
Commit: b69724bc2fc6074d544cf994f209ceb230142133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:58 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Dec 16 00:14:53 2018 -0800
Original commit date: Sun Dec 16 00:14:53 2018 -0800
Original commit hash: 5dadd1df0c093669a966798d71900eda328c0976

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f4639c5bc7df4f63dc1a22800e01668f70f1adb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:55 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Dec 16 03:13:01 2018 +0000
Original commit date: Sun Dec 16 03:13:01 2018 +0000
Original commit hash: 3a370cc7ff9998453eb4703d071551413669e794

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f01037d1da04628420209ee89d7ef78199dc258b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:54 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408573485][ICL MRC][Add DCA training as part of DCC initialization]

Add new DCA training step as part of CLK DCC initialization.
Sweep DLLDCMCTL.DccCtl code from -8 to +7, and find the code with best duty cycle.
Do this on data/cmd/ctl FUBs.

Hsd-es-id: 1408573485
Tracker-link: https://hsdes.intel.com/resource/1408573485
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Nov 29 19:49:42 2018 -0800
Change-Id: I062006912e605f22cbcc249bfb097f612ce2b0d2
Original commit hash: 9d1fe922c26af0223a9691bcd153e8ff40f3af0b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: de8bbc2fe5ce7ff588b994ca9aa41c8a7d1d9575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:52 2019 -0800 
-------------------------------------------------------------------------------- 
ICL_security : Hardware Security settings for Administrator password status via SMBIOS table 24 status getting not implemented.

To fix Smbios type 24 present incorrect status.

Hsd-es-id: 1606794178
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Nov 27 14:06:21 2018 +0800
Change-Id: Ic6cfc53f7de5a9aa7d0850dd64ad07b77e1cf1a0
Original commit hash: b7b0f56a8519e41714ac2c9120c38eb936551dcc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf

================================================================================ 
Commit: 75ff171b7cab746345120053af4bcb8b1b39e72c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:50 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL_FSP] FSP explicitly make GSPI device in D3 and disable MMIO space if UPD set as PCI mode

* Added Save and Restore in Pci mode
  During Serial Io initialization any device in Pci mode will have its BAR0 assigned.
  if true BAR0, MSE, PMECSR (D0/D3) and PPR reset (MMIO) settings are saved and restored after initialization,

Hsd-es-id: 1606725845
Original commit date: Mon Dec 3 01:49:02 2018 -0800
Change-Id: I3d697eb7b2667c89abf724ab11508dae4ad21784
Original commit hash: 8c44f51f474c086fd7d0799626024b805bfd0514

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 96412210bcc96f9f7fc143781107cca2499d8d8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:46 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Dec 15 00:20:00 2018 -0800
Original commit date: Sat Dec 15 00:20:00 2018 -0800
Original commit hash: 33429f09ea2476aaad42dc51411df9dbd62caee3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5b77f5f8c7232f150c71a0594f033ebcd167c86f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:44 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Dec 15 00:15:26 2018 -0800
Original commit date: Sat Dec 15 00:15:26 2018 -0800
Original commit hash: 7693f8f6f9fcf1d60e81012f10a499c253998f6d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0177c064b09916c83cb5038a9b7c9dcc73ddc63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:42 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Dec 14 23:40:45 2018 -0800
Original commit date: Fri Dec 14 23:40:45 2018 -0800
Original commit hash: fb40e7818e7e94667d42323fa0424ff71a9b6925

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 8471da0775895e15edd368302016b11568875937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:37 2019 -0800 
-------------------------------------------------------------------------------- 
ICL SMBIOS Type 17 Form Factor returned DIMM when connected SO-DIMM which SPD Module type = 0x09(SO-UDIMM)

Add SPD Module type 0x09 to the SMBIOS Type 17 processing so that the proper Form Factor is reported in SMBIOS table.

Hsd-es-id: 1506940152
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506940152
Attestation-link: IceLakePlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 11 11:33:58 2018 +0800
Change-Id: I0e0a2c6d211beb9caec9e06fc99435c189437d37
Original commit hash: b9eb4bd0258191f191f75bb20fa9d5356a20a2be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosMemory.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 1a09ec4d67115eb489cfc8d79df0f9aff3ab359e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:36 2019 -0800 
-------------------------------------------------------------------------------- 
KC requests that intel reference code assert when any of the intel FW are not getting loaded successfully (TBT/IOM/MgPhy etc)

Phase 1:
  1. RC will give assert in debug build if IOM is not ready, if TBT IMR is not loaded properly, and FP fails.
  2. RC will check TBT IMR and publish status regardless FP is enabled or not.
  3. RC will carry the info to HOB
Phase 2:
  4. RC will transfer to protocol including MGPHY check at that time.

Hsd-es-id: 1407508076
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407508076
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 3 10:43:04 2018 +0800
Change-Id: I88798baa92ea8d423422a215e4dc9a910003bc39
Original commit hash: 9df5da7ec14c41424dff923993ae57beef0a6831

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIom.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/PeiTcssInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 425619d692e7fb68ebd5a5e2e87ac16fe0788078 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:33 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 14 21:32:39 2018 +0000
Original commit date: Fri Dec 14 21:32:39 2018 +0000
Original commit hash: d535c3decf1294ff31501dafae9ea4d634e83c60

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdb4315db12c548627710d32dd1ea123af1e2987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:30 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408646409][ICL MRC][Merge from SKL MRC: Should use MIN instead of MAX in DeltaLimitRtl formula]

Merge from [HSD-ES][client_platf][1304082874][SKL MRC: Should use MIN instead of MAX in DeltaLimitRtl formula]

The formula for maximum allowed RoundtripLatency delta between ranks has a bug:
Current:
  DeltaLimitRtl = MAX (tRDRD_dr, tRDRD_dd);

Should be:
  DeltaLimitRtl = MIN (tRDRD_dr, tRDRD_dd);

Because we need to consider the minimum possible rank-to-rank turnaround, not the maximum.

Hsd-es-id: 1408646409
Tracker-link: https://hsdes.intel.com/resource/1408646409
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 11 17:21:14 2018 -0800
Change-Id: Id4e492aece464dd7bd900a60cf65b7916c1d95c2
Original commit hash: 82f00ea3d26e06b501f4f1800d3069d3683b167c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 0a93e5fc64759b83d1b5e9a1e146f8f26c1e3ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:29 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][TGL] Remove dispatcher.c override for FSP stack set up

Dispatcher.c has a unnecessary overrides which must be removed

Hsd-es-id: 2205371834
Tracker-link: https://hsdes.intel.com/resource/2205371834
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 4 13:17:39 2018 -0800
Change-Id: I7412acd353e791cef1cd0ad02e0854c484175aaf
Original commit hash: 15954a92bcced6334e88f41899c45298ff721094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c

================================================================================ 
Commit: 1f69322774f7fb9bc36ccf1fb30b45f82272a6e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:28 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] Silicon policies contain 2 entries named CridEnable

Removed the duplicate CridEnable policies and added
a new shared CridEnable policy

Hsd-es-id: 2206418166
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206418166
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Nov 27 23:02:07 2018 -0800
Change-Id: I49318d3700c361b03a2504bd83cd0a2480a7f743
Original commit hash: a520a2d8e9abdf66788cbb0966aa4f1ba1df7036

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/TcssInitLib.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 52e4e6d9f23f64d804f9768f8293775d0c64e2b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:26 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][ICL-U][UART][BIOS]After update CPU from A2 to B1 and update IFWI, UART 1 RW fail

Restored disabling inversion if such was set by default in the hardware.

Hsd-es-id: 1408611274
Original commit date: Mon Dec 10 12:20:01 2018 -0800
Change-Id: I32446ebb33de559d4a0da2c81c36c43659a0651b
Original commit hash: 76cc2ad4865170853d58cfcc1ea1bbbb4a431486

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 59a204a6b139e8cf027b1fddf4ea57e1ab2e1787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:24 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U][ICL-UN][ICL-YN][ICL_SDS]Observed Event ID: 137 (Source: Kernel Power) The system firmware has changed the processor's memory type range registers (MTRRs) across a sleep state transition (S4) in event viewer error during S3 cycles

Cherry-pick MTRR workaround for Windows Event 137 error

Hsd-es-id: 1605574419
Original commit date: Thu Dec 6 14:56:15 2018 +0800
Change-Id: Id37a1b32fc1540f8812bce2ab52553d58510401a
Original commit hash: bc57408163dc44049a924ff5fe5bee6268171511

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Override/DoxygenSiOverride.h
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MtrrLib/MtrrLib.c
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MtrrLib/MtrrLib.inf
IceLakeSiliconPkg/Override/UefiCpuPkg/Library/MtrrLib/MtrrLib.uni

================================================================================ 
Commit: a5d24f033bbb09f0cc803a550296f560a9321c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:22 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 14 20:29:21 2018 +0000
Original commit date: Fri Dec 14 20:29:21 2018 +0000
Original commit hash: 5993d479f0af2e46ceb1288cc4d20fc72d372ac9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab86ebfbd53968a2b169a0d1e47598c86c510204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:21 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408630548][ICL MRC][Add separate RxDqsP/N training]

Change RDTC1D function to perform separate RxDqsP/N training, in 1D sweep fashion.
This is needed to improve RxT margins at high speeds.

Hsd-es-id: 1408630548
Tracker-link: https://hsdes.intel.com/resource/1408630548
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Dec 10 16:40:15 2018 -0800
Change-Id: I17361c5c0fbc5738f1e7cc15b18f14a33de668e8
Original commit hash: c1d4643b2e4536011e349b886b0ee7b58983b1ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 46c966dec2eb77e582b8f39d73f87315d2f5762c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:19 2019 -0800 
-------------------------------------------------------------------------------- 
Trace hub trace to memory hang across reset.

Continue trace to memory across warm/cold reset, MSCnBAR/SIZE/MWP/SCRPD0 are kept, setting MSE/BME in pre mem may hang the system, for memory is not ready but with traces push in.
Postpone setting BME/MSE in post mem for the case.

Hsd-es-id: 1806583323
Original commit date: Fri Dec 7 18:51:59 2018 +0800
Change-Id: Ia1e4c8a1a494a9e723fa94c5131a6fee188bd323
Original commit hash: 611dfda19cc4014c1792dc262d93394a3b363440

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: dadc61c07bccc87dd7031019caed97bf5995f014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:17 2019 -0800 
-------------------------------------------------------------------------------- 
HSTI strings are coming up incorrectly as part of HSTI debug log with VTD disabled

Added check for VTd Platfrom enabled/disable logic at Integrated Device DMA Protection file (check IOP IOMMU (VTd9))
Updated VTd SKU enabled HSTI string message and added VTd Platform HSTI code/string message
Fixed iTBT VTd and VTd calls to return boleean instead of correcting passing value through pointer (previously incorrectly passing the value only)

Hsd-es-id: 1606764524
Original commit date: Tue Dec 11 18:08:57 2018 -0800
Change-Id: I8767123652221292f018f57972cceae59b4950d6
Original commit hash: 5f43c2a13b8f982c00713e5cbbda59f03daece99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c

================================================================================ 
Commit: d44039d637103ae59d92ed0d49513205000bc16a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:15 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Dec 14 17:49:19 2018 +0000
Original commit date: Fri Dec 14 17:49:19 2018 +0000
Original commit hash: 076a9721426a0e177dadf6f47462a2caaf351879

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6b9875dd0cbf03e9673fc9c70a9bb0a578c3623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:05 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Dec 14 00:20:43 2018 -0800
Original commit date: Fri Dec 14 00:20:43 2018 -0800
Original commit hash: ea293786a764026130dde2dbb4cd23e3b2f28041

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 03965962dea00c9528be7ea795d98ab3f8fa29a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:02 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Dec 14 00:10:47 2018 -0800
Original commit date: Fri Dec 14 00:10:47 2018 -0800
Original commit hash: 66b729767c07d03fff5e9ea0162ba808e409a4e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b6c4395c391a339e791493fa92ac20b57e358d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:20:01 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Dec 13 23:43:33 2018 -0800
Original commit date: Thu Dec 13 23:43:33 2018 -0800
Original commit hash: f4424401ccdff405b50979f0a101296e5ef7cae3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: 66d53a8c07934189859f809944c344e5a41e80ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:59 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][TGL] Make the PttPTPInstanceGuid localized in override/.../Tcg2ConfigNvData.h

Move the PttPTPInstanceGuid.h into Tcg2ConfigNvData.h

Hsd-es-id: 1506969002
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 4 14:23:36 2018 +0800
Change-Id: I76ed2731336a7d40cbf33996f09c913e575b94db
Original commit hash: 0999845b207434e822a8dd34d9e9dda3803a0102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Guid/PttPTPInstanceGuid.h
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigNvData.h
IceLakePlatSamplePkg/Include/Tcg2ConfigNvData.h

================================================================================ 
Commit: 76bfbd9c2f5a795a1124dea5bb434e8c70fd43cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:58 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Supporting BlockIO not found case in Opal driver for Optane cache mode

This change is merge from CNL : c88aad83e59fc64c93c76bfac9ffd3dbbfbd3eeb

Hsd-es-id: 1407391766
Original commit date: Fri Nov 23 17:16:14 2018 +0800
Change-Id: I1ca31f83843703af4608b7d8316cc0dfbc93ffe8
Original commit hash: e9ba90a157639118512db483e6fdf6a386275ad4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/DoxygenRpOverride.md
IceLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPassword/OpalDriver.c

================================================================================ 
Commit: c6ffc7a6d84fd313ee1f51a87216f97c273fbe2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:56 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] UART TRC Part 4 - Add Uart Driver to support Serial Io protocol and redirection without external EC

Create Serial IO UART Dxe driver

Hsd-es-id: 1408348238
Original commit date: Wed Nov 14 13:12:59 2018 -0800
Change-Id: I2aa3a744f640c60bd55a031e0630f5cba8580e45
Original commit hash: b89bbc587e4b03af70e4213ab6a90e1a394f9f78

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
IceLakeSiliconPkg/Pch/Uart/Dxe/ComponentName.c
IceLakeSiliconPkg/Pch/Uart/Dxe/SerialIoUartDriver.c
IceLakeSiliconPkg/Pch/Uart/Dxe/SerialIoUartDriver.h
IceLakeSiliconPkg/Pch/Uart/Dxe/SerialIoUartDriver.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgDxe.dsc

================================================================================ 
Commit: 76c0adbb8c011417643274caa4e291c32e87c9f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:54 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] UART TRC Part 3 - Add Debug Library support for Uart configuration and higher baud rate benefit

Redesign UART Debug Lib Property usage by adding new librarires and setup option to support UARTs configuration

Hsd-es-id: 1408348238
Original commit date: Thu Aug 30 15:23:18 2018 -0700
Change-Id: I5ea03d99427cb74e9a61fc6b29b2f5e847b582ed
Original commit hash: 4ad619f05bf811fdf3958f2a09599c72634ec460

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Include/Library/FspSerialIoUartDebugPropertyLib.h
IceLakeFspPkg/Library/FspSerialIoUartDebugPropertyLib/FspSerialIoUartDebugPropertyLib.c
IceLakeFspPkg/Library/FspSerialIoUartDebugPropertyLib/FspSerialIoUartDebugPropertyLib.inf
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.inf
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
IceLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/Include/Library/GetBaudRateLib.h
IceLakePlatSamplePkg/Include/Library/SerialIoUartDebugPropertyLib.h
IceLakePlatSamplePkg/Include/Setup.h
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
IceLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c
IceLakePlatSamplePkg/Library/GetBaudRateLib/GetBaudRateLib.c
IceLakePlatSamplePkg/Library/GetBaudRateLib/GetBaudRateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.c
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.inf
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.c
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.inf
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.c
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.c
IceLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakePlatSamplePkg/Setup/StatusCodeSetup.hfr
IceLakePlatSamplePkg/Setup/StatusCodeSetup.uni
IceLakeSiliconPkg/Pch/Include/Library/SerialIoUartDebugPropertyPcdLib.h
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
IceLakeSiliconPkg/Pch/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.c
IceLakeSiliconPkg/Pch/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
IceLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: 5ed39810e6101ed7e3bdd298d12a7e5ff0c56ca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:51 2019 -0800 
-------------------------------------------------------------------------------- 
[ICP-YN-B1][CAVs]: EM1.etmode register value incorrect for 8T mode

Update TMode settings based on BWG

Hsd-es-id: 2205399277
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205399277
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Sep 20 14:40:53 2018 +0200
Change-Id: Ia20905526e48bc2f611d77bb4ac1c8bd98de9bee
Original commit hash: 5a40b58fa13d88f29020755970697314fb1999bb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 738a4486b81a56c3aac6522292cd2efa14c498bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:34 2019 -0800 
-------------------------------------------------------------------------------- 
Setup: Platform/PCH TXT capability  supported information into platform inromation section

Platform/PCH Txt capbility information into  setup will be supported only when both CPU and PCH are TXT capable,
in all other cases it will be displayed as Un-supported.

Hsd-es-id: 1408629146
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408629146
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Dec 7 14:46:12 2018 -0800
Change-Id: I51f601a3aff84f5cf8cb9bb575c05eafc97ee560
Original commit hash: 08f1d7c450a1d706c25a39b71d6a95710b89e4a0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: d7079fc60355f341ecb0398dca9890c561edb21d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:24 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Dec 13 00:22:07 2018 -0800
Original commit date: Thu Dec 13 00:22:07 2018 -0800
Original commit hash: a6b2256445ec382f5864eea8cbd5a5422632f964

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9e2668ec032c196180fc5026002ddd8fdddbad40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:23 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Dec 13 00:14:09 2018 -0800
Original commit date: Thu Dec 13 00:14:09 2018 -0800
Original commit hash: 97be4ab9108f151c636a72c7bb7e512ae3078f14

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9d1bd26e72e20c5e8d476b635da996246eeed2dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:11 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL Mintree] Registers definition clean up.

1. Clean up PchSerialIoLib, PmcLib, SataLib, PchPsfPrivateLib, PmcPrivateLib, SerialIoPrivateLib.
2. Remove definitions from header files that are related to above mentioned libraries.
3. Clean up register definitions in PchRegsPmc.h, PchRegsPsf.h, PchRegsPsfIcl.h, PchRegsPsth.h,
   PchRegsSata.h, PchRegsScs.h, PchRegsScsSd.h, PchRegsSerialIo.h, PchRegsSerialIoUart.h,
   PchRegsSmbus.h, PchRegsSpi.h.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Dec 11 17:06:06 2018 -0800
Change-Id: Ia988e033c6076175a29ef87f9dc9c9c554b58800
Original commit hash: 392d0f0b77fa6eb4e596614941f4c2a6c80f51df

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeOpenSiliconPkg/Pch/Include/Library/PmcLib.h
IceLakeOpenSiliconPkg/Pch/Include/Library/SataLib.h
IceLakeOpenSiliconPkg/Pch/Include/Private/Library/PchPsfPrivateLib.h
IceLakeOpenSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
IceLakeOpenSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPsf.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPsfIcl.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPsth.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsSata.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsScs.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsScsIcl.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsScsSd.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsSerialIo.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsSmbus.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsSpi.h
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmSataLib/PeiDxeSmmSataLibIcl.inf
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLib.c
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmSataLib/SataLibIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibIcl.inf
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartIcl.c

================================================================================ 
Commit: d30476e3f5cd5808246a0326f4483b6380267390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:05 2019 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2503.01

BIOS ID change from 2503.00 to 2503.01

Hsd-es-id: No-HSD

Original commit date: Wed Dec 12 12:17:52 2018 -0800
Change-Id: Ida82be46230b4ba8182f19fd816c046bdd180217
Original commit hash: 7174e917fecdd7f33801775501e6447c7b0a9345

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e1188519370cb5411047c1be2d3e3879d21e174c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:03 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Dec 12 13:17:14 2018 -0800
Original commit date: Wed Dec 12 13:17:14 2018 -0800
Original commit hash: d1451065abdb388c0049305f9144bead2ff3515d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: bee3e5c523b4929d7e55e12d4d0a04dd0426def9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:19:01 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "Enable Vt-d in ICL BIOS"

This reverts commit ccd18a56841b270506163a7d521b4ab41e0b6fce.

Hsd-es-id: 1506983121

Original commit date: Wed Dec 12 11:50:05 2018 -0800
Change-Id: I578d2ec414979518a2427921dde6ae533740b2fe
Original commit hash: c401ea1c55953c9fd00a8c72bd3489dedf8a85a6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/Tbt/Include/DxeTbtCommonDefinition.h

================================================================================ 
Commit: fc167068b2756ab16b1a45bd0b476e911639ba53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:48 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Dec 12 00:23:07 2018 -0800
Original commit date: Wed Dec 12 00:23:07 2018 -0800
Original commit hash: beab8877ba98bcdfc2026affe6467b3a94d5cbfb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: dd8d67523e1e21337c7718de027d06cf3188a130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:47 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Dec 12 00:12:03 2018 -0800
Original commit date: Wed Dec 12 00:12:03 2018 -0800
Original commit hash: b8a0c0db3aaf497790dc97f48eb46b331544d873

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d18a38b1d8a6be9df46054713b9d0708358a4f2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:45 2019 -0800 
-------------------------------------------------------------------------------- 
Move PeiCoreFvLocation.h to ClientSiliconPkg\Override\MdeModulePkg\Include\Ppi

To move the header file into the place that easy to track.

Hsd-es-id: 1506979690
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 11 14:15:06 2018 +0800
Change-Id: I0925364519d8688324c15af578eac343d1d0f46f
Original commit hash: 08dae7784bef6985b5e76b3c0f669aaba1eb1667

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Override/MdeModulePkg/Include/Ppi/PeiCoreFvLocation.h

================================================================================ 
Commit: b8b7d46f7d64cc1091efc4e3701244fff34969fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:41 2019 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2502.02

BIOS ID change from 2502.01 to 2502.02

Hsd-es-id: No-HSD
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 11 17:46:12 2018 -0800
Change-Id: I2514780afbfcf71bfc5286a9f2bc8336d18ccf7e
Original commit hash: 47d3fc5a8989edf8a7c0a8e61c57a0e03bd6950f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5276b53f9e1f58768c5d88d7c2957ac002badfab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:33 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Dec 11 13:20:15 2018 -0800
Original commit date: Tue Dec 11 13:20:15 2018 -0800
Original commit hash: d43fe51871e96a83a8971b661bc5f51dd089e506

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: c6babe75d0539696ee3ab302c69ad0c32ec569c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:32 2019 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2502.01

BIOS ID change from 2502.00 to 2502.01

Hsd-es-id: No-HSD

Original commit date: Tue Dec 11 12:14:50 2018 -0800
Change-Id: Ie8ca9c8e3f3af39247bc8a697bf4d7f840f2976a
Original commit hash: 0fc81840912185b2be56ac8f50f36f4b6f700595

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: acbc1eb3018a6ad9fd7ddc7100fe97a13320362d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:32 2019 -0800 
-------------------------------------------------------------------------------- 
Enable Vt-d in ICL BIOS

based on validation team request, BIOS should enable VT-d by default.

Hsd-es-id: 1606853788
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Dec 10 17:34:59 2018 +0530
Change-Id: I59cdfa3901100a08994fbb525f4b8b884c90447d
Original commit hash: ccd18a56841b270506163a7d521b4ab41e0b6fce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/Tbt/Include/DxeTbtCommonDefinition.h

================================================================================ 
Commit: c1481491881e4712ebb65c496031e26d9b0957f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:30 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x32

Update ICL Bx with Patch 0x32

Hsd-es-id: N/A
Original commit date: Tue Dec 11 12:46:19 2018 -0800
Change-Id: I0bf204a6192a3e4c64d841b4657d1388db539d82
Original commit hash: 5f1e0b019dedd71c62c4da82461f1e0cf46b9d0a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6d16543e1c883fae4136368e2e2ef3a66c8ca37f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:28 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 11 19:34:50 2018 +0000
Original commit date: Tue Dec 11 19:34:50 2018 +0000
Original commit hash: 6875bf6405f0e084095046f5e5d00bdef8cff586

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2eea5b9895984822841566bf82b21956b32d85a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:27 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408609923][][ICL MRC][Enable Read Voltage Centering 2D step]

Enable Read Voltage Centering 2D step.
Do not use per-bit RxVoc due to temperature drift sensitivity, only per-byte RxVref.

Hsd-es-id: 1408609923
Tracker-link: https://hsdes.intel.com/resource/1408609923
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Dec 4 14:33:05 2018 -0800
Change-Id: I98cd85afd881141fd5a53dcfc88e4d427b221a73
Original commit hash: c0f0de8e7555558633ed9d1301d9d8ed69ffdae7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: f3dfb733bab71b1cf1168779a1c913609b583dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:25 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 11 19:23:53 2018 +0000
Original commit date: Tue Dec 11 19:23:53 2018 +0000
Original commit hash: bb9a76562f26c3278885ae73a5aad30b998f0f64

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b80bd19647769233bfa9c16c7e4901239d6ea45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:24 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408573654][ICL MRC][Increase RxT PI range to +/-63 in Gear2]

Due to Rx PI size issues in Gear2, need to increase RxT PI range from [-31..31] to [-63..63], to utilize the full G2 PI range and avoid eye clamping.
This should be done across all RxT training and margin code.

Hsd-es-id: 1408573654
Tracker-link: https://hsdes.intel.com/resource/1408573654
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Nov 30 14:33:33 2018 -0800
Change-Id: I0eb4110bcd5d6e2cd0d2e94be90751131c24f1a6
Original commit hash: 2d9e3c0ba87e41e511874a852833e5ea2d75ca33

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5407760e36c495dc4552cc435d142d2747261c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:22 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 11 18:59:35 2018 +0000
Original commit date: Tue Dec 11 18:59:35 2018 +0000
Original commit hash: 4b7394b3b81058774c9e0b012f313d7af560b59e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94c5ed09d746db67ef4b27129dede638f83023bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:21 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408639645][ICL MRC][Incorrect DccAipCb programming in MrcDccDqsInitSweep]

Issue:
  Incorrect DccAipCb values are programmed in MrcDccDqsInitSweep.
Root cause:
  We need to reset DccAipCb to 1 at each DQS PI, and current code keeps the DccAipCb value from the previous PI.
Solution:
  Reset DccAipCb to 1 at each DQS PI, same as done in MrcDccClkInitSweep.

Hsd-es-id: 1408639645
Tracker-link: https://hsdes.intel.com/resource/1408639645
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Dec 10 12:12:11 2018 -0800
Change-Id: I84421d8227f2029431db1c154dbcfa6fd00d0caa
Original commit hash: 2e8779d21a4028f446e3c63c280cae44de68ec23

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 9a4c2bd8b873a0ab1f9c67438ea08eecbd66611f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:21 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 11 18:10:09 2018 +0000
Original commit date: Tue Dec 11 18:10:09 2018 +0000
Original commit hash: 1c314cc4e91d8a4e1fffe97875e5ae71fc88e4c9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e81df4e4126dce0b6a286ecc896f73fbee6ff75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:19 2019 -0800 
-------------------------------------------------------------------------------- 
HSD1306091761 [ICL MRC] Change PowerTrainingMode according to frequency

 // Set Power Training Mode according to Frequency
 Frequency > f2667 -> PowerTrainingMode = MrcTmMargin;
 otherwise         -> PowerTrainingMode = MrcTmPower;

 Setting is done in MrcSetOverrides()

Hsd-es-id: 1306091761
Tracker-link: https://hsdes.intel.com/appstore/article/#/1306091761
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Dec 5 15:57:14 2018 +0200
Change-Id: I25612825e5eef7f5ac478da044b321d92aefc6ce
Original commit hash: c58de72575ee059f056db0030419bae33976115d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 74cff3f5980caa93c8e5696a767f32e0ac402e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:17 2019 -0800 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for ICL CPU and ICP (v17) Programs (rev 12)

Updated BIOS programing to align with BIOS Guide rev 12

Hsd-es-id: 1408256436
Attestation-link: IceLakeSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Dec 5 13:26:43 2018 +0100
Change-Id: Ie7ab825202794d9efdd2b77a94b6de65eb004bef
Original commit hash: 5dab214e6c52670c368af134d056086f81f220c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 60e6bfca2f0b07df6280831a1890d6bdbfb417d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:15 2019 -0800 
-------------------------------------------------------------------------------- 
Title:[ICL-YN] [ICL-UN] Wrong EC GPIO assignment for ICL YN/UN

Programmed EcSmiGpio and EcLowPowerExitGpio PCD as per ICL YN and UN GPIO documents

Hsd-es-id: 1408625801
Original commit date: Tue Dec 4 10:23:33 2018 -0800
Change-Id: I7f29f8c6a225d8fe09078c15b3dd8bf25529b846
Original commit hash: 11c95fc71339a4a92b30312ebf072e0064202d0b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: 596a8842c22e71c6835e3bde25127f3f9c816205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:13 2019 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools: Support get SplitFspBin.py path from environment variable

RebaseAndPatchFspBinBaseAddress.py originally will always call Intel\ClientCommonPkg\Override\IntelFsp2Pkg\Tools\SplitFspBin.py.
Now it get the SplitFspBin.py path from environment variable, if not exist, default to use EDK2's.

Hsd-es-id: 1506968227
Original commit date: Mon Dec 3 17:21:42 2018 +0800
Change-Id: I9a6846b4e6b3f38321a4be6e6e7eaab18dd873b9
Original commit hash: b482f16e6052e41e6fa777d16470371efc7400a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/prebuild.bat
IceLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: fda83e1019b4a37da9715d4d5e81bab07fe0ef99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:11 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] USB 3.1 Gen2 HDD connected to Type-C ports, not detecting in BIOS

Use EDK2 override RPPO-CNL-0061 for USB 3.1 Gen2 support
RPPO-CNL-0061 is listed as active override in DoxygenRpOverride.md
The override path are not used in the previous PlatformPkg.dsc/.fdf

Hsd-es-id: 1505026250
Tracker-link: https://hsdes.intel.com/appstore/article/#/1505026250
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Dec 6 15:11:04 2018 +0800
Change-Id: I9370e1302f6dcb7abf1f0164b827b83a26dd9e3a
Original commit hash: a7c5098dbc653046c012c06d58a2cfac5779cfc2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: c5dd22c0fc43938ac0e2e7d4a89ec09221687ca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:01 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Dec 11 00:15:14 2018 -0800
Original commit date: Tue Dec 11 00:15:14 2018 -0800
Original commit hash: 3835111ebf8857672cf6dda86c163d8be4569193

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 96a7be25649a2dcceccace39e20cbb69678cf288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:18:00 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Dec 11 00:09:39 2018 -0800
Original commit date: Tue Dec 11 00:09:39 2018 -0800
Original commit hash: 3d1211337c39e7f87bdb3a09e51b50869fe245ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2961ea4c2458a67030fb0a511dd72e1162627d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:58 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Dec 10 23:42:51 2018 -0800
Original commit date: Mon Dec 10 23:42:51 2018 -0800
Original commit hash: 629adc755a36ddcc1fe1b8bc190e71f30d6e9e1a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 34882e8a9a2eefafebafc4bd871f515444616133 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:52 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update binary to match with latest Source caf4a7

Source version: caf4a7ae23847bf35580c0f4fd70b84b5a2137d2

Hsd-es-id: None
Original commit date: Thu Dec 6 11:24:32 2018 +0800
Change-Id: I6505efaf78b0ca2c016392bc1a13445e7c92294c
Original commit hash: 2dbf841d19bd7fcefd143195d944918292874ed3

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: d5d27c570a1f1514cc3715447f03ad95340ed0df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:48 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] Klockwork issues for iceLakeFspPkg

Variable 'Hob' might be used even if it's NULL. Return with error if 'Hob' is NULL.

Hsd-es-id: 1506976560
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506976560
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 10 09:35:21 2018 -0800
Change-Id: Iff64cb550ce86f0d4d67d1e23330559b1441c6ce
Original commit hash: 9aa8348d5f1bb8dbedd66228e2bf17020df2f39d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c

================================================================================ 
Commit: ee4fe8925d66efa3700635d2d30f8f982c29b5a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:45 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "IceLakePlatSamplePkg: Add FSP-S blob to TPM measurements"

This reverts commit e61774b1b5be3991dc9deec5ca7e5de35c10514c.

Hsd-es-id: 1606819446
Original commit date: Fri Dec 7 17:11:35 2018 -0800
Change-Id: I7851529f88ebee850865eabe9d2c3d2ccb13a8b8
Original commit hash: 9be7f45003cc7b3d7f5aaab378e9e244cec5a06b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/Library/PeiTpmMeasurementLib.h
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.c
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurement.h
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLib/PeiTpmMeasurementLib.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementLibNull.inf
IceLakePlatSamplePkg/Library/PeiTpmMeasurementLibNull/PeiTpmMeasurementNull.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ec819484e3463a88bac2dca313109b787c62cb85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:43 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 10 21:29:08 2018 +0000
Original commit date: Mon Dec 10 21:29:08 2018 +0000
Original commit hash: b9b02e86a4cf9c864539f053db8a960cf721ebd7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 250becae202baaeee2cfde46645eb71fc87e9afb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:42 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Enable Extended Bank Hashing by default]

Enable Extended Bank Hashing by default, after Performance testing.

Hsd-es-id: 1408609977
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408609977

Original commit date: Tue Dec 4 15:49:45 2018 -0800
Change-Id: I330d6a66867d35168a62df811302a1bdc407ce63
Original commit hash: 85818c9cccc1aa03185d689d509db1d91cf43d3a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: cc2f3bbf9c9840d6f7f76f287cb3ab42cca9e4f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:39 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-YN-B1][ICL-UN][EM] Auto Wakeup not Happening, While Battery reaching 15%

ICL YN connects wake_sci to PCIE_WAKE and causes lid and battery events can't wake system
System needs rework and config GPD2 as gpio

Hsd-es-id: 1606659086, 1605537381
Original commit date: Tue Dec 4 11:23:03 2018 +0800
Change-Id: I318a84cc05eadccfdbc3310309c5576bbb666cff
Original commit hash: e32b230dfde748e8c8ed68c2d66274ffed16dc17

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: 36fd3408e0d26729fb7ef0008e39b4959acf1537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:37 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL Mintree] Registers definition clean up.

1. Remove all code related to PchOnPciEnumCompleteCommon since it has been executed in FSP binary.
2. Remove PchDmiWithS3Lib library.
3. Clean up PchCycleDecodingLib and PchDmiLib.
4. Clean up register definitions in PchRegsDmi14.h, PchRegsDmi15.h, PchRegsPmcFivr.h.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Dec 4 16:06:32 2018 -0800
Change-Id: I47663a5ab5b0fbde5c1ebc51cd594d50708f9ac6
Original commit hash: d569c6f18ce66ccfde08594e10512e65afe577ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc
IceLakeOpenSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
IceLakeOpenSiliconPkg/Pch/Include/Private/Library/PchDmiLib.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsDmi14.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsDmi15.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPmcFivr.h
IceLakeOpenSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi14.h
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmi15.h
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiLib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PchDmiWithS3Lib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInit.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchSata.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

================================================================================ 
Commit: 4e05aa7f4396e3f43b5537e04015bcb092c4d718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:27 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Dec 10 00:32:23 2018 -0800
Original commit date: Mon Dec 10 00:32:23 2018 -0800
Original commit hash: 54253ee57064fbbccc1f85dd3d46c71cd373e5a3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c7a503b06a33381450d8601918299a829a2b372b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:26 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Dec 10 00:22:48 2018 -0800
Original commit date: Mon Dec 10 00:22:48 2018 -0800
Original commit hash: 4123bf2d8a178ae2ac52214e85337cca32603993

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fff5477338b632bafdb490bf876a84e38433b52b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:25 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Dec 10 00:15:35 2018 -0800
Original commit date: Mon Dec 10 00:15:35 2018 -0800
Original commit hash: d12360431e07dfedae189407eb703bc085d6313a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ee1b69176caa55182b4094d6cb79f5fc37614dcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:18 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Dec 9 00:15:19 2018 -0800
Original commit date: Sun Dec 9 00:15:19 2018 -0800
Original commit hash: 69b26e3e0cd0a6ace63539fa18cbac5a294ed4bb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2acf891ea492adf2e6eb37f2b2fa25a634079a0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:17 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Dec 9 00:09:18 2018 -0800
Original commit date: Sun Dec 9 00:09:18 2018 -0800
Original commit hash: 3248e9aae3923bf1ca51c4fa9d3102963a8faf46

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0c1aef951323ce03f7221714bc8f61acfb4e8480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:16 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Dec 8 16:09:09 2018 -0800
Original commit date: Sat Dec 8 16:09:09 2018 -0800
Original commit hash: 7b68f28ea81e84de8d94079cec080dadea7a88b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 95a5b4c43c2a9e2bebbd452da49e2531c06aceaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:11 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Dec 8 00:14:35 2018 -0800
Original commit date: Sat Dec 8 00:14:35 2018 -0800
Original commit hash: f812e8a7fac658232b5f0c87d1b7d04795820860

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9834a78f53a7beec8d03279270acbb367247e6b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:17:11 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Dec 8 00:09:20 2018 -0800
Original commit date: Sat Dec 8 00:09:20 2018 -0800
Original commit hash: 471abf3601c3373dffd13235042b9acfac4ad4ce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 12cb290af835f3db8a0ede60c964cce9c1226610 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:55 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Dec 7 00:14:41 2018 -0800
Original commit date: Fri Dec 7 00:14:41 2018 -0800
Original commit hash: 1c46dfb6a013bd061b220cef1169e2e75b3e8520

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d6a78f3d7b147a8f1850549e90ab2781f6ff9642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:54 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Dec 7 00:09:53 2018 -0800
Original commit date: Fri Dec 7 00:09:53 2018 -0800
Original commit hash: 7f26b59a82c66d4405303a8b7040459fdd915b54

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 50873d19321fd43ffc260f62484d654275da3144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:46 2019 -0800 
-------------------------------------------------------------------------------- 
Update IceLake 2494 Minor Version to 01.

BIOS ID change from 2494.00 to 2494.01

Hsd-es-id: No-HSD
Original commit date: Thu Dec 6 11:31:07 2018 -0800
Change-Id: Id55810e659a6aa3242622b2d6f83a9eb0ba14d6f
Original commit hash: 85e89a719a110e3dc8b9b76dc9e6a46121ba8168

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5e81650ca36956b09434da127ccb04af4c6b0b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:40 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Dec 6 00:14:05 2018 -0800
Original commit date: Thu Dec 6 00:14:05 2018 -0800
Original commit hash: cdbb7af5d24f7ee2a4f7801519dc28e21cb9aa79

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 69385989a078950e8b6929585239225c0a85563f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:36 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Fix the regression issue caused by 853c2c

The regression bug is FMMT hang when handle the JacobsvilleRp
image that it has two empty sub FV file.

Hsd-es-id: None
Original commit date: Wed Dec 5 10:45:27 2018 +0800
Change-Id: Ia18b6f32c9816655f49ffca91f5aa83ae9af273d
Original commit hash: caf4a7ae23847bf35580c0f4fd70b84b5a2137d2

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: c6eb7615c0ef6d78eaeaec57b90196d91b7f196f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:32 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "Title: ICL: Switch FSP Wrapper to run in FSP dispatch mode"

This reverts commit 1891664f00113055eb1124056e1717ee3b14d805.

Hsd-es-id: 1506973080
Original commit date: Wed Dec 5 12:01:51 2018 -0800
Change-Id: Icca9384922b0223f078fa969ef4aa2c83d50367b
Original commit hash: 6b60cd993894d924f0c4b36aa1e89859529476a7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/prep.bat
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6ce13b4161b04d671711bd3a6526118b86f0e660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:30 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Klocwork issues for PlatformPkg folder based on IceLake_Daily2492_00_309

-Null pointer ChipsetInitBinaryGuidPtr may be passed.
-Unvalidated integer value FvHeader->HeaderLength.

Hsd-es-id: 1406740430
Original commit date: Wed Dec 5 12:50:03 2018 -0800
Change-Id: Ic39aebc94f0eb50db7fbb3073b01a307f480d50b
Original commit hash: a2148fbe4739e796c490443d9f75733955bf31e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 9f4d31e8ddc156f0a364c7066a3633ea469367ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:18 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Dec 5 00:25:05 2018 -0800
Original commit date: Wed Dec 5 00:25:05 2018 -0800
Original commit hash: ca33c24fc89d37fcd89ad799a8251f32321555ae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 777c0ec23cbf3f34634f426390594636a4544365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:17 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Dec 5 00:12:07 2018 -0800
Original commit date: Wed Dec 5 00:12:07 2018 -0800
Original commit hash: ceb3f3e08b2b874841a0cd7f64b7064bc3b14695

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fa2f6290989e59e8eb57877f235d73342fdea135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:12 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] Make the TraceHubDebugLib localized in IceLakeFspPkg

Make the "IceLakeFspPkg/Override/IntelSiliconPkg/Library/*" localized instead of override.

Hsd-es-id: 1506969023
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Dec 4 18:24:38 2018 +0800
Change-Id: I419c4c8ddc885501eb269e1193f7bf66a51b5a83
Original commit hash: f7843c3ff6ad2f74feb1a7b648324b605d37925b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
IceLakeFspPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
IceLakeFspPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
IceLakeFspPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
IceLakeFspPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
IceLakeFspPkg/Override/IntelSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c

================================================================================ 
Commit: 22afbdcb7b6554a382758847dded8222f32e813f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:05 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Simics ICL A-stepping script hitting PlatformInit ASSERT

In UpdateChipsetInitPtr return EFI_SUCCESS for PCH_A0 simics environment

Hsd-es-id: NA
Original commit date: Tue Dec 4 12:48:22 2018 -0800
Change-Id: Ic4276c9ac956204de41dae943e8d378976f90ee5
Original commit hash: a4b94a8bbbb6ea131153b9fe03936f83c6f72675

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitFsp.inf

================================================================================ 
Commit: 3331a97cf9f36cdb21a902b233c965171623e148 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:04 2019 -0800 
-------------------------------------------------------------------------------- 
Update IceLake 2492 Minor Version to 01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Dec 4 10:45:27 2018 -0800
Change-Id: I1e8b7ae90d73cb75565a1960c130fdb1fcacbbb6
Original commit hash: f3f22850c10efb62849bdbf6b6925b352fcd1948

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b2037f3ee80ef84bab83c7c241fa407dfe9c5942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:03 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Dx Patch 0x04

Update ICL Dx with Patch 0x04

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Dec 3 14:05:09 2018 -0800
Change-Id: I39463217a821ee99102b979a27687a39d93c797c
Original commit hash: 908ac0e1a3c8e4251f028af868dd9d6700db2880

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6d52c700f1f4b524db2aae4d27347535ce071728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:02 2019 -0800 
-------------------------------------------------------------------------------- 
ICP BIOS WG update for IPC1 0xA8 and 0xAC commands to incorporate IVR (OsIdle)

Adding support for new IPC message to turn on/off source clock

Hsd-es-id: 1408290014

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Wed Nov 28 11:08:22 2018 -0800
Change-Id: Idb4a0c616e2445a205155f1c9bf4883c99350547
Original commit hash: 31d17dfd288eb53e819635f4aaf490af1d0a46ee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclUNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchFiaLib/PchFiaLibIcl.c

================================================================================ 
Commit: dcf339fb5fccf7bace4284986c4e6a34edb70e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:16:00 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[ICL] Remove bitfield usage from config blocks to save FV size""

This reverts commit d794d9263ecdae055e87adc7aed3ac360be9ea1c.

Hsd-es-id: 2204299418
Original commit date: Tue Oct 16 16:29:47 2018 +0800
Change-Id: I8d7a067ae113c5cd873dd2d2d6058db848a0a088
Original commit hash: 1d6ec3d5b66d08950497669233e2f2d7b2c0002e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Include/ConfigBlock/SiConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/FivrConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/FlashProtectionConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/GpioDevConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/SmbusConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/GnaConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiPreMemConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/IpuPreMemConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/OverClockingConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/VbiosDxeConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h
IceLakeSiliconPkg/Amt/Include/ConfigBlock/AmtConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtCustomConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtPsysConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuSecurityPreMemConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
IceLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
IceLakeSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
IceLakeSiliconPkg/Include/ConfigBlock/Usb3HsioConfig.h
IceLakeSiliconPkg/Include/ConfigBlock/UsbConfig.h
IceLakeSiliconPkg/Me/Include/ConfigBlock/MeDxeConfig.h
IceLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/CnviConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/DciConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/EspiConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/FivrConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/FlashProtectionConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/GpioDevConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HsioPcieConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HsioSataConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/IoApicConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/IshConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/LanConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/LockDownConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/LpcConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/P2sbConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PchTraceHubConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SmbusConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/ThermalConfig.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/WatchDogConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/CpuTraceHubConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GnaConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/GraphicsPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/IpuPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/OverClockingConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VbiosDxeConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/VtdConfig.h

================================================================================ 
Commit: 7cb2a9b01cef1b2064308616051e56d2661d0e0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:57 2019 -0800 
-------------------------------------------------------------------------------- 
ICL_security[ICL U /Y] :PTT is not enumerating in OS with Release BIOS 2482.02

This regression result from commit cc9702ac7a0db8e66eefbd8ba1cb7e043a52b9e7.

1. The value of PcdCRBIdleByPass should be decided based on hardware readiness of PTP 1.03 spec insdead of BootMode.
   We should keep its value as 0xFF (default value) before complete PTP 1.03 support is in place.
2. Skip GoIdle request when BootMode is not BOOT_ON_S3_RESUME.

Hsd-es-id: 1606825595
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606825595
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Dec 3 14:50:40 2018 -0800
Change-Id: I5a5540565a1c33d93028f106842d0786c567688a
Original commit hash: 69d43655d38acddca6c424afea7cbdf6836f5b12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/SecurityPkg/Library/Tpm2DeviceLibDTpm/Tpm2Ptp.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 2b685d8e80a20fe552e41ee521d202139e08f795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:56 2019 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Cx Patch 0x0C

Update ICL Cx with Patch 0x0C

Hsd-es-id: <HSD-ES Number>
Original commit date: Mon Dec 3 14:13:24 2018 -0800
Change-Id: Id07350f6aa0dc1d0644990fd13b5aafdb08fdc9c
Original commit hash: f4dfa4c1c3c4887231dcfff53751ecb3a5dd78ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5928344374453f1ce4a10cd14fb61a1b1a35f85d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:52 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Dec 4 01:11:30 2018 -0800
Original commit date: Tue Dec 4 01:11:30 2018 -0800
Original commit hash: be13c5a1c1caa25574f231cb6a91f5f49d580c97

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: f609b95cf19bf4b90502962d961935649a9443fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:50 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Dec 4 00:23:24 2018 -0800
Original commit date: Tue Dec 4 00:23:24 2018 -0800
Original commit hash: d426271f3ac4d21971c16ff56c1fb150a10669e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9f46cbfb785b510298dff4050d740aa197cd8020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:49 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Dec 4 00:15:14 2018 -0800
Original commit date: Tue Dec 4 00:15:14 2018 -0800
Original commit hash: 623b4d32ac07100314725f56f88699e9a9b89394

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a68ce47a6b4eb9c7b9f9a326755d5d6ccada55f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:47 2019 -0800 
-------------------------------------------------------------------------------- 
Enable SLP_S0 by-default in BIOS for ICL U/Y

Enabled S0ix by default for ICL U/Y/SDS and S3 by default for ICL UN/YN.
Updated KC sku patch tables to ensure S0ix is not enabled by default.

Hsd-es-id: 1606825849
Original commit date: Mon Dec 3 16:02:42 2018 +0530
Change-Id: Id784d1c2cbf21e32c6fb2a3eb41c441b71a1f082
Original commit hash: 77ca743f6a026805b61b97c284026c3b57267851

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 18ee8608bf03aa1c79cc3e7acc449ae7e023cebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:46 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommPkg/TraceHubDebugLibSvenTx: Add more sventx functions to TraceHubDebugLib

Add interfaces to pass catalog messages as binary data to the sventx function
6 APIs are added to support multiple parameters from 0-5
Extend the interface to send data to multiple trace channels for future extensions
Existing interface can be supported by using the default BIOS channel if not defined
TracehubDebugLib must send the trace to the catalog function when catalog trace is enabled

Hsd-es-id: 2202770216
Original commit date: Fri Nov 23 11:24:25 2018 +0800
Change-Id: I2e59cb154578b58ded0b8bda609555337ab477ec
Original commit hash: dd820f3681c89a3a531b2bfae36e517d0273a37c

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Include/Library/TraceHubDebugLib.h
BpCommonPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
BpCommonPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c

================================================================================ 
Commit: 66dd35a00357ce2ea7ce968f62df0b7654ca994c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:45 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] DPTF: Support additional bits for _OSC ACPI method under IETM

Correcting typo from the previous change.

Hsd-es-id: 2202540208
Original commit date: Mon Dec 3 13:50:44 2018 -0800
Change-Id: I1b52c2b8c67d13441dd8575435b3af3b74b90691
Original commit hash: 0addc4bebcf4307a9831ed84c1ef3973aedd7e69

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl

================================================================================ 
Commit: 058f7c667575a2c5f1577017ff0ec1b6d7ba1629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:44 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U/Y42][PM][DELTA][ES2/B4]: [IFWI Regression] Neptune Harbor is not enumerating in bios (Delta1Config )

Change PCIe Root Port 09 Power-On timing.

Hsd-es-id: 1606797320
Original commit date: Mon Dec 3 19:57:56 2018 +0800
Change-Id: I9c15cfd195caf7fe955efde56386ec09b966dcc4
Original commit hash: 8d964ceaca5cd5fa3366635aa4b0e4809a68f5f3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h

================================================================================ 
Commit: 954f1497fb23f3458f8fa02086ccce5d62c18324 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:43 2019 -0800 
-------------------------------------------------------------------------------- 
Need to remove irtl workaround for N-Sku

Removed the IRTL W/a for KC sku/
Programming IRTL policy value to 0 from Bios for P-code to take control

Hsd-es-id: 2206440029
Original commit date: Mon Dec 3 17:25:49 2018 +0530
Change-Id: I72279d04323f91439bcf41fc55ce07400de97c82
Original commit hash: 23feb02bcda3a40867c2874e5052a7857a8e4e49

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf

================================================================================ 
Commit: e038f1abb0e00db56ea4be4551c5db57b6498a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:39 2019 -0800 
-------------------------------------------------------------------------------- 
ICL Permanent WA: Disable Fast-MSR by default

Permanent WA for all ICL SKUs till having better WA/fix: Disable Fast-MSR in BIOS by default.

Hsd-es-id: 1306085941
Original commit date: Mon Dec 3 14:54:27 2018 -0800
Change-Id: I4b73158d7573be810fcddec33be240ae06289232
Original commit hash: d66792bdcf544e6cec37d167ada76ca749d995c9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 32facf71309094519f54c999036ff20c7f66cdd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:38 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL Mintree] Registers definition clean up.

1. Clean up unused register definitions from IceLakeOpenSiliconPkg/Pch/Include/Registers folder.
2. Remove PeiHsioLib.

Hsd-es-id: N/A
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Wed Nov 28 16:41:59 2018 -0800
Change-Id: If5778318f605be98eeee780c8458114d96166cea
Original commit hash: 2029e02fb791d8944c6520f81da7638131cd9077

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.dsc
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsCnl.asl
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsClk.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsCnvi.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsDci.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsDmi.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsDmi14.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsFia.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsFia15.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsGpio.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsHda.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsHsio.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsIsh.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsItss.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsLpc.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsP2sb.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPcie.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPcr.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiHsioLib/HsioLane.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibIcl.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInit.c
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeOpenSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchHdaSxSmm.c
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 7b50c24360f70d1bc1161f271e23e67f4fcca244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:37 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 3 23:28:23 2018 +0000
Original commit date: Mon Dec 3 23:28:23 2018 +0000
Original commit hash: 00d7652b45df75cf4213f4826e58dca7ebcaba9a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 399e8f25923ce1452eb6fb3a7d36e310e91406a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:35 2019 -0800 
-------------------------------------------------------------------------------- 
Revert "BpCommonPkg/FMMT: Update binary to match with latest Source 853c2c"

This reverts commit 6ce922fa069841c73c3241e646433866330edb23.

Broke DCG Jacobsville and Idaville platforms

Hsd-es-id: None
Original commit date: Mon Dec 3 11:37:43 2018 -0700
Change-Id: I06364c90d2c79cd38d5cd8294a8f326b51ff7f6d
Original commit hash: 9a95c27d05d3acd7755e762e0b404d81ff4858a8

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: 9a5567705a0e733f5dc0dd16ac28372e3eee6132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:34 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-MRC]Klocwork issues for Memory folder based on IceLake_Daily2487_00_307

Issue:
Pointer 'MemConfigNoCrc' checked for NULL at line 1457 may be dereferenced at line 1549.

Solution:
Check for NULL on 'MemConfigNoCrc' before dereference

Hsd-es-id: 1506967418
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506967418

Original commit date: Mon Dec 3 09:17:37 2018 -0800
Change-Id: I31cead7b0df97344c0488eada1eb81cde36c7d97
Original commit hash: 7cc8077faf89603f7ddd5783a609232810575739

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 70c50e9b1a3289f84e836b7d8967bcbfd51d7391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:33 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 3 22:27:48 2018 +0000
Original commit date: Mon Dec 3 22:27:48 2018 +0000
Original commit hash: 57611034a5b5a9498126c4b8e53032ff78c05009

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8b492154e95ad1f34ad16cd32b56d49db75a178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:33 2019 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1408569334][ICL MRC][Keep Rx PerBitDeskew enabled in RDTC2D regardless of Rx margins]

Due to issues with Rx PI tick size in Gear2, we need to keep Rx PerBitDeskew enabled in RDTC2D regardless of Rx margins.
Do the same for Tx PBD as well, to maximize margins.

Hsd-es-id: 1408569334
Tracker-link: https://hsdes.intel.com/resource/1408569334
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Nov 29 21:02:43 2018 -0800
Change-Id: I6f2e00f62ce152428eaf470b33c194e965d0860a
Original commit hash: 49100ae21a55a34295f4ff6a1bcc5816f770e76a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 26c91e7379b5b54b5ebb4542a00681ee21bba107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:32 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 3 22:08:38 2018 +0000
Original commit date: Mon Dec 3 22:08:38 2018 +0000
Original commit hash: 8d9d9e71dde8f2b51e1ea099342af7e689eb05d4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 599cf78702db688fce7ea5ebbf13aec2a0d26dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:31 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: ICP-N A0 Integrate Chipsetinit Version 6

ICP-N A0 Integrate Chipsetinit Version 6

Hsd-es-id: 1408418652
Original commit date: Fri Nov 16 16:13:58 2018 -0800
Change-Id: Ia3390d4f22a3da6865e71955f40eb6b1149e30f2
Original commit hash: 7c6006b669ccbbe8c70be8c082a6dd3706cc52c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/IclPchNHsioAx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchNHsioAx.c

================================================================================ 
Commit: 61ac6fef55e2bc2f94bcd32a41b6426e9cdf5e88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:30 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][TCSS] BIOS is missing code to report D3H Capability for CPU xDCI

Set TcssXdci._S0W return 0x03

Hsd-es-id: 1407807677
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407807677
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Sep 4 21:22:05 2018 +0800
Change-Id: Ia28916eb6ff44eceb566511c70ac8b03ca5e61cd
Original commit hash: bb5c68c5e0c1e40ce65765ae5260d59074c83247

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl

================================================================================ 
Commit: 9ccbc176ffa90559496b57170a87a85d34690f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:28 2019 -0800 
-------------------------------------------------------------------------------- 
Request to make central write buffer feature policy
and set it to disable by default.

Implemented as change in policy. After this change
Central Write Buffer is disabled by default.

Hsd-es-id: 1407662587
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client Bios IP Plan.xlsx
Original commit date: Wed Nov 28 15:02:44 2018 +0100
Change-Id: Ifff12c89997469d4f105ab69e0747b150e663e62
Original commit hash: 94a68c762ba811b31b25eca1b11d8efc47294dc1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/DmiConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi14.c

================================================================================ 
Commit: db5a2190187cd7850be702db50614d5c4a0f7413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:26 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Add MRC support for the ICL U LP4 RVP SKU Respin with memory byte/bit swapping.

Changes:
- Add MRC support for the new BoardIdIclULp4Type4Tcpd respin board (FAB_ID = 1)
- Include the new DQS mapping table.

Hsd-es-id: 1408579890
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408579890

Original commit date: Fri Nov 30 15:25:54 2018 -0800
Change-Id: Ib7e7a35161e4f73bb0bf9934b0f4b64396374543
Original commit hash: 88f67fcdaf09a7d17603e40d0519546406c57667

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 0ef1f3081593c5d2129f0300ebe9cdd3a31cbc7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:25 2019 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Dec 3 20:53:00 2018 +0000
Original commit date: Mon Dec 3 20:53:00 2018 +0000
Original commit hash: 67a164da9f1e5b911b12990b353e12213b6e5acf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 04182ca868cc84452cced54264799f5e5cc2ac7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:24 2019 -0800 
-------------------------------------------------------------------------------- 
C-State is hitting only C8 even after limiting to any.

-Changed FirmwareConfiguration default from Production to Test. This ensures
all setup items are updated properly, included PkgCStateLimit

Hsd-es-id: 1606773532
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606773532
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Nov 27 16:22:16 2018 -0800
Change-Id: I874cedbcc5fd15eca107e5e7ab1d114f90b8ee40
Original commit hash: 14a5571c3e932b3494f1f49cb7a11b43a21a1fe0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: d407d3a3825c381ac261aae6f285df9a5e807107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:23 2019 -0800 
-------------------------------------------------------------------------------- 
Install RstLegacyBootDisabledProtocol

RST UEFI driver can't be allowed to load on the systems
where legacy RST driver is supposed to be supported.
To achieve it RST UEFI driver dispatch has been made to depend
on the RstLegacyBootDisabledProtocol presence. The reason why
RST can't be allowed to dispatch is that after software remapping
support has been added a discrepancy between Supported and Start call
in DriverBindingProtocol has been created. This discrepancy is causing
NVMe drives that could be software remapped to not be enumerated if legacy
boot is enabled.

New driver has been added to install this dependency. In
the future all dependencies for RST driver should
be handled by this additional driver.

Hsd-es-id: 1806595741
Original commit date: Thu Nov 22 16:16:14 2018 +0100
Change-Id: I020a8be3e2b5523e14fc763e45d7453ff0e144f1
Original commit hash: de075fbfc905680a8cebf8ca037354c879dd7d0a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
IceLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
IceLakePlatSamplePkg/Include/Protocol/RstLegacyBootDisabledProtocol.h
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 7bd25cf1becb13b2bb11bdca13577f2f2c1409d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:21 2019 -0800 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for ICL CPU and ICP (v17) Programs (rev 10)

Hsd-es-id: 2205509064
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 21 15:04:14 2018 +0100
Change-Id: Ied54ab437b16d97197140d126dc109b9874de3ce
Original commit hash: d188d6a13f5076eb68a44a7f877511905eddbcbf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: e553dea8bc08291c3d15226fd373dcb1c7fdaa8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:21 2019 -0800 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Picb Initialization Values.

Picb must be a zero both for Gear2.
for A0 it also need to be 0 for Gear1

Hsd-es-id: 1306085579
Tracker-link: https://hsdes.intel.com/appstore/article/#/1306085579
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Sun Dec 2 12:18:53 2018 +0200
Change-Id: I470ae791354b79ca553b4815b30bbaa33f808ba1
Original commit hash: aa691d67d417630933d9e57e96c3e8cf66a485b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 12e6c6d387ce338a36e9cef73cb788e653d60519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:19 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL]Sync RC libraries usage

Hsd-es-id: 1506960709
Original commit date: Thu Nov 29 16:45:38 2018 +0800
Change-Id: I4c44eaf2b045a8ab9b90e72d0fda9196cc9d7dac
Original commit hash: d31658496852c4ee7eef7eb4f10cfb321eeb3003

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Features/Amt/AmtStatusCodePei/AmtStatusCodePei.c
IceLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLibNull/PeiPchTraceHubLibNull.c

================================================================================ 
Commit: 7ac33f53cecc5389158a43be5eecb81e6bda61e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:16 2019 -0800 
-------------------------------------------------------------------------------- 
Klocwork issues for SystemAgent folder based on IceLake_Daily2487_00_307

ItbtPciePortExisted array elements might be used uninitialized in this function.

Hsd-es-id: 1506967409
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Dec 3 13:36:41 2018 +0530
Change-Id: Id34794e2c05d3158fb3fb2d6145aa74178f8d59d
Original commit hash: f63b5102004aefb0e205a89f75c733292b3e1df7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: d14e2b9d7cbcd833d9d77704710ffd22f576ef39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:13 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Dec 3 00:38:32 2018 -0800
Original commit date: Mon Dec 3 00:38:32 2018 -0800
Original commit hash: 12ea9153d81cc52b8f26fc0c5e4cd42d4acfa7aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0753a120f1de155678048d036f49d966dbd61854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:12 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Dec 3 00:29:47 2018 -0800
Original commit date: Mon Dec 3 00:29:47 2018 -0800
Original commit hash: 6a40e5f3e5a86c88a9a6f08d1d2ae4e3c243768e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4bb2d8bbeb493e1f048b639478c796d9298c8916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:12 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update ReadMe.txt to add recent bug fix or feature info

Hsd-es-id: None
Original commit date: Mon Dec 3 09:26:15 2018 +0800
Change-Id: I9592f7e51bb17aa0ad739f8261c9ac8af676612a
Original commit hash: 7443cd3d291be7eb665a330d45a8c5420b836a5b

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/ReadMe.txt

================================================================================ 
Commit: f3cfd0432a660e45440e56b8443a44bd051afb4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:11 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Dec 3 00:18:28 2018 -0800
Original commit date: Mon Dec 3 00:18:28 2018 -0800
Original commit hash: 6d498bb8780b54e2f1103eda367f219a422c055c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a226be4f84dcb53ce2a03510227bdee2ad127830 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:10 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Dec 3 00:11:08 2018 -0800
Original commit date: Mon Dec 3 00:11:08 2018 -0800
Original commit hash: 8dcea896f65027fe399ea63155b0ba76b771b951

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: b0a0fc07c3e24eb12f699e5160222c91fe915a5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:09 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][TGL] Clean up Override\BpCommonPkg under ClientCommonPkg

1. Remove VariableSmiExportHii from Bios image as ECPS is no longer in use.
2. Correct the description of RPCO-0068.

Hsd-es-id: 1506850574
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506850574

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Nov 27 10:54:41 2018 -0800
Change-Id: Ia16653025b0fffbd68bfde09a2117e4c06764c7d
Original commit hash: e893b3866c745067c2651cc9ed5d5f8b6806b4c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4d4a1f3a9a362c2ffbf2e99ded5dcbbffbfedcb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:07 2019 -0800 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Override: Remove RPCO-0075

DebugPortLib usage has been removed from ICL/TGL/GCF.
Remove DebugPortLib and RPCO-0075 override.

Hsd-es-id: 1506850574
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506850574
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 14 14:31:42 2018 -0800
Change-Id: I72ab8b83fafd83c2e032e1679e50e81bb9dd80a5
Original commit hash: 73b6436e2abd6e9f946cb17e69fe56f635c901ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/DebugPortLib.h
ClientCommonPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
ClientCommonPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.inf
ClientCommonPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.uni
ClientCommonPkg/Library/BaseDebugPortLibNull/BaseDebugPortLibNull.c
ClientCommonPkg/Library/BaseDebugPortLibNull/BaseDebugPortLibNull.inf
ClientCommonPkg/Library/BaseDebugPortLibNull/BaseDebugPortLibNull.uni
ClientCommonPkg/Library/BaseDebugPortLibSerialPort/BaseDebugPortLibSerialPort.c
ClientCommonPkg/Library/BaseDebugPortLibSerialPort/BaseDebugPortLibSerialPort.inf
ClientCommonPkg/Library/BaseDebugPortLibSerialPort/BaseDebugPortLibSerialPort.uni
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/BeepStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/DebugPrintStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PostCodeStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/BeepStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/DebugPrintStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PostCodeStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/BeepStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/DebugPrintStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PostCodeStatusCodeWorker.c
ClientCommonPkg/Override/BpCommonPkg/Universal/PlatformStatusCodeHandler/Smm/TraceHubStatusCodeWorker.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 8cf297e0c2c97d8ee54a173977d09082a129e192 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:06 2019 -0800 
-------------------------------------------------------------------------------- 
BP1520[ClientCommonPkg/Override/MdeModule/Ufs]: Sync the UfsExecUicCommands() and UfsDeviceDetection() functions with BP1520

Sync the UfsExecUicCommands() and UfsDeviceDetection() of UfsPassThruHci.c with BP1520 UfsPassThruDxe deiver.

Hsd-es-id: 1506960986

Original commit date: Mon Nov 26 15:36:16 2018 +0800
Change-Id: Ie40452721c0ba6ce95d12b782a95d00ae9204bbb
Original commit hash: 0ffb876279b9c9e09f43a4edacca73cf3791ca76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThru.h
ClientCommonPkg/Override/MdeModulePkg/Bus/Ufs/UfsPassThruDxe/UfsPassThruHci.c

================================================================================ 
Commit: 0697c4eeeb4cb9896f8c2ef010402094cb3f6653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:05 2019 -0800 
-------------------------------------------------------------------------------- 
Klocwork issues for PlatformPkg folder based on IceLake_Daily2466_00_287 - Part2

Enhance code to solve Klocwork issue

Hsd-es-id: 1506947636
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506947636
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Dec 3 08:17:37 2018 +0800
Change-Id: I3ed695ddcd3e6dcdf6af26bd1d122c9ed03d3f4b
Original commit hash: 499f7d9f1d8d5b68b4024482d20e80465e87dc49

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeInstallNhltTableLib.c

================================================================================ 
Commit: bdcaaa500f33e2ca9ea2d07c041420d5fba30cbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:04 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][TGL] Clean up the RPCO-0100 form ClientCommonPkg

 To clean up the RPCO-0100 form ClientCommonPkg

Hsd-es-id: 1506951710
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 22 16:00:01 2018 +0800
Change-Id: Ia0726592875de588d536633108a041c8c341fdd7
Original commit hash: d08d539102aaadb1915d9d7c8fe7b71424b85f3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/PcAtChipsetPkg/Library/AcpiTimerLib/AcpiTimerLib.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 5e56b5ea3caa3364e1f5a645190b413bc93fc552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:03 2019 -0800 
-------------------------------------------------------------------------------- 
Title: ICL: Switch FSP Wrapper to run in FSP dispatch mode

Resolution:  Change below PCD to FALSE as default for ICL to run in FSP Dispatch mode.
gSiPkgTokenSpaceGuid.PcdFspApiModeEnable  |TRUE -> FALSE

Hsd-es-id: 1506766481
Original commit date: Wed Nov 28 15:21:29 2018 +0800
Change-Id: Idf15609939a69ba9a69b6ae4b8a900cb23db19c1
Original commit hash: 1891664f00113055eb1124056e1717ee3b14d805

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/prep.bat
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 338b67a49de6f25eb3e029fc5a72bcff7632ad29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:03 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL][TGL] Clean up the RPCO-0093 form ClientCommonPkg

Help to clean up the RPCO-0093 form ClientCommonPkg

Hsd-es-id: 1506953657
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Nov 23 16:18:06 2018 +0800
Change-Id: I5ee55a88c6281084012a9c8f54d4c0705d935f05
Original commit hash: 9e7f990bee5e156b3242c4192ead530c816e35ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Config/Tcg2Config.vfr
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Config/Tcg2ConfigDriver.c

================================================================================ 
Commit: d6f57b59f815cc6c7eb7314aac35b37faf9d68a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:01 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update binary to match with latest Source 853c2c

Source version: 853c2c2ef5c1de42927776a637b0ba26f640f9fe

Hsd-es-id: None
Original commit date: Fri Nov 30 14:32:42 2018 +0800
Change-Id: Ib2eff1f2415aba9e975c98807dad15f8f2e7b3fa
Original commit hash: 6ce922fa069841c73c3241e646433866330edb23

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: c75a1bf9c1f0a29cd3368260442ba8bd05fb3e64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:15:00 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] Remove BIOS PEP constraint for Intel Display Audio / D3

Remove the BIOS PEP constraint for Intel Display Audio due to difficulties with new DA hot-plug driver model.

Hsd-es-id: 2205542277
Original commit date: Wed Nov 21 10:20:27 2018 -0800
Change-Id: I32e9913cca8983579363a18aef64f99c73f54303
Original commit hash: fa3a631c0530baed610eab8e40d6e77309e33d5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIntelDisplayAudio.asl

================================================================================ 
Commit: 65d4f7106297226c23e216d4d1483428589aaf19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:59 2019 -0800 
-------------------------------------------------------------------------------- 
Implement WWAN Pre-OS flows based on WWAN BIOS Specification

Hsd-es-id: 1407952830
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407952830
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 14 10:24:56 2018 -0800
Change-Id: I07915ba2bfa93ac80df196c74ee93765f2b98cfc
Original commit hash: d299752bc236025de5fb8bb14a8b8277e514919e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.uni
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: bbd0f0f5378841241a8fa9f5b96ef64d2556bd93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:55 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Dec 2 00:19:43 2018 -0800
Original commit date: Sun Dec 2 00:19:43 2018 -0800
Original commit hash: e0ad0a983875a03782a37be3ad7bf85769a6c7f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c603c0923cff35404ca3cd7947af2917ad28ab2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:54 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Dec 2 00:09:24 2018 -0800
Original commit date: Sun Dec 2 00:09:24 2018 -0800
Original commit hash: d3ba35968c28170b3cc990361024ad12907bcfbe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4cfc18675f09bbd107e236de3adea9a7cb47013b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:53 2019 -0800 
-------------------------------------------------------------------------------- 
ACPI code fixed in KD ParseAndGetNameSpaceObject: object \_SB_.PCI0.TRP0.HPEX not found

Regession from SHA-1: 17994fe60eb033c0ed5188fbb73281d2f74c1123

Hsd-es-id: 2205011342
Original commit date: Tue Sep 18 14:41:10 2018 +0800
Change-Id: I99ce89e0ba6fdc36c39d18291c6ad47a5f7b36ef
Original commit hash: 8bc3b588e2d2116a9a32fbebf12b523dcf3da348

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 82768e1c15fb13276ca303b5e168fd829d6cbeb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:52 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL] ParseAndGetNameSpaceObject: object DPOF not found

USB3/2 Type-A ports are user connectable
ports andneeds device insertion detection to enumerate the device with screen off.
USB3 controller should attain Link down state which is supported as part of spec for USB3.

Hsd-es-id: 2205011342
Original commit date: Wed Nov 14 23:36:30 2018 +0530
Change-Id: I01b5dc13f7e654174cedd1c87ba4957d7441e3fa
Original commit hash: 955a8d48da5bba10940163c68bc271d000f05a95

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclSdsRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclUNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclURvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYNRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpCRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYRvpRtd3.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3USBCommon.asl

================================================================================ 
Commit: 608031e3134cf4dc6e341aca1c30404764e18356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:51 2019 -0800 
-------------------------------------------------------------------------------- 
[ICL-U/Y]need to make changes on PlatformPkg.dsc file to enable HTTPBOOT feature to work.

Set PcdAllowHttpConnections to true.

Hsd-es-id: 1606789569
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606789569
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 22 15:55:10 2018 +0800
Change-Id: I0a2567ebc1c5c333bf73a66250a50fad4d584857
Original commit hash: 119abe34630e1eb25bdcb2e8a01b99e6c76ef553

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: d5079e4cb696d202b4fd4291f0acc7076bc2fa8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:50 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Dec 1 16:11:34 2018 -0800
Original commit date: Sat Dec 1 16:11:34 2018 -0800
Original commit hash: ab293ff368496ca1f676dfb30a583ea2aa921492

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e1e0cc17bc7ffd9556c3de0fec7d9d78e4ec6d7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:47 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Dec 1 00:23:01 2018 -0800
Original commit date: Sat Dec 1 00:23:01 2018 -0800
Original commit hash: d8677083340d16c682c56ab230b007b7875652ee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cb6a2a19de49ad5bd2fd682304fd2a02e5f4b27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:46 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Dec 1 00:09:27 2018 -0800
Original commit date: Sat Dec 1 00:09:27 2018 -0800
Original commit hash: 148865ba09961f2ce2b4a4ad826ff6fe179b2d4e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: db6f4082ecd1ddf49fad8fab45f89f8d611af212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:45 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Nov 30 23:42:52 2018 -0800
Original commit date: Fri Nov 30 23:42:52 2018 -0800
Original commit hash: e1d803b27019716b88eef9c007f840377c05aa8c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 36cd51af78d550288aebe84d540534e479f4a426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:44 2019 -0800 
-------------------------------------------------------------------------------- 
KC requests to add policy to disable power button debounce logic

Policy to disable power button debounce logic added

Hsd-es-id: 1407560234
Original commit date: Wed Sep 5 10:37:24 2018 +0200
Change-Id: Ibb4544a35ec63feb29986fe5b8585470a53b53c3
Original commit hash: 05625e04911864a2936fb0d5702f248118f576f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: f32e975e4c217baa2f0386fa1bc84836ac85f69d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:43 2019 -0800 
-------------------------------------------------------------------------------- 
BIOS PM: ImonSlope and ImonOffset data truncated due to incorrect FSP structure size

-Increased size of IMON data in FSP UPD definition to match VR Config block definition

Hsd-es-id: 2206251197
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Sat Nov 10 23:30:07 2018 -0800
Change-Id: Ib2ea30c6a1933bd89d831204a40ae0f1aedc7eb1
Original commit hash: 797c83bef54969850c2eedeac133d914fdfffbf9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: cdad607d2bc5ec98585d32664a59b06bdbfdc072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:42 2019 -0800 
-------------------------------------------------------------------------------- 
ICL Fix for "Unused value" issues in PlatformInitDxe.c

Report by code scan tool Coverity

Hsd-es-id: 1506960694
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506960694
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 29 10:42:51 2018 +0800
Change-Id: Ic5133424b6619b7dd7a599cc61c5860a91cf0d0d
Original commit hash: ec595341211f158654a073cfaf52ceeea1ed0841

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: 146caf7b1e17afaa78215c3272866840ac1fa882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:40 2019 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS [B0/B1 Stepping] : System hangs at PC " 1095/1096 " with Debug BIOS when UART2 controller is enabled

Hidden PCH UART2 Options as a WA Solution. It will have a new RCR to support PCI mode.

Hsd-es-id: 1605462669
Tracker-link: https://hsdes.intel.com/appstore/article/#/1605462669
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Nov 28 12:13:41 2018 +0800
Change-Id: I79d88c3fad2f81b90187014add86275d0cbf8e0f
Original commit hash: 885fe08d892bef0f3fe1561abf07b3362cf89a39

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 9c244ee1f22df2f546f3e4d6520ce1a57d60dbe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:39 2019 -0800 
-------------------------------------------------------------------------------- 
Title: ICL Security : Unexpected String  "Memory Map Security Configuration - Fixed MMIO regions overlap" observed in HSTI Debug Log
Impacted Platforms: ICL
Resolution:

  Incorrect mask used for VTd1 and VTd2 Addresses

Hsd-es-id: 1606784940
Original commit date: Tue Nov 27 11:04:13 2018 -0800
Change-Id: I7fae76eebbb60498794ffc3ad9e0fb9ebafc338e
Original commit hash: 8cc852d307973b9990171beb2e168aff28724971

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: fa15ca7c17325b853a0e54fd0744e1d5bf1a3639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:36 2019 -0800 
-------------------------------------------------------------------------------- 
Klocwork issues for SystemAgent folder based on IceLake_Daily2466_00_287

Enhance code to solve Klocwork issue

Hsd-es-id: 1506947584
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506947584
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Nov 20 08:21:49 2018 +0800
Change-Id: Ic234e00356503d7892980d7e9fa1e689017d3e4b
Original commit hash: ddcf907b63f7914fb8ff8d0b5c6015056e83a0b2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeInstallNhltTableLib.c
IceLakeSiliconPkg/Pch/Spi/Dxe/SpiSmmDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 615f9e90840324322df2d714046fb2fffcd6b10d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:35 2019 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Need to port PHY SUS Restore Delivery through CSE flows from CNL to ICL - Phase 1

Ported the chipsetinit changes from CNL to ICL
New format ChipsetInit added:
    IclPchLpChipsetInitBxV20
    IclPchLpChipsetInitCxV20
    IclPchLpChipsetInitDxV20
    IclPchNHsioAxRvpMipiAV6ChipsetInit
    IclPchNChipsetInitBxV1

Hsd-es-id: 1407362197
Original commit date: Mon Sep 24 18:12:40 2018 -0700
Change-Id: I82725471f38d881e07d3906fd0010c672088ff0c
Original commit hash: 7688d66d0492dbd08968efb6a831a6a863bf34c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
IceLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
IceLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitFsp.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/Main.vfr
IceLakePlatSamplePkg/Setup/PchSetup.c
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
IceLakeSiliconPkg/Me/Include/BupMsgs.h
IceLakeSiliconPkg/Me/Include/CoreBiosMsg.h
IceLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
IceLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Ax.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Cx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Ax.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Cx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchNChipsetInitTable_Ax.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchNChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Include/ChipsetInfoHob.h
IceLakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchHsio.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibIcl.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f80eb38bfc80c79ebb8eadb5f38ff890ffc7427c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:19 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Nov 30 00:14:48 2018 -0800
Original commit date: Fri Nov 30 00:14:48 2018 -0800
Original commit hash: 1301da7bb54b6bba83a0af892ddd63f926566897

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ec8c0a7fb0cfc3bf2ab7593b9221197144fbfbbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:19 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Nov 30 00:10:16 2018 -0800
Original commit date: Fri Nov 30 00:10:16 2018 -0800
Original commit hash: 9ee290d587d8c2c8d78b2d9b9f0c004da01db24a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 88d665f494b4ce42e539103a46e1f87dd5ef8135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:14 2019 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: process FVs when it has a combination of sub FVs

Hsd-es-id: None
Tracker-link: https://vthsd.fm.intel.com/hsd/cbcc/default.aspx#issue/default.aspx?issue_id=1375694
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Thu Nov 29 09:10:04 2018 +0800
Change-Id: Ib8188ff4b0ed297fec06c12971f5be8fac42a4b0
Original commit hash: 853c2c2ef5c1de42927776a637b0ba26f640f9fe

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: 1fa1f90d2463cea22a37e55538a0b64eb21d1d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:14:03 2019 -0800 
-------------------------------------------------------------------------------- 
System hang observed while connecting NvmExpressDxe driver and if 8259 driver is not included

Disable 8259 hardware interrupts in SiliconPkg.

Hsd-es-id: 2206278436
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Nov 15 13:35:05 2018 -0800
Change-Id: I497aba2a856ed0b4013da867bb75357ce27b57aa
Original commit hash: 472e735342136948c3c92ea041d7a50da4a9d7bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: df18f652bd32e7ee1871b08cc5c611c6b8798eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:13:53 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Nov 29 00:14:46 2018 -0800
Original commit date: Thu Nov 29 00:14:46 2018 -0800
Original commit hash: 46077cc2b0729dc3bfaf0068cf2d71b37d7de991

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a0dfb0808a459e485f24feba40670f729f193c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 3 13:13:52 2019 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Nov 29 00:09:48 2018 -0800
Original commit date: Thu Nov 29 00:09:48 2018 -0800
Original commit hash: 9d759524efb8af6f7dbc8b1c8b0bc17d665195d7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: da60ef1f6916bf4bdbd3739f7a8257bd508a053f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Dec 22 06:44:30 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 390bb55218fcba9b29a678bc3818b0a5a3de8e0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Dec 22 06:44:26 2018 -0800 
-------------------------------------------------------------------------------- 
* [TeamCity] ICL Auto-Commit FSP Daily

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8194172a71e0794d98a97f4dcc76ea085d8cdb46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Dec 22 06:44:17 2018 -0800 
-------------------------------------------------------------------------------- 
* [ICL MRC][Merge CNL MRC 0.5.1.59] KC is having to maintain an override to skip memory test on warm boot

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/TbtSetup.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: fb53f66cda66d3448759340a62be7e8fb0abd050 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Dec 22 06:44:00 2018 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][2206238989][ICL][MRC][BDAT][No CMD or Strobe margin]

Issue:
 SA_MISC_PEI_PREMEM_CONFIG.BdatEnable and BdatTestType are not initialized properly in External BIOS build
Root cause:
 These policy items are initialized in UpdatePeiSaPolicyDebugPreMem(), which is not called when FirmwareConfiguration == FwConfigProduction.
Solution:
 Move SA_MISC_PEI_PREMEM_CONFIG.BdatEnable and BdatTestType initialization to UpdatePeiSaPolicyPreMem().

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 5243619f154f5e62e02baa610620a5cd4e65f90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat Dec 22 06:42:59 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/TcgLegacy: Change definition to pass build

EV_COMPACT_HASH is now defined by TCG header file. change internal
definition to pass build

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
