

================================================================
== Vivado HLS Report for 'combinational_loop'
================================================================
* Date:           Sat Jan  9 10:36:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        combinational_loop_vlhs_002
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.915 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        5|        5|         1|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|       5|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       5|     69|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_72_p2  |     +    |      0|  0|  15|           8|           8|
    |i_fu_62_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln7_fu_56_p2   |   icmp   |      0|  0|   9|           3|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  36|          14|          12|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|          3|    1|          3|
    |led_V_o            |   9|          2|    8|         16|
    |op2_assign_reg_45  |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  33|          7|   12|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  2|   0|    2|          0|
    |op2_assign_reg_45  |  3|   0|    3|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |  5|   0|    5|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+----------+-----+-----+--------------+--------------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none | combinational_loop | return value |
|ap_rst    |  in |    1| ap_ctrl_none | combinational_loop | return value |
|led_V_i   |  in |    8|    ap_none   |        led_V       |    pointer   |
|led_V_o   | out |    8|    ap_none   |        led_V       |    pointer   |
+----------+-----+-----+--------------+--------------------+--------------+

