============ 0 ============
reg_write_w = 0
mem_to_reg_w = 0
alu_result_w = 00000000
read_data_w = 00000000
write_reg_w = 00
============ 0 ============
reg_write_w = 1
mem_to_reg_w = 1
alu_result_w = 11111111
read_data_w = 99999999
write_reg_w = 06
============ 1 ============
reg_write_w = 1
mem_to_reg_w = 1
alu_result_w = 11111111
read_data_w = 99999999
write_reg_w = 06
============ 1 ============
reg_write_w = 0
mem_to_reg_w = 0
alu_result_w = 22222222
read_data_w = 88888888
write_reg_w = 01
