//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_70
.address_size 64

	// .weak	cudaMalloc
.extern .func _ZN15GridPointSource22initializeTimeFunctionEv
(
	.param .b64 _ZN15GridPointSource22initializeTimeFunctionEv_param_0
)
;
.visible .func  (.param .b64 func_retval0) _ZN2EW14VerySmoothBumpEddd
(
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_0,
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_1,
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_2,
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_3
)
;
.visible .func  (.param .b64 func_retval0) _ZN2EW19d_VerySmoothBump_dtEddd
(
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_0,
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_1,
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_2,
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_3
)
;
.visible .func  (.param .b64 func_retval0) _ZN2EW27VerySmoothBump_x_T_IntegralEdddd
(
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_0,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_1,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_2,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_3,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_4
)
;
.visible .func  (.param .b64 func_retval0) _ZN2EW25C6SmoothBump_x_T_IntegralEdddd
(
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_0,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_1,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_2,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_3,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_4
)
;
.visible .func  (.param .b64 func_retval0) _ZN2EW21Gaussian_x_T_IntegralEddddd
(
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_0,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_1,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_2,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_3,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_4,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_5
)
;
.extern .func _ZNK15GridPointSource9getFxyzttEdPd
(
	.param .b64 _ZNK15GridPointSource9getFxyzttEdPd_param_0,
	.param .b64 _ZNK15GridPointSource9getFxyzttEdPd_param_1,
	.param .b64 _ZNK15GridPointSource9getFxyzttEdPd_param_2
)
;
.extern .func _ZNK15GridPointSource7getFxyzEdPd
(
	.param .b64 _ZNK15GridPointSource7getFxyzEdPd_param_0,
	.param .b64 _ZNK15GridPointSource7getFxyzEdPd_param_1,
	.param .b64 _ZNK15GridPointSource7getFxyzEdPd_param_2
)
;
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0_
.weak .entry _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0_(
	.param .align 8 .b8 _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0[296]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<7284>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<10722>;
	.reg .f64 	%fd<10239>;
	.reg .b64 	%rd<340>;


	mov.b64	%rd135, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd136, %rd135;
	ld.param.u64 	%rd1, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+16];
	ld.param.u64 	%rd2, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd3, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd4, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+40];
	add.s64 	%rd5, %rd136, 56;
	ld.param.v2.u32 	{%r283, %r284}, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+56];
	ld.param.f64 	%fd1, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+80];
	ld.param.f64 	%fd5, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+120];
	ld.param.u64 	%rd6, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+128];
	ld.param.u32 	%r4, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+136];
	ld.param.f64 	%fd6, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+144];
	ld.param.f64 	%fd7, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+160];
	ld.param.f64 	%fd8, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+168];
	ld.param.f64 	%fd9, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+176];
	ld.param.f64 	%fd11, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+200];
	ld.param.f64 	%fd12, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+208];
	ld.param.f64 	%fd13, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+216];
	ld.param.u64 	%rd7, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+8];
	ld.param.u64 	%rd8, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0];
	sub.s64 	%rd137, %rd7, %rd8;
	cvt.u32.u64	%r285, %rd137;
	mov.u32 	%r286, %ctaid.x;
	shl.b32 	%r10719, %r286, 4;
	setp.ge.s32	%p237, %r10719, %r285;
	@%p237 bra 	BB6_7024;

	ld.param.f64 	%fd4754, [%rd5+208];
	ld.param.u8 	%rs1, [%rd5+36];
	ld.param.u32 	%r287, [%rd5+32];
	cvt.rn.f64.s32	%fd14, %r287;
	add.f64 	%fd15, %fd6, 0d4000000000000000;
	add.f64 	%fd16, %fd9, 0d4000000000000000;
	fma.rn.f64 	%fd17, %fd7, 0dC0955B8000000000, 0d4071160000000000;
	add.f64 	%fd18, %fd7, 0d4000000000000000;
	add.f64 	%fd19, %fd7, 0d4010000000000000;
	mul.f64 	%fd20, %fd7, 0dC0B55B8000000000;
	fma.rn.f64 	%fd21, %fd7, 0dC0C004A000000000, 0d4089A10000000000;
	fma.rn.f64 	%fd22, %fd7, 0d40C806F000000000, 0dC0955B8000000000;
	fma.rn.f64 	%fd23, %fd7, 0d40C66CE000000000, 0dC0A338C000000000;
	fma.rn.f64 	%fd24, %fd7, 0d40ADE68000000000, 0dC09DE68000000000;
	ld.param.f64 	%fd4755, [%rd5+128];
	mul.f64 	%fd25, %fd4755, 0d402921FB54442D18;
	fma.rn.f64 	%fd26, %fd7, 0d41789C0000000000, 0dC1689C0000000000;
	mul.f64 	%fd27, %fd7, 0d419E744000000000;
	mul.f64 	%fd28, %fd7, 0dC1AE140000000000;
	mul.f64 	%fd29, %fd7, 0d41AD9BB000000000;
	mul.f64 	%fd30, %fd7, 0dC19D010000000000;
	mul.f64 	%fd31, %fd7, 0d41768F0000000000;
	add.f64 	%fd4756, %fd7, 0d401C000000000000;
	mul.f64 	%fd32, %fd4756, 0d40AAD00000000000;
	add.f64 	%fd33, %fd7, 0d4008000000000000;
	mul.f64 	%fd34, %fd33, 0d40D9230000000000;
	fma.rn.f64 	%fd4757, %fd7, 0d4008000000000000, 0d4014000000000000;
	mul.f64 	%fd35, %fd4757, 0d40DB120000000000;
	add.f64 	%fd4758, %fd7, 0d3FF0000000000000;
	mul.f64 	%fd36, %fd4758, 0d4102543000000000;
	fma.rn.f64 	%fd4759, %fd7, 0d4014000000000000, 0d4008000000000000;
	mul.f64 	%fd37, %fd4759, 0d40DFFE0000000000;
	fma.rn.f64 	%fd4760, %fd7, 0d4008000000000000, 0d3FF0000000000000;
	mul.f64 	%fd38, %fd4760, 0d40E1988000000000;
	fma.rn.f64 	%fd4761, %fd7, 0d401C000000000000, 0d3FF0000000000000;
	mul.f64 	%fd39, %fd4761, 0d40B6580000000000;
	mul.f64 	%fd40, %fd7, 0d40B9230000000000;
	mul.f64 	%fd4762, %fd8, 0d40040D931FF62705;
	rcp.rn.f64 	%fd41, %fd4762;
	add.f64 	%fd4763, %fd8, %fd8;
	mul.f64 	%fd42, %fd8, %fd4763;
	mul.f64 	%fd43, %fd7, 0dBFE0000000000000;
	mul.f64 	%fd44, %fd8, 0d3FF6A09E667F3BCD;
	div.rn.f64 	%fd45, %fd8, 0d40040D931FF62705;
	ld.param.f64 	%fd4764, [%rd5+168];
	mul.f64 	%fd4765, %fd13, %fd4764;
	div.rn.f64 	%fd46, %fd4765, %fd25;
	ld.param.f64 	%fd4766, [%rd5+176];
	mul.f64 	%fd4767, %fd13, %fd4766;
	div.rn.f64 	%fd47, %fd4767, %fd25;
	ld.param.f64 	%fd4768, [%rd5+184];
	mul.f64 	%fd4769, %fd13, %fd4768;
	div.rn.f64 	%fd48, %fd4769, %fd25;
	ld.param.f64 	%fd4770, [%rd5+192];
	mul.f64 	%fd4771, %fd13, %fd4770;
	div.rn.f64 	%fd49, %fd4771, %fd25;
	ld.param.f64 	%fd4772, [%rd5+200];
	mul.f64 	%fd4773, %fd13, %fd4772;
	div.rn.f64 	%fd50, %fd4773, %fd25;
	mul.f64 	%fd4774, %fd13, %fd4754;
	div.rn.f64 	%fd51, %fd4774, %fd25;
	cvta.to.global.u64 	%rd166, %rd6;

BB6_2:
	mov.u32 	%r288, %ctaid.y;
	shl.b32 	%r10720, %r288, 2;
	sub.s64 	%rd138, %rd2, %rd1;
	cvt.u32.u64	%r290, %rd138;
	setp.ge.s32	%p238, %r10720, %r290;
	@%p238 bra 	BB6_7023;

	mov.b64	%rd309, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd308, %rd309;
	add.s64 	%rd307, %rd308, 56;
	ld.param.u32 	%r10635, [%rd307+8];
	ld.param.f64 	%fd8440, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+112];
	ld.param.u32 	%r10634, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+68];
	ld.param.u64 	%rd306, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+8];
	ld.param.u64 	%rd305, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0];
	cvt.s64.s32	%rd139, %r10719;
	add.s64 	%rd140, %rd139, %rd305;
	mov.u32 	%r291, %tid.x;
	cvt.u64.u32	%rd143, %r291;
	add.s64 	%rd144, %rd143, %rd140;
	cvt.u32.u64	%r292, %rd144;
	add.s32 	%r300, %r292, -1;
	cvt.rn.f64.s32	%fd4775, %r300;
	fma.rn.f64 	%fd4776, %fd1, %fd4775, %fd14;
	sub.f64 	%fd52, %fd4776, %fd8440;

BB6_4:
	mov.u32 	%r302, %ctaid.z;
	shl.b32 	%r10721, %r302, 2;
	sub.s64 	%rd145, %rd4, %rd3;
	cvt.u32.u64	%r304, %rd145;
	setp.ge.s32	%p239, %r10721, %r304;
	@%p239 bra 	BB6_7022;

	cvt.s64.s32	%rd317, %r10719;
	add.s64 	%rd316, %rd317, %rd305;
	mul.f64 	%fd8445, %fd52, 0d4008000000000000;
	mul.f64 	%fd8443, %fd52, 0d402E000000000000;
	mul.f64 	%fd8442, %fd52, %fd8443;
	ld.param.f64 	%fd8441, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+104];
	add.s64 	%rd315, %rd316, 16;
	min.s64 	%rd312, %rd306, %rd315;
	sub.s64 	%rd311, %rd312, %rd316;
	mov.u32 	%r10636, %tid.x;
	cvt.u64.u32	%rd310, %r10636;
	cvt.s64.s32	%rd146, %r10720;
	add.s64 	%rd147, %rd146, %rd1;
	mov.u32 	%r306, %tid.y;
	cvt.u64.u32	%rd149, %r306;
	add.s64 	%rd153, %rd149, %rd147;
	cvt.u32.u64	%r307, %rd153;
	add.s32 	%r308, %r307, -1;
	cvt.rn.f64.s32	%fd4777, %r308;
	mul.f64 	%fd4778, %fd1, %fd4777;
	sub.f64 	%fd63, %fd4778, %fd8441;
	mul.f64 	%fd64, %fd63, %fd63;
	bra.uni 	BB6_6;

BB6_1019:
	and.b32  	%r1878, %r91, 2147483647;
	setp.ne.s32	%p1291, %r1878, 2146435072;
	@%p1291 bra 	BB6_1020;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1879, %temp}, %fd87;
	}
	setp.ne.s32	%p1292, %r1879, 0;
	mov.f64 	%fd9103, %fd9102;
	@%p1292 bra 	BB6_1024;

	shr.s32 	%r1880, %r90, 31;
	and.b32  	%r1881, %r1880, -2146435072;
	add.s32 	%r1882, %r1881, 2146435072;
	or.b32  	%r1883, %r1882, -2147483648;
	selp.b32	%r1884, %r1883, %r1882, %p60;
	mov.u32 	%r1885, 0;
	mov.b64 	%fd9103, {%r1885, %r1884};
	bra.uni 	BB6_1024;

BB6_1035:
	and.b32  	%r1903, %r93, 2147483647;
	setp.ne.s32	%p1308, %r1903, 2146435072;
	@%p1308 bra 	BB6_1036;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1904, %temp}, %fd6;
	}
	setp.ne.s32	%p1309, %r1904, 0;
	mov.f64 	%fd9106, %fd9105;
	@%p1309 bra 	BB6_1040;

	shr.s32 	%r1905, %r92, 31;
	and.b32  	%r1906, %r1905, -2146435072;
	add.s32 	%r1907, %r1906, 2146435072;
	or.b32  	%r1908, %r1907, -2147483648;
	selp.b32	%r1909, %r1908, %r1907, %p61;
	mov.u32 	%r1910, 0;
	mov.b64 	%fd9106, {%r1910, %r1909};
	bra.uni 	BB6_1040;

BB6_1051:
	and.b32  	%r1926, %r95, 2147483647;
	setp.ne.s32	%p1325, %r1926, 2146435072;
	@%p1325 bra 	BB6_1052;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1927, %temp}, %fd9;
	}
	setp.ne.s32	%p1326, %r1927, 0;
	mov.f64 	%fd9109, %fd9108;
	@%p1326 bra 	BB6_1056;

	shr.s32 	%r1928, %r92, 31;
	and.b32  	%r1929, %r1928, -2146435072;
	add.s32 	%r1930, %r1929, 2146435072;
	or.b32  	%r1931, %r1930, -2147483648;
	selp.b32	%r1932, %r1931, %r1930, %p62;
	mov.u32 	%r1933, 0;
	mov.b64 	%fd9109, {%r1933, %r1932};
	bra.uni 	BB6_1056;

BB6_1067:
	and.b32  	%r1952, %r91, 2147483647;
	setp.ne.s32	%p1342, %r1952, 2146435072;
	@%p1342 bra 	BB6_1068;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1953, %temp}, %fd87;
	}
	setp.ne.s32	%p1343, %r1953, 0;
	mov.f64 	%fd9112, %fd9111;
	@%p1343 bra 	BB6_1072;

	shr.s32 	%r1954, %r97, 31;
	and.b32  	%r1955, %r1954, -2146435072;
	add.s32 	%r1956, %r1955, 2146435072;
	or.b32  	%r1957, %r1956, -2147483648;
	selp.b32	%r1958, %r1957, %r1956, %p63;
	mov.u32 	%r1959, 0;
	mov.b64 	%fd9112, {%r1959, %r1958};
	bra.uni 	BB6_1072;

BB6_1083:
	and.b32  	%r1974, %r93, 2147483647;
	setp.ne.s32	%p1357, %r1974, 2146435072;
	@%p1357 bra 	BB6_1084;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1975, %temp}, %fd6;
	}
	setp.ne.s32	%p1358, %r1975, 0;
	mov.f64 	%fd9115, %fd9114;
	@%p1358 bra 	BB6_1088;

	shr.s32 	%r1976, %r92, 31;
	and.b32  	%r1977, %r1976, -2146435072;
	add.s32 	%r1978, %r1977, 2146435072;
	or.b32  	%r1979, %r1978, -2147483648;
	selp.b32	%r1980, %r1979, %r1978, %p61;
	mov.u32 	%r1981, 0;
	mov.b64 	%fd9115, {%r1981, %r1980};
	bra.uni 	BB6_1088;

BB6_1099:
	and.b32  	%r1996, %r95, 2147483647;
	setp.ne.s32	%p1372, %r1996, 2146435072;
	@%p1372 bra 	BB6_1100;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1997, %temp}, %fd9;
	}
	setp.ne.s32	%p1373, %r1997, 0;
	mov.f64 	%fd9118, %fd9117;
	@%p1373 bra 	BB6_1104;

	shr.s32 	%r1998, %r92, 31;
	and.b32  	%r1999, %r1998, -2146435072;
	add.s32 	%r2000, %r1999, 2146435072;
	or.b32  	%r2001, %r2000, -2147483648;
	selp.b32	%r2002, %r2001, %r2000, %p62;
	mov.u32 	%r2003, 0;
	mov.b64 	%fd9118, {%r2003, %r2002};
	bra.uni 	BB6_1104;

BB6_1115:
	and.b32  	%r2018, %r93, 2147483647;
	setp.ne.s32	%p1387, %r2018, 2146435072;
	@%p1387 bra 	BB6_1116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2019, %temp}, %fd6;
	}
	setp.ne.s32	%p1388, %r2019, 0;
	mov.f64 	%fd9121, %fd9120;
	@%p1388 bra 	BB6_1120;

	shr.s32 	%r2020, %r92, 31;
	and.b32  	%r2021, %r2020, -2146435072;
	add.s32 	%r2022, %r2021, 2146435072;
	or.b32  	%r2023, %r2022, -2147483648;
	selp.b32	%r2024, %r2023, %r2022, %p61;
	mov.u32 	%r2025, 0;
	mov.b64 	%fd9121, {%r2025, %r2024};
	bra.uni 	BB6_1120;

BB6_1131:
	and.b32  	%r2040, %r95, 2147483647;
	setp.ne.s32	%p1402, %r2040, 2146435072;
	@%p1402 bra 	BB6_1132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2041, %temp}, %fd9;
	}
	setp.ne.s32	%p1403, %r2041, 0;
	mov.f64 	%fd9124, %fd9123;
	@%p1403 bra 	BB6_1136;

	shr.s32 	%r2042, %r92, 31;
	and.b32  	%r2043, %r2042, -2146435072;
	add.s32 	%r2044, %r2043, 2146435072;
	or.b32  	%r2045, %r2044, -2147483648;
	selp.b32	%r2046, %r2045, %r2044, %p62;
	mov.u32 	%r2047, 0;
	mov.b64 	%fd9124, {%r2047, %r2046};
	bra.uni 	BB6_1136;

BB6_1147:
	and.b32  	%r2066, %r91, 2147483647;
	setp.ne.s32	%p1419, %r2066, 2146435072;
	@%p1419 bra 	BB6_1148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2067, %temp}, %fd87;
	}
	setp.ne.s32	%p1420, %r2067, 0;
	mov.f64 	%fd9127, %fd9126;
	@%p1420 bra 	BB6_1152;

	shr.s32 	%r2068, %r98, 31;
	and.b32  	%r2069, %r2068, -2146435072;
	add.s32 	%r2070, %r2069, 2146435072;
	or.b32  	%r2071, %r2070, -2147483648;
	selp.b32	%r2072, %r2071, %r2070, %p64;
	mov.u32 	%r2073, 0;
	mov.b64 	%fd9127, {%r2073, %r2072};
	bra.uni 	BB6_1152;

BB6_1163:
	and.b32  	%r2088, %r93, 2147483647;
	setp.ne.s32	%p1434, %r2088, 2146435072;
	@%p1434 bra 	BB6_1164;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2089, %temp}, %fd6;
	}
	setp.ne.s32	%p1435, %r2089, 0;
	mov.f64 	%fd9130, %fd9129;
	@%p1435 bra 	BB6_1168;

	shr.s32 	%r2090, %r92, 31;
	and.b32  	%r2091, %r2090, -2146435072;
	add.s32 	%r2092, %r2091, 2146435072;
	or.b32  	%r2093, %r2092, -2147483648;
	selp.b32	%r2094, %r2093, %r2092, %p61;
	mov.u32 	%r2095, 0;
	mov.b64 	%fd9130, {%r2095, %r2094};
	bra.uni 	BB6_1168;

BB6_1179:
	and.b32  	%r2110, %r95, 2147483647;
	setp.ne.s32	%p1449, %r2110, 2146435072;
	@%p1449 bra 	BB6_1180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2111, %temp}, %fd9;
	}
	setp.ne.s32	%p1450, %r2111, 0;
	mov.f64 	%fd9133, %fd9132;
	@%p1450 bra 	BB6_1184;

	shr.s32 	%r2112, %r92, 31;
	and.b32  	%r2113, %r2112, -2146435072;
	add.s32 	%r2114, %r2113, 2146435072;
	or.b32  	%r2115, %r2114, -2147483648;
	selp.b32	%r2116, %r2115, %r2114, %p62;
	mov.u32 	%r2117, 0;
	mov.b64 	%fd9133, {%r2117, %r2116};
	bra.uni 	BB6_1184;

BB6_1195:
	and.b32  	%r2132, %r95, 2147483647;
	setp.ne.s32	%p1464, %r2132, 2146435072;
	@%p1464 bra 	BB6_1196;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2133, %temp}, %fd9;
	}
	setp.ne.s32	%p1465, %r2133, 0;
	mov.f64 	%fd9136, %fd9135;
	@%p1465 bra 	BB6_1200;

	shr.s32 	%r2134, %r92, 31;
	and.b32  	%r2135, %r2134, -2146435072;
	add.s32 	%r2136, %r2135, 2146435072;
	or.b32  	%r2137, %r2136, -2147483648;
	selp.b32	%r2138, %r2137, %r2136, %p62;
	mov.u32 	%r2139, 0;
	mov.b64 	%fd9136, {%r2139, %r2138};
	bra.uni 	BB6_1200;

BB6_1211:
	and.b32  	%r2154, %r93, 2147483647;
	setp.ne.s32	%p1479, %r2154, 2146435072;
	@%p1479 bra 	BB6_1212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2155, %temp}, %fd6;
	}
	setp.ne.s32	%p1480, %r2155, 0;
	mov.f64 	%fd9139, %fd9138;
	@%p1480 bra 	BB6_1216;

	shr.s32 	%r2156, %r92, 31;
	and.b32  	%r2157, %r2156, -2146435072;
	add.s32 	%r2158, %r2157, 2146435072;
	or.b32  	%r2159, %r2158, -2147483648;
	selp.b32	%r2160, %r2159, %r2158, %p61;
	mov.u32 	%r2161, 0;
	mov.b64 	%fd9139, {%r2161, %r2160};
	bra.uni 	BB6_1216;

BB6_1227:
	and.b32  	%r2176, %r95, 2147483647;
	setp.ne.s32	%p1494, %r2176, 2146435072;
	@%p1494 bra 	BB6_1228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2177, %temp}, %fd9;
	}
	setp.ne.s32	%p1495, %r2177, 0;
	mov.f64 	%fd9142, %fd9141;
	@%p1495 bra 	BB6_1232;

	shr.s32 	%r2178, %r92, 31;
	and.b32  	%r2179, %r2178, -2146435072;
	add.s32 	%r2180, %r2179, 2146435072;
	or.b32  	%r2181, %r2180, -2147483648;
	selp.b32	%r2182, %r2181, %r2180, %p62;
	mov.u32 	%r2183, 0;
	mov.b64 	%fd9142, {%r2183, %r2182};
	bra.uni 	BB6_1232;

BB6_1243:
	and.b32  	%r2198, %r93, 2147483647;
	setp.ne.s32	%p1509, %r2198, 2146435072;
	@%p1509 bra 	BB6_1244;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2199, %temp}, %fd6;
	}
	setp.ne.s32	%p1510, %r2199, 0;
	mov.f64 	%fd9145, %fd9144;
	@%p1510 bra 	BB6_1248;

	shr.s32 	%r2200, %r92, 31;
	and.b32  	%r2201, %r2200, -2146435072;
	add.s32 	%r2202, %r2201, 2146435072;
	or.b32  	%r2203, %r2202, -2147483648;
	selp.b32	%r2204, %r2203, %r2202, %p61;
	mov.u32 	%r2205, 0;
	mov.b64 	%fd9145, {%r2205, %r2204};
	bra.uni 	BB6_1248;

BB6_1259:
	and.b32  	%r2220, %r95, 2147483647;
	setp.ne.s32	%p1524, %r2220, 2146435072;
	@%p1524 bra 	BB6_1260;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2221, %temp}, %fd9;
	}
	setp.ne.s32	%p1525, %r2221, 0;
	mov.f64 	%fd9148, %fd9147;
	@%p1525 bra 	BB6_1264;

	shr.s32 	%r2222, %r92, 31;
	and.b32  	%r2223, %r2222, -2146435072;
	add.s32 	%r2224, %r2223, 2146435072;
	or.b32  	%r2225, %r2224, -2147483648;
	selp.b32	%r2226, %r2225, %r2224, %p62;
	mov.u32 	%r2227, 0;
	mov.b64 	%fd9148, {%r2227, %r2226};
	bra.uni 	BB6_1264;

BB6_1275:
	and.b32  	%r2242, %r93, 2147483647;
	setp.ne.s32	%p1539, %r2242, 2146435072;
	@%p1539 bra 	BB6_1276;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2243, %temp}, %fd6;
	}
	setp.ne.s32	%p1540, %r2243, 0;
	mov.f64 	%fd9151, %fd9150;
	@%p1540 bra 	BB6_1280;

	shr.s32 	%r2244, %r92, 31;
	and.b32  	%r2245, %r2244, -2146435072;
	add.s32 	%r2246, %r2245, 2146435072;
	or.b32  	%r2247, %r2246, -2147483648;
	selp.b32	%r2248, %r2247, %r2246, %p61;
	mov.u32 	%r2249, 0;
	mov.b64 	%fd9151, {%r2249, %r2248};
	bra.uni 	BB6_1280;

BB6_1291:
	and.b32  	%r2264, %r95, 2147483647;
	setp.ne.s32	%p1554, %r2264, 2146435072;
	@%p1554 bra 	BB6_1292;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2265, %temp}, %fd9;
	}
	setp.ne.s32	%p1555, %r2265, 0;
	mov.f64 	%fd9154, %fd9153;
	@%p1555 bra 	BB6_1296;

	shr.s32 	%r2266, %r92, 31;
	and.b32  	%r2267, %r2266, -2146435072;
	add.s32 	%r2268, %r2267, 2146435072;
	or.b32  	%r2269, %r2268, -2147483648;
	selp.b32	%r2270, %r2269, %r2268, %p62;
	mov.u32 	%r2271, 0;
	mov.b64 	%fd9154, {%r2271, %r2270};
	bra.uni 	BB6_1296;

BB6_1307:
	and.b32  	%r2286, %r93, 2147483647;
	setp.ne.s32	%p1569, %r2286, 2146435072;
	@%p1569 bra 	BB6_1308;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2287, %temp}, %fd6;
	}
	setp.ne.s32	%p1570, %r2287, 0;
	mov.f64 	%fd9157, %fd9156;
	@%p1570 bra 	BB6_1312;

	shr.s32 	%r2288, %r92, 31;
	and.b32  	%r2289, %r2288, -2146435072;
	add.s32 	%r2290, %r2289, 2146435072;
	or.b32  	%r2291, %r2290, -2147483648;
	selp.b32	%r2292, %r2291, %r2290, %p61;
	mov.u32 	%r2293, 0;
	mov.b64 	%fd9157, {%r2293, %r2292};
	bra.uni 	BB6_1312;

BB6_1323:
	and.b32  	%r2308, %r95, 2147483647;
	setp.ne.s32	%p1584, %r2308, 2146435072;
	@%p1584 bra 	BB6_1324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2309, %temp}, %fd9;
	}
	setp.ne.s32	%p1585, %r2309, 0;
	mov.f64 	%fd9160, %fd9159;
	@%p1585 bra 	BB6_1328;

	shr.s32 	%r2310, %r92, 31;
	and.b32  	%r2311, %r2310, -2146435072;
	add.s32 	%r2312, %r2311, 2146435072;
	or.b32  	%r2313, %r2312, -2147483648;
	selp.b32	%r2314, %r2313, %r2312, %p62;
	mov.u32 	%r2315, 0;
	mov.b64 	%fd9160, {%r2315, %r2314};
	bra.uni 	BB6_1328;

BB6_1339:
	and.b32  	%r2330, %r93, 2147483647;
	setp.ne.s32	%p1599, %r2330, 2146435072;
	@%p1599 bra 	BB6_1340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2331, %temp}, %fd6;
	}
	setp.ne.s32	%p1600, %r2331, 0;
	mov.f64 	%fd9163, %fd9162;
	@%p1600 bra 	BB6_1344;

	shr.s32 	%r2332, %r92, 31;
	and.b32  	%r2333, %r2332, -2146435072;
	add.s32 	%r2334, %r2333, 2146435072;
	or.b32  	%r2335, %r2334, -2147483648;
	selp.b32	%r2336, %r2335, %r2334, %p61;
	mov.u32 	%r2337, 0;
	mov.b64 	%fd9163, {%r2337, %r2336};
	bra.uni 	BB6_1344;

BB6_1355:
	and.b32  	%r2352, %r95, 2147483647;
	setp.ne.s32	%p1614, %r2352, 2146435072;
	@%p1614 bra 	BB6_1356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2353, %temp}, %fd9;
	}
	setp.ne.s32	%p1615, %r2353, 0;
	mov.f64 	%fd9166, %fd9165;
	@%p1615 bra 	BB6_1360;

	shr.s32 	%r2354, %r92, 31;
	and.b32  	%r2355, %r2354, -2146435072;
	add.s32 	%r2356, %r2355, 2146435072;
	or.b32  	%r2357, %r2356, -2147483648;
	selp.b32	%r2358, %r2357, %r2356, %p62;
	mov.u32 	%r2359, 0;
	mov.b64 	%fd9166, {%r2359, %r2358};
	bra.uni 	BB6_1360;

BB6_1371:
	and.b32  	%r2374, %r93, 2147483647;
	setp.ne.s32	%p1629, %r2374, 2146435072;
	@%p1629 bra 	BB6_1372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2375, %temp}, %fd6;
	}
	setp.ne.s32	%p1630, %r2375, 0;
	mov.f64 	%fd9169, %fd9168;
	@%p1630 bra 	BB6_1376;

	shr.s32 	%r2376, %r92, 31;
	and.b32  	%r2377, %r2376, -2146435072;
	add.s32 	%r2378, %r2377, 2146435072;
	or.b32  	%r2379, %r2378, -2147483648;
	selp.b32	%r2380, %r2379, %r2378, %p61;
	mov.u32 	%r2381, 0;
	mov.b64 	%fd9169, {%r2381, %r2380};
	bra.uni 	BB6_1376;

BB6_1387:
	and.b32  	%r2396, %r95, 2147483647;
	setp.ne.s32	%p1644, %r2396, 2146435072;
	@%p1644 bra 	BB6_1388;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2397, %temp}, %fd9;
	}
	setp.ne.s32	%p1645, %r2397, 0;
	mov.f64 	%fd9172, %fd9171;
	@%p1645 bra 	BB6_1392;

	shr.s32 	%r2398, %r92, 31;
	and.b32  	%r2399, %r2398, -2146435072;
	add.s32 	%r2400, %r2399, 2146435072;
	or.b32  	%r2401, %r2400, -2147483648;
	selp.b32	%r2402, %r2401, %r2400, %p62;
	mov.u32 	%r2403, 0;
	mov.b64 	%fd9172, {%r2403, %r2402};
	bra.uni 	BB6_1392;

BB6_1403:
	and.b32  	%r2418, %r93, 2147483647;
	setp.ne.s32	%p1659, %r2418, 2146435072;
	@%p1659 bra 	BB6_1404;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2419, %temp}, %fd6;
	}
	setp.ne.s32	%p1660, %r2419, 0;
	mov.f64 	%fd9175, %fd9174;
	@%p1660 bra 	BB6_1408;

	shr.s32 	%r2420, %r92, 31;
	and.b32  	%r2421, %r2420, -2146435072;
	add.s32 	%r2422, %r2421, 2146435072;
	or.b32  	%r2423, %r2422, -2147483648;
	selp.b32	%r2424, %r2423, %r2422, %p61;
	mov.u32 	%r2425, 0;
	mov.b64 	%fd9175, {%r2425, %r2424};
	bra.uni 	BB6_1408;

BB6_1419:
	and.b32  	%r2440, %r95, 2147483647;
	setp.ne.s32	%p1674, %r2440, 2146435072;
	@%p1674 bra 	BB6_1420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2441, %temp}, %fd9;
	}
	setp.ne.s32	%p1675, %r2441, 0;
	mov.f64 	%fd9178, %fd9177;
	@%p1675 bra 	BB6_1424;

	shr.s32 	%r2442, %r92, 31;
	and.b32  	%r2443, %r2442, -2146435072;
	add.s32 	%r2444, %r2443, 2146435072;
	or.b32  	%r2445, %r2444, -2147483648;
	selp.b32	%r2446, %r2445, %r2444, %p62;
	mov.u32 	%r2447, 0;
	mov.b64 	%fd9178, {%r2447, %r2446};
	bra.uni 	BB6_1424;

BB6_1435:
	and.b32  	%r2462, %r93, 2147483647;
	setp.ne.s32	%p1689, %r2462, 2146435072;
	@%p1689 bra 	BB6_1436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2463, %temp}, %fd6;
	}
	setp.ne.s32	%p1690, %r2463, 0;
	mov.f64 	%fd9181, %fd9180;
	@%p1690 bra 	BB6_1440;

	shr.s32 	%r2464, %r92, 31;
	and.b32  	%r2465, %r2464, -2146435072;
	add.s32 	%r2466, %r2465, 2146435072;
	or.b32  	%r2467, %r2466, -2147483648;
	selp.b32	%r2468, %r2467, %r2466, %p61;
	mov.u32 	%r2469, 0;
	mov.b64 	%fd9181, {%r2469, %r2468};
	bra.uni 	BB6_1440;

BB6_1451:
	and.b32  	%r2484, %r95, 2147483647;
	setp.ne.s32	%p1704, %r2484, 2146435072;
	@%p1704 bra 	BB6_1452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2485, %temp}, %fd9;
	}
	setp.ne.s32	%p1705, %r2485, 0;
	mov.f64 	%fd9184, %fd9183;
	@%p1705 bra 	BB6_1456;

	shr.s32 	%r2486, %r92, 31;
	and.b32  	%r2487, %r2486, -2146435072;
	add.s32 	%r2488, %r2487, 2146435072;
	or.b32  	%r2489, %r2488, -2147483648;
	selp.b32	%r2490, %r2489, %r2488, %p62;
	mov.u32 	%r2491, 0;
	mov.b64 	%fd9184, {%r2491, %r2490};
	bra.uni 	BB6_1456;

BB6_1467:
	and.b32  	%r2506, %r93, 2147483647;
	setp.ne.s32	%p1719, %r2506, 2146435072;
	@%p1719 bra 	BB6_1468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2507, %temp}, %fd6;
	}
	setp.ne.s32	%p1720, %r2507, 0;
	mov.f64 	%fd9187, %fd9186;
	@%p1720 bra 	BB6_1472;

	shr.s32 	%r2508, %r92, 31;
	and.b32  	%r2509, %r2508, -2146435072;
	add.s32 	%r2510, %r2509, 2146435072;
	or.b32  	%r2511, %r2510, -2147483648;
	selp.b32	%r2512, %r2511, %r2510, %p61;
	mov.u32 	%r2513, 0;
	mov.b64 	%fd9187, {%r2513, %r2512};
	bra.uni 	BB6_1472;

BB6_1483:
	and.b32  	%r2528, %r95, 2147483647;
	setp.ne.s32	%p1734, %r2528, 2146435072;
	@%p1734 bra 	BB6_1484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2529, %temp}, %fd9;
	}
	setp.ne.s32	%p1735, %r2529, 0;
	mov.f64 	%fd9190, %fd9189;
	@%p1735 bra 	BB6_1488;

	shr.s32 	%r2530, %r92, 31;
	and.b32  	%r2531, %r2530, -2146435072;
	add.s32 	%r2532, %r2531, 2146435072;
	or.b32  	%r2533, %r2532, -2147483648;
	selp.b32	%r2534, %r2533, %r2532, %p62;
	mov.u32 	%r2535, 0;
	mov.b64 	%fd9190, {%r2535, %r2534};
	bra.uni 	BB6_1488;

BB6_1499:
	and.b32  	%r2550, %r93, 2147483647;
	setp.ne.s32	%p1749, %r2550, 2146435072;
	@%p1749 bra 	BB6_1500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2551, %temp}, %fd6;
	}
	setp.ne.s32	%p1750, %r2551, 0;
	mov.f64 	%fd9193, %fd9192;
	@%p1750 bra 	BB6_1504;

	shr.s32 	%r2552, %r92, 31;
	and.b32  	%r2553, %r2552, -2146435072;
	add.s32 	%r2554, %r2553, 2146435072;
	or.b32  	%r2555, %r2554, -2147483648;
	selp.b32	%r2556, %r2555, %r2554, %p61;
	mov.u32 	%r2557, 0;
	mov.b64 	%fd9193, {%r2557, %r2556};
	bra.uni 	BB6_1504;

BB6_1515:
	and.b32  	%r2572, %r95, 2147483647;
	setp.ne.s32	%p1764, %r2572, 2146435072;
	@%p1764 bra 	BB6_1516;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2573, %temp}, %fd9;
	}
	setp.ne.s32	%p1765, %r2573, 0;
	mov.f64 	%fd9196, %fd9195;
	@%p1765 bra 	BB6_1520;

	shr.s32 	%r2574, %r92, 31;
	and.b32  	%r2575, %r2574, -2146435072;
	add.s32 	%r2576, %r2575, 2146435072;
	or.b32  	%r2577, %r2576, -2147483648;
	selp.b32	%r2578, %r2577, %r2576, %p62;
	mov.u32 	%r2579, 0;
	mov.b64 	%fd9196, {%r2579, %r2578};
	bra.uni 	BB6_1520;

BB6_1531:
	and.b32  	%r2594, %r93, 2147483647;
	setp.ne.s32	%p1779, %r2594, 2146435072;
	@%p1779 bra 	BB6_1532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2595, %temp}, %fd6;
	}
	setp.ne.s32	%p1780, %r2595, 0;
	mov.f64 	%fd9199, %fd9198;
	@%p1780 bra 	BB6_1536;

	shr.s32 	%r2596, %r92, 31;
	and.b32  	%r2597, %r2596, -2146435072;
	add.s32 	%r2598, %r2597, 2146435072;
	or.b32  	%r2599, %r2598, -2147483648;
	selp.b32	%r2600, %r2599, %r2598, %p61;
	mov.u32 	%r2601, 0;
	mov.b64 	%fd9199, {%r2601, %r2600};
	bra.uni 	BB6_1536;

BB6_1547:
	and.b32  	%r2616, %r95, 2147483647;
	setp.ne.s32	%p1794, %r2616, 2146435072;
	@%p1794 bra 	BB6_1548;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2617, %temp}, %fd9;
	}
	setp.ne.s32	%p1795, %r2617, 0;
	mov.f64 	%fd9202, %fd9201;
	@%p1795 bra 	BB6_1552;

	shr.s32 	%r2618, %r92, 31;
	and.b32  	%r2619, %r2618, -2146435072;
	add.s32 	%r2620, %r2619, 2146435072;
	or.b32  	%r2621, %r2620, -2147483648;
	selp.b32	%r2622, %r2621, %r2620, %p62;
	mov.u32 	%r2623, 0;
	mov.b64 	%fd9202, {%r2623, %r2622};
	bra.uni 	BB6_1552;

BB6_1563:
	and.b32  	%r2638, %r93, 2147483647;
	setp.ne.s32	%p1809, %r2638, 2146435072;
	@%p1809 bra 	BB6_1564;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2639, %temp}, %fd6;
	}
	setp.ne.s32	%p1810, %r2639, 0;
	mov.f64 	%fd9205, %fd9204;
	@%p1810 bra 	BB6_1568;

	shr.s32 	%r2640, %r92, 31;
	and.b32  	%r2641, %r2640, -2146435072;
	add.s32 	%r2642, %r2641, 2146435072;
	or.b32  	%r2643, %r2642, -2147483648;
	selp.b32	%r2644, %r2643, %r2642, %p61;
	mov.u32 	%r2645, 0;
	mov.b64 	%fd9205, {%r2645, %r2644};
	bra.uni 	BB6_1568;

BB6_1579:
	and.b32  	%r2660, %r95, 2147483647;
	setp.ne.s32	%p1824, %r2660, 2146435072;
	@%p1824 bra 	BB6_1580;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2661, %temp}, %fd9;
	}
	setp.ne.s32	%p1825, %r2661, 0;
	mov.f64 	%fd9208, %fd9207;
	@%p1825 bra 	BB6_1584;

	shr.s32 	%r2662, %r92, 31;
	and.b32  	%r2663, %r2662, -2146435072;
	add.s32 	%r2664, %r2663, 2146435072;
	or.b32  	%r2665, %r2664, -2147483648;
	selp.b32	%r2666, %r2665, %r2664, %p62;
	mov.u32 	%r2667, 0;
	mov.b64 	%fd9208, {%r2667, %r2666};
	bra.uni 	BB6_1584;

BB6_1595:
	and.b32  	%r2682, %r95, 2147483647;
	setp.ne.s32	%p1839, %r2682, 2146435072;
	@%p1839 bra 	BB6_1596;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2683, %temp}, %fd9;
	}
	setp.ne.s32	%p1840, %r2683, 0;
	mov.f64 	%fd9211, %fd9210;
	@%p1840 bra 	BB6_1600;

	shr.s32 	%r2684, %r92, 31;
	and.b32  	%r2685, %r2684, -2146435072;
	add.s32 	%r2686, %r2685, 2146435072;
	or.b32  	%r2687, %r2686, -2147483648;
	selp.b32	%r2688, %r2687, %r2686, %p62;
	mov.u32 	%r2689, 0;
	mov.b64 	%fd9211, {%r2689, %r2688};
	bra.uni 	BB6_1600;

BB6_1611:
	and.b32  	%r2704, %r93, 2147483647;
	setp.ne.s32	%p1854, %r2704, 2146435072;
	@%p1854 bra 	BB6_1612;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2705, %temp}, %fd6;
	}
	setp.ne.s32	%p1855, %r2705, 0;
	mov.f64 	%fd9214, %fd9213;
	@%p1855 bra 	BB6_1616;

	shr.s32 	%r2706, %r92, 31;
	and.b32  	%r2707, %r2706, -2146435072;
	add.s32 	%r2708, %r2707, 2146435072;
	or.b32  	%r2709, %r2708, -2147483648;
	selp.b32	%r2710, %r2709, %r2708, %p61;
	mov.u32 	%r2711, 0;
	mov.b64 	%fd9214, {%r2711, %r2710};
	bra.uni 	BB6_1616;

BB6_1627:
	and.b32  	%r2726, %r95, 2147483647;
	setp.ne.s32	%p1869, %r2726, 2146435072;
	@%p1869 bra 	BB6_1628;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2727, %temp}, %fd9;
	}
	setp.ne.s32	%p1870, %r2727, 0;
	mov.f64 	%fd9217, %fd9216;
	@%p1870 bra 	BB6_1632;

	shr.s32 	%r2728, %r92, 31;
	and.b32  	%r2729, %r2728, -2146435072;
	add.s32 	%r2730, %r2729, 2146435072;
	or.b32  	%r2731, %r2730, -2147483648;
	selp.b32	%r2732, %r2731, %r2730, %p62;
	mov.u32 	%r2733, 0;
	mov.b64 	%fd9217, {%r2733, %r2732};
	bra.uni 	BB6_1632;

BB6_1643:
	and.b32  	%r2748, %r93, 2147483647;
	setp.ne.s32	%p1884, %r2748, 2146435072;
	@%p1884 bra 	BB6_1644;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2749, %temp}, %fd6;
	}
	setp.ne.s32	%p1885, %r2749, 0;
	mov.f64 	%fd9220, %fd9219;
	@%p1885 bra 	BB6_1648;

	shr.s32 	%r2750, %r92, 31;
	and.b32  	%r2751, %r2750, -2146435072;
	add.s32 	%r2752, %r2751, 2146435072;
	or.b32  	%r2753, %r2752, -2147483648;
	selp.b32	%r2754, %r2753, %r2752, %p61;
	mov.u32 	%r2755, 0;
	mov.b64 	%fd9220, {%r2755, %r2754};
	bra.uni 	BB6_1648;

BB6_1659:
	and.b32  	%r2770, %r95, 2147483647;
	setp.ne.s32	%p1899, %r2770, 2146435072;
	@%p1899 bra 	BB6_1660;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2771, %temp}, %fd9;
	}
	setp.ne.s32	%p1900, %r2771, 0;
	mov.f64 	%fd9223, %fd9222;
	@%p1900 bra 	BB6_1664;

	shr.s32 	%r2772, %r92, 31;
	and.b32  	%r2773, %r2772, -2146435072;
	add.s32 	%r2774, %r2773, 2146435072;
	or.b32  	%r2775, %r2774, -2147483648;
	selp.b32	%r2776, %r2775, %r2774, %p62;
	mov.u32 	%r2777, 0;
	mov.b64 	%fd9223, {%r2777, %r2776};
	bra.uni 	BB6_1664;

BB6_1675:
	and.b32  	%r2792, %r93, 2147483647;
	setp.ne.s32	%p1914, %r2792, 2146435072;
	@%p1914 bra 	BB6_1676;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2793, %temp}, %fd6;
	}
	setp.ne.s32	%p1915, %r2793, 0;
	mov.f64 	%fd9226, %fd9225;
	@%p1915 bra 	BB6_1680;

	shr.s32 	%r2794, %r92, 31;
	and.b32  	%r2795, %r2794, -2146435072;
	add.s32 	%r2796, %r2795, 2146435072;
	or.b32  	%r2797, %r2796, -2147483648;
	selp.b32	%r2798, %r2797, %r2796, %p61;
	mov.u32 	%r2799, 0;
	mov.b64 	%fd9226, {%r2799, %r2798};
	bra.uni 	BB6_1680;

BB6_1691:
	and.b32  	%r2814, %r95, 2147483647;
	setp.ne.s32	%p1929, %r2814, 2146435072;
	@%p1929 bra 	BB6_1692;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2815, %temp}, %fd9;
	}
	setp.ne.s32	%p1930, %r2815, 0;
	mov.f64 	%fd9229, %fd9228;
	@%p1930 bra 	BB6_1696;

	shr.s32 	%r2816, %r92, 31;
	and.b32  	%r2817, %r2816, -2146435072;
	add.s32 	%r2818, %r2817, 2146435072;
	or.b32  	%r2819, %r2818, -2147483648;
	selp.b32	%r2820, %r2819, %r2818, %p62;
	mov.u32 	%r2821, 0;
	mov.b64 	%fd9229, {%r2821, %r2820};
	bra.uni 	BB6_1696;

BB6_1707:
	and.b32  	%r2836, %r93, 2147483647;
	setp.ne.s32	%p1944, %r2836, 2146435072;
	@%p1944 bra 	BB6_1708;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2837, %temp}, %fd6;
	}
	setp.ne.s32	%p1945, %r2837, 0;
	mov.f64 	%fd9232, %fd9231;
	@%p1945 bra 	BB6_1712;

	shr.s32 	%r2838, %r92, 31;
	and.b32  	%r2839, %r2838, -2146435072;
	add.s32 	%r2840, %r2839, 2146435072;
	or.b32  	%r2841, %r2840, -2147483648;
	selp.b32	%r2842, %r2841, %r2840, %p61;
	mov.u32 	%r2843, 0;
	mov.b64 	%fd9232, {%r2843, %r2842};
	bra.uni 	BB6_1712;

BB6_1723:
	and.b32  	%r2858, %r95, 2147483647;
	setp.ne.s32	%p1959, %r2858, 2146435072;
	@%p1959 bra 	BB6_1724;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2859, %temp}, %fd9;
	}
	setp.ne.s32	%p1960, %r2859, 0;
	mov.f64 	%fd9235, %fd9234;
	@%p1960 bra 	BB6_1728;

	shr.s32 	%r2860, %r92, 31;
	and.b32  	%r2861, %r2860, -2146435072;
	add.s32 	%r2862, %r2861, 2146435072;
	or.b32  	%r2863, %r2862, -2147483648;
	selp.b32	%r2864, %r2863, %r2862, %p62;
	mov.u32 	%r2865, 0;
	mov.b64 	%fd9235, {%r2865, %r2864};
	bra.uni 	BB6_1728;

BB6_1739:
	and.b32  	%r2880, %r93, 2147483647;
	setp.ne.s32	%p1974, %r2880, 2146435072;
	@%p1974 bra 	BB6_1740;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2881, %temp}, %fd6;
	}
	setp.ne.s32	%p1975, %r2881, 0;
	mov.f64 	%fd9238, %fd9237;
	@%p1975 bra 	BB6_1744;

	shr.s32 	%r2882, %r92, 31;
	and.b32  	%r2883, %r2882, -2146435072;
	add.s32 	%r2884, %r2883, 2146435072;
	or.b32  	%r2885, %r2884, -2147483648;
	selp.b32	%r2886, %r2885, %r2884, %p61;
	mov.u32 	%r2887, 0;
	mov.b64 	%fd9238, {%r2887, %r2886};
	bra.uni 	BB6_1744;

BB6_1755:
	and.b32  	%r2902, %r95, 2147483647;
	setp.ne.s32	%p1989, %r2902, 2146435072;
	@%p1989 bra 	BB6_1756;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2903, %temp}, %fd9;
	}
	setp.ne.s32	%p1990, %r2903, 0;
	mov.f64 	%fd9241, %fd9240;
	@%p1990 bra 	BB6_1760;

	shr.s32 	%r2904, %r92, 31;
	and.b32  	%r2905, %r2904, -2146435072;
	add.s32 	%r2906, %r2905, 2146435072;
	or.b32  	%r2907, %r2906, -2147483648;
	selp.b32	%r2908, %r2907, %r2906, %p62;
	mov.u32 	%r2909, 0;
	mov.b64 	%fd9241, {%r2909, %r2908};
	bra.uni 	BB6_1760;

BB6_1771:
	and.b32  	%r2924, %r93, 2147483647;
	setp.ne.s32	%p2004, %r2924, 2146435072;
	@%p2004 bra 	BB6_1772;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2925, %temp}, %fd6;
	}
	setp.ne.s32	%p2005, %r2925, 0;
	mov.f64 	%fd9244, %fd9243;
	@%p2005 bra 	BB6_1776;

	shr.s32 	%r2926, %r92, 31;
	and.b32  	%r2927, %r2926, -2146435072;
	add.s32 	%r2928, %r2927, 2146435072;
	or.b32  	%r2929, %r2928, -2147483648;
	selp.b32	%r2930, %r2929, %r2928, %p61;
	mov.u32 	%r2931, 0;
	mov.b64 	%fd9244, {%r2931, %r2930};
	bra.uni 	BB6_1776;

BB6_1787:
	and.b32  	%r2946, %r95, 2147483647;
	setp.ne.s32	%p2019, %r2946, 2146435072;
	@%p2019 bra 	BB6_1788;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2947, %temp}, %fd9;
	}
	setp.ne.s32	%p2020, %r2947, 0;
	mov.f64 	%fd9247, %fd9246;
	@%p2020 bra 	BB6_1792;

	shr.s32 	%r2948, %r92, 31;
	and.b32  	%r2949, %r2948, -2146435072;
	add.s32 	%r2950, %r2949, 2146435072;
	or.b32  	%r2951, %r2950, -2147483648;
	selp.b32	%r2952, %r2951, %r2950, %p62;
	mov.u32 	%r2953, 0;
	mov.b64 	%fd9247, {%r2953, %r2952};
	bra.uni 	BB6_1792;

BB6_1803:
	and.b32  	%r2968, %r93, 2147483647;
	setp.ne.s32	%p2034, %r2968, 2146435072;
	@%p2034 bra 	BB6_1804;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2969, %temp}, %fd6;
	}
	setp.ne.s32	%p2035, %r2969, 0;
	mov.f64 	%fd9250, %fd9249;
	@%p2035 bra 	BB6_1808;

	shr.s32 	%r2970, %r92, 31;
	and.b32  	%r2971, %r2970, -2146435072;
	add.s32 	%r2972, %r2971, 2146435072;
	or.b32  	%r2973, %r2972, -2147483648;
	selp.b32	%r2974, %r2973, %r2972, %p61;
	mov.u32 	%r2975, 0;
	mov.b64 	%fd9250, {%r2975, %r2974};
	bra.uni 	BB6_1808;

BB6_1819:
	and.b32  	%r2990, %r95, 2147483647;
	setp.ne.s32	%p2049, %r2990, 2146435072;
	@%p2049 bra 	BB6_1820;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2991, %temp}, %fd9;
	}
	setp.ne.s32	%p2050, %r2991, 0;
	mov.f64 	%fd9253, %fd9252;
	@%p2050 bra 	BB6_1824;

	shr.s32 	%r2992, %r92, 31;
	and.b32  	%r2993, %r2992, -2146435072;
	add.s32 	%r2994, %r2993, 2146435072;
	or.b32  	%r2995, %r2994, -2147483648;
	selp.b32	%r2996, %r2995, %r2994, %p62;
	mov.u32 	%r2997, 0;
	mov.b64 	%fd9253, {%r2997, %r2996};
	bra.uni 	BB6_1824;

BB6_1835:
	and.b32  	%r3012, %r93, 2147483647;
	setp.ne.s32	%p2064, %r3012, 2146435072;
	@%p2064 bra 	BB6_1836;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3013, %temp}, %fd6;
	}
	setp.ne.s32	%p2065, %r3013, 0;
	mov.f64 	%fd9256, %fd9255;
	@%p2065 bra 	BB6_1840;

	shr.s32 	%r3014, %r92, 31;
	and.b32  	%r3015, %r3014, -2146435072;
	add.s32 	%r3016, %r3015, 2146435072;
	or.b32  	%r3017, %r3016, -2147483648;
	selp.b32	%r3018, %r3017, %r3016, %p61;
	mov.u32 	%r3019, 0;
	mov.b64 	%fd9256, {%r3019, %r3018};
	bra.uni 	BB6_1840;

BB6_1851:
	and.b32  	%r3034, %r95, 2147483647;
	setp.ne.s32	%p2079, %r3034, 2146435072;
	@%p2079 bra 	BB6_1852;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3035, %temp}, %fd9;
	}
	setp.ne.s32	%p2080, %r3035, 0;
	mov.f64 	%fd9259, %fd9258;
	@%p2080 bra 	BB6_1856;

	shr.s32 	%r3036, %r92, 31;
	and.b32  	%r3037, %r3036, -2146435072;
	add.s32 	%r3038, %r3037, 2146435072;
	or.b32  	%r3039, %r3038, -2147483648;
	selp.b32	%r3040, %r3039, %r3038, %p62;
	mov.u32 	%r3041, 0;
	mov.b64 	%fd9259, {%r3041, %r3040};
	bra.uni 	BB6_1856;

BB6_1867:
	and.b32  	%r3056, %r95, 2147483647;
	setp.ne.s32	%p2094, %r3056, 2146435072;
	@%p2094 bra 	BB6_1868;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3057, %temp}, %fd9;
	}
	setp.ne.s32	%p2095, %r3057, 0;
	mov.f64 	%fd9262, %fd9261;
	@%p2095 bra 	BB6_1872;

	shr.s32 	%r3058, %r92, 31;
	and.b32  	%r3059, %r3058, -2146435072;
	add.s32 	%r3060, %r3059, 2146435072;
	or.b32  	%r3061, %r3060, -2147483648;
	selp.b32	%r3062, %r3061, %r3060, %p62;
	mov.u32 	%r3063, 0;
	mov.b64 	%fd9262, {%r3063, %r3062};
	bra.uni 	BB6_1872;

BB6_1883:
	and.b32  	%r3078, %r93, 2147483647;
	setp.ne.s32	%p2109, %r3078, 2146435072;
	@%p2109 bra 	BB6_1884;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3079, %temp}, %fd6;
	}
	setp.ne.s32	%p2110, %r3079, 0;
	mov.f64 	%fd9265, %fd9264;
	@%p2110 bra 	BB6_1888;

	shr.s32 	%r3080, %r92, 31;
	and.b32  	%r3081, %r3080, -2146435072;
	add.s32 	%r3082, %r3081, 2146435072;
	or.b32  	%r3083, %r3082, -2147483648;
	selp.b32	%r3084, %r3083, %r3082, %p61;
	mov.u32 	%r3085, 0;
	mov.b64 	%fd9265, {%r3085, %r3084};
	bra.uni 	BB6_1888;

BB6_1899:
	and.b32  	%r3100, %r95, 2147483647;
	setp.ne.s32	%p2124, %r3100, 2146435072;
	@%p2124 bra 	BB6_1900;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3101, %temp}, %fd9;
	}
	setp.ne.s32	%p2125, %r3101, 0;
	mov.f64 	%fd9268, %fd9267;
	@%p2125 bra 	BB6_1904;

	shr.s32 	%r3102, %r92, 31;
	and.b32  	%r3103, %r3102, -2146435072;
	add.s32 	%r3104, %r3103, 2146435072;
	or.b32  	%r3105, %r3104, -2147483648;
	selp.b32	%r3106, %r3105, %r3104, %p62;
	mov.u32 	%r3107, 0;
	mov.b64 	%fd9268, {%r3107, %r3106};
	bra.uni 	BB6_1904;

BB6_1915:
	and.b32  	%r3122, %r93, 2147483647;
	setp.ne.s32	%p2139, %r3122, 2146435072;
	@%p2139 bra 	BB6_1916;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3123, %temp}, %fd6;
	}
	setp.ne.s32	%p2140, %r3123, 0;
	mov.f64 	%fd9271, %fd9270;
	@%p2140 bra 	BB6_1920;

	shr.s32 	%r3124, %r92, 31;
	and.b32  	%r3125, %r3124, -2146435072;
	add.s32 	%r3126, %r3125, 2146435072;
	or.b32  	%r3127, %r3126, -2147483648;
	selp.b32	%r3128, %r3127, %r3126, %p61;
	mov.u32 	%r3129, 0;
	mov.b64 	%fd9271, {%r3129, %r3128};
	bra.uni 	BB6_1920;

BB6_1931:
	and.b32  	%r3144, %r95, 2147483647;
	setp.ne.s32	%p2154, %r3144, 2146435072;
	@%p2154 bra 	BB6_1932;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3145, %temp}, %fd9;
	}
	setp.ne.s32	%p2155, %r3145, 0;
	mov.f64 	%fd9274, %fd9273;
	@%p2155 bra 	BB6_1936;

	shr.s32 	%r3146, %r92, 31;
	and.b32  	%r3147, %r3146, -2146435072;
	add.s32 	%r3148, %r3147, 2146435072;
	or.b32  	%r3149, %r3148, -2147483648;
	selp.b32	%r3150, %r3149, %r3148, %p62;
	mov.u32 	%r3151, 0;
	mov.b64 	%fd9274, {%r3151, %r3150};
	bra.uni 	BB6_1936;

BB6_1947:
	and.b32  	%r3166, %r93, 2147483647;
	setp.ne.s32	%p2169, %r3166, 2146435072;
	@%p2169 bra 	BB6_1948;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3167, %temp}, %fd6;
	}
	setp.ne.s32	%p2170, %r3167, 0;
	mov.f64 	%fd9277, %fd9276;
	@%p2170 bra 	BB6_1952;

	shr.s32 	%r3168, %r92, 31;
	and.b32  	%r3169, %r3168, -2146435072;
	add.s32 	%r3170, %r3169, 2146435072;
	or.b32  	%r3171, %r3170, -2147483648;
	selp.b32	%r3172, %r3171, %r3170, %p61;
	mov.u32 	%r3173, 0;
	mov.b64 	%fd9277, {%r3173, %r3172};
	bra.uni 	BB6_1952;

BB6_1963:
	and.b32  	%r3188, %r95, 2147483647;
	setp.ne.s32	%p2184, %r3188, 2146435072;
	@%p2184 bra 	BB6_1964;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3189, %temp}, %fd9;
	}
	setp.ne.s32	%p2185, %r3189, 0;
	mov.f64 	%fd9280, %fd9279;
	@%p2185 bra 	BB6_1968;

	shr.s32 	%r3190, %r92, 31;
	and.b32  	%r3191, %r3190, -2146435072;
	add.s32 	%r3192, %r3191, 2146435072;
	or.b32  	%r3193, %r3192, -2147483648;
	selp.b32	%r3194, %r3193, %r3192, %p62;
	mov.u32 	%r3195, 0;
	mov.b64 	%fd9280, {%r3195, %r3194};
	bra.uni 	BB6_1968;

BB6_1979:
	and.b32  	%r3210, %r93, 2147483647;
	setp.ne.s32	%p2199, %r3210, 2146435072;
	@%p2199 bra 	BB6_1980;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3211, %temp}, %fd6;
	}
	setp.ne.s32	%p2200, %r3211, 0;
	mov.f64 	%fd9283, %fd9282;
	@%p2200 bra 	BB6_1984;

	shr.s32 	%r3212, %r92, 31;
	and.b32  	%r3213, %r3212, -2146435072;
	add.s32 	%r3214, %r3213, 2146435072;
	or.b32  	%r3215, %r3214, -2147483648;
	selp.b32	%r3216, %r3215, %r3214, %p61;
	mov.u32 	%r3217, 0;
	mov.b64 	%fd9283, {%r3217, %r3216};
	bra.uni 	BB6_1984;

BB6_1995:
	and.b32  	%r3232, %r95, 2147483647;
	setp.ne.s32	%p2214, %r3232, 2146435072;
	@%p2214 bra 	BB6_1996;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3233, %temp}, %fd9;
	}
	setp.ne.s32	%p2215, %r3233, 0;
	mov.f64 	%fd9286, %fd9285;
	@%p2215 bra 	BB6_2000;

	shr.s32 	%r3234, %r92, 31;
	and.b32  	%r3235, %r3234, -2146435072;
	add.s32 	%r3236, %r3235, 2146435072;
	or.b32  	%r3237, %r3236, -2147483648;
	selp.b32	%r3238, %r3237, %r3236, %p62;
	mov.u32 	%r3239, 0;
	mov.b64 	%fd9286, {%r3239, %r3238};
	bra.uni 	BB6_2000;

BB6_2011:
	and.b32  	%r3254, %r93, 2147483647;
	setp.ne.s32	%p2229, %r3254, 2146435072;
	@%p2229 bra 	BB6_2012;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3255, %temp}, %fd6;
	}
	setp.ne.s32	%p2230, %r3255, 0;
	mov.f64 	%fd9289, %fd9288;
	@%p2230 bra 	BB6_2016;

	shr.s32 	%r3256, %r92, 31;
	and.b32  	%r3257, %r3256, -2146435072;
	add.s32 	%r3258, %r3257, 2146435072;
	or.b32  	%r3259, %r3258, -2147483648;
	selp.b32	%r3260, %r3259, %r3258, %p61;
	mov.u32 	%r3261, 0;
	mov.b64 	%fd9289, {%r3261, %r3260};
	bra.uni 	BB6_2016;

BB6_2027:
	and.b32  	%r3276, %r95, 2147483647;
	setp.ne.s32	%p2244, %r3276, 2146435072;
	@%p2244 bra 	BB6_2028;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3277, %temp}, %fd9;
	}
	setp.ne.s32	%p2245, %r3277, 0;
	mov.f64 	%fd9292, %fd9291;
	@%p2245 bra 	BB6_2032;

	shr.s32 	%r3278, %r92, 31;
	and.b32  	%r3279, %r3278, -2146435072;
	add.s32 	%r3280, %r3279, 2146435072;
	or.b32  	%r3281, %r3280, -2147483648;
	selp.b32	%r3282, %r3281, %r3280, %p62;
	mov.u32 	%r3283, 0;
	mov.b64 	%fd9292, {%r3283, %r3282};
	bra.uni 	BB6_2032;

BB6_2043:
	and.b32  	%r3298, %r93, 2147483647;
	setp.ne.s32	%p2259, %r3298, 2146435072;
	@%p2259 bra 	BB6_2044;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3299, %temp}, %fd6;
	}
	setp.ne.s32	%p2260, %r3299, 0;
	mov.f64 	%fd9295, %fd9294;
	@%p2260 bra 	BB6_2048;

	shr.s32 	%r3300, %r92, 31;
	and.b32  	%r3301, %r3300, -2146435072;
	add.s32 	%r3302, %r3301, 2146435072;
	or.b32  	%r3303, %r3302, -2147483648;
	selp.b32	%r3304, %r3303, %r3302, %p61;
	mov.u32 	%r3305, 0;
	mov.b64 	%fd9295, {%r3305, %r3304};
	bra.uni 	BB6_2048;

BB6_2059:
	and.b32  	%r3320, %r95, 2147483647;
	setp.ne.s32	%p2274, %r3320, 2146435072;
	@%p2274 bra 	BB6_2060;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3321, %temp}, %fd9;
	}
	setp.ne.s32	%p2275, %r3321, 0;
	mov.f64 	%fd9298, %fd9297;
	@%p2275 bra 	BB6_2064;

	shr.s32 	%r3322, %r92, 31;
	and.b32  	%r3323, %r3322, -2146435072;
	add.s32 	%r3324, %r3323, 2146435072;
	or.b32  	%r3325, %r3324, -2147483648;
	selp.b32	%r3326, %r3325, %r3324, %p62;
	mov.u32 	%r3327, 0;
	mov.b64 	%fd9298, {%r3327, %r3326};
	bra.uni 	BB6_2064;

BB6_2075:
	and.b32  	%r3342, %r93, 2147483647;
	setp.ne.s32	%p2289, %r3342, 2146435072;
	@%p2289 bra 	BB6_2076;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3343, %temp}, %fd6;
	}
	setp.ne.s32	%p2290, %r3343, 0;
	mov.f64 	%fd9301, %fd9300;
	@%p2290 bra 	BB6_2080;

	shr.s32 	%r3344, %r92, 31;
	and.b32  	%r3345, %r3344, -2146435072;
	add.s32 	%r3346, %r3345, 2146435072;
	or.b32  	%r3347, %r3346, -2147483648;
	selp.b32	%r3348, %r3347, %r3346, %p61;
	mov.u32 	%r3349, 0;
	mov.b64 	%fd9301, {%r3349, %r3348};
	bra.uni 	BB6_2080;

BB6_2091:
	and.b32  	%r3364, %r95, 2147483647;
	setp.ne.s32	%p2304, %r3364, 2146435072;
	@%p2304 bra 	BB6_2092;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3365, %temp}, %fd9;
	}
	setp.ne.s32	%p2305, %r3365, 0;
	mov.f64 	%fd9304, %fd9303;
	@%p2305 bra 	BB6_2096;

	shr.s32 	%r3366, %r92, 31;
	and.b32  	%r3367, %r3366, -2146435072;
	add.s32 	%r3368, %r3367, 2146435072;
	or.b32  	%r3369, %r3368, -2147483648;
	selp.b32	%r3370, %r3369, %r3368, %p62;
	mov.u32 	%r3371, 0;
	mov.b64 	%fd9304, {%r3371, %r3370};
	bra.uni 	BB6_2096;

BB6_2107:
	and.b32  	%r3386, %r93, 2147483647;
	setp.ne.s32	%p2319, %r3386, 2146435072;
	@%p2319 bra 	BB6_2108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3387, %temp}, %fd6;
	}
	setp.ne.s32	%p2320, %r3387, 0;
	mov.f64 	%fd9307, %fd9306;
	@%p2320 bra 	BB6_2112;

	shr.s32 	%r3388, %r92, 31;
	and.b32  	%r3389, %r3388, -2146435072;
	add.s32 	%r3390, %r3389, 2146435072;
	or.b32  	%r3391, %r3390, -2147483648;
	selp.b32	%r3392, %r3391, %r3390, %p61;
	mov.u32 	%r3393, 0;
	mov.b64 	%fd9307, {%r3393, %r3392};
	bra.uni 	BB6_2112;

BB6_2123:
	and.b32  	%r3408, %r95, 2147483647;
	setp.ne.s32	%p2334, %r3408, 2146435072;
	@%p2334 bra 	BB6_2124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3409, %temp}, %fd9;
	}
	setp.ne.s32	%p2335, %r3409, 0;
	mov.f64 	%fd9310, %fd9309;
	@%p2335 bra 	BB6_2128;

	shr.s32 	%r3410, %r92, 31;
	and.b32  	%r3411, %r3410, -2146435072;
	add.s32 	%r3412, %r3411, 2146435072;
	or.b32  	%r3413, %r3412, -2147483648;
	selp.b32	%r3414, %r3413, %r3412, %p62;
	mov.u32 	%r3415, 0;
	mov.b64 	%fd9310, {%r3415, %r3414};
	bra.uni 	BB6_2128;

BB6_2139:
	and.b32  	%r3430, %r93, 2147483647;
	setp.ne.s32	%p2349, %r3430, 2146435072;
	@%p2349 bra 	BB6_2140;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3431, %temp}, %fd6;
	}
	setp.ne.s32	%p2350, %r3431, 0;
	mov.f64 	%fd9313, %fd9312;
	@%p2350 bra 	BB6_2144;

	shr.s32 	%r3432, %r92, 31;
	and.b32  	%r3433, %r3432, -2146435072;
	add.s32 	%r3434, %r3433, 2146435072;
	or.b32  	%r3435, %r3434, -2147483648;
	selp.b32	%r3436, %r3435, %r3434, %p61;
	mov.u32 	%r3437, 0;
	mov.b64 	%fd9313, {%r3437, %r3436};
	bra.uni 	BB6_2144;

BB6_2155:
	and.b32  	%r3452, %r95, 2147483647;
	setp.ne.s32	%p2364, %r3452, 2146435072;
	@%p2364 bra 	BB6_2156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3453, %temp}, %fd9;
	}
	setp.ne.s32	%p2365, %r3453, 0;
	mov.f64 	%fd9316, %fd9315;
	@%p2365 bra 	BB6_2160;

	shr.s32 	%r3454, %r92, 31;
	and.b32  	%r3455, %r3454, -2146435072;
	add.s32 	%r3456, %r3455, 2146435072;
	or.b32  	%r3457, %r3456, -2147483648;
	selp.b32	%r3458, %r3457, %r3456, %p62;
	mov.u32 	%r3459, 0;
	mov.b64 	%fd9316, {%r3459, %r3458};
	bra.uni 	BB6_2160;

BB6_2171:
	and.b32  	%r3474, %r95, 2147483647;
	setp.ne.s32	%p2379, %r3474, 2146435072;
	@%p2379 bra 	BB6_2172;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3475, %temp}, %fd9;
	}
	setp.ne.s32	%p2380, %r3475, 0;
	mov.f64 	%fd9319, %fd9318;
	@%p2380 bra 	BB6_2176;

	shr.s32 	%r3476, %r92, 31;
	and.b32  	%r3477, %r3476, -2146435072;
	add.s32 	%r3478, %r3477, 2146435072;
	or.b32  	%r3479, %r3478, -2147483648;
	selp.b32	%r3480, %r3479, %r3478, %p62;
	mov.u32 	%r3481, 0;
	mov.b64 	%fd9319, {%r3481, %r3480};
	bra.uni 	BB6_2176;

BB6_2187:
	and.b32  	%r3496, %r93, 2147483647;
	setp.ne.s32	%p2394, %r3496, 2146435072;
	@%p2394 bra 	BB6_2188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3497, %temp}, %fd6;
	}
	setp.ne.s32	%p2395, %r3497, 0;
	mov.f64 	%fd9322, %fd9321;
	@%p2395 bra 	BB6_2192;

	shr.s32 	%r3498, %r92, 31;
	and.b32  	%r3499, %r3498, -2146435072;
	add.s32 	%r3500, %r3499, 2146435072;
	or.b32  	%r3501, %r3500, -2147483648;
	selp.b32	%r3502, %r3501, %r3500, %p61;
	mov.u32 	%r3503, 0;
	mov.b64 	%fd9322, {%r3503, %r3502};
	bra.uni 	BB6_2192;

BB6_2203:
	and.b32  	%r3518, %r95, 2147483647;
	setp.ne.s32	%p2409, %r3518, 2146435072;
	@%p2409 bra 	BB6_2204;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3519, %temp}, %fd9;
	}
	setp.ne.s32	%p2410, %r3519, 0;
	mov.f64 	%fd9325, %fd9324;
	@%p2410 bra 	BB6_2208;

	shr.s32 	%r3520, %r92, 31;
	and.b32  	%r3521, %r3520, -2146435072;
	add.s32 	%r3522, %r3521, 2146435072;
	or.b32  	%r3523, %r3522, -2147483648;
	selp.b32	%r3524, %r3523, %r3522, %p62;
	mov.u32 	%r3525, 0;
	mov.b64 	%fd9325, {%r3525, %r3524};
	bra.uni 	BB6_2208;

BB6_2219:
	and.b32  	%r3540, %r93, 2147483647;
	setp.ne.s32	%p2424, %r3540, 2146435072;
	@%p2424 bra 	BB6_2220;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3541, %temp}, %fd6;
	}
	setp.ne.s32	%p2425, %r3541, 0;
	mov.f64 	%fd9328, %fd9327;
	@%p2425 bra 	BB6_2224;

	shr.s32 	%r3542, %r92, 31;
	and.b32  	%r3543, %r3542, -2146435072;
	add.s32 	%r3544, %r3543, 2146435072;
	or.b32  	%r3545, %r3544, -2147483648;
	selp.b32	%r3546, %r3545, %r3544, %p61;
	mov.u32 	%r3547, 0;
	mov.b64 	%fd9328, {%r3547, %r3546};
	bra.uni 	BB6_2224;

BB6_2235:
	and.b32  	%r3562, %r95, 2147483647;
	setp.ne.s32	%p2439, %r3562, 2146435072;
	@%p2439 bra 	BB6_2236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3563, %temp}, %fd9;
	}
	setp.ne.s32	%p2440, %r3563, 0;
	mov.f64 	%fd9331, %fd9330;
	@%p2440 bra 	BB6_2240;

	shr.s32 	%r3564, %r92, 31;
	and.b32  	%r3565, %r3564, -2146435072;
	add.s32 	%r3566, %r3565, 2146435072;
	or.b32  	%r3567, %r3566, -2147483648;
	selp.b32	%r3568, %r3567, %r3566, %p62;
	mov.u32 	%r3569, 0;
	mov.b64 	%fd9331, {%r3569, %r3568};
	bra.uni 	BB6_2240;

BB6_2251:
	and.b32  	%r3584, %r93, 2147483647;
	setp.ne.s32	%p2454, %r3584, 2146435072;
	@%p2454 bra 	BB6_2252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3585, %temp}, %fd6;
	}
	setp.ne.s32	%p2455, %r3585, 0;
	mov.f64 	%fd9334, %fd9333;
	@%p2455 bra 	BB6_2256;

	shr.s32 	%r3586, %r92, 31;
	and.b32  	%r3587, %r3586, -2146435072;
	add.s32 	%r3588, %r3587, 2146435072;
	or.b32  	%r3589, %r3588, -2147483648;
	selp.b32	%r3590, %r3589, %r3588, %p61;
	mov.u32 	%r3591, 0;
	mov.b64 	%fd9334, {%r3591, %r3590};
	bra.uni 	BB6_2256;

BB6_2267:
	and.b32  	%r3606, %r95, 2147483647;
	setp.ne.s32	%p2469, %r3606, 2146435072;
	@%p2469 bra 	BB6_2268;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3607, %temp}, %fd9;
	}
	setp.ne.s32	%p2470, %r3607, 0;
	mov.f64 	%fd9337, %fd9336;
	@%p2470 bra 	BB6_2272;

	shr.s32 	%r3608, %r92, 31;
	and.b32  	%r3609, %r3608, -2146435072;
	add.s32 	%r3610, %r3609, 2146435072;
	or.b32  	%r3611, %r3610, -2147483648;
	selp.b32	%r3612, %r3611, %r3610, %p62;
	mov.u32 	%r3613, 0;
	mov.b64 	%fd9337, {%r3613, %r3612};
	bra.uni 	BB6_2272;

BB6_2283:
	and.b32  	%r3628, %r93, 2147483647;
	setp.ne.s32	%p2484, %r3628, 2146435072;
	@%p2484 bra 	BB6_2284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3629, %temp}, %fd6;
	}
	setp.ne.s32	%p2485, %r3629, 0;
	mov.f64 	%fd9340, %fd9339;
	@%p2485 bra 	BB6_2288;

	shr.s32 	%r3630, %r92, 31;
	and.b32  	%r3631, %r3630, -2146435072;
	add.s32 	%r3632, %r3631, 2146435072;
	or.b32  	%r3633, %r3632, -2147483648;
	selp.b32	%r3634, %r3633, %r3632, %p61;
	mov.u32 	%r3635, 0;
	mov.b64 	%fd9340, {%r3635, %r3634};
	bra.uni 	BB6_2288;

BB6_2299:
	and.b32  	%r3650, %r95, 2147483647;
	setp.ne.s32	%p2499, %r3650, 2146435072;
	@%p2499 bra 	BB6_2300;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3651, %temp}, %fd9;
	}
	setp.ne.s32	%p2500, %r3651, 0;
	mov.f64 	%fd9343, %fd9342;
	@%p2500 bra 	BB6_2304;

	shr.s32 	%r3652, %r92, 31;
	and.b32  	%r3653, %r3652, -2146435072;
	add.s32 	%r3654, %r3653, 2146435072;
	or.b32  	%r3655, %r3654, -2147483648;
	selp.b32	%r3656, %r3655, %r3654, %p62;
	mov.u32 	%r3657, 0;
	mov.b64 	%fd9343, {%r3657, %r3656};
	bra.uni 	BB6_2304;

BB6_2315:
	and.b32  	%r3672, %r93, 2147483647;
	setp.ne.s32	%p2514, %r3672, 2146435072;
	@%p2514 bra 	BB6_2316;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3673, %temp}, %fd6;
	}
	setp.ne.s32	%p2515, %r3673, 0;
	mov.f64 	%fd9346, %fd9345;
	@%p2515 bra 	BB6_2320;

	shr.s32 	%r3674, %r92, 31;
	and.b32  	%r3675, %r3674, -2146435072;
	add.s32 	%r3676, %r3675, 2146435072;
	or.b32  	%r3677, %r3676, -2147483648;
	selp.b32	%r3678, %r3677, %r3676, %p61;
	mov.u32 	%r3679, 0;
	mov.b64 	%fd9346, {%r3679, %r3678};
	bra.uni 	BB6_2320;

BB6_2331:
	and.b32  	%r3694, %r95, 2147483647;
	setp.ne.s32	%p2529, %r3694, 2146435072;
	@%p2529 bra 	BB6_2332;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3695, %temp}, %fd9;
	}
	setp.ne.s32	%p2530, %r3695, 0;
	mov.f64 	%fd9349, %fd9348;
	@%p2530 bra 	BB6_2336;

	shr.s32 	%r3696, %r92, 31;
	and.b32  	%r3697, %r3696, -2146435072;
	add.s32 	%r3698, %r3697, 2146435072;
	or.b32  	%r3699, %r3698, -2147483648;
	selp.b32	%r3700, %r3699, %r3698, %p62;
	mov.u32 	%r3701, 0;
	mov.b64 	%fd9349, {%r3701, %r3700};
	bra.uni 	BB6_2336;

BB6_2347:
	and.b32  	%r3716, %r93, 2147483647;
	setp.ne.s32	%p2544, %r3716, 2146435072;
	@%p2544 bra 	BB6_2348;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3717, %temp}, %fd6;
	}
	setp.ne.s32	%p2545, %r3717, 0;
	mov.f64 	%fd9352, %fd9351;
	@%p2545 bra 	BB6_2352;

	shr.s32 	%r3718, %r92, 31;
	and.b32  	%r3719, %r3718, -2146435072;
	add.s32 	%r3720, %r3719, 2146435072;
	or.b32  	%r3721, %r3720, -2147483648;
	selp.b32	%r3722, %r3721, %r3720, %p61;
	mov.u32 	%r3723, 0;
	mov.b64 	%fd9352, {%r3723, %r3722};
	bra.uni 	BB6_2352;

BB6_2363:
	and.b32  	%r3738, %r95, 2147483647;
	setp.ne.s32	%p2559, %r3738, 2146435072;
	@%p2559 bra 	BB6_2364;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3739, %temp}, %fd9;
	}
	setp.ne.s32	%p2560, %r3739, 0;
	mov.f64 	%fd9355, %fd9354;
	@%p2560 bra 	BB6_2368;

	shr.s32 	%r3740, %r92, 31;
	and.b32  	%r3741, %r3740, -2146435072;
	add.s32 	%r3742, %r3741, 2146435072;
	or.b32  	%r3743, %r3742, -2147483648;
	selp.b32	%r3744, %r3743, %r3742, %p62;
	mov.u32 	%r3745, 0;
	mov.b64 	%fd9355, {%r3745, %r3744};
	bra.uni 	BB6_2368;

BB6_2379:
	and.b32  	%r3760, %r95, 2147483647;
	setp.ne.s32	%p2574, %r3760, 2146435072;
	@%p2574 bra 	BB6_2380;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3761, %temp}, %fd9;
	}
	setp.ne.s32	%p2575, %r3761, 0;
	mov.f64 	%fd9358, %fd9357;
	@%p2575 bra 	BB6_2384;

	shr.s32 	%r3762, %r92, 31;
	and.b32  	%r3763, %r3762, -2146435072;
	add.s32 	%r3764, %r3763, 2146435072;
	or.b32  	%r3765, %r3764, -2147483648;
	selp.b32	%r3766, %r3765, %r3764, %p62;
	mov.u32 	%r3767, 0;
	mov.b64 	%fd9358, {%r3767, %r3766};
	bra.uni 	BB6_2384;

BB6_2395:
	and.b32  	%r3782, %r93, 2147483647;
	setp.ne.s32	%p2589, %r3782, 2146435072;
	@%p2589 bra 	BB6_2396;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3783, %temp}, %fd6;
	}
	setp.ne.s32	%p2590, %r3783, 0;
	mov.f64 	%fd9361, %fd9360;
	@%p2590 bra 	BB6_2400;

	shr.s32 	%r3784, %r92, 31;
	and.b32  	%r3785, %r3784, -2146435072;
	add.s32 	%r3786, %r3785, 2146435072;
	or.b32  	%r3787, %r3786, -2147483648;
	selp.b32	%r3788, %r3787, %r3786, %p61;
	mov.u32 	%r3789, 0;
	mov.b64 	%fd9361, {%r3789, %r3788};
	bra.uni 	BB6_2400;

BB6_2411:
	and.b32  	%r3804, %r95, 2147483647;
	setp.ne.s32	%p2604, %r3804, 2146435072;
	@%p2604 bra 	BB6_2412;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3805, %temp}, %fd9;
	}
	setp.ne.s32	%p2605, %r3805, 0;
	mov.f64 	%fd9364, %fd9363;
	@%p2605 bra 	BB6_2416;

	shr.s32 	%r3806, %r92, 31;
	and.b32  	%r3807, %r3806, -2146435072;
	add.s32 	%r3808, %r3807, 2146435072;
	or.b32  	%r3809, %r3808, -2147483648;
	selp.b32	%r3810, %r3809, %r3808, %p62;
	mov.u32 	%r3811, 0;
	mov.b64 	%fd9364, {%r3811, %r3810};
	bra.uni 	BB6_2416;

BB6_2427:
	and.b32  	%r3826, %r93, 2147483647;
	setp.ne.s32	%p2619, %r3826, 2146435072;
	@%p2619 bra 	BB6_2428;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3827, %temp}, %fd6;
	}
	setp.ne.s32	%p2620, %r3827, 0;
	mov.f64 	%fd9367, %fd9366;
	@%p2620 bra 	BB6_2432;

	shr.s32 	%r3828, %r92, 31;
	and.b32  	%r3829, %r3828, -2146435072;
	add.s32 	%r3830, %r3829, 2146435072;
	or.b32  	%r3831, %r3830, -2147483648;
	selp.b32	%r3832, %r3831, %r3830, %p61;
	mov.u32 	%r3833, 0;
	mov.b64 	%fd9367, {%r3833, %r3832};
	bra.uni 	BB6_2432;

BB6_2443:
	and.b32  	%r3848, %r95, 2147483647;
	setp.ne.s32	%p2634, %r3848, 2146435072;
	@%p2634 bra 	BB6_2444;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3849, %temp}, %fd9;
	}
	setp.ne.s32	%p2635, %r3849, 0;
	mov.f64 	%fd9370, %fd9369;
	@%p2635 bra 	BB6_2448;

	shr.s32 	%r3850, %r92, 31;
	and.b32  	%r3851, %r3850, -2146435072;
	add.s32 	%r3852, %r3851, 2146435072;
	or.b32  	%r3853, %r3852, -2147483648;
	selp.b32	%r3854, %r3853, %r3852, %p62;
	mov.u32 	%r3855, 0;
	mov.b64 	%fd9370, {%r3855, %r3854};
	bra.uni 	BB6_2448;

BB6_2459:
	and.b32  	%r3870, %r93, 2147483647;
	setp.ne.s32	%p2649, %r3870, 2146435072;
	@%p2649 bra 	BB6_2460;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3871, %temp}, %fd6;
	}
	setp.ne.s32	%p2650, %r3871, 0;
	mov.f64 	%fd9373, %fd9372;
	@%p2650 bra 	BB6_2464;

	shr.s32 	%r3872, %r92, 31;
	and.b32  	%r3873, %r3872, -2146435072;
	add.s32 	%r3874, %r3873, 2146435072;
	or.b32  	%r3875, %r3874, -2147483648;
	selp.b32	%r3876, %r3875, %r3874, %p61;
	mov.u32 	%r3877, 0;
	mov.b64 	%fd9373, {%r3877, %r3876};
	bra.uni 	BB6_2464;

BB6_2475:
	and.b32  	%r3892, %r95, 2147483647;
	setp.ne.s32	%p2664, %r3892, 2146435072;
	@%p2664 bra 	BB6_2476;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3893, %temp}, %fd9;
	}
	setp.ne.s32	%p2665, %r3893, 0;
	mov.f64 	%fd9376, %fd9375;
	@%p2665 bra 	BB6_2480;

	shr.s32 	%r3894, %r92, 31;
	and.b32  	%r3895, %r3894, -2146435072;
	add.s32 	%r3896, %r3895, 2146435072;
	or.b32  	%r3897, %r3896, -2147483648;
	selp.b32	%r3898, %r3897, %r3896, %p62;
	mov.u32 	%r3899, 0;
	mov.b64 	%fd9376, {%r3899, %r3898};
	bra.uni 	BB6_2480;

BB6_2491:
	and.b32  	%r3914, %r93, 2147483647;
	setp.ne.s32	%p2679, %r3914, 2146435072;
	@%p2679 bra 	BB6_2492;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3915, %temp}, %fd6;
	}
	setp.ne.s32	%p2680, %r3915, 0;
	mov.f64 	%fd9379, %fd9378;
	@%p2680 bra 	BB6_2496;

	shr.s32 	%r3916, %r92, 31;
	and.b32  	%r3917, %r3916, -2146435072;
	add.s32 	%r3918, %r3917, 2146435072;
	or.b32  	%r3919, %r3918, -2147483648;
	selp.b32	%r3920, %r3919, %r3918, %p61;
	mov.u32 	%r3921, 0;
	mov.b64 	%fd9379, {%r3921, %r3920};
	bra.uni 	BB6_2496;

BB6_2507:
	and.b32  	%r3936, %r95, 2147483647;
	setp.ne.s32	%p2694, %r3936, 2146435072;
	@%p2694 bra 	BB6_2508;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3937, %temp}, %fd9;
	}
	setp.ne.s32	%p2695, %r3937, 0;
	mov.f64 	%fd9382, %fd9381;
	@%p2695 bra 	BB6_2512;

	shr.s32 	%r3938, %r92, 31;
	and.b32  	%r3939, %r3938, -2146435072;
	add.s32 	%r3940, %r3939, 2146435072;
	or.b32  	%r3941, %r3940, -2147483648;
	selp.b32	%r3942, %r3941, %r3940, %p62;
	mov.u32 	%r3943, 0;
	mov.b64 	%fd9382, {%r3943, %r3942};
	bra.uni 	BB6_2512;

BB6_2523:
	and.b32  	%r3958, %r93, 2147483647;
	setp.ne.s32	%p2709, %r3958, 2146435072;
	@%p2709 bra 	BB6_2524;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3959, %temp}, %fd6;
	}
	setp.ne.s32	%p2710, %r3959, 0;
	mov.f64 	%fd9385, %fd9384;
	@%p2710 bra 	BB6_2528;

	shr.s32 	%r3960, %r92, 31;
	and.b32  	%r3961, %r3960, -2146435072;
	add.s32 	%r3962, %r3961, 2146435072;
	or.b32  	%r3963, %r3962, -2147483648;
	selp.b32	%r3964, %r3963, %r3962, %p61;
	mov.u32 	%r3965, 0;
	mov.b64 	%fd9385, {%r3965, %r3964};
	bra.uni 	BB6_2528;

BB6_2539:
	and.b32  	%r3980, %r95, 2147483647;
	setp.ne.s32	%p2724, %r3980, 2146435072;
	@%p2724 bra 	BB6_2540;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3981, %temp}, %fd9;
	}
	setp.ne.s32	%p2725, %r3981, 0;
	mov.f64 	%fd9388, %fd9387;
	@%p2725 bra 	BB6_2544;

	shr.s32 	%r3982, %r92, 31;
	and.b32  	%r3983, %r3982, -2146435072;
	add.s32 	%r3984, %r3983, 2146435072;
	or.b32  	%r3985, %r3984, -2147483648;
	selp.b32	%r3986, %r3985, %r3984, %p62;
	mov.u32 	%r3987, 0;
	mov.b64 	%fd9388, {%r3987, %r3986};
	bra.uni 	BB6_2544;

BB6_2555:
	and.b32  	%r4002, %r93, 2147483647;
	setp.ne.s32	%p2739, %r4002, 2146435072;
	@%p2739 bra 	BB6_2556;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4003, %temp}, %fd6;
	}
	setp.ne.s32	%p2740, %r4003, 0;
	mov.f64 	%fd9391, %fd9390;
	@%p2740 bra 	BB6_2560;

	shr.s32 	%r4004, %r92, 31;
	and.b32  	%r4005, %r4004, -2146435072;
	add.s32 	%r4006, %r4005, 2146435072;
	or.b32  	%r4007, %r4006, -2147483648;
	selp.b32	%r4008, %r4007, %r4006, %p61;
	mov.u32 	%r4009, 0;
	mov.b64 	%fd9391, {%r4009, %r4008};
	bra.uni 	BB6_2560;

BB6_2571:
	and.b32  	%r4024, %r95, 2147483647;
	setp.ne.s32	%p2754, %r4024, 2146435072;
	@%p2754 bra 	BB6_2572;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4025, %temp}, %fd9;
	}
	setp.ne.s32	%p2755, %r4025, 0;
	mov.f64 	%fd9394, %fd9393;
	@%p2755 bra 	BB6_2576;

	shr.s32 	%r4026, %r92, 31;
	and.b32  	%r4027, %r4026, -2146435072;
	add.s32 	%r4028, %r4027, 2146435072;
	or.b32  	%r4029, %r4028, -2147483648;
	selp.b32	%r4030, %r4029, %r4028, %p62;
	mov.u32 	%r4031, 0;
	mov.b64 	%fd9394, {%r4031, %r4030};
	bra.uni 	BB6_2576;

BB6_2587:
	and.b32  	%r4046, %r93, 2147483647;
	setp.ne.s32	%p2769, %r4046, 2146435072;
	@%p2769 bra 	BB6_2588;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4047, %temp}, %fd6;
	}
	setp.ne.s32	%p2770, %r4047, 0;
	mov.f64 	%fd9397, %fd9396;
	@%p2770 bra 	BB6_2592;

	shr.s32 	%r4048, %r92, 31;
	and.b32  	%r4049, %r4048, -2146435072;
	add.s32 	%r4050, %r4049, 2146435072;
	or.b32  	%r4051, %r4050, -2147483648;
	selp.b32	%r4052, %r4051, %r4050, %p61;
	mov.u32 	%r4053, 0;
	mov.b64 	%fd9397, {%r4053, %r4052};
	bra.uni 	BB6_2592;

BB6_2603:
	and.b32  	%r4068, %r95, 2147483647;
	setp.ne.s32	%p2784, %r4068, 2146435072;
	@%p2784 bra 	BB6_2604;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4069, %temp}, %fd9;
	}
	setp.ne.s32	%p2785, %r4069, 0;
	mov.f64 	%fd9400, %fd9399;
	@%p2785 bra 	BB6_2608;

	shr.s32 	%r4070, %r92, 31;
	and.b32  	%r4071, %r4070, -2146435072;
	add.s32 	%r4072, %r4071, 2146435072;
	or.b32  	%r4073, %r4072, -2147483648;
	selp.b32	%r4074, %r4073, %r4072, %p62;
	mov.u32 	%r4075, 0;
	mov.b64 	%fd9400, {%r4075, %r4074};
	bra.uni 	BB6_2608;

BB6_2619:
	and.b32  	%r4090, %r93, 2147483647;
	setp.ne.s32	%p2799, %r4090, 2146435072;
	@%p2799 bra 	BB6_2620;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4091, %temp}, %fd6;
	}
	setp.ne.s32	%p2800, %r4091, 0;
	mov.f64 	%fd9403, %fd9402;
	@%p2800 bra 	BB6_2624;

	shr.s32 	%r4092, %r92, 31;
	and.b32  	%r4093, %r4092, -2146435072;
	add.s32 	%r4094, %r4093, 2146435072;
	or.b32  	%r4095, %r4094, -2147483648;
	selp.b32	%r4096, %r4095, %r4094, %p61;
	mov.u32 	%r4097, 0;
	mov.b64 	%fd9403, {%r4097, %r4096};
	bra.uni 	BB6_2624;

BB6_2635:
	and.b32  	%r4112, %r95, 2147483647;
	setp.ne.s32	%p2814, %r4112, 2146435072;
	@%p2814 bra 	BB6_2636;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4113, %temp}, %fd9;
	}
	setp.ne.s32	%p2815, %r4113, 0;
	mov.f64 	%fd9406, %fd9405;
	@%p2815 bra 	BB6_2640;

	shr.s32 	%r4114, %r92, 31;
	and.b32  	%r4115, %r4114, -2146435072;
	add.s32 	%r4116, %r4115, 2146435072;
	or.b32  	%r4117, %r4116, -2147483648;
	selp.b32	%r4118, %r4117, %r4116, %p62;
	mov.u32 	%r4119, 0;
	mov.b64 	%fd9406, {%r4119, %r4118};
	bra.uni 	BB6_2640;

BB6_2651:
	and.b32  	%r4134, %r93, 2147483647;
	setp.ne.s32	%p2829, %r4134, 2146435072;
	@%p2829 bra 	BB6_2652;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4135, %temp}, %fd6;
	}
	setp.ne.s32	%p2830, %r4135, 0;
	mov.f64 	%fd9409, %fd9408;
	@%p2830 bra 	BB6_2656;

	shr.s32 	%r4136, %r92, 31;
	and.b32  	%r4137, %r4136, -2146435072;
	add.s32 	%r4138, %r4137, 2146435072;
	or.b32  	%r4139, %r4138, -2147483648;
	selp.b32	%r4140, %r4139, %r4138, %p61;
	mov.u32 	%r4141, 0;
	mov.b64 	%fd9409, {%r4141, %r4140};
	bra.uni 	BB6_2656;

BB6_2667:
	and.b32  	%r4156, %r95, 2147483647;
	setp.ne.s32	%p2844, %r4156, 2146435072;
	@%p2844 bra 	BB6_2668;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4157, %temp}, %fd9;
	}
	setp.ne.s32	%p2845, %r4157, 0;
	mov.f64 	%fd9412, %fd9411;
	@%p2845 bra 	BB6_2672;

	shr.s32 	%r4158, %r92, 31;
	and.b32  	%r4159, %r4158, -2146435072;
	add.s32 	%r4160, %r4159, 2146435072;
	or.b32  	%r4161, %r4160, -2147483648;
	selp.b32	%r4162, %r4161, %r4160, %p62;
	mov.u32 	%r4163, 0;
	mov.b64 	%fd9412, {%r4163, %r4162};
	bra.uni 	BB6_2672;

BB6_2683:
	and.b32  	%r4178, %r93, 2147483647;
	setp.ne.s32	%p2859, %r4178, 2146435072;
	@%p2859 bra 	BB6_2684;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4179, %temp}, %fd6;
	}
	setp.ne.s32	%p2860, %r4179, 0;
	mov.f64 	%fd9415, %fd9414;
	@%p2860 bra 	BB6_2688;

	shr.s32 	%r4180, %r92, 31;
	and.b32  	%r4181, %r4180, -2146435072;
	add.s32 	%r4182, %r4181, 2146435072;
	or.b32  	%r4183, %r4182, -2147483648;
	selp.b32	%r4184, %r4183, %r4182, %p61;
	mov.u32 	%r4185, 0;
	mov.b64 	%fd9415, {%r4185, %r4184};
	bra.uni 	BB6_2688;

BB6_2699:
	and.b32  	%r4200, %r95, 2147483647;
	setp.ne.s32	%p2874, %r4200, 2146435072;
	@%p2874 bra 	BB6_2700;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4201, %temp}, %fd9;
	}
	setp.ne.s32	%p2875, %r4201, 0;
	mov.f64 	%fd9418, %fd9417;
	@%p2875 bra 	BB6_2704;

	shr.s32 	%r4202, %r92, 31;
	and.b32  	%r4203, %r4202, -2146435072;
	add.s32 	%r4204, %r4203, 2146435072;
	or.b32  	%r4205, %r4204, -2147483648;
	selp.b32	%r4206, %r4205, %r4204, %p62;
	mov.u32 	%r4207, 0;
	mov.b64 	%fd9418, {%r4207, %r4206};
	bra.uni 	BB6_2704;

BB6_2715:
	and.b32  	%r4222, %r93, 2147483647;
	setp.ne.s32	%p2889, %r4222, 2146435072;
	@%p2889 bra 	BB6_2716;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4223, %temp}, %fd6;
	}
	setp.ne.s32	%p2890, %r4223, 0;
	mov.f64 	%fd9421, %fd9420;
	@%p2890 bra 	BB6_2720;

	shr.s32 	%r4224, %r92, 31;
	and.b32  	%r4225, %r4224, -2146435072;
	add.s32 	%r4226, %r4225, 2146435072;
	or.b32  	%r4227, %r4226, -2147483648;
	selp.b32	%r4228, %r4227, %r4226, %p61;
	mov.u32 	%r4229, 0;
	mov.b64 	%fd9421, {%r4229, %r4228};
	bra.uni 	BB6_2720;

BB6_2731:
	and.b32  	%r4244, %r95, 2147483647;
	setp.ne.s32	%p2904, %r4244, 2146435072;
	@%p2904 bra 	BB6_2732;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4245, %temp}, %fd9;
	}
	setp.ne.s32	%p2905, %r4245, 0;
	mov.f64 	%fd9424, %fd9423;
	@%p2905 bra 	BB6_2736;

	shr.s32 	%r4246, %r92, 31;
	and.b32  	%r4247, %r4246, -2146435072;
	add.s32 	%r4248, %r4247, 2146435072;
	or.b32  	%r4249, %r4248, -2147483648;
	selp.b32	%r4250, %r4249, %r4248, %p62;
	mov.u32 	%r4251, 0;
	mov.b64 	%fd9424, {%r4251, %r4250};
	bra.uni 	BB6_2736;

BB6_2747:
	and.b32  	%r4266, %r93, 2147483647;
	setp.ne.s32	%p2919, %r4266, 2146435072;
	@%p2919 bra 	BB6_2748;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4267, %temp}, %fd6;
	}
	setp.ne.s32	%p2920, %r4267, 0;
	mov.f64 	%fd9427, %fd9426;
	@%p2920 bra 	BB6_2752;

	shr.s32 	%r4268, %r92, 31;
	and.b32  	%r4269, %r4268, -2146435072;
	add.s32 	%r4270, %r4269, 2146435072;
	or.b32  	%r4271, %r4270, -2147483648;
	selp.b32	%r4272, %r4271, %r4270, %p61;
	mov.u32 	%r4273, 0;
	mov.b64 	%fd9427, {%r4273, %r4272};
	bra.uni 	BB6_2752;

BB6_2763:
	and.b32  	%r4288, %r95, 2147483647;
	setp.ne.s32	%p2934, %r4288, 2146435072;
	@%p2934 bra 	BB6_2764;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4289, %temp}, %fd9;
	}
	setp.ne.s32	%p2935, %r4289, 0;
	mov.f64 	%fd9430, %fd9429;
	@%p2935 bra 	BB6_2768;

	shr.s32 	%r4290, %r92, 31;
	and.b32  	%r4291, %r4290, -2146435072;
	add.s32 	%r4292, %r4291, 2146435072;
	or.b32  	%r4293, %r4292, -2147483648;
	selp.b32	%r4294, %r4293, %r4292, %p62;
	mov.u32 	%r4295, 0;
	mov.b64 	%fd9430, {%r4295, %r4294};
	bra.uni 	BB6_2768;

BB6_2779:
	and.b32  	%r4310, %r93, 2147483647;
	setp.ne.s32	%p2949, %r4310, 2146435072;
	@%p2949 bra 	BB6_2780;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4311, %temp}, %fd6;
	}
	setp.ne.s32	%p2950, %r4311, 0;
	mov.f64 	%fd9433, %fd9432;
	@%p2950 bra 	BB6_2784;

	shr.s32 	%r4312, %r92, 31;
	and.b32  	%r4313, %r4312, -2146435072;
	add.s32 	%r4314, %r4313, 2146435072;
	or.b32  	%r4315, %r4314, -2147483648;
	selp.b32	%r4316, %r4315, %r4314, %p61;
	mov.u32 	%r4317, 0;
	mov.b64 	%fd9433, {%r4317, %r4316};
	bra.uni 	BB6_2784;

BB6_2795:
	and.b32  	%r4332, %r95, 2147483647;
	setp.ne.s32	%p2964, %r4332, 2146435072;
	@%p2964 bra 	BB6_2796;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4333, %temp}, %fd9;
	}
	setp.ne.s32	%p2965, %r4333, 0;
	mov.f64 	%fd9436, %fd9435;
	@%p2965 bra 	BB6_2800;

	shr.s32 	%r4334, %r92, 31;
	and.b32  	%r4335, %r4334, -2146435072;
	add.s32 	%r4336, %r4335, 2146435072;
	or.b32  	%r4337, %r4336, -2147483648;
	selp.b32	%r4338, %r4337, %r4336, %p62;
	mov.u32 	%r4339, 0;
	mov.b64 	%fd9436, {%r4339, %r4338};
	bra.uni 	BB6_2800;

BB6_2811:
	and.b32  	%r4354, %r95, 2147483647;
	setp.ne.s32	%p2979, %r4354, 2146435072;
	@%p2979 bra 	BB6_2812;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4355, %temp}, %fd9;
	}
	setp.ne.s32	%p2980, %r4355, 0;
	mov.f64 	%fd9439, %fd9438;
	@%p2980 bra 	BB6_2816;

	shr.s32 	%r4356, %r92, 31;
	and.b32  	%r4357, %r4356, -2146435072;
	add.s32 	%r4358, %r4357, 2146435072;
	or.b32  	%r4359, %r4358, -2147483648;
	selp.b32	%r4360, %r4359, %r4358, %p62;
	mov.u32 	%r4361, 0;
	mov.b64 	%fd9439, {%r4361, %r4360};
	bra.uni 	BB6_2816;

BB6_2827:
	and.b32  	%r4376, %r93, 2147483647;
	setp.ne.s32	%p2994, %r4376, 2146435072;
	@%p2994 bra 	BB6_2828;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4377, %temp}, %fd6;
	}
	setp.ne.s32	%p2995, %r4377, 0;
	mov.f64 	%fd9442, %fd9441;
	@%p2995 bra 	BB6_2832;

	shr.s32 	%r4378, %r92, 31;
	and.b32  	%r4379, %r4378, -2146435072;
	add.s32 	%r4380, %r4379, 2146435072;
	or.b32  	%r4381, %r4380, -2147483648;
	selp.b32	%r4382, %r4381, %r4380, %p61;
	mov.u32 	%r4383, 0;
	mov.b64 	%fd9442, {%r4383, %r4382};
	bra.uni 	BB6_2832;

BB6_2843:
	and.b32  	%r4398, %r95, 2147483647;
	setp.ne.s32	%p3009, %r4398, 2146435072;
	@%p3009 bra 	BB6_2844;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4399, %temp}, %fd9;
	}
	setp.ne.s32	%p3010, %r4399, 0;
	mov.f64 	%fd9445, %fd9444;
	@%p3010 bra 	BB6_2848;

	shr.s32 	%r4400, %r92, 31;
	and.b32  	%r4401, %r4400, -2146435072;
	add.s32 	%r4402, %r4401, 2146435072;
	or.b32  	%r4403, %r4402, -2147483648;
	selp.b32	%r4404, %r4403, %r4402, %p62;
	mov.u32 	%r4405, 0;
	mov.b64 	%fd9445, {%r4405, %r4404};
	bra.uni 	BB6_2848;

BB6_2859:
	and.b32  	%r4420, %r93, 2147483647;
	setp.ne.s32	%p3024, %r4420, 2146435072;
	@%p3024 bra 	BB6_2860;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4421, %temp}, %fd6;
	}
	setp.ne.s32	%p3025, %r4421, 0;
	mov.f64 	%fd9448, %fd9447;
	@%p3025 bra 	BB6_2864;

	shr.s32 	%r4422, %r92, 31;
	and.b32  	%r4423, %r4422, -2146435072;
	add.s32 	%r4424, %r4423, 2146435072;
	or.b32  	%r4425, %r4424, -2147483648;
	selp.b32	%r4426, %r4425, %r4424, %p61;
	mov.u32 	%r4427, 0;
	mov.b64 	%fd9448, {%r4427, %r4426};
	bra.uni 	BB6_2864;

BB6_2875:
	and.b32  	%r4442, %r95, 2147483647;
	setp.ne.s32	%p3039, %r4442, 2146435072;
	@%p3039 bra 	BB6_2876;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4443, %temp}, %fd9;
	}
	setp.ne.s32	%p3040, %r4443, 0;
	mov.f64 	%fd9451, %fd9450;
	@%p3040 bra 	BB6_2880;

	shr.s32 	%r4444, %r92, 31;
	and.b32  	%r4445, %r4444, -2146435072;
	add.s32 	%r4446, %r4445, 2146435072;
	or.b32  	%r4447, %r4446, -2147483648;
	selp.b32	%r4448, %r4447, %r4446, %p62;
	mov.u32 	%r4449, 0;
	mov.b64 	%fd9451, {%r4449, %r4448};
	bra.uni 	BB6_2880;

BB6_2891:
	and.b32  	%r4464, %r93, 2147483647;
	setp.ne.s32	%p3054, %r4464, 2146435072;
	@%p3054 bra 	BB6_2892;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4465, %temp}, %fd6;
	}
	setp.ne.s32	%p3055, %r4465, 0;
	mov.f64 	%fd9454, %fd9453;
	@%p3055 bra 	BB6_2896;

	shr.s32 	%r4466, %r92, 31;
	and.b32  	%r4467, %r4466, -2146435072;
	add.s32 	%r4468, %r4467, 2146435072;
	or.b32  	%r4469, %r4468, -2147483648;
	selp.b32	%r4470, %r4469, %r4468, %p61;
	mov.u32 	%r4471, 0;
	mov.b64 	%fd9454, {%r4471, %r4470};
	bra.uni 	BB6_2896;

BB6_2907:
	and.b32  	%r4486, %r95, 2147483647;
	setp.ne.s32	%p3069, %r4486, 2146435072;
	@%p3069 bra 	BB6_2908;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4487, %temp}, %fd9;
	}
	setp.ne.s32	%p3070, %r4487, 0;
	mov.f64 	%fd9457, %fd9456;
	@%p3070 bra 	BB6_2912;

	shr.s32 	%r4488, %r92, 31;
	and.b32  	%r4489, %r4488, -2146435072;
	add.s32 	%r4490, %r4489, 2146435072;
	or.b32  	%r4491, %r4490, -2147483648;
	selp.b32	%r4492, %r4491, %r4490, %p62;
	mov.u32 	%r4493, 0;
	mov.b64 	%fd9457, {%r4493, %r4492};
	bra.uni 	BB6_2912;

BB6_2923:
	and.b32  	%r4508, %r93, 2147483647;
	setp.ne.s32	%p3084, %r4508, 2146435072;
	@%p3084 bra 	BB6_2924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4509, %temp}, %fd6;
	}
	setp.ne.s32	%p3085, %r4509, 0;
	mov.f64 	%fd9460, %fd9459;
	@%p3085 bra 	BB6_2928;

	shr.s32 	%r4510, %r92, 31;
	and.b32  	%r4511, %r4510, -2146435072;
	add.s32 	%r4512, %r4511, 2146435072;
	or.b32  	%r4513, %r4512, -2147483648;
	selp.b32	%r4514, %r4513, %r4512, %p61;
	mov.u32 	%r4515, 0;
	mov.b64 	%fd9460, {%r4515, %r4514};
	bra.uni 	BB6_2928;

BB6_2939:
	and.b32  	%r4530, %r95, 2147483647;
	setp.ne.s32	%p3099, %r4530, 2146435072;
	@%p3099 bra 	BB6_2940;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4531, %temp}, %fd9;
	}
	setp.ne.s32	%p3100, %r4531, 0;
	mov.f64 	%fd9463, %fd9462;
	@%p3100 bra 	BB6_2944;

	shr.s32 	%r4532, %r92, 31;
	and.b32  	%r4533, %r4532, -2146435072;
	add.s32 	%r4534, %r4533, 2146435072;
	or.b32  	%r4535, %r4534, -2147483648;
	selp.b32	%r4536, %r4535, %r4534, %p62;
	mov.u32 	%r4537, 0;
	mov.b64 	%fd9463, {%r4537, %r4536};
	bra.uni 	BB6_2944;

BB6_2955:
	and.b32  	%r4552, %r93, 2147483647;
	setp.ne.s32	%p3114, %r4552, 2146435072;
	@%p3114 bra 	BB6_2956;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4553, %temp}, %fd6;
	}
	setp.ne.s32	%p3115, %r4553, 0;
	mov.f64 	%fd9466, %fd9465;
	@%p3115 bra 	BB6_2960;

	shr.s32 	%r4554, %r92, 31;
	and.b32  	%r4555, %r4554, -2146435072;
	add.s32 	%r4556, %r4555, 2146435072;
	or.b32  	%r4557, %r4556, -2147483648;
	selp.b32	%r4558, %r4557, %r4556, %p61;
	mov.u32 	%r4559, 0;
	mov.b64 	%fd9466, {%r4559, %r4558};
	bra.uni 	BB6_2960;

BB6_2971:
	and.b32  	%r4574, %r95, 2147483647;
	setp.ne.s32	%p3129, %r4574, 2146435072;
	@%p3129 bra 	BB6_2972;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4575, %temp}, %fd9;
	}
	setp.ne.s32	%p3130, %r4575, 0;
	mov.f64 	%fd9469, %fd9468;
	@%p3130 bra 	BB6_2976;

	shr.s32 	%r4576, %r92, 31;
	and.b32  	%r4577, %r4576, -2146435072;
	add.s32 	%r4578, %r4577, 2146435072;
	or.b32  	%r4579, %r4578, -2147483648;
	selp.b32	%r4580, %r4579, %r4578, %p62;
	mov.u32 	%r4581, 0;
	mov.b64 	%fd9469, {%r4581, %r4580};
	bra.uni 	BB6_2976;

BB6_2987:
	and.b32  	%r4596, %r93, 2147483647;
	setp.ne.s32	%p3144, %r4596, 2146435072;
	@%p3144 bra 	BB6_2988;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4597, %temp}, %fd6;
	}
	setp.ne.s32	%p3145, %r4597, 0;
	mov.f64 	%fd9472, %fd9471;
	@%p3145 bra 	BB6_2992;

	shr.s32 	%r4598, %r92, 31;
	and.b32  	%r4599, %r4598, -2146435072;
	add.s32 	%r4600, %r4599, 2146435072;
	or.b32  	%r4601, %r4600, -2147483648;
	selp.b32	%r4602, %r4601, %r4600, %p61;
	mov.u32 	%r4603, 0;
	mov.b64 	%fd9472, {%r4603, %r4602};
	bra.uni 	BB6_2992;

BB6_3003:
	and.b32  	%r4618, %r95, 2147483647;
	setp.ne.s32	%p3159, %r4618, 2146435072;
	@%p3159 bra 	BB6_3004;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4619, %temp}, %fd9;
	}
	setp.ne.s32	%p3160, %r4619, 0;
	mov.f64 	%fd9475, %fd9474;
	@%p3160 bra 	BB6_3008;

	shr.s32 	%r4620, %r92, 31;
	and.b32  	%r4621, %r4620, -2146435072;
	add.s32 	%r4622, %r4621, 2146435072;
	or.b32  	%r4623, %r4622, -2147483648;
	selp.b32	%r4624, %r4623, %r4622, %p62;
	mov.u32 	%r4625, 0;
	mov.b64 	%fd9475, {%r4625, %r4624};
	bra.uni 	BB6_3008;

BB6_3019:
	and.b32  	%r4640, %r93, 2147483647;
	setp.ne.s32	%p3174, %r4640, 2146435072;
	@%p3174 bra 	BB6_3020;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4641, %temp}, %fd6;
	}
	setp.ne.s32	%p3175, %r4641, 0;
	mov.f64 	%fd9478, %fd9477;
	@%p3175 bra 	BB6_3024;

	shr.s32 	%r4642, %r92, 31;
	and.b32  	%r4643, %r4642, -2146435072;
	add.s32 	%r4644, %r4643, 2146435072;
	or.b32  	%r4645, %r4644, -2147483648;
	selp.b32	%r4646, %r4645, %r4644, %p61;
	mov.u32 	%r4647, 0;
	mov.b64 	%fd9478, {%r4647, %r4646};
	bra.uni 	BB6_3024;

BB6_3035:
	and.b32  	%r4662, %r95, 2147483647;
	setp.ne.s32	%p3189, %r4662, 2146435072;
	@%p3189 bra 	BB6_3036;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4663, %temp}, %fd9;
	}
	setp.ne.s32	%p3190, %r4663, 0;
	mov.f64 	%fd9481, %fd9480;
	@%p3190 bra 	BB6_3040;

	shr.s32 	%r4664, %r92, 31;
	and.b32  	%r4665, %r4664, -2146435072;
	add.s32 	%r4666, %r4665, 2146435072;
	or.b32  	%r4667, %r4666, -2147483648;
	selp.b32	%r4668, %r4667, %r4666, %p62;
	mov.u32 	%r4669, 0;
	mov.b64 	%fd9481, {%r4669, %r4668};
	bra.uni 	BB6_3040;

BB6_3051:
	and.b32  	%r4684, %r93, 2147483647;
	setp.ne.s32	%p3204, %r4684, 2146435072;
	@%p3204 bra 	BB6_3052;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4685, %temp}, %fd6;
	}
	setp.ne.s32	%p3205, %r4685, 0;
	mov.f64 	%fd9484, %fd9483;
	@%p3205 bra 	BB6_3056;

	shr.s32 	%r4686, %r92, 31;
	and.b32  	%r4687, %r4686, -2146435072;
	add.s32 	%r4688, %r4687, 2146435072;
	or.b32  	%r4689, %r4688, -2147483648;
	selp.b32	%r4690, %r4689, %r4688, %p61;
	mov.u32 	%r4691, 0;
	mov.b64 	%fd9484, {%r4691, %r4690};
	bra.uni 	BB6_3056;

BB6_3067:
	and.b32  	%r4706, %r95, 2147483647;
	setp.ne.s32	%p3219, %r4706, 2146435072;
	@%p3219 bra 	BB6_3068;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4707, %temp}, %fd9;
	}
	setp.ne.s32	%p3220, %r4707, 0;
	mov.f64 	%fd9487, %fd9486;
	@%p3220 bra 	BB6_3072;

	shr.s32 	%r4708, %r92, 31;
	and.b32  	%r4709, %r4708, -2146435072;
	add.s32 	%r4710, %r4709, 2146435072;
	or.b32  	%r4711, %r4710, -2147483648;
	selp.b32	%r4712, %r4711, %r4710, %p62;
	mov.u32 	%r4713, 0;
	mov.b64 	%fd9487, {%r4713, %r4712};
	bra.uni 	BB6_3072;

BB6_3083:
	and.b32  	%r4728, %r93, 2147483647;
	setp.ne.s32	%p3234, %r4728, 2146435072;
	@%p3234 bra 	BB6_3084;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4729, %temp}, %fd6;
	}
	setp.ne.s32	%p3235, %r4729, 0;
	mov.f64 	%fd9490, %fd9489;
	@%p3235 bra 	BB6_3088;

	shr.s32 	%r4730, %r92, 31;
	and.b32  	%r4731, %r4730, -2146435072;
	add.s32 	%r4732, %r4731, 2146435072;
	or.b32  	%r4733, %r4732, -2147483648;
	selp.b32	%r4734, %r4733, %r4732, %p61;
	mov.u32 	%r4735, 0;
	mov.b64 	%fd9490, {%r4735, %r4734};
	bra.uni 	BB6_3088;

BB6_3099:
	and.b32  	%r4750, %r95, 2147483647;
	setp.ne.s32	%p3249, %r4750, 2146435072;
	@%p3249 bra 	BB6_3100;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4751, %temp}, %fd9;
	}
	setp.ne.s32	%p3250, %r4751, 0;
	mov.f64 	%fd9493, %fd9492;
	@%p3250 bra 	BB6_3104;

	shr.s32 	%r4752, %r92, 31;
	and.b32  	%r4753, %r4752, -2146435072;
	add.s32 	%r4754, %r4753, 2146435072;
	or.b32  	%r4755, %r4754, -2147483648;
	selp.b32	%r4756, %r4755, %r4754, %p62;
	mov.u32 	%r4757, 0;
	mov.b64 	%fd9493, {%r4757, %r4756};
	bra.uni 	BB6_3104;

BB6_3115:
	and.b32  	%r4772, %r93, 2147483647;
	setp.ne.s32	%p3264, %r4772, 2146435072;
	@%p3264 bra 	BB6_3116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4773, %temp}, %fd6;
	}
	setp.ne.s32	%p3265, %r4773, 0;
	mov.f64 	%fd9496, %fd9495;
	@%p3265 bra 	BB6_3120;

	shr.s32 	%r4774, %r92, 31;
	and.b32  	%r4775, %r4774, -2146435072;
	add.s32 	%r4776, %r4775, 2146435072;
	or.b32  	%r4777, %r4776, -2147483648;
	selp.b32	%r4778, %r4777, %r4776, %p61;
	mov.u32 	%r4779, 0;
	mov.b64 	%fd9496, {%r4779, %r4778};
	bra.uni 	BB6_3120;

BB6_3131:
	and.b32  	%r4794, %r95, 2147483647;
	setp.ne.s32	%p3279, %r4794, 2146435072;
	@%p3279 bra 	BB6_3132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4795, %temp}, %fd9;
	}
	setp.ne.s32	%p3280, %r4795, 0;
	mov.f64 	%fd9499, %fd9498;
	@%p3280 bra 	BB6_3136;

	shr.s32 	%r4796, %r92, 31;
	and.b32  	%r4797, %r4796, -2146435072;
	add.s32 	%r4798, %r4797, 2146435072;
	or.b32  	%r4799, %r4798, -2147483648;
	selp.b32	%r4800, %r4799, %r4798, %p62;
	mov.u32 	%r4801, 0;
	mov.b64 	%fd9499, {%r4801, %r4800};
	bra.uni 	BB6_3136;

BB6_3147:
	and.b32  	%r4816, %r95, 2147483647;
	setp.ne.s32	%p3294, %r4816, 2146435072;
	@%p3294 bra 	BB6_3148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4817, %temp}, %fd9;
	}
	setp.ne.s32	%p3295, %r4817, 0;
	mov.f64 	%fd9502, %fd9501;
	@%p3295 bra 	BB6_3152;

	shr.s32 	%r4818, %r92, 31;
	and.b32  	%r4819, %r4818, -2146435072;
	add.s32 	%r4820, %r4819, 2146435072;
	or.b32  	%r4821, %r4820, -2147483648;
	selp.b32	%r4822, %r4821, %r4820, %p62;
	mov.u32 	%r4823, 0;
	mov.b64 	%fd9502, {%r4823, %r4822};
	bra.uni 	BB6_3152;

BB6_3163:
	and.b32  	%r4838, %r93, 2147483647;
	setp.ne.s32	%p3309, %r4838, 2146435072;
	@%p3309 bra 	BB6_3164;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4839, %temp}, %fd6;
	}
	setp.ne.s32	%p3310, %r4839, 0;
	mov.f64 	%fd9505, %fd9504;
	@%p3310 bra 	BB6_3168;

	shr.s32 	%r4840, %r92, 31;
	and.b32  	%r4841, %r4840, -2146435072;
	add.s32 	%r4842, %r4841, 2146435072;
	or.b32  	%r4843, %r4842, -2147483648;
	selp.b32	%r4844, %r4843, %r4842, %p61;
	mov.u32 	%r4845, 0;
	mov.b64 	%fd9505, {%r4845, %r4844};
	bra.uni 	BB6_3168;

BB6_3179:
	and.b32  	%r4860, %r95, 2147483647;
	setp.ne.s32	%p3324, %r4860, 2146435072;
	@%p3324 bra 	BB6_3180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4861, %temp}, %fd9;
	}
	setp.ne.s32	%p3325, %r4861, 0;
	mov.f64 	%fd9508, %fd9507;
	@%p3325 bra 	BB6_3184;

	shr.s32 	%r4862, %r92, 31;
	and.b32  	%r4863, %r4862, -2146435072;
	add.s32 	%r4864, %r4863, 2146435072;
	or.b32  	%r4865, %r4864, -2147483648;
	selp.b32	%r4866, %r4865, %r4864, %p62;
	mov.u32 	%r4867, 0;
	mov.b64 	%fd9508, {%r4867, %r4866};
	bra.uni 	BB6_3184;

BB6_3195:
	and.b32  	%r4882, %r93, 2147483647;
	setp.ne.s32	%p3339, %r4882, 2146435072;
	@%p3339 bra 	BB6_3196;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4883, %temp}, %fd6;
	}
	setp.ne.s32	%p3340, %r4883, 0;
	mov.f64 	%fd9511, %fd9510;
	@%p3340 bra 	BB6_3200;

	shr.s32 	%r4884, %r92, 31;
	and.b32  	%r4885, %r4884, -2146435072;
	add.s32 	%r4886, %r4885, 2146435072;
	or.b32  	%r4887, %r4886, -2147483648;
	selp.b32	%r4888, %r4887, %r4886, %p61;
	mov.u32 	%r4889, 0;
	mov.b64 	%fd9511, {%r4889, %r4888};
	bra.uni 	BB6_3200;

BB6_3211:
	and.b32  	%r4904, %r95, 2147483647;
	setp.ne.s32	%p3354, %r4904, 2146435072;
	@%p3354 bra 	BB6_3212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4905, %temp}, %fd9;
	}
	setp.ne.s32	%p3355, %r4905, 0;
	mov.f64 	%fd9514, %fd9513;
	@%p3355 bra 	BB6_3216;

	shr.s32 	%r4906, %r92, 31;
	and.b32  	%r4907, %r4906, -2146435072;
	add.s32 	%r4908, %r4907, 2146435072;
	or.b32  	%r4909, %r4908, -2147483648;
	selp.b32	%r4910, %r4909, %r4908, %p62;
	mov.u32 	%r4911, 0;
	mov.b64 	%fd9514, {%r4911, %r4910};
	bra.uni 	BB6_3216;

BB6_3227:
	and.b32  	%r4926, %r93, 2147483647;
	setp.ne.s32	%p3369, %r4926, 2146435072;
	@%p3369 bra 	BB6_3228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4927, %temp}, %fd6;
	}
	setp.ne.s32	%p3370, %r4927, 0;
	mov.f64 	%fd9517, %fd9516;
	@%p3370 bra 	BB6_3232;

	shr.s32 	%r4928, %r92, 31;
	and.b32  	%r4929, %r4928, -2146435072;
	add.s32 	%r4930, %r4929, 2146435072;
	or.b32  	%r4931, %r4930, -2147483648;
	selp.b32	%r4932, %r4931, %r4930, %p61;
	mov.u32 	%r4933, 0;
	mov.b64 	%fd9517, {%r4933, %r4932};
	bra.uni 	BB6_3232;

BB6_3243:
	and.b32  	%r4948, %r95, 2147483647;
	setp.ne.s32	%p3384, %r4948, 2146435072;
	@%p3384 bra 	BB6_3244;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4949, %temp}, %fd9;
	}
	setp.ne.s32	%p3385, %r4949, 0;
	mov.f64 	%fd9520, %fd9519;
	@%p3385 bra 	BB6_3248;

	shr.s32 	%r4950, %r92, 31;
	and.b32  	%r4951, %r4950, -2146435072;
	add.s32 	%r4952, %r4951, 2146435072;
	or.b32  	%r4953, %r4952, -2147483648;
	selp.b32	%r4954, %r4953, %r4952, %p62;
	mov.u32 	%r4955, 0;
	mov.b64 	%fd9520, {%r4955, %r4954};
	bra.uni 	BB6_3248;

BB6_3259:
	and.b32  	%r4970, %r93, 2147483647;
	setp.ne.s32	%p3399, %r4970, 2146435072;
	@%p3399 bra 	BB6_3260;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4971, %temp}, %fd6;
	}
	setp.ne.s32	%p3400, %r4971, 0;
	mov.f64 	%fd9523, %fd9522;
	@%p3400 bra 	BB6_3264;

	shr.s32 	%r4972, %r92, 31;
	and.b32  	%r4973, %r4972, -2146435072;
	add.s32 	%r4974, %r4973, 2146435072;
	or.b32  	%r4975, %r4974, -2147483648;
	selp.b32	%r4976, %r4975, %r4974, %p61;
	mov.u32 	%r4977, 0;
	mov.b64 	%fd9523, {%r4977, %r4976};
	bra.uni 	BB6_3264;

BB6_3275:
	and.b32  	%r4992, %r95, 2147483647;
	setp.ne.s32	%p3414, %r4992, 2146435072;
	@%p3414 bra 	BB6_3276;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4993, %temp}, %fd9;
	}
	setp.ne.s32	%p3415, %r4993, 0;
	mov.f64 	%fd9526, %fd9525;
	@%p3415 bra 	BB6_3280;

	shr.s32 	%r4994, %r92, 31;
	and.b32  	%r4995, %r4994, -2146435072;
	add.s32 	%r4996, %r4995, 2146435072;
	or.b32  	%r4997, %r4996, -2147483648;
	selp.b32	%r4998, %r4997, %r4996, %p62;
	mov.u32 	%r4999, 0;
	mov.b64 	%fd9526, {%r4999, %r4998};
	bra.uni 	BB6_3280;

BB6_3291:
	and.b32  	%r5014, %r93, 2147483647;
	setp.ne.s32	%p3429, %r5014, 2146435072;
	@%p3429 bra 	BB6_3292;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5015, %temp}, %fd6;
	}
	setp.ne.s32	%p3430, %r5015, 0;
	mov.f64 	%fd9529, %fd9528;
	@%p3430 bra 	BB6_3296;

	shr.s32 	%r5016, %r92, 31;
	and.b32  	%r5017, %r5016, -2146435072;
	add.s32 	%r5018, %r5017, 2146435072;
	or.b32  	%r5019, %r5018, -2147483648;
	selp.b32	%r5020, %r5019, %r5018, %p61;
	mov.u32 	%r5021, 0;
	mov.b64 	%fd9529, {%r5021, %r5020};
	bra.uni 	BB6_3296;

BB6_3307:
	and.b32  	%r5036, %r95, 2147483647;
	setp.ne.s32	%p3444, %r5036, 2146435072;
	@%p3444 bra 	BB6_3308;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5037, %temp}, %fd9;
	}
	setp.ne.s32	%p3445, %r5037, 0;
	mov.f64 	%fd9532, %fd9531;
	@%p3445 bra 	BB6_3312;

	shr.s32 	%r5038, %r92, 31;
	and.b32  	%r5039, %r5038, -2146435072;
	add.s32 	%r5040, %r5039, 2146435072;
	or.b32  	%r5041, %r5040, -2147483648;
	selp.b32	%r5042, %r5041, %r5040, %p62;
	mov.u32 	%r5043, 0;
	mov.b64 	%fd9532, {%r5043, %r5042};
	bra.uni 	BB6_3312;

BB6_3323:
	and.b32  	%r5058, %r95, 2147483647;
	setp.ne.s32	%p3459, %r5058, 2146435072;
	@%p3459 bra 	BB6_3324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5059, %temp}, %fd9;
	}
	setp.ne.s32	%p3460, %r5059, 0;
	mov.f64 	%fd9535, %fd9534;
	@%p3460 bra 	BB6_3328;

	shr.s32 	%r5060, %r92, 31;
	and.b32  	%r5061, %r5060, -2146435072;
	add.s32 	%r5062, %r5061, 2146435072;
	or.b32  	%r5063, %r5062, -2147483648;
	selp.b32	%r5064, %r5063, %r5062, %p62;
	mov.u32 	%r5065, 0;
	mov.b64 	%fd9535, {%r5065, %r5064};
	bra.uni 	BB6_3328;

BB6_3339:
	and.b32  	%r5080, %r93, 2147483647;
	setp.ne.s32	%p3474, %r5080, 2146435072;
	@%p3474 bra 	BB6_3340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5081, %temp}, %fd6;
	}
	setp.ne.s32	%p3475, %r5081, 0;
	mov.f64 	%fd9538, %fd9537;
	@%p3475 bra 	BB6_3344;

	shr.s32 	%r5082, %r92, 31;
	and.b32  	%r5083, %r5082, -2146435072;
	add.s32 	%r5084, %r5083, 2146435072;
	or.b32  	%r5085, %r5084, -2147483648;
	selp.b32	%r5086, %r5085, %r5084, %p61;
	mov.u32 	%r5087, 0;
	mov.b64 	%fd9538, {%r5087, %r5086};
	bra.uni 	BB6_3344;

BB6_3355:
	and.b32  	%r5102, %r95, 2147483647;
	setp.ne.s32	%p3489, %r5102, 2146435072;
	@%p3489 bra 	BB6_3356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5103, %temp}, %fd9;
	}
	setp.ne.s32	%p3490, %r5103, 0;
	mov.f64 	%fd9541, %fd9540;
	@%p3490 bra 	BB6_3360;

	shr.s32 	%r5104, %r92, 31;
	and.b32  	%r5105, %r5104, -2146435072;
	add.s32 	%r5106, %r5105, 2146435072;
	or.b32  	%r5107, %r5106, -2147483648;
	selp.b32	%r5108, %r5107, %r5106, %p62;
	mov.u32 	%r5109, 0;
	mov.b64 	%fd9541, {%r5109, %r5108};
	bra.uni 	BB6_3360;

BB6_3371:
	and.b32  	%r5124, %r93, 2147483647;
	setp.ne.s32	%p3504, %r5124, 2146435072;
	@%p3504 bra 	BB6_3372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5125, %temp}, %fd6;
	}
	setp.ne.s32	%p3505, %r5125, 0;
	mov.f64 	%fd9544, %fd9543;
	@%p3505 bra 	BB6_3376;

	shr.s32 	%r5126, %r92, 31;
	and.b32  	%r5127, %r5126, -2146435072;
	add.s32 	%r5128, %r5127, 2146435072;
	or.b32  	%r5129, %r5128, -2147483648;
	selp.b32	%r5130, %r5129, %r5128, %p61;
	mov.u32 	%r5131, 0;
	mov.b64 	%fd9544, {%r5131, %r5130};
	bra.uni 	BB6_3376;

BB6_3387:
	and.b32  	%r5146, %r95, 2147483647;
	setp.ne.s32	%p3519, %r5146, 2146435072;
	@%p3519 bra 	BB6_3388;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5147, %temp}, %fd9;
	}
	setp.ne.s32	%p3520, %r5147, 0;
	mov.f64 	%fd9547, %fd9546;
	@%p3520 bra 	BB6_3392;

	shr.s32 	%r5148, %r92, 31;
	and.b32  	%r5149, %r5148, -2146435072;
	add.s32 	%r5150, %r5149, 2146435072;
	or.b32  	%r5151, %r5150, -2147483648;
	selp.b32	%r5152, %r5151, %r5150, %p62;
	mov.u32 	%r5153, 0;
	mov.b64 	%fd9547, {%r5153, %r5152};
	bra.uni 	BB6_3392;

BB6_3403:
	and.b32  	%r5168, %r93, 2147483647;
	setp.ne.s32	%p3534, %r5168, 2146435072;
	@%p3534 bra 	BB6_3404;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5169, %temp}, %fd6;
	}
	setp.ne.s32	%p3535, %r5169, 0;
	mov.f64 	%fd9550, %fd9549;
	@%p3535 bra 	BB6_3408;

	shr.s32 	%r5170, %r92, 31;
	and.b32  	%r5171, %r5170, -2146435072;
	add.s32 	%r5172, %r5171, 2146435072;
	or.b32  	%r5173, %r5172, -2147483648;
	selp.b32	%r5174, %r5173, %r5172, %p61;
	mov.u32 	%r5175, 0;
	mov.b64 	%fd9550, {%r5175, %r5174};
	bra.uni 	BB6_3408;

BB6_3419:
	and.b32  	%r5190, %r95, 2147483647;
	setp.ne.s32	%p3549, %r5190, 2146435072;
	@%p3549 bra 	BB6_3420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5191, %temp}, %fd9;
	}
	setp.ne.s32	%p3550, %r5191, 0;
	mov.f64 	%fd9553, %fd9552;
	@%p3550 bra 	BB6_3424;

	shr.s32 	%r5192, %r92, 31;
	and.b32  	%r5193, %r5192, -2146435072;
	add.s32 	%r5194, %r5193, 2146435072;
	or.b32  	%r5195, %r5194, -2147483648;
	selp.b32	%r5196, %r5195, %r5194, %p62;
	mov.u32 	%r5197, 0;
	mov.b64 	%fd9553, {%r5197, %r5196};
	bra.uni 	BB6_3424;

BB6_3435:
	and.b32  	%r5212, %r93, 2147483647;
	setp.ne.s32	%p3564, %r5212, 2146435072;
	@%p3564 bra 	BB6_3436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5213, %temp}, %fd6;
	}
	setp.ne.s32	%p3565, %r5213, 0;
	mov.f64 	%fd9556, %fd9555;
	@%p3565 bra 	BB6_3440;

	shr.s32 	%r5214, %r92, 31;
	and.b32  	%r5215, %r5214, -2146435072;
	add.s32 	%r5216, %r5215, 2146435072;
	or.b32  	%r5217, %r5216, -2147483648;
	selp.b32	%r5218, %r5217, %r5216, %p61;
	mov.u32 	%r5219, 0;
	mov.b64 	%fd9556, {%r5219, %r5218};
	bra.uni 	BB6_3440;

BB6_3451:
	and.b32  	%r5234, %r95, 2147483647;
	setp.ne.s32	%p3579, %r5234, 2146435072;
	@%p3579 bra 	BB6_3452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5235, %temp}, %fd9;
	}
	setp.ne.s32	%p3580, %r5235, 0;
	mov.f64 	%fd9559, %fd9558;
	@%p3580 bra 	BB6_3456;

	shr.s32 	%r5236, %r92, 31;
	and.b32  	%r5237, %r5236, -2146435072;
	add.s32 	%r5238, %r5237, 2146435072;
	or.b32  	%r5239, %r5238, -2147483648;
	selp.b32	%r5240, %r5239, %r5238, %p62;
	mov.u32 	%r5241, 0;
	mov.b64 	%fd9559, {%r5241, %r5240};
	bra.uni 	BB6_3456;

BB6_3467:
	and.b32  	%r5256, %r93, 2147483647;
	setp.ne.s32	%p3594, %r5256, 2146435072;
	@%p3594 bra 	BB6_3468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5257, %temp}, %fd6;
	}
	setp.ne.s32	%p3595, %r5257, 0;
	mov.f64 	%fd9562, %fd9561;
	@%p3595 bra 	BB6_3472;

	shr.s32 	%r5258, %r92, 31;
	and.b32  	%r5259, %r5258, -2146435072;
	add.s32 	%r5260, %r5259, 2146435072;
	or.b32  	%r5261, %r5260, -2147483648;
	selp.b32	%r5262, %r5261, %r5260, %p61;
	mov.u32 	%r5263, 0;
	mov.b64 	%fd9562, {%r5263, %r5262};
	bra.uni 	BB6_3472;

BB6_3483:
	and.b32  	%r5278, %r95, 2147483647;
	setp.ne.s32	%p3609, %r5278, 2146435072;
	@%p3609 bra 	BB6_3484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5279, %temp}, %fd9;
	}
	setp.ne.s32	%p3610, %r5279, 0;
	mov.f64 	%fd9565, %fd9564;
	@%p3610 bra 	BB6_3488;

	shr.s32 	%r5280, %r92, 31;
	and.b32  	%r5281, %r5280, -2146435072;
	add.s32 	%r5282, %r5281, 2146435072;
	or.b32  	%r5283, %r5282, -2147483648;
	selp.b32	%r5284, %r5283, %r5282, %p62;
	mov.u32 	%r5285, 0;
	mov.b64 	%fd9565, {%r5285, %r5284};
	bra.uni 	BB6_3488;

BB6_3499:
	and.b32  	%r5300, %r95, 2147483647;
	setp.ne.s32	%p3624, %r5300, 2146435072;
	@%p3624 bra 	BB6_3500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5301, %temp}, %fd9;
	}
	setp.ne.s32	%p3625, %r5301, 0;
	mov.f64 	%fd9568, %fd9567;
	@%p3625 bra 	BB6_3504;

	shr.s32 	%r5302, %r92, 31;
	and.b32  	%r5303, %r5302, -2146435072;
	add.s32 	%r5304, %r5303, 2146435072;
	or.b32  	%r5305, %r5304, -2147483648;
	selp.b32	%r5306, %r5305, %r5304, %p62;
	mov.u32 	%r5307, 0;
	mov.b64 	%fd9568, {%r5307, %r5306};
	bra.uni 	BB6_3504;

BB6_3515:
	and.b32  	%r5322, %r93, 2147483647;
	setp.ne.s32	%p3639, %r5322, 2146435072;
	@%p3639 bra 	BB6_3516;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5323, %temp}, %fd6;
	}
	setp.ne.s32	%p3640, %r5323, 0;
	mov.f64 	%fd9571, %fd9570;
	@%p3640 bra 	BB6_3520;

	shr.s32 	%r5324, %r92, 31;
	and.b32  	%r5325, %r5324, -2146435072;
	add.s32 	%r5326, %r5325, 2146435072;
	or.b32  	%r5327, %r5326, -2147483648;
	selp.b32	%r5328, %r5327, %r5326, %p61;
	mov.u32 	%r5329, 0;
	mov.b64 	%fd9571, {%r5329, %r5328};
	bra.uni 	BB6_3520;

BB6_3531:
	and.b32  	%r5344, %r95, 2147483647;
	setp.ne.s32	%p3654, %r5344, 2146435072;
	@%p3654 bra 	BB6_3532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5345, %temp}, %fd9;
	}
	setp.ne.s32	%p3655, %r5345, 0;
	mov.f64 	%fd9574, %fd9573;
	@%p3655 bra 	BB6_3536;

	shr.s32 	%r5346, %r92, 31;
	and.b32  	%r5347, %r5346, -2146435072;
	add.s32 	%r5348, %r5347, 2146435072;
	or.b32  	%r5349, %r5348, -2147483648;
	selp.b32	%r5350, %r5349, %r5348, %p62;
	mov.u32 	%r5351, 0;
	mov.b64 	%fd9574, {%r5351, %r5350};
	bra.uni 	BB6_3536;

BB6_3547:
	and.b32  	%r5366, %r93, 2147483647;
	setp.ne.s32	%p3669, %r5366, 2146435072;
	@%p3669 bra 	BB6_3548;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5367, %temp}, %fd6;
	}
	setp.ne.s32	%p3670, %r5367, 0;
	mov.f64 	%fd9577, %fd9576;
	@%p3670 bra 	BB6_3552;

	shr.s32 	%r5368, %r92, 31;
	and.b32  	%r5369, %r5368, -2146435072;
	add.s32 	%r5370, %r5369, 2146435072;
	or.b32  	%r5371, %r5370, -2147483648;
	selp.b32	%r5372, %r5371, %r5370, %p61;
	mov.u32 	%r5373, 0;
	mov.b64 	%fd9577, {%r5373, %r5372};
	bra.uni 	BB6_3552;

BB6_3563:
	and.b32  	%r5388, %r95, 2147483647;
	setp.ne.s32	%p3684, %r5388, 2146435072;
	@%p3684 bra 	BB6_3564;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5389, %temp}, %fd9;
	}
	setp.ne.s32	%p3685, %r5389, 0;
	mov.f64 	%fd9580, %fd9579;
	@%p3685 bra 	BB6_3568;

	shr.s32 	%r5390, %r92, 31;
	and.b32  	%r5391, %r5390, -2146435072;
	add.s32 	%r5392, %r5391, 2146435072;
	or.b32  	%r5393, %r5392, -2147483648;
	selp.b32	%r5394, %r5393, %r5392, %p62;
	mov.u32 	%r5395, 0;
	mov.b64 	%fd9580, {%r5395, %r5394};
	bra.uni 	BB6_3568;

BB6_3579:
	and.b32  	%r5410, %r93, 2147483647;
	setp.ne.s32	%p3699, %r5410, 2146435072;
	@%p3699 bra 	BB6_3580;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5411, %temp}, %fd6;
	}
	setp.ne.s32	%p3700, %r5411, 0;
	mov.f64 	%fd9583, %fd9582;
	@%p3700 bra 	BB6_3584;

	shr.s32 	%r5412, %r92, 31;
	and.b32  	%r5413, %r5412, -2146435072;
	add.s32 	%r5414, %r5413, 2146435072;
	or.b32  	%r5415, %r5414, -2147483648;
	selp.b32	%r5416, %r5415, %r5414, %p61;
	mov.u32 	%r5417, 0;
	mov.b64 	%fd9583, {%r5417, %r5416};
	bra.uni 	BB6_3584;

BB6_3595:
	and.b32  	%r5432, %r95, 2147483647;
	setp.ne.s32	%p3714, %r5432, 2146435072;
	@%p3714 bra 	BB6_3596;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5433, %temp}, %fd9;
	}
	setp.ne.s32	%p3715, %r5433, 0;
	mov.f64 	%fd9586, %fd9585;
	@%p3715 bra 	BB6_3600;

	shr.s32 	%r5434, %r92, 31;
	and.b32  	%r5435, %r5434, -2146435072;
	add.s32 	%r5436, %r5435, 2146435072;
	or.b32  	%r5437, %r5436, -2147483648;
	selp.b32	%r5438, %r5437, %r5436, %p62;
	mov.u32 	%r5439, 0;
	mov.b64 	%fd9586, {%r5439, %r5438};
	bra.uni 	BB6_3600;

BB6_3611:
	and.b32  	%r5454, %r93, 2147483647;
	setp.ne.s32	%p3729, %r5454, 2146435072;
	@%p3729 bra 	BB6_3612;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5455, %temp}, %fd6;
	}
	setp.ne.s32	%p3730, %r5455, 0;
	mov.f64 	%fd9589, %fd9588;
	@%p3730 bra 	BB6_3616;

	shr.s32 	%r5456, %r92, 31;
	and.b32  	%r5457, %r5456, -2146435072;
	add.s32 	%r5458, %r5457, 2146435072;
	or.b32  	%r5459, %r5458, -2147483648;
	selp.b32	%r5460, %r5459, %r5458, %p61;
	mov.u32 	%r5461, 0;
	mov.b64 	%fd9589, {%r5461, %r5460};
	bra.uni 	BB6_3616;

BB6_3627:
	and.b32  	%r5476, %r95, 2147483647;
	setp.ne.s32	%p3744, %r5476, 2146435072;
	@%p3744 bra 	BB6_3628;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5477, %temp}, %fd9;
	}
	setp.ne.s32	%p3745, %r5477, 0;
	mov.f64 	%fd9592, %fd9591;
	@%p3745 bra 	BB6_3632;

	shr.s32 	%r5478, %r92, 31;
	and.b32  	%r5479, %r5478, -2146435072;
	add.s32 	%r5480, %r5479, 2146435072;
	or.b32  	%r5481, %r5480, -2147483648;
	selp.b32	%r5482, %r5481, %r5480, %p62;
	mov.u32 	%r5483, 0;
	mov.b64 	%fd9592, {%r5483, %r5482};
	bra.uni 	BB6_3632;

BB6_3643:
	and.b32  	%r5498, %r93, 2147483647;
	setp.ne.s32	%p3759, %r5498, 2146435072;
	@%p3759 bra 	BB6_3644;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5499, %temp}, %fd6;
	}
	setp.ne.s32	%p3760, %r5499, 0;
	mov.f64 	%fd9595, %fd9594;
	@%p3760 bra 	BB6_3648;

	shr.s32 	%r5500, %r92, 31;
	and.b32  	%r5501, %r5500, -2146435072;
	add.s32 	%r5502, %r5501, 2146435072;
	or.b32  	%r5503, %r5502, -2147483648;
	selp.b32	%r5504, %r5503, %r5502, %p61;
	mov.u32 	%r5505, 0;
	mov.b64 	%fd9595, {%r5505, %r5504};
	bra.uni 	BB6_3648;

BB6_3659:
	and.b32  	%r5520, %r95, 2147483647;
	setp.ne.s32	%p3774, %r5520, 2146435072;
	@%p3774 bra 	BB6_3660;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5521, %temp}, %fd9;
	}
	setp.ne.s32	%p3775, %r5521, 0;
	mov.f64 	%fd9598, %fd9597;
	@%p3775 bra 	BB6_3664;

	shr.s32 	%r5522, %r92, 31;
	and.b32  	%r5523, %r5522, -2146435072;
	add.s32 	%r5524, %r5523, 2146435072;
	or.b32  	%r5525, %r5524, -2147483648;
	selp.b32	%r5526, %r5525, %r5524, %p62;
	mov.u32 	%r5527, 0;
	mov.b64 	%fd9598, {%r5527, %r5526};
	bra.uni 	BB6_3664;

BB6_3675:
	and.b32  	%r5542, %r93, 2147483647;
	setp.ne.s32	%p3789, %r5542, 2146435072;
	@%p3789 bra 	BB6_3676;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5543, %temp}, %fd6;
	}
	setp.ne.s32	%p3790, %r5543, 0;
	mov.f64 	%fd9601, %fd9600;
	@%p3790 bra 	BB6_3680;

	shr.s32 	%r5544, %r92, 31;
	and.b32  	%r5545, %r5544, -2146435072;
	add.s32 	%r5546, %r5545, 2146435072;
	or.b32  	%r5547, %r5546, -2147483648;
	selp.b32	%r5548, %r5547, %r5546, %p61;
	mov.u32 	%r5549, 0;
	mov.b64 	%fd9601, {%r5549, %r5548};
	bra.uni 	BB6_3680;

BB6_3691:
	and.b32  	%r5564, %r95, 2147483647;
	setp.ne.s32	%p3804, %r5564, 2146435072;
	@%p3804 bra 	BB6_3692;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5565, %temp}, %fd9;
	}
	setp.ne.s32	%p3805, %r5565, 0;
	mov.f64 	%fd9604, %fd9603;
	@%p3805 bra 	BB6_3696;

	shr.s32 	%r5566, %r92, 31;
	and.b32  	%r5567, %r5566, -2146435072;
	add.s32 	%r5568, %r5567, 2146435072;
	or.b32  	%r5569, %r5568, -2147483648;
	selp.b32	%r5570, %r5569, %r5568, %p62;
	mov.u32 	%r5571, 0;
	mov.b64 	%fd9604, {%r5571, %r5570};
	bra.uni 	BB6_3696;

BB6_1020:
	mov.f64 	%fd9103, %fd9102;
	bra.uni 	BB6_1024;

BB6_1036:
	mov.f64 	%fd9106, %fd9105;
	bra.uni 	BB6_1040;

BB6_1052:
	mov.f64 	%fd9109, %fd9108;
	bra.uni 	BB6_1056;

BB6_1068:
	mov.f64 	%fd9112, %fd9111;
	bra.uni 	BB6_1072;

BB6_1084:
	mov.f64 	%fd9115, %fd9114;
	bra.uni 	BB6_1088;

BB6_1100:
	mov.f64 	%fd9118, %fd9117;
	bra.uni 	BB6_1104;

BB6_1116:
	mov.f64 	%fd9121, %fd9120;
	bra.uni 	BB6_1120;

BB6_1132:
	mov.f64 	%fd9124, %fd9123;
	bra.uni 	BB6_1136;

BB6_1148:
	mov.f64 	%fd9127, %fd9126;
	bra.uni 	BB6_1152;

BB6_1164:
	mov.f64 	%fd9130, %fd9129;
	bra.uni 	BB6_1168;

BB6_1180:
	mov.f64 	%fd9133, %fd9132;
	bra.uni 	BB6_1184;

BB6_1196:
	mov.f64 	%fd9136, %fd9135;
	bra.uni 	BB6_1200;

BB6_1212:
	mov.f64 	%fd9139, %fd9138;
	bra.uni 	BB6_1216;

BB6_1228:
	mov.f64 	%fd9142, %fd9141;
	bra.uni 	BB6_1232;

BB6_1244:
	mov.f64 	%fd9145, %fd9144;
	bra.uni 	BB6_1248;

BB6_1260:
	mov.f64 	%fd9148, %fd9147;
	bra.uni 	BB6_1264;

BB6_1276:
	mov.f64 	%fd9151, %fd9150;
	bra.uni 	BB6_1280;

BB6_1292:
	mov.f64 	%fd9154, %fd9153;
	bra.uni 	BB6_1296;

BB6_1308:
	mov.f64 	%fd9157, %fd9156;
	bra.uni 	BB6_1312;

BB6_1324:
	mov.f64 	%fd9160, %fd9159;
	bra.uni 	BB6_1328;

BB6_1340:
	mov.f64 	%fd9163, %fd9162;
	bra.uni 	BB6_1344;

BB6_1356:
	mov.f64 	%fd9166, %fd9165;
	bra.uni 	BB6_1360;

BB6_1372:
	mov.f64 	%fd9169, %fd9168;
	bra.uni 	BB6_1376;

BB6_1388:
	mov.f64 	%fd9172, %fd9171;
	bra.uni 	BB6_1392;

BB6_1404:
	mov.f64 	%fd9175, %fd9174;
	bra.uni 	BB6_1408;

BB6_1420:
	mov.f64 	%fd9178, %fd9177;
	bra.uni 	BB6_1424;

BB6_1436:
	mov.f64 	%fd9181, %fd9180;
	bra.uni 	BB6_1440;

BB6_1452:
	mov.f64 	%fd9184, %fd9183;
	bra.uni 	BB6_1456;

BB6_1468:
	mov.f64 	%fd9187, %fd9186;
	bra.uni 	BB6_1472;

BB6_1484:
	mov.f64 	%fd9190, %fd9189;
	bra.uni 	BB6_1488;

BB6_1500:
	mov.f64 	%fd9193, %fd9192;
	bra.uni 	BB6_1504;

BB6_1516:
	mov.f64 	%fd9196, %fd9195;
	bra.uni 	BB6_1520;

BB6_1532:
	mov.f64 	%fd9199, %fd9198;
	bra.uni 	BB6_1536;

BB6_1548:
	mov.f64 	%fd9202, %fd9201;
	bra.uni 	BB6_1552;

BB6_1564:
	mov.f64 	%fd9205, %fd9204;
	bra.uni 	BB6_1568;

BB6_1580:
	mov.f64 	%fd9208, %fd9207;
	bra.uni 	BB6_1584;

BB6_1596:
	mov.f64 	%fd9211, %fd9210;
	bra.uni 	BB6_1600;

BB6_1612:
	mov.f64 	%fd9214, %fd9213;
	bra.uni 	BB6_1616;

BB6_1628:
	mov.f64 	%fd9217, %fd9216;
	bra.uni 	BB6_1632;

BB6_1644:
	mov.f64 	%fd9220, %fd9219;
	bra.uni 	BB6_1648;

BB6_1660:
	mov.f64 	%fd9223, %fd9222;
	bra.uni 	BB6_1664;

BB6_1676:
	mov.f64 	%fd9226, %fd9225;
	bra.uni 	BB6_1680;

BB6_1692:
	mov.f64 	%fd9229, %fd9228;
	bra.uni 	BB6_1696;

BB6_1708:
	mov.f64 	%fd9232, %fd9231;
	bra.uni 	BB6_1712;

BB6_1724:
	mov.f64 	%fd9235, %fd9234;
	bra.uni 	BB6_1728;

BB6_1740:
	mov.f64 	%fd9238, %fd9237;
	bra.uni 	BB6_1744;

BB6_1756:
	mov.f64 	%fd9241, %fd9240;
	bra.uni 	BB6_1760;

BB6_1772:
	mov.f64 	%fd9244, %fd9243;
	bra.uni 	BB6_1776;

BB6_1788:
	mov.f64 	%fd9247, %fd9246;
	bra.uni 	BB6_1792;

BB6_1804:
	mov.f64 	%fd9250, %fd9249;
	bra.uni 	BB6_1808;

BB6_1820:
	mov.f64 	%fd9253, %fd9252;
	bra.uni 	BB6_1824;

BB6_1836:
	mov.f64 	%fd9256, %fd9255;
	bra.uni 	BB6_1840;

BB6_1852:
	mov.f64 	%fd9259, %fd9258;
	bra.uni 	BB6_1856;

BB6_1868:
	mov.f64 	%fd9262, %fd9261;
	bra.uni 	BB6_1872;

BB6_1884:
	mov.f64 	%fd9265, %fd9264;
	bra.uni 	BB6_1888;

BB6_1900:
	mov.f64 	%fd9268, %fd9267;
	bra.uni 	BB6_1904;

BB6_1916:
	mov.f64 	%fd9271, %fd9270;
	bra.uni 	BB6_1920;

BB6_1932:
	mov.f64 	%fd9274, %fd9273;
	bra.uni 	BB6_1936;

BB6_1948:
	mov.f64 	%fd9277, %fd9276;
	bra.uni 	BB6_1952;

BB6_1964:
	mov.f64 	%fd9280, %fd9279;
	bra.uni 	BB6_1968;

BB6_1980:
	mov.f64 	%fd9283, %fd9282;
	bra.uni 	BB6_1984;

BB6_1996:
	mov.f64 	%fd9286, %fd9285;
	bra.uni 	BB6_2000;

BB6_2012:
	mov.f64 	%fd9289, %fd9288;
	bra.uni 	BB6_2016;

BB6_2028:
	mov.f64 	%fd9292, %fd9291;
	bra.uni 	BB6_2032;

BB6_2044:
	mov.f64 	%fd9295, %fd9294;
	bra.uni 	BB6_2048;

BB6_2060:
	mov.f64 	%fd9298, %fd9297;
	bra.uni 	BB6_2064;

BB6_2076:
	mov.f64 	%fd9301, %fd9300;
	bra.uni 	BB6_2080;

BB6_2092:
	mov.f64 	%fd9304, %fd9303;
	bra.uni 	BB6_2096;

BB6_2108:
	mov.f64 	%fd9307, %fd9306;
	bra.uni 	BB6_2112;

BB6_2124:
	mov.f64 	%fd9310, %fd9309;
	bra.uni 	BB6_2128;

BB6_2140:
	mov.f64 	%fd9313, %fd9312;
	bra.uni 	BB6_2144;

BB6_2156:
	mov.f64 	%fd9316, %fd9315;
	bra.uni 	BB6_2160;

BB6_2172:
	mov.f64 	%fd9319, %fd9318;
	bra.uni 	BB6_2176;

BB6_2188:
	mov.f64 	%fd9322, %fd9321;
	bra.uni 	BB6_2192;

BB6_2204:
	mov.f64 	%fd9325, %fd9324;
	bra.uni 	BB6_2208;

BB6_2220:
	mov.f64 	%fd9328, %fd9327;
	bra.uni 	BB6_2224;

BB6_2236:
	mov.f64 	%fd9331, %fd9330;
	bra.uni 	BB6_2240;

BB6_2252:
	mov.f64 	%fd9334, %fd9333;
	bra.uni 	BB6_2256;

BB6_2268:
	mov.f64 	%fd9337, %fd9336;
	bra.uni 	BB6_2272;

BB6_2284:
	mov.f64 	%fd9340, %fd9339;
	bra.uni 	BB6_2288;

BB6_2300:
	mov.f64 	%fd9343, %fd9342;
	bra.uni 	BB6_2304;

BB6_2316:
	mov.f64 	%fd9346, %fd9345;
	bra.uni 	BB6_2320;

BB6_2332:
	mov.f64 	%fd9349, %fd9348;
	bra.uni 	BB6_2336;

BB6_2348:
	mov.f64 	%fd9352, %fd9351;
	bra.uni 	BB6_2352;

BB6_2364:
	mov.f64 	%fd9355, %fd9354;
	bra.uni 	BB6_2368;

BB6_2380:
	mov.f64 	%fd9358, %fd9357;
	bra.uni 	BB6_2384;

BB6_2396:
	mov.f64 	%fd9361, %fd9360;
	bra.uni 	BB6_2400;

BB6_2412:
	mov.f64 	%fd9364, %fd9363;
	bra.uni 	BB6_2416;

BB6_2428:
	mov.f64 	%fd9367, %fd9366;
	bra.uni 	BB6_2432;

BB6_2444:
	mov.f64 	%fd9370, %fd9369;
	bra.uni 	BB6_2448;

BB6_2460:
	mov.f64 	%fd9373, %fd9372;
	bra.uni 	BB6_2464;

BB6_2476:
	mov.f64 	%fd9376, %fd9375;
	bra.uni 	BB6_2480;

BB6_2492:
	mov.f64 	%fd9379, %fd9378;
	bra.uni 	BB6_2496;

BB6_2508:
	mov.f64 	%fd9382, %fd9381;
	bra.uni 	BB6_2512;

BB6_2524:
	mov.f64 	%fd9385, %fd9384;
	bra.uni 	BB6_2528;

BB6_2540:
	mov.f64 	%fd9388, %fd9387;
	bra.uni 	BB6_2544;

BB6_2556:
	mov.f64 	%fd9391, %fd9390;
	bra.uni 	BB6_2560;

BB6_2572:
	mov.f64 	%fd9394, %fd9393;
	bra.uni 	BB6_2576;

BB6_2588:
	mov.f64 	%fd9397, %fd9396;
	bra.uni 	BB6_2592;

BB6_2604:
	mov.f64 	%fd9400, %fd9399;
	bra.uni 	BB6_2608;

BB6_2620:
	mov.f64 	%fd9403, %fd9402;
	bra.uni 	BB6_2624;

BB6_2636:
	mov.f64 	%fd9406, %fd9405;
	bra.uni 	BB6_2640;

BB6_2652:
	mov.f64 	%fd9409, %fd9408;
	bra.uni 	BB6_2656;

BB6_2668:
	mov.f64 	%fd9412, %fd9411;
	bra.uni 	BB6_2672;

BB6_2684:
	mov.f64 	%fd9415, %fd9414;
	bra.uni 	BB6_2688;

BB6_2700:
	mov.f64 	%fd9418, %fd9417;
	bra.uni 	BB6_2704;

BB6_2716:
	mov.f64 	%fd9421, %fd9420;
	bra.uni 	BB6_2720;

BB6_2732:
	mov.f64 	%fd9424, %fd9423;
	bra.uni 	BB6_2736;

BB6_2748:
	mov.f64 	%fd9427, %fd9426;
	bra.uni 	BB6_2752;

BB6_2764:
	mov.f64 	%fd9430, %fd9429;
	bra.uni 	BB6_2768;

BB6_2780:
	mov.f64 	%fd9433, %fd9432;
	bra.uni 	BB6_2784;

BB6_2796:
	mov.f64 	%fd9436, %fd9435;
	bra.uni 	BB6_2800;

BB6_2812:
	mov.f64 	%fd9439, %fd9438;
	bra.uni 	BB6_2816;

BB6_2828:
	mov.f64 	%fd9442, %fd9441;
	bra.uni 	BB6_2832;

BB6_2844:
	mov.f64 	%fd9445, %fd9444;
	bra.uni 	BB6_2848;

BB6_2860:
	mov.f64 	%fd9448, %fd9447;
	bra.uni 	BB6_2864;

BB6_2876:
	mov.f64 	%fd9451, %fd9450;
	bra.uni 	BB6_2880;

BB6_2892:
	mov.f64 	%fd9454, %fd9453;
	bra.uni 	BB6_2896;

BB6_2908:
	mov.f64 	%fd9457, %fd9456;
	bra.uni 	BB6_2912;

BB6_2924:
	mov.f64 	%fd9460, %fd9459;
	bra.uni 	BB6_2928;

BB6_2940:
	mov.f64 	%fd9463, %fd9462;
	bra.uni 	BB6_2944;

BB6_2956:
	mov.f64 	%fd9466, %fd9465;
	bra.uni 	BB6_2960;

BB6_2972:
	mov.f64 	%fd9469, %fd9468;
	bra.uni 	BB6_2976;

BB6_2988:
	mov.f64 	%fd9472, %fd9471;
	bra.uni 	BB6_2992;

BB6_3004:
	mov.f64 	%fd9475, %fd9474;
	bra.uni 	BB6_3008;

BB6_3020:
	mov.f64 	%fd9478, %fd9477;
	bra.uni 	BB6_3024;

BB6_3036:
	mov.f64 	%fd9481, %fd9480;
	bra.uni 	BB6_3040;

BB6_3052:
	mov.f64 	%fd9484, %fd9483;
	bra.uni 	BB6_3056;

BB6_3068:
	mov.f64 	%fd9487, %fd9486;
	bra.uni 	BB6_3072;

BB6_3084:
	mov.f64 	%fd9490, %fd9489;
	bra.uni 	BB6_3088;

BB6_3100:
	mov.f64 	%fd9493, %fd9492;
	bra.uni 	BB6_3104;

BB6_3116:
	mov.f64 	%fd9496, %fd9495;
	bra.uni 	BB6_3120;

BB6_3132:
	mov.f64 	%fd9499, %fd9498;
	bra.uni 	BB6_3136;

BB6_3148:
	mov.f64 	%fd9502, %fd9501;
	bra.uni 	BB6_3152;

BB6_3164:
	mov.f64 	%fd9505, %fd9504;
	bra.uni 	BB6_3168;

BB6_3180:
	mov.f64 	%fd9508, %fd9507;
	bra.uni 	BB6_3184;

BB6_3196:
	mov.f64 	%fd9511, %fd9510;
	bra.uni 	BB6_3200;

BB6_3212:
	mov.f64 	%fd9514, %fd9513;
	bra.uni 	BB6_3216;

BB6_3228:
	mov.f64 	%fd9517, %fd9516;
	bra.uni 	BB6_3232;

BB6_3244:
	mov.f64 	%fd9520, %fd9519;
	bra.uni 	BB6_3248;

BB6_3260:
	mov.f64 	%fd9523, %fd9522;
	bra.uni 	BB6_3264;

BB6_3276:
	mov.f64 	%fd9526, %fd9525;
	bra.uni 	BB6_3280;

BB6_3292:
	mov.f64 	%fd9529, %fd9528;
	bra.uni 	BB6_3296;

BB6_3308:
	mov.f64 	%fd9532, %fd9531;
	bra.uni 	BB6_3312;

BB6_3324:
	mov.f64 	%fd9535, %fd9534;
	bra.uni 	BB6_3328;

BB6_3340:
	mov.f64 	%fd9538, %fd9537;
	bra.uni 	BB6_3344;

BB6_3356:
	mov.f64 	%fd9541, %fd9540;
	bra.uni 	BB6_3360;

BB6_3372:
	mov.f64 	%fd9544, %fd9543;
	bra.uni 	BB6_3376;

BB6_3388:
	mov.f64 	%fd9547, %fd9546;
	bra.uni 	BB6_3392;

BB6_3404:
	mov.f64 	%fd9550, %fd9549;
	bra.uni 	BB6_3408;

BB6_3420:
	mov.f64 	%fd9553, %fd9552;
	bra.uni 	BB6_3424;

BB6_3436:
	mov.f64 	%fd9556, %fd9555;
	bra.uni 	BB6_3440;

BB6_3452:
	mov.f64 	%fd9559, %fd9558;
	bra.uni 	BB6_3456;

BB6_3468:
	mov.f64 	%fd9562, %fd9561;
	bra.uni 	BB6_3472;

BB6_3484:
	mov.f64 	%fd9565, %fd9564;
	bra.uni 	BB6_3488;

BB6_3500:
	mov.f64 	%fd9568, %fd9567;
	bra.uni 	BB6_3504;

BB6_3516:
	mov.f64 	%fd9571, %fd9570;
	bra.uni 	BB6_3520;

BB6_3532:
	mov.f64 	%fd9574, %fd9573;
	bra.uni 	BB6_3536;

BB6_3548:
	mov.f64 	%fd9577, %fd9576;
	bra.uni 	BB6_3552;

BB6_3564:
	mov.f64 	%fd9580, %fd9579;
	bra.uni 	BB6_3568;

BB6_3580:
	mov.f64 	%fd9583, %fd9582;
	bra.uni 	BB6_3584;

BB6_3596:
	mov.f64 	%fd9586, %fd9585;
	bra.uni 	BB6_3600;

BB6_3612:
	mov.f64 	%fd9589, %fd9588;
	bra.uni 	BB6_3616;

BB6_3628:
	mov.f64 	%fd9592, %fd9591;
	bra.uni 	BB6_3632;

BB6_3644:
	mov.f64 	%fd9595, %fd9594;
	bra.uni 	BB6_3648;

BB6_3660:
	mov.f64 	%fd9598, %fd9597;
	bra.uni 	BB6_3664;

BB6_3676:
	mov.f64 	%fd9601, %fd9600;
	bra.uni 	BB6_3680;

BB6_3692:
	mov.f64 	%fd9604, %fd9603;
	bra.uni 	BB6_3696;

BB6_5995:
	and.b32  	%r9061, %r230, 2147483647;
	setp.ne.s32	%p6173, %r9061, 2146435072;
	@%p6173 bra 	BB6_5996;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9062, %temp}, %fd6;
	}
	setp.ne.s32	%p6174, %r9062, 0;
	mov.f64 	%fd10042, %fd10041;
	@%p6174 bra 	BB6_6000;

	shr.s32 	%r9063, %r231, 31;
	and.b32  	%r9064, %r9063, -2146435072;
	add.s32 	%r9065, %r9064, 2146435072;
	or.b32  	%r9066, %r9065, -2147483648;
	selp.b32	%r9067, %r9066, %r9065, %p179;
	mov.u32 	%r9068, 0;
	mov.b64 	%fd10042, {%r9068, %r9067};
	bra.uni 	BB6_6000;

BB6_3942:
	and.b32  	%r5977, %r135, 2147483647;
	setp.ne.s32	%p4047, %r5977, 2146435072;
	@%p4047 bra 	BB6_3943;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5978, %temp}, %fd6;
	}
	setp.ne.s32	%p4048, %r5978, 0;
	mov.f64 	%fd9651, %fd9650;
	@%p4048 bra 	BB6_3947;

	shr.s32 	%r5979, %r136, 31;
	and.b32  	%r5980, %r5979, -2146435072;
	add.s32 	%r5981, %r5980, 2146435072;
	or.b32  	%r5982, %r5981, -2147483648;
	selp.b32	%r5983, %r5982, %r5981, %p70;
	mov.u32 	%r5984, 0;
	mov.b64 	%fd9651, {%r5984, %r5983};
	bra.uni 	BB6_3947;

BB6_4354:
	and.b32  	%r6597, %r161, 2147483647;
	setp.ne.s32	%p4480, %r6597, 2146435072;
	@%p4480 bra 	BB6_4355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6598, %temp}, %fd2895;
	}
	setp.ne.s32	%p4481, %r6598, 0;
	mov.f64 	%fd9731, %fd9730;
	@%p4481 bra 	BB6_4359;

	shr.s32 	%r6599, %r162, 31;
	and.b32  	%r6600, %r6599, -2146435072;
	add.s32 	%r6601, %r6600, 2146435072;
	or.b32  	%r6602, %r6601, -2147483648;
	selp.b32	%r6603, %r6602, %r6601, %p95;
	mov.u32 	%r6604, 0;
	mov.b64 	%fd9731, {%r6604, %r6603};
	bra.uni 	BB6_4359;

BB6_4370:
	and.b32  	%r6623, %r161, 2147483647;
	setp.ne.s32	%p4496, %r6623, 2146435072;
	@%p4496 bra 	BB6_4371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6624, %temp}, %fd2895;
	}
	setp.ne.s32	%p4497, %r6624, 0;
	mov.f64 	%fd9734, %fd9733;
	@%p4497 bra 	BB6_4375;

	shr.s32 	%r6625, %r163, 31;
	and.b32  	%r6626, %r6625, -2146435072;
	add.s32 	%r6627, %r6626, 2146435072;
	or.b32  	%r6628, %r6627, -2147483648;
	selp.b32	%r6629, %r6628, %r6627, %p96;
	mov.u32 	%r6630, 0;
	mov.b64 	%fd9734, {%r6630, %r6629};
	bra.uni 	BB6_4375;

BB6_4386:
	and.b32  	%r6649, %r161, 2147483647;
	setp.ne.s32	%p4513, %r6649, 2146435072;
	@%p4513 bra 	BB6_4387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6650, %temp}, %fd2895;
	}
	setp.ne.s32	%p4514, %r6650, 0;
	mov.f64 	%fd9737, %fd9736;
	@%p4514 bra 	BB6_4391;

	shr.s32 	%r6651, %r164, 31;
	and.b32  	%r6652, %r6651, -2146435072;
	add.s32 	%r6653, %r6652, 2146435072;
	or.b32  	%r6654, %r6653, -2147483648;
	selp.b32	%r6655, %r6654, %r6653, %p97;
	mov.u32 	%r6656, 0;
	mov.b64 	%fd9737, {%r6656, %r6655};
	bra.uni 	BB6_4391;

BB6_4402:
	and.b32  	%r6675, %r161, 2147483647;
	setp.ne.s32	%p4530, %r6675, 2146435072;
	@%p4530 bra 	BB6_4403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6676, %temp}, %fd2895;
	}
	setp.ne.s32	%p4531, %r6676, 0;
	mov.f64 	%fd9740, %fd9739;
	@%p4531 bra 	BB6_4407;

	shr.s32 	%r6677, %r165, 31;
	and.b32  	%r6678, %r6677, -2146435072;
	add.s32 	%r6679, %r6678, 2146435072;
	or.b32  	%r6680, %r6679, -2147483648;
	selp.b32	%r6681, %r6680, %r6679, %p98;
	mov.u32 	%r6682, 0;
	mov.b64 	%fd9740, {%r6682, %r6681};
	bra.uni 	BB6_4407;

BB6_4418:
	and.b32  	%r6701, %r161, 2147483647;
	setp.ne.s32	%p4547, %r6701, 2146435072;
	@%p4547 bra 	BB6_4419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6702, %temp}, %fd2895;
	}
	setp.ne.s32	%p4548, %r6702, 0;
	mov.f64 	%fd9743, %fd9742;
	@%p4548 bra 	BB6_4423;

	shr.s32 	%r6703, %r166, 31;
	and.b32  	%r6704, %r6703, -2146435072;
	add.s32 	%r6705, %r6704, 2146435072;
	or.b32  	%r6706, %r6705, -2147483648;
	selp.b32	%r6707, %r6706, %r6705, %p99;
	mov.u32 	%r6708, 0;
	mov.b64 	%fd9743, {%r6708, %r6707};
	bra.uni 	BB6_4423;

BB6_4434:
	and.b32  	%r6727, %r161, 2147483647;
	setp.ne.s32	%p4564, %r6727, 2146435072;
	@%p4564 bra 	BB6_4435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6728, %temp}, %fd2895;
	}
	setp.ne.s32	%p4565, %r6728, 0;
	mov.f64 	%fd9746, %fd9745;
	@%p4565 bra 	BB6_4439;

	shr.s32 	%r6729, %r167, 31;
	and.b32  	%r6730, %r6729, -2146435072;
	add.s32 	%r6731, %r6730, 2146435072;
	or.b32  	%r6732, %r6731, -2147483648;
	selp.b32	%r6733, %r6732, %r6731, %p100;
	mov.u32 	%r6734, 0;
	mov.b64 	%fd9746, {%r6734, %r6733};
	bra.uni 	BB6_4439;

BB6_4468:
	and.b32  	%r6776, %r170, 2147483647;
	setp.ne.s32	%p4600, %r6776, 2146435072;
	@%p4600 bra 	BB6_4469;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6777, %temp}, %fd2976;
	}
	setp.ne.s32	%p4601, %r6777, 0;
	mov.f64 	%fd9753, %fd9752;
	@%p4601 bra 	BB6_4473;

	shr.s32 	%r6778, %r171, 31;
	and.b32  	%r6779, %r6778, -2146435072;
	add.s32 	%r6780, %r6779, 2146435072;
	or.b32  	%r6781, %r6780, -2147483648;
	selp.b32	%r6782, %r6781, %r6780, %p103;
	mov.u32 	%r6783, 0;
	mov.b64 	%fd9753, {%r6783, %r6782};
	bra.uni 	BB6_4473;

BB6_4484:
	and.b32  	%r6802, %r170, 2147483647;
	setp.ne.s32	%p4616, %r6802, 2146435072;
	@%p4616 bra 	BB6_4485;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6803, %temp}, %fd2976;
	}
	setp.ne.s32	%p4617, %r6803, 0;
	mov.f64 	%fd9756, %fd9755;
	@%p4617 bra 	BB6_4489;

	shr.s32 	%r6804, %r172, 31;
	and.b32  	%r6805, %r6804, -2146435072;
	add.s32 	%r6806, %r6805, 2146435072;
	or.b32  	%r6807, %r6806, -2147483648;
	selp.b32	%r6808, %r6807, %r6806, %p104;
	mov.u32 	%r6809, 0;
	mov.b64 	%fd9756, {%r6809, %r6808};
	bra.uni 	BB6_4489;

BB6_4500:
	and.b32  	%r6828, %r170, 2147483647;
	setp.ne.s32	%p4633, %r6828, 2146435072;
	@%p4633 bra 	BB6_4501;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6829, %temp}, %fd2976;
	}
	setp.ne.s32	%p4634, %r6829, 0;
	mov.f64 	%fd9759, %fd9758;
	@%p4634 bra 	BB6_4505;

	shr.s32 	%r6830, %r173, 31;
	and.b32  	%r6831, %r6830, -2146435072;
	add.s32 	%r6832, %r6831, 2146435072;
	or.b32  	%r6833, %r6832, -2147483648;
	selp.b32	%r6834, %r6833, %r6832, %p105;
	mov.u32 	%r6835, 0;
	mov.b64 	%fd9759, {%r6835, %r6834};
	bra.uni 	BB6_4505;

BB6_4516:
	and.b32  	%r6854, %r170, 2147483647;
	setp.ne.s32	%p4650, %r6854, 2146435072;
	@%p4650 bra 	BB6_4517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6855, %temp}, %fd2976;
	}
	setp.ne.s32	%p4651, %r6855, 0;
	mov.f64 	%fd9762, %fd9761;
	@%p4651 bra 	BB6_4521;

	shr.s32 	%r6856, %r174, 31;
	and.b32  	%r6857, %r6856, -2146435072;
	add.s32 	%r6858, %r6857, 2146435072;
	or.b32  	%r6859, %r6858, -2147483648;
	selp.b32	%r6860, %r6859, %r6858, %p106;
	mov.u32 	%r6861, 0;
	mov.b64 	%fd9762, {%r6861, %r6860};
	bra.uni 	BB6_4521;

BB6_4532:
	and.b32  	%r6880, %r170, 2147483647;
	setp.ne.s32	%p4667, %r6880, 2146435072;
	@%p4667 bra 	BB6_4533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6881, %temp}, %fd2976;
	}
	setp.ne.s32	%p4668, %r6881, 0;
	mov.f64 	%fd9765, %fd9764;
	@%p4668 bra 	BB6_4537;

	shr.s32 	%r6882, %r175, 31;
	and.b32  	%r6883, %r6882, -2146435072;
	add.s32 	%r6884, %r6883, 2146435072;
	or.b32  	%r6885, %r6884, -2147483648;
	selp.b32	%r6886, %r6885, %r6884, %p107;
	mov.u32 	%r6887, 0;
	mov.b64 	%fd9765, {%r6887, %r6886};
	bra.uni 	BB6_4537;

BB6_4548:
	and.b32  	%r6906, %r170, 2147483647;
	setp.ne.s32	%p4684, %r6906, 2146435072;
	@%p4684 bra 	BB6_4549;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6907, %temp}, %fd2976;
	}
	setp.ne.s32	%p4685, %r6907, 0;
	mov.f64 	%fd9768, %fd9767;
	@%p4685 bra 	BB6_4553;

	shr.s32 	%r6908, %r176, 31;
	and.b32  	%r6909, %r6908, -2146435072;
	add.s32 	%r6910, %r6909, 2146435072;
	or.b32  	%r6911, %r6910, -2147483648;
	selp.b32	%r6912, %r6911, %r6910, %p108;
	mov.u32 	%r6913, 0;
	mov.b64 	%fd9768, {%r6913, %r6912};
	bra.uni 	BB6_4553;

BB6_4582:
	and.b32  	%r6955, %r179, 2147483647;
	setp.ne.s32	%p4721, %r6955, 2146435072;
	@%p4721 bra 	BB6_4583;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6956, %temp}, %fd3057;
	}
	setp.ne.s32	%p4722, %r6956, 0;
	mov.f64 	%fd9775, %fd9774;
	@%p4722 bra 	BB6_4587;

	shr.s32 	%r6957, %r180, 31;
	and.b32  	%r6958, %r6957, -2146435072;
	add.s32 	%r6959, %r6958, 2146435072;
	or.b32  	%r6960, %r6959, -2147483648;
	selp.b32	%r6961, %r6960, %r6959, %p111;
	mov.u32 	%r6962, 0;
	mov.b64 	%fd9775, {%r6962, %r6961};
	bra.uni 	BB6_4587;

BB6_4598:
	and.b32  	%r6981, %r179, 2147483647;
	setp.ne.s32	%p4737, %r6981, 2146435072;
	@%p4737 bra 	BB6_4599;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6982, %temp}, %fd3057;
	}
	setp.ne.s32	%p4738, %r6982, 0;
	mov.f64 	%fd9778, %fd9777;
	@%p4738 bra 	BB6_4603;

	shr.s32 	%r6983, %r181, 31;
	and.b32  	%r6984, %r6983, -2146435072;
	add.s32 	%r6985, %r6984, 2146435072;
	or.b32  	%r6986, %r6985, -2147483648;
	selp.b32	%r6987, %r6986, %r6985, %p112;
	mov.u32 	%r6988, 0;
	mov.b64 	%fd9778, {%r6988, %r6987};
	bra.uni 	BB6_4603;

BB6_4614:
	and.b32  	%r7004, %r182, 2147483647;
	setp.ne.s32	%p4754, %r7004, 2146435072;
	@%p4754 bra 	BB6_4615;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7005, %temp}, %fd7;
	}
	setp.ne.s32	%p4755, %r7005, 0;
	mov.f64 	%fd9781, %fd9780;
	@%p4755 bra 	BB6_4619;

	shr.s32 	%r7006, %r160, 31;
	and.b32  	%r7007, %r7006, -2146435072;
	add.s32 	%r7008, %r7007, 2146435072;
	or.b32  	%r7009, %r7008, -2147483648;
	selp.b32	%r7010, %r7009, %r7008, %p113;
	mov.u32 	%r7011, 0;
	mov.b64 	%fd9781, {%r7011, %r7010};
	bra.uni 	BB6_4619;

BB6_4630:
	and.b32  	%r7030, %r179, 2147483647;
	setp.ne.s32	%p4771, %r7030, 2146435072;
	@%p4771 bra 	BB6_4631;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7031, %temp}, %fd3057;
	}
	setp.ne.s32	%p4772, %r7031, 0;
	mov.f64 	%fd9784, %fd9783;
	@%p4772 bra 	BB6_4635;

	shr.s32 	%r7032, %r184, 31;
	and.b32  	%r7033, %r7032, -2146435072;
	add.s32 	%r7034, %r7033, 2146435072;
	or.b32  	%r7035, %r7034, -2147483648;
	selp.b32	%r7036, %r7035, %r7034, %p114;
	mov.u32 	%r7037, 0;
	mov.b64 	%fd9784, {%r7037, %r7036};
	bra.uni 	BB6_4635;

BB6_4646:
	and.b32  	%r7055, %r182, 2147483647;
	setp.ne.s32	%p4788, %r7055, 2146435072;
	@%p4788 bra 	BB6_4647;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7056, %temp}, %fd7;
	}
	setp.ne.s32	%p4789, %r7056, 0;
	mov.f64 	%fd9787, %fd9786;
	@%p4789 bra 	BB6_4651;

	shr.s32 	%r7057, %r185, 31;
	and.b32  	%r7058, %r7057, -2146435072;
	add.s32 	%r7059, %r7058, 2146435072;
	or.b32  	%r7060, %r7059, -2147483648;
	selp.b32	%r7061, %r7060, %r7059, %p115;
	mov.u32 	%r7062, 0;
	mov.b64 	%fd9787, {%r7062, %r7061};
	bra.uni 	BB6_4651;

BB6_4662:
	and.b32  	%r7081, %r179, 2147483647;
	setp.ne.s32	%p4805, %r7081, 2146435072;
	@%p4805 bra 	BB6_4663;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7082, %temp}, %fd3057;
	}
	setp.ne.s32	%p4806, %r7082, 0;
	mov.f64 	%fd9790, %fd9789;
	@%p4806 bra 	BB6_4667;

	shr.s32 	%r7083, %r187, 31;
	and.b32  	%r7084, %r7083, -2146435072;
	add.s32 	%r7085, %r7084, 2146435072;
	or.b32  	%r7086, %r7085, -2147483648;
	selp.b32	%r7087, %r7086, %r7085, %p116;
	mov.u32 	%r7088, 0;
	mov.b64 	%fd9790, {%r7088, %r7087};
	bra.uni 	BB6_4667;

BB6_4678:
	and.b32  	%r7106, %r182, 2147483647;
	setp.ne.s32	%p4822, %r7106, 2146435072;
	@%p4822 bra 	BB6_4679;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7107, %temp}, %fd7;
	}
	setp.ne.s32	%p4823, %r7107, 0;
	mov.f64 	%fd9793, %fd9792;
	@%p4823 bra 	BB6_4683;

	shr.s32 	%r7108, %r188, 31;
	and.b32  	%r7109, %r7108, -2146435072;
	add.s32 	%r7110, %r7109, 2146435072;
	or.b32  	%r7111, %r7110, -2147483648;
	selp.b32	%r7112, %r7111, %r7110, %p117;
	mov.u32 	%r7113, 0;
	mov.b64 	%fd9793, {%r7113, %r7112};
	bra.uni 	BB6_4683;

BB6_4694:
	and.b32  	%r7132, %r179, 2147483647;
	setp.ne.s32	%p4839, %r7132, 2146435072;
	@%p4839 bra 	BB6_4695;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7133, %temp}, %fd3057;
	}
	setp.ne.s32	%p4840, %r7133, 0;
	mov.f64 	%fd9796, %fd9795;
	@%p4840 bra 	BB6_4699;

	shr.s32 	%r7134, %r190, 31;
	and.b32  	%r7135, %r7134, -2146435072;
	add.s32 	%r7136, %r7135, 2146435072;
	or.b32  	%r7137, %r7136, -2147483648;
	selp.b32	%r7138, %r7137, %r7136, %p118;
	mov.u32 	%r7139, 0;
	mov.b64 	%fd9796, {%r7139, %r7138};
	bra.uni 	BB6_4699;

BB6_4710:
	and.b32  	%r7157, %r182, 2147483647;
	setp.ne.s32	%p4856, %r7157, 2146435072;
	@%p4856 bra 	BB6_4711;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7158, %temp}, %fd7;
	}
	setp.ne.s32	%p4857, %r7158, 0;
	mov.f64 	%fd9799, %fd9798;
	@%p4857 bra 	BB6_4715;

	shr.s32 	%r7159, %r191, 31;
	and.b32  	%r7160, %r7159, -2146435072;
	add.s32 	%r7161, %r7160, 2146435072;
	or.b32  	%r7162, %r7161, -2147483648;
	selp.b32	%r7163, %r7162, %r7161, %p119;
	mov.u32 	%r7164, 0;
	mov.b64 	%fd9799, {%r7164, %r7163};
	bra.uni 	BB6_4715;

BB6_4726:
	and.b32  	%r7183, %r179, 2147483647;
	setp.ne.s32	%p4873, %r7183, 2146435072;
	@%p4873 bra 	BB6_4727;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7184, %temp}, %fd3057;
	}
	setp.ne.s32	%p4874, %r7184, 0;
	mov.f64 	%fd9802, %fd9801;
	@%p4874 bra 	BB6_4731;

	shr.s32 	%r7185, %r193, 31;
	and.b32  	%r7186, %r7185, -2146435072;
	add.s32 	%r7187, %r7186, 2146435072;
	or.b32  	%r7188, %r7187, -2147483648;
	selp.b32	%r7189, %r7188, %r7187, %p120;
	mov.u32 	%r7190, 0;
	mov.b64 	%fd9802, {%r7190, %r7189};
	bra.uni 	BB6_4731;

BB6_4742:
	and.b32  	%r7208, %r182, 2147483647;
	setp.ne.s32	%p4890, %r7208, 2146435072;
	@%p4890 bra 	BB6_4743;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7209, %temp}, %fd7;
	}
	setp.ne.s32	%p4891, %r7209, 0;
	mov.f64 	%fd9805, %fd9804;
	@%p4891 bra 	BB6_4747;

	shr.s32 	%r7210, %r194, 31;
	and.b32  	%r7211, %r7210, -2146435072;
	add.s32 	%r7212, %r7211, 2146435072;
	or.b32  	%r7213, %r7212, -2147483648;
	selp.b32	%r7214, %r7213, %r7212, %p121;
	mov.u32 	%r7215, 0;
	mov.b64 	%fd9805, {%r7215, %r7214};
	bra.uni 	BB6_4747;

BB6_4758:
	and.b32  	%r7232, %r179, 2147483647;
	setp.ne.s32	%p4907, %r7232, 2146435072;
	@%p4907 bra 	BB6_4759;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7233, %temp}, %fd3057;
	}
	setp.ne.s32	%p4908, %r7233, 0;
	mov.f64 	%fd9808, %fd9807;
	@%p4908 bra 	BB6_4763;

	shr.s32 	%r7234, %r194, 31;
	and.b32  	%r7235, %r7234, -2146435072;
	add.s32 	%r7236, %r7235, 2146435072;
	or.b32  	%r7237, %r7236, -2147483648;
	selp.b32	%r7238, %r7237, %r7236, %p122;
	mov.u32 	%r7239, 0;
	mov.b64 	%fd9808, {%r7239, %r7238};
	bra.uni 	BB6_4763;

BB6_4774:
	and.b32  	%r7255, %r182, 2147483647;
	setp.ne.s32	%p4924, %r7255, 2146435072;
	@%p4924 bra 	BB6_4775;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7256, %temp}, %fd7;
	}
	setp.ne.s32	%p4925, %r7256, 0;
	mov.f64 	%fd9811, %fd9810;
	@%p4925 bra 	BB6_4779;

	shr.s32 	%r7257, %r193, 31;
	and.b32  	%r7258, %r7257, -2146435072;
	add.s32 	%r7259, %r7258, 2146435072;
	or.b32  	%r7260, %r7259, -2147483648;
	selp.b32	%r7261, %r7260, %r7259, %p123;
	mov.u32 	%r7262, 0;
	mov.b64 	%fd9811, {%r7262, %r7261};
	bra.uni 	BB6_4779;

BB6_4790:
	and.b32  	%r7279, %r179, 2147483647;
	setp.ne.s32	%p4941, %r7279, 2146435072;
	@%p4941 bra 	BB6_4791;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7280, %temp}, %fd3057;
	}
	setp.ne.s32	%p4942, %r7280, 0;
	mov.f64 	%fd9814, %fd9813;
	@%p4942 bra 	BB6_4795;

	shr.s32 	%r7281, %r191, 31;
	and.b32  	%r7282, %r7281, -2146435072;
	add.s32 	%r7283, %r7282, 2146435072;
	or.b32  	%r7284, %r7283, -2147483648;
	selp.b32	%r7285, %r7284, %r7283, %p124;
	mov.u32 	%r7286, 0;
	mov.b64 	%fd9814, {%r7286, %r7285};
	bra.uni 	BB6_4795;

BB6_4806:
	and.b32  	%r7302, %r182, 2147483647;
	setp.ne.s32	%p4958, %r7302, 2146435072;
	@%p4958 bra 	BB6_4807;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7303, %temp}, %fd7;
	}
	setp.ne.s32	%p4959, %r7303, 0;
	mov.f64 	%fd9817, %fd9816;
	@%p4959 bra 	BB6_4811;

	shr.s32 	%r7304, %r190, 31;
	and.b32  	%r7305, %r7304, -2146435072;
	add.s32 	%r7306, %r7305, 2146435072;
	or.b32  	%r7307, %r7306, -2147483648;
	selp.b32	%r7308, %r7307, %r7306, %p125;
	mov.u32 	%r7309, 0;
	mov.b64 	%fd9817, {%r7309, %r7308};
	bra.uni 	BB6_4811;

BB6_4822:
	and.b32  	%r7326, %r179, 2147483647;
	setp.ne.s32	%p4975, %r7326, 2146435072;
	@%p4975 bra 	BB6_4823;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7327, %temp}, %fd3057;
	}
	setp.ne.s32	%p4976, %r7327, 0;
	mov.f64 	%fd9820, %fd9819;
	@%p4976 bra 	BB6_4827;

	shr.s32 	%r7328, %r188, 31;
	and.b32  	%r7329, %r7328, -2146435072;
	add.s32 	%r7330, %r7329, 2146435072;
	or.b32  	%r7331, %r7330, -2147483648;
	selp.b32	%r7332, %r7331, %r7330, %p126;
	mov.u32 	%r7333, 0;
	mov.b64 	%fd9820, {%r7333, %r7332};
	bra.uni 	BB6_4827;

BB6_4838:
	and.b32  	%r7349, %r182, 2147483647;
	setp.ne.s32	%p4992, %r7349, 2146435072;
	@%p4992 bra 	BB6_4839;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7350, %temp}, %fd7;
	}
	setp.ne.s32	%p4993, %r7350, 0;
	mov.f64 	%fd9823, %fd9822;
	@%p4993 bra 	BB6_4843;

	shr.s32 	%r7351, %r187, 31;
	and.b32  	%r7352, %r7351, -2146435072;
	add.s32 	%r7353, %r7352, 2146435072;
	or.b32  	%r7354, %r7353, -2147483648;
	selp.b32	%r7355, %r7354, %r7353, %p127;
	mov.u32 	%r7356, 0;
	mov.b64 	%fd9823, {%r7356, %r7355};
	bra.uni 	BB6_4843;

BB6_4854:
	and.b32  	%r7373, %r179, 2147483647;
	setp.ne.s32	%p5009, %r7373, 2146435072;
	@%p5009 bra 	BB6_4855;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7374, %temp}, %fd3057;
	}
	setp.ne.s32	%p5010, %r7374, 0;
	mov.f64 	%fd9826, %fd9825;
	@%p5010 bra 	BB6_4859;

	shr.s32 	%r7375, %r185, 31;
	and.b32  	%r7376, %r7375, -2146435072;
	add.s32 	%r7377, %r7376, 2146435072;
	or.b32  	%r7378, %r7377, -2147483648;
	selp.b32	%r7379, %r7378, %r7377, %p128;
	mov.u32 	%r7380, 0;
	mov.b64 	%fd9826, {%r7380, %r7379};
	bra.uni 	BB6_4859;

BB6_4870:
	and.b32  	%r7396, %r182, 2147483647;
	setp.ne.s32	%p5026, %r7396, 2146435072;
	@%p5026 bra 	BB6_4871;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7397, %temp}, %fd7;
	}
	setp.ne.s32	%p5027, %r7397, 0;
	mov.f64 	%fd9829, %fd9828;
	@%p5027 bra 	BB6_4875;

	shr.s32 	%r7398, %r184, 31;
	and.b32  	%r7399, %r7398, -2146435072;
	add.s32 	%r7400, %r7399, 2146435072;
	or.b32  	%r7401, %r7400, -2147483648;
	selp.b32	%r7402, %r7401, %r7400, %p129;
	mov.u32 	%r7403, 0;
	mov.b64 	%fd9829, {%r7403, %r7402};
	bra.uni 	BB6_4875;

BB6_4886:
	and.b32  	%r7420, %r179, 2147483647;
	setp.ne.s32	%p5043, %r7420, 2146435072;
	@%p5043 bra 	BB6_4887;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7421, %temp}, %fd3057;
	}
	setp.ne.s32	%p5044, %r7421, 0;
	mov.f64 	%fd9832, %fd9831;
	@%p5044 bra 	BB6_4891;

	setp.lt.s32	%p7271, %r179, 0;
	and.pred  	%p7270, %p7271, %p4449;
	shr.s32 	%r7422, %r160, 31;
	and.b32  	%r7423, %r7422, -2146435072;
	add.s32 	%r7424, %r7423, 2146435072;
	or.b32  	%r7425, %r7424, -2147483648;
	selp.b32	%r7426, %r7425, %r7424, %p7270;
	mov.u32 	%r7427, 0;
	mov.b64 	%fd9832, {%r7427, %r7426};
	bra.uni 	BB6_4891;

BB6_4902:
	and.b32  	%r7444, %r200, 2147483647;
	setp.ne.s32	%p5060, %r7444, 2146435072;
	@%p5060 bra 	BB6_4903;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7445, %temp}, %fd3056;
	}
	setp.ne.s32	%p5061, %r7445, 0;
	mov.f64 	%fd9835, %fd9834;
	@%p5061 bra 	BB6_4907;

	shr.s32 	%r7446, %r180, 31;
	and.b32  	%r7447, %r7446, -2146435072;
	add.s32 	%r7448, %r7447, 2146435072;
	or.b32  	%r7449, %r7448, -2147483648;
	selp.b32	%r7450, %r7449, %r7448, %p131;
	mov.u32 	%r7451, 0;
	mov.b64 	%fd9835, {%r7451, %r7450};
	bra.uni 	BB6_4907;

BB6_4918:
	and.b32  	%r7468, %r200, 2147483647;
	setp.ne.s32	%p5076, %r7468, 2146435072;
	@%p5076 bra 	BB6_4919;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7469, %temp}, %fd3056;
	}
	setp.ne.s32	%p5077, %r7469, 0;
	mov.f64 	%fd9838, %fd9837;
	@%p5077 bra 	BB6_4923;

	shr.s32 	%r7470, %r181, 31;
	and.b32  	%r7471, %r7470, -2146435072;
	add.s32 	%r7472, %r7471, 2146435072;
	or.b32  	%r7473, %r7472, -2147483648;
	selp.b32	%r7474, %r7473, %r7472, %p132;
	mov.u32 	%r7475, 0;
	mov.b64 	%fd9838, {%r7475, %r7474};
	bra.uni 	BB6_4923;

BB6_4934:
	and.b32  	%r7490, %r182, 2147483647;
	setp.ne.s32	%p5091, %r7490, 2146435072;
	@%p5091 bra 	BB6_4935;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7491, %temp}, %fd7;
	}
	setp.ne.s32	%p5092, %r7491, 0;
	mov.f64 	%fd9841, %fd9840;
	@%p5092 bra 	BB6_4939;

	shr.s32 	%r7492, %r160, 31;
	and.b32  	%r7493, %r7492, -2146435072;
	add.s32 	%r7494, %r7493, 2146435072;
	or.b32  	%r7495, %r7494, -2147483648;
	selp.b32	%r7496, %r7495, %r7494, %p113;
	mov.u32 	%r7497, 0;
	mov.b64 	%fd9841, {%r7497, %r7496};
	bra.uni 	BB6_4939;

BB6_4950:
	and.b32  	%r7514, %r200, 2147483647;
	setp.ne.s32	%p5108, %r7514, 2146435072;
	@%p5108 bra 	BB6_4951;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7515, %temp}, %fd3056;
	}
	setp.ne.s32	%p5109, %r7515, 0;
	mov.f64 	%fd9844, %fd9843;
	@%p5109 bra 	BB6_4955;

	shr.s32 	%r7516, %r184, 31;
	and.b32  	%r7517, %r7516, -2146435072;
	add.s32 	%r7518, %r7517, 2146435072;
	or.b32  	%r7519, %r7518, -2147483648;
	selp.b32	%r7520, %r7519, %r7518, %p133;
	mov.u32 	%r7521, 0;
	mov.b64 	%fd9844, {%r7521, %r7520};
	bra.uni 	BB6_4955;

BB6_4966:
	and.b32  	%r7536, %r182, 2147483647;
	setp.ne.s32	%p5123, %r7536, 2146435072;
	@%p5123 bra 	BB6_4967;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7537, %temp}, %fd7;
	}
	setp.ne.s32	%p5124, %r7537, 0;
	mov.f64 	%fd9847, %fd9846;
	@%p5124 bra 	BB6_4971;

	shr.s32 	%r7538, %r185, 31;
	and.b32  	%r7539, %r7538, -2146435072;
	add.s32 	%r7540, %r7539, 2146435072;
	or.b32  	%r7541, %r7540, -2147483648;
	selp.b32	%r7542, %r7541, %r7540, %p115;
	mov.u32 	%r7543, 0;
	mov.b64 	%fd9847, {%r7543, %r7542};
	bra.uni 	BB6_4971;

BB6_4982:
	and.b32  	%r7560, %r200, 2147483647;
	setp.ne.s32	%p5140, %r7560, 2146435072;
	@%p5140 bra 	BB6_4983;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7561, %temp}, %fd3056;
	}
	setp.ne.s32	%p5141, %r7561, 0;
	mov.f64 	%fd9850, %fd9849;
	@%p5141 bra 	BB6_4987;

	shr.s32 	%r7562, %r187, 31;
	and.b32  	%r7563, %r7562, -2146435072;
	add.s32 	%r7564, %r7563, 2146435072;
	or.b32  	%r7565, %r7564, -2147483648;
	selp.b32	%r7566, %r7565, %r7564, %p134;
	mov.u32 	%r7567, 0;
	mov.b64 	%fd9850, {%r7567, %r7566};
	bra.uni 	BB6_4987;

BB6_4998:
	and.b32  	%r7582, %r182, 2147483647;
	setp.ne.s32	%p5155, %r7582, 2146435072;
	@%p5155 bra 	BB6_4999;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7583, %temp}, %fd7;
	}
	setp.ne.s32	%p5156, %r7583, 0;
	mov.f64 	%fd9853, %fd9852;
	@%p5156 bra 	BB6_5003;

	shr.s32 	%r7584, %r188, 31;
	and.b32  	%r7585, %r7584, -2146435072;
	add.s32 	%r7586, %r7585, 2146435072;
	or.b32  	%r7587, %r7586, -2147483648;
	selp.b32	%r7588, %r7587, %r7586, %p117;
	mov.u32 	%r7589, 0;
	mov.b64 	%fd9853, {%r7589, %r7588};
	bra.uni 	BB6_5003;

BB6_5014:
	and.b32  	%r7606, %r200, 2147483647;
	setp.ne.s32	%p5172, %r7606, 2146435072;
	@%p5172 bra 	BB6_5015;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7607, %temp}, %fd3056;
	}
	setp.ne.s32	%p5173, %r7607, 0;
	mov.f64 	%fd9856, %fd9855;
	@%p5173 bra 	BB6_5019;

	shr.s32 	%r7608, %r190, 31;
	and.b32  	%r7609, %r7608, -2146435072;
	add.s32 	%r7610, %r7609, 2146435072;
	or.b32  	%r7611, %r7610, -2147483648;
	selp.b32	%r7612, %r7611, %r7610, %p135;
	mov.u32 	%r7613, 0;
	mov.b64 	%fd9856, {%r7613, %r7612};
	bra.uni 	BB6_5019;

BB6_5030:
	and.b32  	%r7628, %r182, 2147483647;
	setp.ne.s32	%p5187, %r7628, 2146435072;
	@%p5187 bra 	BB6_5031;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7629, %temp}, %fd7;
	}
	setp.ne.s32	%p5188, %r7629, 0;
	mov.f64 	%fd9859, %fd9858;
	@%p5188 bra 	BB6_5035;

	shr.s32 	%r7630, %r191, 31;
	and.b32  	%r7631, %r7630, -2146435072;
	add.s32 	%r7632, %r7631, 2146435072;
	or.b32  	%r7633, %r7632, -2147483648;
	selp.b32	%r7634, %r7633, %r7632, %p119;
	mov.u32 	%r7635, 0;
	mov.b64 	%fd9859, {%r7635, %r7634};
	bra.uni 	BB6_5035;

BB6_5046:
	and.b32  	%r7652, %r200, 2147483647;
	setp.ne.s32	%p5204, %r7652, 2146435072;
	@%p5204 bra 	BB6_5047;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7653, %temp}, %fd3056;
	}
	setp.ne.s32	%p5205, %r7653, 0;
	mov.f64 	%fd9862, %fd9861;
	@%p5205 bra 	BB6_5051;

	shr.s32 	%r7654, %r193, 31;
	and.b32  	%r7655, %r7654, -2146435072;
	add.s32 	%r7656, %r7655, 2146435072;
	or.b32  	%r7657, %r7656, -2147483648;
	selp.b32	%r7658, %r7657, %r7656, %p136;
	mov.u32 	%r7659, 0;
	mov.b64 	%fd9862, {%r7659, %r7658};
	bra.uni 	BB6_5051;

BB6_5062:
	and.b32  	%r7674, %r182, 2147483647;
	setp.ne.s32	%p5219, %r7674, 2146435072;
	@%p5219 bra 	BB6_5063;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7675, %temp}, %fd7;
	}
	setp.ne.s32	%p5220, %r7675, 0;
	mov.f64 	%fd9865, %fd9864;
	@%p5220 bra 	BB6_5067;

	shr.s32 	%r7676, %r194, 31;
	and.b32  	%r7677, %r7676, -2146435072;
	add.s32 	%r7678, %r7677, 2146435072;
	or.b32  	%r7679, %r7678, -2147483648;
	selp.b32	%r7680, %r7679, %r7678, %p121;
	mov.u32 	%r7681, 0;
	mov.b64 	%fd9865, {%r7681, %r7680};
	bra.uni 	BB6_5067;

BB6_5078:
	and.b32  	%r7698, %r200, 2147483647;
	setp.ne.s32	%p5236, %r7698, 2146435072;
	@%p5236 bra 	BB6_5079;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7699, %temp}, %fd3056;
	}
	setp.ne.s32	%p5237, %r7699, 0;
	mov.f64 	%fd9868, %fd9867;
	@%p5237 bra 	BB6_5083;

	shr.s32 	%r7700, %r194, 31;
	and.b32  	%r7701, %r7700, -2146435072;
	add.s32 	%r7702, %r7701, 2146435072;
	or.b32  	%r7703, %r7702, -2147483648;
	selp.b32	%r7704, %r7703, %r7702, %p137;
	mov.u32 	%r7705, 0;
	mov.b64 	%fd9868, {%r7705, %r7704};
	bra.uni 	BB6_5083;

BB6_5094:
	and.b32  	%r7720, %r182, 2147483647;
	setp.ne.s32	%p5251, %r7720, 2146435072;
	@%p5251 bra 	BB6_5095;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7721, %temp}, %fd7;
	}
	setp.ne.s32	%p5252, %r7721, 0;
	mov.f64 	%fd9871, %fd9870;
	@%p5252 bra 	BB6_5099;

	shr.s32 	%r7722, %r193, 31;
	and.b32  	%r7723, %r7722, -2146435072;
	add.s32 	%r7724, %r7723, 2146435072;
	or.b32  	%r7725, %r7724, -2147483648;
	selp.b32	%r7726, %r7725, %r7724, %p123;
	mov.u32 	%r7727, 0;
	mov.b64 	%fd9871, {%r7727, %r7726};
	bra.uni 	BB6_5099;

BB6_5110:
	and.b32  	%r7744, %r200, 2147483647;
	setp.ne.s32	%p5268, %r7744, 2146435072;
	@%p5268 bra 	BB6_5111;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7745, %temp}, %fd3056;
	}
	setp.ne.s32	%p5269, %r7745, 0;
	mov.f64 	%fd9874, %fd9873;
	@%p5269 bra 	BB6_5115;

	shr.s32 	%r7746, %r191, 31;
	and.b32  	%r7747, %r7746, -2146435072;
	add.s32 	%r7748, %r7747, 2146435072;
	or.b32  	%r7749, %r7748, -2147483648;
	selp.b32	%r7750, %r7749, %r7748, %p138;
	mov.u32 	%r7751, 0;
	mov.b64 	%fd9874, {%r7751, %r7750};
	bra.uni 	BB6_5115;

BB6_5126:
	and.b32  	%r7766, %r182, 2147483647;
	setp.ne.s32	%p5283, %r7766, 2146435072;
	@%p5283 bra 	BB6_5127;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7767, %temp}, %fd7;
	}
	setp.ne.s32	%p5284, %r7767, 0;
	mov.f64 	%fd9877, %fd9876;
	@%p5284 bra 	BB6_5131;

	shr.s32 	%r7768, %r190, 31;
	and.b32  	%r7769, %r7768, -2146435072;
	add.s32 	%r7770, %r7769, 2146435072;
	or.b32  	%r7771, %r7770, -2147483648;
	selp.b32	%r7772, %r7771, %r7770, %p125;
	mov.u32 	%r7773, 0;
	mov.b64 	%fd9877, {%r7773, %r7772};
	bra.uni 	BB6_5131;

BB6_5142:
	and.b32  	%r7790, %r200, 2147483647;
	setp.ne.s32	%p5300, %r7790, 2146435072;
	@%p5300 bra 	BB6_5143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7791, %temp}, %fd3056;
	}
	setp.ne.s32	%p5301, %r7791, 0;
	mov.f64 	%fd9880, %fd9879;
	@%p5301 bra 	BB6_5147;

	shr.s32 	%r7792, %r188, 31;
	and.b32  	%r7793, %r7792, -2146435072;
	add.s32 	%r7794, %r7793, 2146435072;
	or.b32  	%r7795, %r7794, -2147483648;
	selp.b32	%r7796, %r7795, %r7794, %p139;
	mov.u32 	%r7797, 0;
	mov.b64 	%fd9880, {%r7797, %r7796};
	bra.uni 	BB6_5147;

BB6_5158:
	and.b32  	%r7812, %r182, 2147483647;
	setp.ne.s32	%p5315, %r7812, 2146435072;
	@%p5315 bra 	BB6_5159;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7813, %temp}, %fd7;
	}
	setp.ne.s32	%p5316, %r7813, 0;
	mov.f64 	%fd9883, %fd9882;
	@%p5316 bra 	BB6_5163;

	shr.s32 	%r7814, %r187, 31;
	and.b32  	%r7815, %r7814, -2146435072;
	add.s32 	%r7816, %r7815, 2146435072;
	or.b32  	%r7817, %r7816, -2147483648;
	selp.b32	%r7818, %r7817, %r7816, %p127;
	mov.u32 	%r7819, 0;
	mov.b64 	%fd9883, {%r7819, %r7818};
	bra.uni 	BB6_5163;

BB6_5174:
	and.b32  	%r7836, %r200, 2147483647;
	setp.ne.s32	%p5332, %r7836, 2146435072;
	@%p5332 bra 	BB6_5175;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7837, %temp}, %fd3056;
	}
	setp.ne.s32	%p5333, %r7837, 0;
	mov.f64 	%fd9886, %fd9885;
	@%p5333 bra 	BB6_5179;

	shr.s32 	%r7838, %r185, 31;
	and.b32  	%r7839, %r7838, -2146435072;
	add.s32 	%r7840, %r7839, 2146435072;
	or.b32  	%r7841, %r7840, -2147483648;
	selp.b32	%r7842, %r7841, %r7840, %p140;
	mov.u32 	%r7843, 0;
	mov.b64 	%fd9886, {%r7843, %r7842};
	bra.uni 	BB6_5179;

BB6_5190:
	and.b32  	%r7858, %r182, 2147483647;
	setp.ne.s32	%p5347, %r7858, 2146435072;
	@%p5347 bra 	BB6_5191;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7859, %temp}, %fd7;
	}
	setp.ne.s32	%p5348, %r7859, 0;
	mov.f64 	%fd9889, %fd9888;
	@%p5348 bra 	BB6_5195;

	shr.s32 	%r7860, %r184, 31;
	and.b32  	%r7861, %r7860, -2146435072;
	add.s32 	%r7862, %r7861, 2146435072;
	or.b32  	%r7863, %r7862, -2147483648;
	selp.b32	%r7864, %r7863, %r7862, %p129;
	mov.u32 	%r7865, 0;
	mov.b64 	%fd9889, {%r7865, %r7864};
	bra.uni 	BB6_5195;

BB6_5206:
	and.b32  	%r7882, %r200, 2147483647;
	setp.ne.s32	%p5364, %r7882, 2146435072;
	@%p5364 bra 	BB6_5207;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7883, %temp}, %fd3056;
	}
	setp.ne.s32	%p5365, %r7883, 0;
	mov.f64 	%fd9892, %fd9891;
	@%p5365 bra 	BB6_5211;

	shr.s32 	%r7884, %r160, 31;
	and.b32  	%r7885, %r7884, -2146435072;
	add.s32 	%r7886, %r7885, 2146435072;
	or.b32  	%r7887, %r7886, -2147483648;
	selp.b32	%r7888, %r7887, %r7886, %p141;
	mov.u32 	%r7889, 0;
	mov.b64 	%fd9892, {%r7889, %r7888};
	bra.uni 	BB6_5211;

BB6_5240:
	and.b32  	%r7930, %r201, 2147483647;
	setp.ne.s32	%p5397, %r7930, 2146435072;
	@%p5397 bra 	BB6_5241;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7931, %temp}, %fd2976;
	}
	setp.ne.s32	%p5398, %r7931, 0;
	mov.f64 	%fd9899, %fd9898;
	@%p5398 bra 	BB6_5245;

	shr.s32 	%r7932, %r202, 31;
	and.b32  	%r7933, %r7932, -2146435072;
	add.s32 	%r7934, %r7933, 2146435072;
	or.b32  	%r7935, %r7934, -2147483648;
	selp.b32	%r7936, %r7935, %r7934, %p142;
	mov.u32 	%r7937, 0;
	mov.b64 	%fd9899, {%r7937, %r7936};
	bra.uni 	BB6_5245;

BB6_5256:
	and.b32  	%r7956, %r201, 2147483647;
	setp.ne.s32	%p5413, %r7956, 2146435072;
	@%p5413 bra 	BB6_5257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7957, %temp}, %fd2976;
	}
	setp.ne.s32	%p5414, %r7957, 0;
	mov.f64 	%fd9902, %fd9901;
	@%p5414 bra 	BB6_5261;

	shr.s32 	%r7958, %r203, 31;
	and.b32  	%r7959, %r7958, -2146435072;
	add.s32 	%r7960, %r7959, 2146435072;
	or.b32  	%r7961, %r7960, -2147483648;
	selp.b32	%r7962, %r7961, %r7960, %p143;
	mov.u32 	%r7963, 0;
	mov.b64 	%fd9902, {%r7963, %r7962};
	bra.uni 	BB6_5261;

BB6_5272:
	and.b32  	%r7982, %r201, 2147483647;
	setp.ne.s32	%p5430, %r7982, 2146435072;
	@%p5430 bra 	BB6_5273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7983, %temp}, %fd2976;
	}
	setp.ne.s32	%p5431, %r7983, 0;
	mov.f64 	%fd9905, %fd9904;
	@%p5431 bra 	BB6_5277;

	shr.s32 	%r7984, %r204, 31;
	and.b32  	%r7985, %r7984, -2146435072;
	add.s32 	%r7986, %r7985, 2146435072;
	or.b32  	%r7987, %r7986, -2147483648;
	selp.b32	%r7988, %r7987, %r7986, %p144;
	mov.u32 	%r7989, 0;
	mov.b64 	%fd9905, {%r7989, %r7988};
	bra.uni 	BB6_5277;

BB6_5288:
	and.b32  	%r8008, %r201, 2147483647;
	setp.ne.s32	%p5447, %r8008, 2146435072;
	@%p5447 bra 	BB6_5289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8009, %temp}, %fd2976;
	}
	setp.ne.s32	%p5448, %r8009, 0;
	mov.f64 	%fd9908, %fd9907;
	@%p5448 bra 	BB6_5293;

	shr.s32 	%r8010, %r205, 31;
	and.b32  	%r8011, %r8010, -2146435072;
	add.s32 	%r8012, %r8011, 2146435072;
	or.b32  	%r8013, %r8012, -2147483648;
	selp.b32	%r8014, %r8013, %r8012, %p145;
	mov.u32 	%r8015, 0;
	mov.b64 	%fd9908, {%r8015, %r8014};
	bra.uni 	BB6_5293;

BB6_5304:
	and.b32  	%r8034, %r201, 2147483647;
	setp.ne.s32	%p5464, %r8034, 2146435072;
	@%p5464 bra 	BB6_5305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8035, %temp}, %fd2976;
	}
	setp.ne.s32	%p5465, %r8035, 0;
	mov.f64 	%fd9911, %fd9910;
	@%p5465 bra 	BB6_5309;

	shr.s32 	%r8036, %r206, 31;
	and.b32  	%r8037, %r8036, -2146435072;
	add.s32 	%r8038, %r8037, 2146435072;
	or.b32  	%r8039, %r8038, -2147483648;
	selp.b32	%r8040, %r8039, %r8038, %p146;
	mov.u32 	%r8041, 0;
	mov.b64 	%fd9911, {%r8041, %r8040};
	bra.uni 	BB6_5309;

BB6_5320:
	and.b32  	%r8060, %r201, 2147483647;
	setp.ne.s32	%p5481, %r8060, 2146435072;
	@%p5481 bra 	BB6_5321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8061, %temp}, %fd2976;
	}
	setp.ne.s32	%p5482, %r8061, 0;
	mov.f64 	%fd9914, %fd9913;
	@%p5482 bra 	BB6_5325;

	shr.s32 	%r8062, %r207, 31;
	and.b32  	%r8063, %r8062, -2146435072;
	add.s32 	%r8064, %r8063, 2146435072;
	or.b32  	%r8065, %r8064, -2147483648;
	selp.b32	%r8066, %r8065, %r8064, %p147;
	mov.u32 	%r8067, 0;
	mov.b64 	%fd9914, {%r8067, %r8066};
	bra.uni 	BB6_5325;

BB6_5354:
	and.b32  	%r8108, %r208, 2147483647;
	setp.ne.s32	%p5513, %r8108, 2146435072;
	@%p5513 bra 	BB6_5355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8109, %temp}, %fd3057;
	}
	setp.ne.s32	%p5514, %r8109, 0;
	mov.f64 	%fd9921, %fd9920;
	@%p5514 bra 	BB6_5359;

	shr.s32 	%r8110, %r209, 31;
	and.b32  	%r8111, %r8110, -2146435072;
	add.s32 	%r8112, %r8111, 2146435072;
	or.b32  	%r8113, %r8112, -2147483648;
	selp.b32	%r8114, %r8113, %r8112, %p148;
	mov.u32 	%r8115, 0;
	mov.b64 	%fd9921, {%r8115, %r8114};
	bra.uni 	BB6_5359;

BB6_5370:
	and.b32  	%r8134, %r208, 2147483647;
	setp.ne.s32	%p5529, %r8134, 2146435072;
	@%p5529 bra 	BB6_5371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8135, %temp}, %fd3057;
	}
	setp.ne.s32	%p5530, %r8135, 0;
	mov.f64 	%fd9924, %fd9923;
	@%p5530 bra 	BB6_5375;

	shr.s32 	%r8136, %r210, 31;
	and.b32  	%r8137, %r8136, -2146435072;
	add.s32 	%r8138, %r8137, 2146435072;
	or.b32  	%r8139, %r8138, -2147483648;
	selp.b32	%r8140, %r8139, %r8138, %p149;
	mov.u32 	%r8141, 0;
	mov.b64 	%fd9924, {%r8141, %r8140};
	bra.uni 	BB6_5375;

BB6_5386:
	and.b32  	%r8157, %r211, 2147483647;
	setp.ne.s32	%p5546, %r8157, 2146435072;
	@%p5546 bra 	BB6_5387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8158, %temp}, %fd7;
	}
	setp.ne.s32	%p5547, %r8158, 0;
	mov.f64 	%fd9927, %fd9926;
	@%p5547 bra 	BB6_5391;

	shr.s32 	%r8159, %r160, 31;
	and.b32  	%r8160, %r8159, -2146435072;
	add.s32 	%r8161, %r8160, 2146435072;
	or.b32  	%r8162, %r8161, -2147483648;
	selp.b32	%r8163, %r8162, %r8161, %p150;
	mov.u32 	%r8164, 0;
	mov.b64 	%fd9927, {%r8164, %r8163};
	bra.uni 	BB6_5391;

BB6_5402:
	and.b32  	%r8183, %r208, 2147483647;
	setp.ne.s32	%p5563, %r8183, 2146435072;
	@%p5563 bra 	BB6_5403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8184, %temp}, %fd3057;
	}
	setp.ne.s32	%p5564, %r8184, 0;
	mov.f64 	%fd9930, %fd9929;
	@%p5564 bra 	BB6_5407;

	shr.s32 	%r8185, %r213, 31;
	and.b32  	%r8186, %r8185, -2146435072;
	add.s32 	%r8187, %r8186, 2146435072;
	or.b32  	%r8188, %r8187, -2147483648;
	selp.b32	%r8189, %r8188, %r8187, %p151;
	mov.u32 	%r8190, 0;
	mov.b64 	%fd9930, {%r8190, %r8189};
	bra.uni 	BB6_5407;

BB6_5418:
	and.b32  	%r8208, %r211, 2147483647;
	setp.ne.s32	%p5580, %r8208, 2146435072;
	@%p5580 bra 	BB6_5419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8209, %temp}, %fd7;
	}
	setp.ne.s32	%p5581, %r8209, 0;
	mov.f64 	%fd9933, %fd9932;
	@%p5581 bra 	BB6_5423;

	shr.s32 	%r8210, %r214, 31;
	and.b32  	%r8211, %r8210, -2146435072;
	add.s32 	%r8212, %r8211, 2146435072;
	or.b32  	%r8213, %r8212, -2147483648;
	selp.b32	%r8214, %r8213, %r8212, %p152;
	mov.u32 	%r8215, 0;
	mov.b64 	%fd9933, {%r8215, %r8214};
	bra.uni 	BB6_5423;

BB6_5434:
	and.b32  	%r8234, %r208, 2147483647;
	setp.ne.s32	%p5597, %r8234, 2146435072;
	@%p5597 bra 	BB6_5435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8235, %temp}, %fd3057;
	}
	setp.ne.s32	%p5598, %r8235, 0;
	mov.f64 	%fd9936, %fd9935;
	@%p5598 bra 	BB6_5439;

	shr.s32 	%r8236, %r216, 31;
	and.b32  	%r8237, %r8236, -2146435072;
	add.s32 	%r8238, %r8237, 2146435072;
	or.b32  	%r8239, %r8238, -2147483648;
	selp.b32	%r8240, %r8239, %r8238, %p153;
	mov.u32 	%r8241, 0;
	mov.b64 	%fd9936, {%r8241, %r8240};
	bra.uni 	BB6_5439;

BB6_5450:
	and.b32  	%r8259, %r211, 2147483647;
	setp.ne.s32	%p5614, %r8259, 2146435072;
	@%p5614 bra 	BB6_5451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8260, %temp}, %fd7;
	}
	setp.ne.s32	%p5615, %r8260, 0;
	mov.f64 	%fd9939, %fd9938;
	@%p5615 bra 	BB6_5455;

	shr.s32 	%r8261, %r217, 31;
	and.b32  	%r8262, %r8261, -2146435072;
	add.s32 	%r8263, %r8262, 2146435072;
	or.b32  	%r8264, %r8263, -2147483648;
	selp.b32	%r8265, %r8264, %r8263, %p154;
	mov.u32 	%r8266, 0;
	mov.b64 	%fd9939, {%r8266, %r8265};
	bra.uni 	BB6_5455;

BB6_5466:
	and.b32  	%r8285, %r208, 2147483647;
	setp.ne.s32	%p5631, %r8285, 2146435072;
	@%p5631 bra 	BB6_5467;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8286, %temp}, %fd3057;
	}
	setp.ne.s32	%p5632, %r8286, 0;
	mov.f64 	%fd9942, %fd9941;
	@%p5632 bra 	BB6_5471;

	shr.s32 	%r8287, %r219, 31;
	and.b32  	%r8288, %r8287, -2146435072;
	add.s32 	%r8289, %r8288, 2146435072;
	or.b32  	%r8290, %r8289, -2147483648;
	selp.b32	%r8291, %r8290, %r8289, %p155;
	mov.u32 	%r8292, 0;
	mov.b64 	%fd9942, {%r8292, %r8291};
	bra.uni 	BB6_5471;

BB6_5482:
	and.b32  	%r8310, %r211, 2147483647;
	setp.ne.s32	%p5648, %r8310, 2146435072;
	@%p5648 bra 	BB6_5483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8311, %temp}, %fd7;
	}
	setp.ne.s32	%p5649, %r8311, 0;
	mov.f64 	%fd9945, %fd9944;
	@%p5649 bra 	BB6_5487;

	shr.s32 	%r8312, %r220, 31;
	and.b32  	%r8313, %r8312, -2146435072;
	add.s32 	%r8314, %r8313, 2146435072;
	or.b32  	%r8315, %r8314, -2147483648;
	selp.b32	%r8316, %r8315, %r8314, %p156;
	mov.u32 	%r8317, 0;
	mov.b64 	%fd9945, {%r8317, %r8316};
	bra.uni 	BB6_5487;

BB6_5498:
	and.b32  	%r8336, %r208, 2147483647;
	setp.ne.s32	%p5665, %r8336, 2146435072;
	@%p5665 bra 	BB6_5499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8337, %temp}, %fd3057;
	}
	setp.ne.s32	%p5666, %r8337, 0;
	mov.f64 	%fd9948, %fd9947;
	@%p5666 bra 	BB6_5503;

	shr.s32 	%r8338, %r222, 31;
	and.b32  	%r8339, %r8338, -2146435072;
	add.s32 	%r8340, %r8339, 2146435072;
	or.b32  	%r8341, %r8340, -2147483648;
	selp.b32	%r8342, %r8341, %r8340, %p157;
	mov.u32 	%r8343, 0;
	mov.b64 	%fd9948, {%r8343, %r8342};
	bra.uni 	BB6_5503;

BB6_5514:
	and.b32  	%r8361, %r211, 2147483647;
	setp.ne.s32	%p5682, %r8361, 2146435072;
	@%p5682 bra 	BB6_5515;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8362, %temp}, %fd7;
	}
	setp.ne.s32	%p5683, %r8362, 0;
	mov.f64 	%fd9951, %fd9950;
	@%p5683 bra 	BB6_5519;

	shr.s32 	%r8363, %r223, 31;
	and.b32  	%r8364, %r8363, -2146435072;
	add.s32 	%r8365, %r8364, 2146435072;
	or.b32  	%r8366, %r8365, -2147483648;
	selp.b32	%r8367, %r8366, %r8365, %p158;
	mov.u32 	%r8368, 0;
	mov.b64 	%fd9951, {%r8368, %r8367};
	bra.uni 	BB6_5519;

BB6_5530:
	and.b32  	%r8385, %r208, 2147483647;
	setp.ne.s32	%p5699, %r8385, 2146435072;
	@%p5699 bra 	BB6_5531;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8386, %temp}, %fd3057;
	}
	setp.ne.s32	%p5700, %r8386, 0;
	mov.f64 	%fd9954, %fd9953;
	@%p5700 bra 	BB6_5535;

	shr.s32 	%r8387, %r223, 31;
	and.b32  	%r8388, %r8387, -2146435072;
	add.s32 	%r8389, %r8388, 2146435072;
	or.b32  	%r8390, %r8389, -2147483648;
	selp.b32	%r8391, %r8390, %r8389, %p159;
	mov.u32 	%r8392, 0;
	mov.b64 	%fd9954, {%r8392, %r8391};
	bra.uni 	BB6_5535;

BB6_5546:
	and.b32  	%r8408, %r211, 2147483647;
	setp.ne.s32	%p5716, %r8408, 2146435072;
	@%p5716 bra 	BB6_5547;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8409, %temp}, %fd7;
	}
	setp.ne.s32	%p5717, %r8409, 0;
	mov.f64 	%fd9957, %fd9956;
	@%p5717 bra 	BB6_5551;

	shr.s32 	%r8410, %r222, 31;
	and.b32  	%r8411, %r8410, -2146435072;
	add.s32 	%r8412, %r8411, 2146435072;
	or.b32  	%r8413, %r8412, -2147483648;
	selp.b32	%r8414, %r8413, %r8412, %p160;
	mov.u32 	%r8415, 0;
	mov.b64 	%fd9957, {%r8415, %r8414};
	bra.uni 	BB6_5551;

BB6_5562:
	and.b32  	%r8432, %r208, 2147483647;
	setp.ne.s32	%p5733, %r8432, 2146435072;
	@%p5733 bra 	BB6_5563;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8433, %temp}, %fd3057;
	}
	setp.ne.s32	%p5734, %r8433, 0;
	mov.f64 	%fd9960, %fd9959;
	@%p5734 bra 	BB6_5567;

	shr.s32 	%r8434, %r220, 31;
	and.b32  	%r8435, %r8434, -2146435072;
	add.s32 	%r8436, %r8435, 2146435072;
	or.b32  	%r8437, %r8436, -2147483648;
	selp.b32	%r8438, %r8437, %r8436, %p161;
	mov.u32 	%r8439, 0;
	mov.b64 	%fd9960, {%r8439, %r8438};
	bra.uni 	BB6_5567;

BB6_5578:
	and.b32  	%r8455, %r211, 2147483647;
	setp.ne.s32	%p5750, %r8455, 2146435072;
	@%p5750 bra 	BB6_5579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8456, %temp}, %fd7;
	}
	setp.ne.s32	%p5751, %r8456, 0;
	mov.f64 	%fd9963, %fd9962;
	@%p5751 bra 	BB6_5583;

	shr.s32 	%r8457, %r219, 31;
	and.b32  	%r8458, %r8457, -2146435072;
	add.s32 	%r8459, %r8458, 2146435072;
	or.b32  	%r8460, %r8459, -2147483648;
	selp.b32	%r8461, %r8460, %r8459, %p162;
	mov.u32 	%r8462, 0;
	mov.b64 	%fd9963, {%r8462, %r8461};
	bra.uni 	BB6_5583;

BB6_5594:
	and.b32  	%r8479, %r208, 2147483647;
	setp.ne.s32	%p5767, %r8479, 2146435072;
	@%p5767 bra 	BB6_5595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8480, %temp}, %fd3057;
	}
	setp.ne.s32	%p5768, %r8480, 0;
	mov.f64 	%fd9966, %fd9965;
	@%p5768 bra 	BB6_5599;

	shr.s32 	%r8481, %r217, 31;
	and.b32  	%r8482, %r8481, -2146435072;
	add.s32 	%r8483, %r8482, 2146435072;
	or.b32  	%r8484, %r8483, -2147483648;
	selp.b32	%r8485, %r8484, %r8483, %p163;
	mov.u32 	%r8486, 0;
	mov.b64 	%fd9966, {%r8486, %r8485};
	bra.uni 	BB6_5599;

BB6_5610:
	and.b32  	%r8502, %r211, 2147483647;
	setp.ne.s32	%p5784, %r8502, 2146435072;
	@%p5784 bra 	BB6_5611;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8503, %temp}, %fd7;
	}
	setp.ne.s32	%p5785, %r8503, 0;
	mov.f64 	%fd9969, %fd9968;
	@%p5785 bra 	BB6_5615;

	shr.s32 	%r8504, %r216, 31;
	and.b32  	%r8505, %r8504, -2146435072;
	add.s32 	%r8506, %r8505, 2146435072;
	or.b32  	%r8507, %r8506, -2147483648;
	selp.b32	%r8508, %r8507, %r8506, %p164;
	mov.u32 	%r8509, 0;
	mov.b64 	%fd9969, {%r8509, %r8508};
	bra.uni 	BB6_5615;

BB6_5626:
	and.b32  	%r8526, %r208, 2147483647;
	setp.ne.s32	%p5801, %r8526, 2146435072;
	@%p5801 bra 	BB6_5627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8527, %temp}, %fd3057;
	}
	setp.ne.s32	%p5802, %r8527, 0;
	mov.f64 	%fd9972, %fd9971;
	@%p5802 bra 	BB6_5631;

	shr.s32 	%r8528, %r214, 31;
	and.b32  	%r8529, %r8528, -2146435072;
	add.s32 	%r8530, %r8529, 2146435072;
	or.b32  	%r8531, %r8530, -2147483648;
	selp.b32	%r8532, %r8531, %r8530, %p165;
	mov.u32 	%r8533, 0;
	mov.b64 	%fd9972, {%r8533, %r8532};
	bra.uni 	BB6_5631;

BB6_5642:
	and.b32  	%r8549, %r211, 2147483647;
	setp.ne.s32	%p5818, %r8549, 2146435072;
	@%p5818 bra 	BB6_5643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8550, %temp}, %fd7;
	}
	setp.ne.s32	%p5819, %r8550, 0;
	mov.f64 	%fd9975, %fd9974;
	@%p5819 bra 	BB6_5647;

	shr.s32 	%r8551, %r213, 31;
	and.b32  	%r8552, %r8551, -2146435072;
	add.s32 	%r8553, %r8552, 2146435072;
	or.b32  	%r8554, %r8553, -2147483648;
	selp.b32	%r8555, %r8554, %r8553, %p166;
	mov.u32 	%r8556, 0;
	mov.b64 	%fd9975, {%r8556, %r8555};
	bra.uni 	BB6_5647;

BB6_5658:
	and.b32  	%r8573, %r208, 2147483647;
	setp.ne.s32	%p5835, %r8573, 2146435072;
	@%p5835 bra 	BB6_5659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8574, %temp}, %fd3057;
	}
	setp.ne.s32	%p5836, %r8574, 0;
	mov.f64 	%fd9978, %fd9977;
	@%p5836 bra 	BB6_5663;

	setp.lt.s32	%p7283, %r208, 0;
	and.pred  	%p7282, %p7283, %p4449;
	shr.s32 	%r8575, %r160, 31;
	and.b32  	%r8576, %r8575, -2146435072;
	add.s32 	%r8577, %r8576, 2146435072;
	or.b32  	%r8578, %r8577, -2147483648;
	selp.b32	%r8579, %r8578, %r8577, %p7282;
	mov.u32 	%r8580, 0;
	mov.b64 	%fd9978, {%r8580, %r8579};
	bra.uni 	BB6_5663;

BB6_5674:
	and.b32  	%r8597, %r229, 2147483647;
	setp.ne.s32	%p5852, %r8597, 2146435072;
	@%p5852 bra 	BB6_5675;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8598, %temp}, %fd3056;
	}
	setp.ne.s32	%p5853, %r8598, 0;
	mov.f64 	%fd9981, %fd9980;
	@%p5853 bra 	BB6_5679;

	shr.s32 	%r8599, %r209, 31;
	and.b32  	%r8600, %r8599, -2146435072;
	add.s32 	%r8601, %r8600, 2146435072;
	or.b32  	%r8602, %r8601, -2147483648;
	selp.b32	%r8603, %r8602, %r8601, %p168;
	mov.u32 	%r8604, 0;
	mov.b64 	%fd9981, {%r8604, %r8603};
	bra.uni 	BB6_5679;

BB6_5690:
	and.b32  	%r8621, %r229, 2147483647;
	setp.ne.s32	%p5868, %r8621, 2146435072;
	@%p5868 bra 	BB6_5691;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8622, %temp}, %fd3056;
	}
	setp.ne.s32	%p5869, %r8622, 0;
	mov.f64 	%fd9984, %fd9983;
	@%p5869 bra 	BB6_5695;

	shr.s32 	%r8623, %r210, 31;
	and.b32  	%r8624, %r8623, -2146435072;
	add.s32 	%r8625, %r8624, 2146435072;
	or.b32  	%r8626, %r8625, -2147483648;
	selp.b32	%r8627, %r8626, %r8625, %p169;
	mov.u32 	%r8628, 0;
	mov.b64 	%fd9984, {%r8628, %r8627};
	bra.uni 	BB6_5695;

BB6_5706:
	and.b32  	%r8643, %r211, 2147483647;
	setp.ne.s32	%p5883, %r8643, 2146435072;
	@%p5883 bra 	BB6_5707;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8644, %temp}, %fd7;
	}
	setp.ne.s32	%p5884, %r8644, 0;
	mov.f64 	%fd9987, %fd9986;
	@%p5884 bra 	BB6_5711;

	shr.s32 	%r8645, %r160, 31;
	and.b32  	%r8646, %r8645, -2146435072;
	add.s32 	%r8647, %r8646, 2146435072;
	or.b32  	%r8648, %r8647, -2147483648;
	selp.b32	%r8649, %r8648, %r8647, %p150;
	mov.u32 	%r8650, 0;
	mov.b64 	%fd9987, {%r8650, %r8649};
	bra.uni 	BB6_5711;

BB6_5722:
	and.b32  	%r8667, %r229, 2147483647;
	setp.ne.s32	%p5900, %r8667, 2146435072;
	@%p5900 bra 	BB6_5723;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8668, %temp}, %fd3056;
	}
	setp.ne.s32	%p5901, %r8668, 0;
	mov.f64 	%fd9990, %fd9989;
	@%p5901 bra 	BB6_5727;

	shr.s32 	%r8669, %r213, 31;
	and.b32  	%r8670, %r8669, -2146435072;
	add.s32 	%r8671, %r8670, 2146435072;
	or.b32  	%r8672, %r8671, -2147483648;
	selp.b32	%r8673, %r8672, %r8671, %p170;
	mov.u32 	%r8674, 0;
	mov.b64 	%fd9990, {%r8674, %r8673};
	bra.uni 	BB6_5727;

BB6_5738:
	and.b32  	%r8689, %r211, 2147483647;
	setp.ne.s32	%p5915, %r8689, 2146435072;
	@%p5915 bra 	BB6_5739;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8690, %temp}, %fd7;
	}
	setp.ne.s32	%p5916, %r8690, 0;
	mov.f64 	%fd9993, %fd9992;
	@%p5916 bra 	BB6_5743;

	shr.s32 	%r8691, %r214, 31;
	and.b32  	%r8692, %r8691, -2146435072;
	add.s32 	%r8693, %r8692, 2146435072;
	or.b32  	%r8694, %r8693, -2147483648;
	selp.b32	%r8695, %r8694, %r8693, %p152;
	mov.u32 	%r8696, 0;
	mov.b64 	%fd9993, {%r8696, %r8695};
	bra.uni 	BB6_5743;

BB6_5754:
	and.b32  	%r8713, %r229, 2147483647;
	setp.ne.s32	%p5932, %r8713, 2146435072;
	@%p5932 bra 	BB6_5755;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8714, %temp}, %fd3056;
	}
	setp.ne.s32	%p5933, %r8714, 0;
	mov.f64 	%fd9996, %fd9995;
	@%p5933 bra 	BB6_5759;

	shr.s32 	%r8715, %r216, 31;
	and.b32  	%r8716, %r8715, -2146435072;
	add.s32 	%r8717, %r8716, 2146435072;
	or.b32  	%r8718, %r8717, -2147483648;
	selp.b32	%r8719, %r8718, %r8717, %p171;
	mov.u32 	%r8720, 0;
	mov.b64 	%fd9996, {%r8720, %r8719};
	bra.uni 	BB6_5759;

BB6_5770:
	and.b32  	%r8735, %r211, 2147483647;
	setp.ne.s32	%p5947, %r8735, 2146435072;
	@%p5947 bra 	BB6_5771;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8736, %temp}, %fd7;
	}
	setp.ne.s32	%p5948, %r8736, 0;
	mov.f64 	%fd9999, %fd9998;
	@%p5948 bra 	BB6_5775;

	shr.s32 	%r8737, %r217, 31;
	and.b32  	%r8738, %r8737, -2146435072;
	add.s32 	%r8739, %r8738, 2146435072;
	or.b32  	%r8740, %r8739, -2147483648;
	selp.b32	%r8741, %r8740, %r8739, %p154;
	mov.u32 	%r8742, 0;
	mov.b64 	%fd9999, {%r8742, %r8741};
	bra.uni 	BB6_5775;

BB6_5786:
	and.b32  	%r8759, %r229, 2147483647;
	setp.ne.s32	%p5964, %r8759, 2146435072;
	@%p5964 bra 	BB6_5787;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8760, %temp}, %fd3056;
	}
	setp.ne.s32	%p5965, %r8760, 0;
	mov.f64 	%fd10002, %fd10001;
	@%p5965 bra 	BB6_5791;

	shr.s32 	%r8761, %r219, 31;
	and.b32  	%r8762, %r8761, -2146435072;
	add.s32 	%r8763, %r8762, 2146435072;
	or.b32  	%r8764, %r8763, -2147483648;
	selp.b32	%r8765, %r8764, %r8763, %p172;
	mov.u32 	%r8766, 0;
	mov.b64 	%fd10002, {%r8766, %r8765};
	bra.uni 	BB6_5791;

BB6_5802:
	and.b32  	%r8781, %r211, 2147483647;
	setp.ne.s32	%p5979, %r8781, 2146435072;
	@%p5979 bra 	BB6_5803;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8782, %temp}, %fd7;
	}
	setp.ne.s32	%p5980, %r8782, 0;
	mov.f64 	%fd10005, %fd10004;
	@%p5980 bra 	BB6_5807;

	shr.s32 	%r8783, %r220, 31;
	and.b32  	%r8784, %r8783, -2146435072;
	add.s32 	%r8785, %r8784, 2146435072;
	or.b32  	%r8786, %r8785, -2147483648;
	selp.b32	%r8787, %r8786, %r8785, %p156;
	mov.u32 	%r8788, 0;
	mov.b64 	%fd10005, {%r8788, %r8787};
	bra.uni 	BB6_5807;

BB6_5818:
	and.b32  	%r8805, %r229, 2147483647;
	setp.ne.s32	%p5996, %r8805, 2146435072;
	@%p5996 bra 	BB6_5819;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8806, %temp}, %fd3056;
	}
	setp.ne.s32	%p5997, %r8806, 0;
	mov.f64 	%fd10008, %fd10007;
	@%p5997 bra 	BB6_5823;

	shr.s32 	%r8807, %r222, 31;
	and.b32  	%r8808, %r8807, -2146435072;
	add.s32 	%r8809, %r8808, 2146435072;
	or.b32  	%r8810, %r8809, -2147483648;
	selp.b32	%r8811, %r8810, %r8809, %p173;
	mov.u32 	%r8812, 0;
	mov.b64 	%fd10008, {%r8812, %r8811};
	bra.uni 	BB6_5823;

BB6_5834:
	and.b32  	%r8827, %r211, 2147483647;
	setp.ne.s32	%p6011, %r8827, 2146435072;
	@%p6011 bra 	BB6_5835;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8828, %temp}, %fd7;
	}
	setp.ne.s32	%p6012, %r8828, 0;
	mov.f64 	%fd10011, %fd10010;
	@%p6012 bra 	BB6_5839;

	shr.s32 	%r8829, %r223, 31;
	and.b32  	%r8830, %r8829, -2146435072;
	add.s32 	%r8831, %r8830, 2146435072;
	or.b32  	%r8832, %r8831, -2147483648;
	selp.b32	%r8833, %r8832, %r8831, %p158;
	mov.u32 	%r8834, 0;
	mov.b64 	%fd10011, {%r8834, %r8833};
	bra.uni 	BB6_5839;

BB6_5850:
	and.b32  	%r8851, %r229, 2147483647;
	setp.ne.s32	%p6028, %r8851, 2146435072;
	@%p6028 bra 	BB6_5851;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8852, %temp}, %fd3056;
	}
	setp.ne.s32	%p6029, %r8852, 0;
	mov.f64 	%fd10014, %fd10013;
	@%p6029 bra 	BB6_5855;

	shr.s32 	%r8853, %r223, 31;
	and.b32  	%r8854, %r8853, -2146435072;
	add.s32 	%r8855, %r8854, 2146435072;
	or.b32  	%r8856, %r8855, -2147483648;
	selp.b32	%r8857, %r8856, %r8855, %p174;
	mov.u32 	%r8858, 0;
	mov.b64 	%fd10014, {%r8858, %r8857};
	bra.uni 	BB6_5855;

BB6_5866:
	and.b32  	%r8873, %r211, 2147483647;
	setp.ne.s32	%p6043, %r8873, 2146435072;
	@%p6043 bra 	BB6_5867;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8874, %temp}, %fd7;
	}
	setp.ne.s32	%p6044, %r8874, 0;
	mov.f64 	%fd10017, %fd10016;
	@%p6044 bra 	BB6_5871;

	shr.s32 	%r8875, %r222, 31;
	and.b32  	%r8876, %r8875, -2146435072;
	add.s32 	%r8877, %r8876, 2146435072;
	or.b32  	%r8878, %r8877, -2147483648;
	selp.b32	%r8879, %r8878, %r8877, %p160;
	mov.u32 	%r8880, 0;
	mov.b64 	%fd10017, {%r8880, %r8879};
	bra.uni 	BB6_5871;

BB6_5882:
	and.b32  	%r8897, %r229, 2147483647;
	setp.ne.s32	%p6060, %r8897, 2146435072;
	@%p6060 bra 	BB6_5883;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8898, %temp}, %fd3056;
	}
	setp.ne.s32	%p6061, %r8898, 0;
	mov.f64 	%fd10020, %fd10019;
	@%p6061 bra 	BB6_5887;

	shr.s32 	%r8899, %r220, 31;
	and.b32  	%r8900, %r8899, -2146435072;
	add.s32 	%r8901, %r8900, 2146435072;
	or.b32  	%r8902, %r8901, -2147483648;
	selp.b32	%r8903, %r8902, %r8901, %p175;
	mov.u32 	%r8904, 0;
	mov.b64 	%fd10020, {%r8904, %r8903};
	bra.uni 	BB6_5887;

BB6_5898:
	and.b32  	%r8919, %r211, 2147483647;
	setp.ne.s32	%p6075, %r8919, 2146435072;
	@%p6075 bra 	BB6_5899;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8920, %temp}, %fd7;
	}
	setp.ne.s32	%p6076, %r8920, 0;
	mov.f64 	%fd10023, %fd10022;
	@%p6076 bra 	BB6_5903;

	shr.s32 	%r8921, %r219, 31;
	and.b32  	%r8922, %r8921, -2146435072;
	add.s32 	%r8923, %r8922, 2146435072;
	or.b32  	%r8924, %r8923, -2147483648;
	selp.b32	%r8925, %r8924, %r8923, %p162;
	mov.u32 	%r8926, 0;
	mov.b64 	%fd10023, {%r8926, %r8925};
	bra.uni 	BB6_5903;

BB6_5914:
	and.b32  	%r8943, %r229, 2147483647;
	setp.ne.s32	%p6092, %r8943, 2146435072;
	@%p6092 bra 	BB6_5915;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8944, %temp}, %fd3056;
	}
	setp.ne.s32	%p6093, %r8944, 0;
	mov.f64 	%fd10026, %fd10025;
	@%p6093 bra 	BB6_5919;

	shr.s32 	%r8945, %r217, 31;
	and.b32  	%r8946, %r8945, -2146435072;
	add.s32 	%r8947, %r8946, 2146435072;
	or.b32  	%r8948, %r8947, -2147483648;
	selp.b32	%r8949, %r8948, %r8947, %p176;
	mov.u32 	%r8950, 0;
	mov.b64 	%fd10026, {%r8950, %r8949};
	bra.uni 	BB6_5919;

BB6_5930:
	and.b32  	%r8965, %r211, 2147483647;
	setp.ne.s32	%p6107, %r8965, 2146435072;
	@%p6107 bra 	BB6_5931;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8966, %temp}, %fd7;
	}
	setp.ne.s32	%p6108, %r8966, 0;
	mov.f64 	%fd10029, %fd10028;
	@%p6108 bra 	BB6_5935;

	shr.s32 	%r8967, %r216, 31;
	and.b32  	%r8968, %r8967, -2146435072;
	add.s32 	%r8969, %r8968, 2146435072;
	or.b32  	%r8970, %r8969, -2147483648;
	selp.b32	%r8971, %r8970, %r8969, %p164;
	mov.u32 	%r8972, 0;
	mov.b64 	%fd10029, {%r8972, %r8971};
	bra.uni 	BB6_5935;

BB6_5946:
	and.b32  	%r8989, %r229, 2147483647;
	setp.ne.s32	%p6124, %r8989, 2146435072;
	@%p6124 bra 	BB6_5947;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8990, %temp}, %fd3056;
	}
	setp.ne.s32	%p6125, %r8990, 0;
	mov.f64 	%fd10032, %fd10031;
	@%p6125 bra 	BB6_5951;

	shr.s32 	%r8991, %r214, 31;
	and.b32  	%r8992, %r8991, -2146435072;
	add.s32 	%r8993, %r8992, 2146435072;
	or.b32  	%r8994, %r8993, -2147483648;
	selp.b32	%r8995, %r8994, %r8993, %p177;
	mov.u32 	%r8996, 0;
	mov.b64 	%fd10032, {%r8996, %r8995};
	bra.uni 	BB6_5951;

BB6_5962:
	and.b32  	%r9011, %r211, 2147483647;
	setp.ne.s32	%p6139, %r9011, 2146435072;
	@%p6139 bra 	BB6_5963;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9012, %temp}, %fd7;
	}
	setp.ne.s32	%p6140, %r9012, 0;
	mov.f64 	%fd10035, %fd10034;
	@%p6140 bra 	BB6_5967;

	shr.s32 	%r9013, %r213, 31;
	and.b32  	%r9014, %r9013, -2146435072;
	add.s32 	%r9015, %r9014, 2146435072;
	or.b32  	%r9016, %r9015, -2147483648;
	selp.b32	%r9017, %r9016, %r9015, %p166;
	mov.u32 	%r9018, 0;
	mov.b64 	%fd10035, {%r9018, %r9017};
	bra.uni 	BB6_5967;

BB6_5978:
	and.b32  	%r9035, %r229, 2147483647;
	setp.ne.s32	%p6156, %r9035, 2146435072;
	@%p6156 bra 	BB6_5979;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9036, %temp}, %fd3056;
	}
	setp.ne.s32	%p6157, %r9036, 0;
	mov.f64 	%fd10038, %fd10037;
	@%p6157 bra 	BB6_5983;

	shr.s32 	%r9037, %r160, 31;
	and.b32  	%r9038, %r9037, -2146435072;
	add.s32 	%r9039, %r9038, 2146435072;
	or.b32  	%r9040, %r9039, -2147483648;
	selp.b32	%r9041, %r9040, %r9039, %p178;
	mov.u32 	%r9042, 0;
	mov.b64 	%fd10038, {%r9042, %r9041};
	bra.uni 	BB6_5983;

BB6_3718:
	mov.f64 	%fd9607, %fd9606;
	bra.uni 	BB6_3722;

BB6_28:
	mov.f64 	%fd8905, %fd8904;
	bra.uni 	BB6_32;

BB6_4338:
	mov.f64 	%fd9728, %fd9727;
	bra.uni 	BB6_4342;

BB6_273:
	mov.f64 	%fd8955, %fd8954;
	bra.uni 	BB6_277;

BB6_3734:
	mov.f64 	%fd9610, %fd9609;
	bra.uni 	BB6_3738;

BB6_47:
	mov.f64 	%fd8909, %fd8908;
	bra.uni 	BB6_51;

BB6_289:
	mov.f64 	%fd8958, %fd8957;
	bra.uni 	BB6_293;

BB6_3753:
	mov.f64 	%fd9614, %fd9613;
	bra.uni 	BB6_3757;

BB6_66:
	mov.f64 	%fd8913, %fd8912;
	bra.uni 	BB6_70;

BB6_3769:
	mov.f64 	%fd9617, %fd9616;
	bra.uni 	BB6_3773;

BB6_85:
	mov.f64 	%fd8917, %fd8916;
	bra.uni 	BB6_89;

BB6_3788:
	mov.f64 	%fd9621, %fd9620;
	bra.uni 	BB6_3792;

BB6_101:
	mov.f64 	%fd8920, %fd8919;
	bra.uni 	BB6_105;

BB6_117:
	mov.f64 	%fd8923, %fd8922;
	bra.uni 	BB6_121;

BB6_136:
	mov.f64 	%fd8927, %fd8926;
	bra.uni 	BB6_140;

BB6_152:
	mov.f64 	%fd8930, %fd8929;
	bra.uni 	BB6_156;

BB6_4452:
	mov.f64 	%fd9750, %fd9749;
	bra.uni 	BB6_4456;

BB6_4566:
	mov.f64 	%fd9772, %fd9771;
	bra.uni 	BB6_4570;

BB6_5224:
	mov.f64 	%fd9896, %fd9895;
	bra.uni 	BB6_5228;

BB6_5338:
	mov.f64 	%fd9918, %fd9917;
	bra.uni 	BB6_5342;

BB6_3818:
	mov.f64 	%fd9626, %fd9625;
	bra.uni 	BB6_3822;

BB6_3837:
	mov.f64 	%fd9630, %fd9629;
	bra.uni 	BB6_3841;

BB6_3856:
	mov.f64 	%fd9634, %fd9633;
	bra.uni 	BB6_3860;

BB6_3872:
	mov.f64 	%fd9637, %fd9636;
	bra.uni 	BB6_3876;

BB6_3976:
	and.b32  	%r6026, %r139, 2147483647;
	setp.ne.s32	%p4084, %r6026, 2146435072;
	@%p4084 bra 	BB6_3977;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6027, %temp}, %fd9;
	}
	setp.ne.s32	%p4085, %r6027, 0;
	mov.f64 	%fd9658, %fd9657;
	@%p4085 bra 	BB6_3981;

	shr.s32 	%r6028, %r136, 31;
	and.b32  	%r6029, %r6028, -2146435072;
	add.s32 	%r6030, %r6029, 2146435072;
	or.b32  	%r6031, %r6030, -2147483648;
	selp.b32	%r6032, %r6031, %r6030, %p72;
	mov.u32 	%r6033, 0;
	mov.b64 	%fd9658, {%r6033, %r6032};
	bra.uni 	BB6_3981;

BB6_3905:
	mov.f64 	%fd9643, %fd9642;
	bra.uni 	BB6_3909;

BB6_3924:
	mov.f64 	%fd9647, %fd9646;
	bra.uni 	BB6_3928;

BB6_4010:
	and.b32  	%r6075, %r143, 2147483647;
	setp.ne.s32	%p4120, %r6075, 2146435072;
	@%p4120 bra 	BB6_4011;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6076, %temp}, %fd2601;
	}
	setp.ne.s32	%p4121, %r6076, 0;
	mov.f64 	%fd9665, %fd9664;
	@%p4121 bra 	BB6_4015;

	shr.s32 	%r6077, %r136, 31;
	and.b32  	%r6078, %r6077, -2146435072;
	add.s32 	%r6079, %r6078, 2146435072;
	or.b32  	%r6080, %r6079, -2147483648;
	selp.b32	%r6081, %r6080, %r6079, %p75;
	mov.u32 	%r6082, 0;
	mov.b64 	%fd9665, {%r6082, %r6081};
	bra.uni 	BB6_4015;

BB6_6093:
	and.b32  	%r9214, %r238, 2147483647;
	setp.ne.s32	%p6277, %r9214, 2146435072;
	@%p6277 bra 	BB6_6094;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9215, %temp}, %fd9;
	}
	setp.ne.s32	%p6278, %r9215, 0;
	mov.f64 	%fd10061, %fd10060;
	@%p6278 bra 	BB6_6098;

	shr.s32 	%r9216, %r231, 31;
	and.b32  	%r9217, %r9216, -2146435072;
	add.s32 	%r9218, %r9217, 2146435072;
	or.b32  	%r9219, %r9218, -2147483648;
	selp.b32	%r9220, %r9219, %r9218, %p185;
	mov.u32 	%r9221, 0;
	mov.b64 	%fd10061, {%r9221, %r9220};
	bra.uni 	BB6_6098;

BB6_6191:
	and.b32  	%r9367, %r246, 2147483647;
	setp.ne.s32	%p6380, %r9367, 2146435072;
	@%p6380 bra 	BB6_6192;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9368, %temp}, %fd4029;
	}
	setp.ne.s32	%p6381, %r9368, 0;
	mov.f64 	%fd10080, %fd10079;
	@%p6381 bra 	BB6_6196;

	shr.s32 	%r9369, %r231, 31;
	and.b32  	%r9370, %r9369, -2146435072;
	add.s32 	%r9371, %r9370, 2146435072;
	or.b32  	%r9372, %r9371, -2147483648;
	selp.b32	%r9373, %r9372, %r9371, %p192;
	mov.u32 	%r9374, 0;
	mov.b64 	%fd10080, {%r9374, %r9373};
	bra.uni 	BB6_6196;

BB6_4156:
	and.b32  	%r6297, %r139, 2147483647;
	setp.ne.s32	%p4275, %r6297, 2146435072;
	@%p4275 bra 	BB6_4157;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6298, %temp}, %fd9;
	}
	setp.ne.s32	%p4276, %r6298, 0;
	mov.f64 	%fd9693, %fd9692;
	@%p4276 bra 	BB6_4161;

	shr.s32 	%r6299, %r136, 31;
	and.b32  	%r6300, %r6299, -2146435072;
	add.s32 	%r6301, %r6300, 2146435072;
	or.b32  	%r6302, %r6301, -2147483648;
	selp.b32	%r6303, %r6302, %r6301, %p72;
	mov.u32 	%r6304, 0;
	mov.b64 	%fd9693, {%r6304, %r6303};
	bra.uni 	BB6_4161;

BB6_4190:
	and.b32  	%r6345, %r143, 2147483647;
	setp.ne.s32	%p4307, %r6345, 2146435072;
	@%p4307 bra 	BB6_4191;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6346, %temp}, %fd2601;
	}
	setp.ne.s32	%p4308, %r6346, 0;
	mov.f64 	%fd9700, %fd9699;
	@%p4308 bra 	BB6_4195;

	shr.s32 	%r6347, %r136, 31;
	and.b32  	%r6348, %r6347, -2146435072;
	add.s32 	%r6349, %r6348, 2146435072;
	or.b32  	%r6350, %r6349, -2147483648;
	selp.b32	%r6351, %r6350, %r6349, %p75;
	mov.u32 	%r6352, 0;
	mov.b64 	%fd9700, {%r6352, %r6351};
	bra.uni 	BB6_4195;

BB6_6561:
	and.b32  	%r9922, %r238, 2147483647;
	setp.ne.s32	%p6767, %r9922, 2146435072;
	@%p6767 bra 	BB6_6562;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9923, %temp}, %fd9;
	}
	setp.ne.s32	%p6768, %r9923, 0;
	mov.f64 	%fd10150, %fd10149;
	@%p6768 bra 	BB6_6566;

	shr.s32 	%r9924, %r231, 31;
	and.b32  	%r9925, %r9924, -2146435072;
	add.s32 	%r9926, %r9925, 2146435072;
	or.b32  	%r9927, %r9926, -2147483648;
	selp.b32	%r9928, %r9927, %r9926, %p185;
	mov.u32 	%r9929, 0;
	mov.b64 	%fd10150, {%r9929, %r9928};
	bra.uni 	BB6_6566;

BB6_904:
	and.b32  	%r1700, %r83, 2147483647;
	setp.ne.s32	%p1173, %r1700, 2146435072;
	@%p1173 bra 	BB6_905;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1701, %temp}, %fd6;
	}
	setp.ne.s32	%p1174, %r1701, 0;
	mov.f64 	%fd9076, %fd9075;
	@%p1174 bra 	BB6_909;

	shr.s32 	%r1702, %r82, 31;
	and.b32  	%r1703, %r1702, -2146435072;
	add.s32 	%r1704, %r1703, 2146435072;
	or.b32  	%r1705, %r1704, -2147483648;
	selp.b32	%r1706, %r1705, %r1704, %p53;
	mov.u32 	%r1707, 0;
	mov.b64 	%fd9076, {%r1707, %r1706};
	bra.uni 	BB6_909;

BB6_6659:
	and.b32  	%r10074, %r246, 2147483647;
	setp.ne.s32	%p6866, %r10074, 2146435072;
	@%p6866 bra 	BB6_6660;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10075, %temp}, %fd4029;
	}
	setp.ne.s32	%p6867, %r10075, 0;
	mov.f64 	%fd10169, %fd10168;
	@%p6867 bra 	BB6_6664;

	shr.s32 	%r10076, %r231, 31;
	and.b32  	%r10077, %r10076, -2146435072;
	add.s32 	%r10078, %r10077, 2146435072;
	or.b32  	%r10079, %r10078, -2147483648;
	selp.b32	%r10080, %r10079, %r10078, %p192;
	mov.u32 	%r10081, 0;
	mov.b64 	%fd10169, {%r10081, %r10080};
	bra.uni 	BB6_6664;

BB6_1002:
	and.b32  	%r1852, %r89, 2147483647;
	setp.ne.s32	%p1274, %r1852, 2146435072;
	@%p1274 bra 	BB6_1003;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1853, %temp}, %fd9;
	}
	setp.ne.s32	%p1275, %r1853, 0;
	mov.f64 	%fd9095, %fd9094;
	@%p1275 bra 	BB6_1007;

	shr.s32 	%r1854, %r82, 31;
	and.b32  	%r1855, %r1854, -2146435072;
	add.s32 	%r1856, %r1855, 2146435072;
	or.b32  	%r1857, %r1856, -2147483648;
	selp.b32	%r1858, %r1857, %r1856, %p59;
	mov.u32 	%r1859, 0;
	mov.b64 	%fd9095, {%r1859, %r1858};
	bra.uni 	BB6_1007;

BB6_221:
	and.b32  	%r649, %r43, 2147483647;
	setp.ne.s32	%p459, %r649, 2146435072;
	@%p459 bra 	BB6_222;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r650, %temp}, %fd6;
	}
	setp.ne.s32	%p460, %r650, 0;
	mov.f64 	%fd8945, %fd8944;
	@%p460 bra 	BB6_226;

	shr.s32 	%r651, %r42, 31;
	and.b32  	%r652, %r651, -2146435072;
	add.s32 	%r653, %r652, 2146435072;
	or.b32  	%r654, %r653, -2147483648;
	selp.b32	%r655, %r654, %r653, %p12;
	mov.u32 	%r656, 0;
	mov.b64 	%fd8945, {%r656, %r655};
	bra.uni 	BB6_226;

BB6_255:
	and.b32  	%r699, %r46, 2147483647;
	setp.ne.s32	%p493, %r699, 2146435072;
	@%p493 bra 	BB6_256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r700, %temp}, %fd9;
	}
	setp.ne.s32	%p494, %r700, 0;
	mov.f64 	%fd8952, %fd8951;
	@%p494 bra 	BB6_260;

	shr.s32 	%r701, %r42, 31;
	and.b32  	%r702, %r701, -2146435072;
	add.s32 	%r703, %r702, 2146435072;
	or.b32  	%r704, %r703, -2147483648;
	selp.b32	%r705, %r704, %r703, %p14;
	mov.u32 	%r706, 0;
	mov.b64 	%fd8952, {%r706, %r705};
	bra.uni 	BB6_260;

BB6_305:
	and.b32  	%r775, %r50, 2147483647;
	setp.ne.s32	%p546, %r775, 2146435072;
	@%p546 bra 	BB6_306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r776, %temp}, %fd317;
	}
	setp.ne.s32	%p547, %r776, 0;
	mov.f64 	%fd8961, %fd8960;
	@%p547 bra 	BB6_310;

	shr.s32 	%r777, %r51, 31;
	and.b32  	%r778, %r777, -2146435072;
	add.s32 	%r779, %r778, 2146435072;
	or.b32  	%r780, %r779, -2147483648;
	selp.b32	%r781, %r780, %r779, %p18;
	mov.u32 	%r782, 0;
	mov.b64 	%fd8961, {%r782, %r781};
	bra.uni 	BB6_310;

BB6_6012:
	and.b32  	%r9087, %r232, 2147483647;
	setp.ne.s32	%p6193, %r9087, 2146435072;
	@%p6193 bra 	BB6_6013;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9088, %temp}, %fd4031;
	}
	setp.ne.s32	%p6194, %r9088, 0;
	mov.f64 	%fd10045, %fd10044;
	@%p6194 bra 	BB6_6017;

	shr.s32 	%r9089, %r233, 31;
	and.b32  	%r9090, %r9089, -2146435072;
	add.s32 	%r9091, %r9090, 2146435072;
	or.b32  	%r9092, %r9091, -2147483648;
	selp.b32	%r9093, %r9092, %r9091, %p180;
	mov.u32 	%r9094, 0;
	mov.b64 	%fd10045, {%r9094, %r9093};
	bra.uni 	BB6_6017;

BB6_3959:
	and.b32  	%r6003, %r137, 2147483647;
	setp.ne.s32	%p4067, %r6003, 2146435072;
	@%p4067 bra 	BB6_3960;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6004, %temp}, %fd2604;
	}
	setp.ne.s32	%p4068, %r6004, 0;
	mov.f64 	%fd9654, %fd9653;
	@%p4068 bra 	BB6_3964;

	shr.s32 	%r6005, %r138, 31;
	and.b32  	%r6006, %r6005, -2146435072;
	add.s32 	%r6007, %r6006, 2146435072;
	or.b32  	%r6008, %r6007, -2147483648;
	selp.b32	%r6009, %r6008, %r6007, %p71;
	mov.u32 	%r6010, 0;
	mov.b64 	%fd9654, {%r6010, %r6009};
	bra.uni 	BB6_3964;

BB6_321:
	and.b32  	%r801, %r50, 2147483647;
	setp.ne.s32	%p562, %r801, 2146435072;
	@%p562 bra 	BB6_322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r802, %temp}, %fd317;
	}
	setp.ne.s32	%p563, %r802, 0;
	mov.f64 	%fd8964, %fd8963;
	@%p563 bra 	BB6_326;

	shr.s32 	%r803, %r52, 31;
	and.b32  	%r804, %r803, -2146435072;
	add.s32 	%r805, %r804, 2146435072;
	or.b32  	%r806, %r805, -2147483648;
	selp.b32	%r807, %r806, %r805, %p19;
	mov.u32 	%r808, 0;
	mov.b64 	%fd8964, {%r808, %r807};
	bra.uni 	BB6_326;

BB6_6028:
	and.b32  	%r9113, %r232, 2147483647;
	setp.ne.s32	%p6209, %r9113, 2146435072;
	@%p6209 bra 	BB6_6029;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9114, %temp}, %fd4031;
	}
	setp.ne.s32	%p6210, %r9114, 0;
	mov.f64 	%fd10048, %fd10047;
	@%p6210 bra 	BB6_6033;

	shr.s32 	%r9115, %r234, 31;
	and.b32  	%r9116, %r9115, -2146435072;
	add.s32 	%r9117, %r9116, 2146435072;
	or.b32  	%r9118, %r9117, -2147483648;
	selp.b32	%r9119, %r9118, %r9117, %p181;
	mov.u32 	%r9120, 0;
	mov.b64 	%fd10048, {%r9120, %r9119};
	bra.uni 	BB6_6033;

BB6_3993:
	and.b32  	%r6052, %r141, 2147483647;
	setp.ne.s32	%p4103, %r6052, 2146435072;
	@%p4103 bra 	BB6_3994;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6053, %temp}, %fd2632;
	}
	setp.ne.s32	%p4104, %r6053, 0;
	mov.f64 	%fd9661, %fd9660;
	@%p4104 bra 	BB6_3998;

	shr.s32 	%r6054, %r142, 31;
	and.b32  	%r6055, %r6054, -2146435072;
	add.s32 	%r6056, %r6055, 2146435072;
	or.b32  	%r6057, %r6056, -2147483648;
	selp.b32	%r6058, %r6057, %r6056, %p74;
	mov.u32 	%r6059, 0;
	mov.b64 	%fd9661, {%r6059, %r6058};
	bra.uni 	BB6_3998;

BB6_337:
	and.b32  	%r827, %r50, 2147483647;
	setp.ne.s32	%p579, %r827, 2146435072;
	@%p579 bra 	BB6_338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r828, %temp}, %fd317;
	}
	setp.ne.s32	%p580, %r828, 0;
	mov.f64 	%fd8967, %fd8966;
	@%p580 bra 	BB6_342;

	shr.s32 	%r829, %r53, 31;
	and.b32  	%r830, %r829, -2146435072;
	add.s32 	%r831, %r830, 2146435072;
	or.b32  	%r832, %r831, -2147483648;
	selp.b32	%r833, %r832, %r831, %p20;
	mov.u32 	%r834, 0;
	mov.b64 	%fd8967, {%r834, %r833};
	bra.uni 	BB6_342;

BB6_6044:
	and.b32  	%r9139, %r232, 2147483647;
	setp.ne.s32	%p6226, %r9139, 2146435072;
	@%p6226 bra 	BB6_6045;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9140, %temp}, %fd4031;
	}
	setp.ne.s32	%p6227, %r9140, 0;
	mov.f64 	%fd10051, %fd10050;
	@%p6227 bra 	BB6_6049;

	shr.s32 	%r9141, %r235, 31;
	and.b32  	%r9142, %r9141, -2146435072;
	add.s32 	%r9143, %r9142, 2146435072;
	or.b32  	%r9144, %r9143, -2147483648;
	selp.b32	%r9145, %r9144, %r9143, %p182;
	mov.u32 	%r9146, 0;
	mov.b64 	%fd10051, {%r9146, %r9145};
	bra.uni 	BB6_6049;

BB6_4027:
	and.b32  	%r6101, %r145, 2147483647;
	setp.ne.s32	%p4140, %r6101, 2146435072;
	@%p4140 bra 	BB6_4028;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6102, %temp}, %fd2660;
	}
	setp.ne.s32	%p4141, %r6102, 0;
	mov.f64 	%fd9668, %fd9667;
	@%p4141 bra 	BB6_4032;

	shr.s32 	%r6103, %r146, 31;
	and.b32  	%r6104, %r6103, -2146435072;
	add.s32 	%r6105, %r6104, 2146435072;
	or.b32  	%r6106, %r6105, -2147483648;
	selp.b32	%r6107, %r6106, %r6105, %p77;
	mov.u32 	%r6108, 0;
	mov.b64 	%fd9668, {%r6108, %r6107};
	bra.uni 	BB6_4032;

BB6_353:
	and.b32  	%r853, %r50, 2147483647;
	setp.ne.s32	%p596, %r853, 2146435072;
	@%p596 bra 	BB6_354;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r854, %temp}, %fd317;
	}
	setp.ne.s32	%p597, %r854, 0;
	mov.f64 	%fd8970, %fd8969;
	@%p597 bra 	BB6_358;

	shr.s32 	%r855, %r54, 31;
	and.b32  	%r856, %r855, -2146435072;
	add.s32 	%r857, %r856, 2146435072;
	or.b32  	%r858, %r857, -2147483648;
	selp.b32	%r859, %r858, %r857, %p21;
	mov.u32 	%r860, 0;
	mov.b64 	%fd8970, {%r860, %r859};
	bra.uni 	BB6_358;

BB6_6060:
	and.b32  	%r9165, %r232, 2147483647;
	setp.ne.s32	%p6243, %r9165, 2146435072;
	@%p6243 bra 	BB6_6061;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9166, %temp}, %fd4031;
	}
	setp.ne.s32	%p6244, %r9166, 0;
	mov.f64 	%fd10054, %fd10053;
	@%p6244 bra 	BB6_6065;

	shr.s32 	%r9167, %r236, 31;
	and.b32  	%r9168, %r9167, -2146435072;
	add.s32 	%r9169, %r9168, 2146435072;
	or.b32  	%r9170, %r9169, -2147483648;
	selp.b32	%r9171, %r9170, %r9169, %p183;
	mov.u32 	%r9172, 0;
	mov.b64 	%fd10054, {%r9172, %r9171};
	bra.uni 	BB6_6065;

BB6_4043:
	and.b32  	%r6127, %r145, 2147483647;
	setp.ne.s32	%p4157, %r6127, 2146435072;
	@%p4157 bra 	BB6_4044;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6128, %temp}, %fd2660;
	}
	setp.ne.s32	%p4158, %r6128, 0;
	mov.f64 	%fd9671, %fd9670;
	@%p4158 bra 	BB6_4048;

	shr.s32 	%r6129, %r147, 31;
	and.b32  	%r6130, %r6129, -2146435072;
	add.s32 	%r6131, %r6130, 2146435072;
	or.b32  	%r6132, %r6131, -2147483648;
	selp.b32	%r6133, %r6132, %r6131, %p78;
	mov.u32 	%r6134, 0;
	mov.b64 	%fd9671, {%r6134, %r6133};
	bra.uni 	BB6_4048;

BB6_369:
	and.b32  	%r879, %r50, 2147483647;
	setp.ne.s32	%p613, %r879, 2146435072;
	@%p613 bra 	BB6_370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r880, %temp}, %fd317;
	}
	setp.ne.s32	%p614, %r880, 0;
	mov.f64 	%fd8973, %fd8972;
	@%p614 bra 	BB6_374;

	shr.s32 	%r881, %r55, 31;
	and.b32  	%r882, %r881, -2146435072;
	add.s32 	%r883, %r882, 2146435072;
	or.b32  	%r884, %r883, -2147483648;
	selp.b32	%r885, %r884, %r883, %p22;
	mov.u32 	%r886, 0;
	mov.b64 	%fd8973, {%r886, %r885};
	bra.uni 	BB6_374;

BB6_6076:
	and.b32  	%r9191, %r232, 2147483647;
	setp.ne.s32	%p6260, %r9191, 2146435072;
	@%p6260 bra 	BB6_6077;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9192, %temp}, %fd4031;
	}
	setp.ne.s32	%p6261, %r9192, 0;
	mov.f64 	%fd10057, %fd10056;
	@%p6261 bra 	BB6_6081;

	shr.s32 	%r9193, %r237, 31;
	and.b32  	%r9194, %r9193, -2146435072;
	add.s32 	%r9195, %r9194, 2146435072;
	or.b32  	%r9196, %r9195, -2147483648;
	selp.b32	%r9197, %r9196, %r9195, %p184;
	mov.u32 	%r9198, 0;
	mov.b64 	%fd10057, {%r9198, %r9197};
	bra.uni 	BB6_6081;

BB6_4059:
	and.b32  	%r6153, %r145, 2147483647;
	setp.ne.s32	%p4174, %r6153, 2146435072;
	@%p4174 bra 	BB6_4060;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6154, %temp}, %fd2660;
	}
	setp.ne.s32	%p4175, %r6154, 0;
	mov.f64 	%fd9674, %fd9673;
	@%p4175 bra 	BB6_4064;

	shr.s32 	%r6155, %r148, 31;
	and.b32  	%r6156, %r6155, -2146435072;
	add.s32 	%r6157, %r6156, 2146435072;
	or.b32  	%r6158, %r6157, -2147483648;
	selp.b32	%r6159, %r6158, %r6157, %p79;
	mov.u32 	%r6160, 0;
	mov.b64 	%fd9674, {%r6160, %r6159};
	bra.uni 	BB6_4064;

BB6_387:
	and.b32  	%r905, %r56, 2147483647;
	setp.ne.s32	%p632, %r905, 2146435072;
	@%p632 bra 	BB6_388;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r906, %temp}, %fd375;
	}
	setp.ne.s32	%p633, %r906, 0;
	mov.f64 	%fd8977, %fd8976;
	@%p633 bra 	BB6_392;

	shr.s32 	%r907, %r57, 31;
	and.b32  	%r908, %r907, -2146435072;
	add.s32 	%r909, %r908, 2146435072;
	or.b32  	%r910, %r909, -2147483648;
	selp.b32	%r911, %r910, %r909, %p24;
	mov.u32 	%r912, 0;
	mov.b64 	%fd8977, {%r912, %r911};
	bra.uni 	BB6_392;

BB6_6110:
	and.b32  	%r9240, %r240, 2147483647;
	setp.ne.s32	%p6296, %r9240, 2146435072;
	@%p6296 bra 	BB6_6111;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9241, %temp}, %fd4101;
	}
	setp.ne.s32	%p6297, %r9241, 0;
	mov.f64 	%fd10064, %fd10063;
	@%p6297 bra 	BB6_6115;

	shr.s32 	%r9242, %r241, 31;
	and.b32  	%r9243, %r9242, -2146435072;
	add.s32 	%r9244, %r9243, 2146435072;
	or.b32  	%r9245, %r9244, -2147483648;
	selp.b32	%r9246, %r9245, %r9244, %p187;
	mov.u32 	%r9247, 0;
	mov.b64 	%fd10064, {%r9247, %r9246};
	bra.uni 	BB6_6115;

BB6_4075:
	and.b32  	%r6179, %r145, 2147483647;
	setp.ne.s32	%p4191, %r6179, 2146435072;
	@%p4191 bra 	BB6_4076;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6180, %temp}, %fd2660;
	}
	setp.ne.s32	%p4192, %r6180, 0;
	mov.f64 	%fd9677, %fd9676;
	@%p4192 bra 	BB6_4080;

	shr.s32 	%r6181, %r149, 31;
	and.b32  	%r6182, %r6181, -2146435072;
	add.s32 	%r6183, %r6182, 2146435072;
	or.b32  	%r6184, %r6183, -2147483648;
	selp.b32	%r6185, %r6184, %r6183, %p80;
	mov.u32 	%r6186, 0;
	mov.b64 	%fd9677, {%r6186, %r6185};
	bra.uni 	BB6_4080;

BB6_403:
	and.b32  	%r931, %r56, 2147483647;
	setp.ne.s32	%p648, %r931, 2146435072;
	@%p648 bra 	BB6_404;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r932, %temp}, %fd375;
	}
	setp.ne.s32	%p649, %r932, 0;
	mov.f64 	%fd8980, %fd8979;
	@%p649 bra 	BB6_408;

	shr.s32 	%r933, %r58, 31;
	and.b32  	%r934, %r933, -2146435072;
	add.s32 	%r935, %r934, 2146435072;
	or.b32  	%r936, %r935, -2147483648;
	selp.b32	%r937, %r936, %r935, %p25;
	mov.u32 	%r938, 0;
	mov.b64 	%fd8980, {%r938, %r937};
	bra.uni 	BB6_408;

BB6_6126:
	and.b32  	%r9266, %r240, 2147483647;
	setp.ne.s32	%p6312, %r9266, 2146435072;
	@%p6312 bra 	BB6_6127;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9267, %temp}, %fd4101;
	}
	setp.ne.s32	%p6313, %r9267, 0;
	mov.f64 	%fd10067, %fd10066;
	@%p6313 bra 	BB6_6131;

	shr.s32 	%r9268, %r242, 31;
	and.b32  	%r9269, %r9268, -2146435072;
	add.s32 	%r9270, %r9269, 2146435072;
	or.b32  	%r9271, %r9270, -2147483648;
	selp.b32	%r9272, %r9271, %r9270, %p188;
	mov.u32 	%r9273, 0;
	mov.b64 	%fd10067, {%r9273, %r9272};
	bra.uni 	BB6_6131;

BB6_4091:
	and.b32  	%r6203, %r150, 2147483647;
	setp.ne.s32	%p4208, %r6203, 2146435072;
	@%p4208 bra 	BB6_4092;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6204, %temp}, %fd2706;
	}
	setp.ne.s32	%p4209, %r6204, 0;
	mov.f64 	%fd9680, %fd9679;
	@%p4209 bra 	BB6_4096;

	shr.s32 	%r6205, %r146, 31;
	and.b32  	%r6206, %r6205, -2146435072;
	add.s32 	%r6207, %r6206, 2146435072;
	or.b32  	%r6208, %r6207, -2147483648;
	selp.b32	%r6209, %r6208, %r6207, %p81;
	mov.u32 	%r6210, 0;
	mov.b64 	%fd9680, {%r6210, %r6209};
	bra.uni 	BB6_4096;

BB6_419:
	and.b32  	%r957, %r56, 2147483647;
	setp.ne.s32	%p665, %r957, 2146435072;
	@%p665 bra 	BB6_420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r958, %temp}, %fd375;
	}
	setp.ne.s32	%p666, %r958, 0;
	mov.f64 	%fd8983, %fd8982;
	@%p666 bra 	BB6_424;

	shr.s32 	%r959, %r59, 31;
	and.b32  	%r960, %r959, -2146435072;
	add.s32 	%r961, %r960, 2146435072;
	or.b32  	%r962, %r961, -2147483648;
	selp.b32	%r963, %r962, %r961, %p26;
	mov.u32 	%r964, 0;
	mov.b64 	%fd8983, {%r964, %r963};
	bra.uni 	BB6_424;

BB6_6142:
	and.b32  	%r9292, %r240, 2147483647;
	setp.ne.s32	%p6329, %r9292, 2146435072;
	@%p6329 bra 	BB6_6143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9293, %temp}, %fd4101;
	}
	setp.ne.s32	%p6330, %r9293, 0;
	mov.f64 	%fd10070, %fd10069;
	@%p6330 bra 	BB6_6147;

	shr.s32 	%r9294, %r243, 31;
	and.b32  	%r9295, %r9294, -2146435072;
	add.s32 	%r9296, %r9295, 2146435072;
	or.b32  	%r9297, %r9296, -2147483648;
	selp.b32	%r9298, %r9297, %r9296, %p189;
	mov.u32 	%r9299, 0;
	mov.b64 	%fd10070, {%r9299, %r9298};
	bra.uni 	BB6_6147;

BB6_4107:
	and.b32  	%r6227, %r150, 2147483647;
	setp.ne.s32	%p4225, %r6227, 2146435072;
	@%p4225 bra 	BB6_4108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6228, %temp}, %fd2706;
	}
	setp.ne.s32	%p4226, %r6228, 0;
	mov.f64 	%fd9683, %fd9682;
	@%p4226 bra 	BB6_4112;

	shr.s32 	%r6229, %r147, 31;
	and.b32  	%r6230, %r6229, -2146435072;
	add.s32 	%r6231, %r6230, 2146435072;
	or.b32  	%r6232, %r6231, -2147483648;
	selp.b32	%r6233, %r6232, %r6231, %p82;
	mov.u32 	%r6234, 0;
	mov.b64 	%fd9683, {%r6234, %r6233};
	bra.uni 	BB6_4112;

BB6_435:
	and.b32  	%r983, %r56, 2147483647;
	setp.ne.s32	%p682, %r983, 2146435072;
	@%p682 bra 	BB6_436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r984, %temp}, %fd375;
	}
	setp.ne.s32	%p683, %r984, 0;
	mov.f64 	%fd8986, %fd8985;
	@%p683 bra 	BB6_440;

	shr.s32 	%r985, %r60, 31;
	and.b32  	%r986, %r985, -2146435072;
	add.s32 	%r987, %r986, 2146435072;
	or.b32  	%r988, %r987, -2147483648;
	selp.b32	%r989, %r988, %r987, %p27;
	mov.u32 	%r990, 0;
	mov.b64 	%fd8986, {%r990, %r989};
	bra.uni 	BB6_440;

BB6_6158:
	and.b32  	%r9318, %r240, 2147483647;
	setp.ne.s32	%p6346, %r9318, 2146435072;
	@%p6346 bra 	BB6_6159;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9319, %temp}, %fd4101;
	}
	setp.ne.s32	%p6347, %r9319, 0;
	mov.f64 	%fd10073, %fd10072;
	@%p6347 bra 	BB6_6163;

	shr.s32 	%r9320, %r244, 31;
	and.b32  	%r9321, %r9320, -2146435072;
	add.s32 	%r9322, %r9321, 2146435072;
	or.b32  	%r9323, %r9322, -2147483648;
	selp.b32	%r9324, %r9323, %r9322, %p190;
	mov.u32 	%r9325, 0;
	mov.b64 	%fd10073, {%r9325, %r9324};
	bra.uni 	BB6_6163;

BB6_4123:
	and.b32  	%r6251, %r150, 2147483647;
	setp.ne.s32	%p4242, %r6251, 2146435072;
	@%p4242 bra 	BB6_4124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6252, %temp}, %fd2706;
	}
	setp.ne.s32	%p4243, %r6252, 0;
	mov.f64 	%fd9686, %fd9685;
	@%p4243 bra 	BB6_4128;

	shr.s32 	%r6253, %r148, 31;
	and.b32  	%r6254, %r6253, -2146435072;
	add.s32 	%r6255, %r6254, 2146435072;
	or.b32  	%r6256, %r6255, -2147483648;
	selp.b32	%r6257, %r6256, %r6255, %p83;
	mov.u32 	%r6258, 0;
	mov.b64 	%fd9686, {%r6258, %r6257};
	bra.uni 	BB6_4128;

BB6_451:
	and.b32  	%r1009, %r56, 2147483647;
	setp.ne.s32	%p699, %r1009, 2146435072;
	@%p699 bra 	BB6_452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1010, %temp}, %fd375;
	}
	setp.ne.s32	%p700, %r1010, 0;
	mov.f64 	%fd8989, %fd8988;
	@%p700 bra 	BB6_456;

	shr.s32 	%r1011, %r61, 31;
	and.b32  	%r1012, %r1011, -2146435072;
	add.s32 	%r1013, %r1012, 2146435072;
	or.b32  	%r1014, %r1013, -2147483648;
	selp.b32	%r1015, %r1014, %r1013, %p28;
	mov.u32 	%r1016, 0;
	mov.b64 	%fd8989, {%r1016, %r1015};
	bra.uni 	BB6_456;

BB6_6174:
	and.b32  	%r9344, %r240, 2147483647;
	setp.ne.s32	%p6363, %r9344, 2146435072;
	@%p6363 bra 	BB6_6175;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9345, %temp}, %fd4101;
	}
	setp.ne.s32	%p6364, %r9345, 0;
	mov.f64 	%fd10076, %fd10075;
	@%p6364 bra 	BB6_6179;

	shr.s32 	%r9346, %r245, 31;
	and.b32  	%r9347, %r9346, -2146435072;
	add.s32 	%r9348, %r9347, 2146435072;
	or.b32  	%r9349, %r9348, -2147483648;
	selp.b32	%r9350, %r9349, %r9348, %p191;
	mov.u32 	%r9351, 0;
	mov.b64 	%fd10076, {%r9351, %r9350};
	bra.uni 	BB6_6179;

BB6_4139:
	and.b32  	%r6275, %r150, 2147483647;
	setp.ne.s32	%p4259, %r6275, 2146435072;
	@%p4259 bra 	BB6_4140;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6276, %temp}, %fd2706;
	}
	setp.ne.s32	%p4260, %r6276, 0;
	mov.f64 	%fd9689, %fd9688;
	@%p4260 bra 	BB6_4144;

	shr.s32 	%r6277, %r149, 31;
	and.b32  	%r6278, %r6277, -2146435072;
	add.s32 	%r6279, %r6278, 2146435072;
	or.b32  	%r6280, %r6279, -2147483648;
	selp.b32	%r6281, %r6280, %r6279, %p84;
	mov.u32 	%r6282, 0;
	mov.b64 	%fd9689, {%r6282, %r6281};
	bra.uni 	BB6_4144;

BB6_469:
	and.b32  	%r1034, %r62, 2147483647;
	setp.ne.s32	%p721, %r1034, 2146435072;
	@%p721 bra 	BB6_470;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1035, %temp}, %fd7;
	}
	setp.ne.s32	%p722, %r1035, 0;
	mov.f64 	%fd8993, %fd8992;
	@%p722 bra 	BB6_474;

	shr.s32 	%r1036, %r63, 31;
	and.b32  	%r1037, %r1036, -2146435072;
	add.s32 	%r1038, %r1037, 2146435072;
	or.b32  	%r1039, %r1038, -2147483648;
	selp.b32	%r1040, %r1039, %r1038, %p29;
	mov.u32 	%r1041, 0;
	mov.b64 	%fd8993, {%r1041, %r1040};
	bra.uni 	BB6_474;

BB6_6208:
	and.b32  	%r9392, %r248, 2147483647;
	setp.ne.s32	%p6400, %r9392, 2146435072;
	@%p6400 bra 	BB6_6209;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9393, %temp}, %fd7;
	}
	setp.ne.s32	%p6401, %r9393, 0;
	mov.f64 	%fd10083, %fd10082;
	@%p6401 bra 	BB6_6213;

	shr.s32 	%r9394, %r249, 31;
	and.b32  	%r9395, %r9394, -2146435072;
	add.s32 	%r9396, %r9395, 2146435072;
	or.b32  	%r9397, %r9396, -2147483648;
	selp.b32	%r9398, %r9397, %r9396, %p194;
	mov.u32 	%r9399, 0;
	mov.b64 	%fd10083, {%r9399, %r9398};
	bra.uni 	BB6_6213;

BB6_4173:
	and.b32  	%r6323, %r151, 2147483647;
	setp.ne.s32	%p4292, %r6323, 2146435072;
	@%p4292 bra 	BB6_4174;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6324, %temp}, %fd2764;
	}
	setp.ne.s32	%p4293, %r6324, 0;
	mov.f64 	%fd9696, %fd9695;
	@%p4293 bra 	BB6_4178;

	shr.s32 	%r6325, %r152, 31;
	and.b32  	%r6326, %r6325, -2146435072;
	add.s32 	%r6327, %r6326, 2146435072;
	or.b32  	%r6328, %r6327, -2147483648;
	selp.b32	%r6329, %r6328, %r6327, %p85;
	mov.u32 	%r6330, 0;
	mov.b64 	%fd9696, {%r6330, %r6329};
	bra.uni 	BB6_4178;

BB6_485:
	and.b32  	%r1059, %r62, 2147483647;
	setp.ne.s32	%p738, %r1059, 2146435072;
	@%p738 bra 	BB6_486;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1060, %temp}, %fd7;
	}
	setp.ne.s32	%p739, %r1060, 0;
	mov.f64 	%fd8996, %fd8995;
	@%p739 bra 	BB6_490;

	shr.s32 	%r1061, %r65, 31;
	and.b32  	%r1062, %r1061, -2146435072;
	add.s32 	%r1063, %r1062, 2146435072;
	or.b32  	%r1064, %r1063, -2147483648;
	selp.b32	%r1065, %r1064, %r1063, %p30;
	mov.u32 	%r1066, 0;
	mov.b64 	%fd8996, {%r1066, %r1065};
	bra.uni 	BB6_490;

BB6_6224:
	and.b32  	%r9415, %r248, 2147483647;
	setp.ne.s32	%p6417, %r9415, 2146435072;
	@%p6417 bra 	BB6_6225;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9416, %temp}, %fd7;
	}
	setp.ne.s32	%p6418, %r9416, 0;
	mov.f64 	%fd10086, %fd10085;
	@%p6418 bra 	BB6_6229;

	shr.s32 	%r9417, %r231, 31;
	and.b32  	%r9418, %r9417, -2146435072;
	add.s32 	%r9419, %r9418, 2146435072;
	or.b32  	%r9420, %r9419, -2147483648;
	selp.b32	%r9421, %r9420, %r9419, %p195;
	mov.u32 	%r9422, 0;
	mov.b64 	%fd10086, {%r9422, %r9421};
	bra.uni 	BB6_6229;

BB6_4207:
	and.b32  	%r6371, %r153, 2147483647;
	setp.ne.s32	%p4324, %r6371, 2146435072;
	@%p4324 bra 	BB6_4208;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6372, %temp}, %fd2788;
	}
	setp.ne.s32	%p4325, %r6372, 0;
	mov.f64 	%fd9703, %fd9702;
	@%p4325 bra 	BB6_4212;

	shr.s32 	%r6373, %r154, 31;
	and.b32  	%r6374, %r6373, -2146435072;
	add.s32 	%r6375, %r6374, 2146435072;
	or.b32  	%r6376, %r6375, -2147483648;
	selp.b32	%r6377, %r6376, %r6375, %p86;
	mov.u32 	%r6378, 0;
	mov.b64 	%fd9703, {%r6378, %r6377};
	bra.uni 	BB6_4212;

BB6_501:
	and.b32  	%r1084, %r62, 2147483647;
	setp.ne.s32	%p755, %r1084, 2146435072;
	@%p755 bra 	BB6_502;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1085, %temp}, %fd7;
	}
	setp.ne.s32	%p756, %r1085, 0;
	mov.f64 	%fd8999, %fd8998;
	@%p756 bra 	BB6_506;

	shr.s32 	%r1086, %r67, 31;
	and.b32  	%r1087, %r1086, -2146435072;
	add.s32 	%r1088, %r1087, 2146435072;
	or.b32  	%r1089, %r1088, -2147483648;
	selp.b32	%r1090, %r1089, %r1088, %p31;
	mov.u32 	%r1091, 0;
	mov.b64 	%fd8999, {%r1091, %r1090};
	bra.uni 	BB6_506;

BB6_6240:
	and.b32  	%r9440, %r248, 2147483647;
	setp.ne.s32	%p6434, %r9440, 2146435072;
	@%p6434 bra 	BB6_6241;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9441, %temp}, %fd7;
	}
	setp.ne.s32	%p6435, %r9441, 0;
	mov.f64 	%fd10089, %fd10088;
	@%p6435 bra 	BB6_6245;

	shr.s32 	%r9442, %r252, 31;
	and.b32  	%r9443, %r9442, -2146435072;
	add.s32 	%r9444, %r9443, 2146435072;
	or.b32  	%r9445, %r9444, -2147483648;
	selp.b32	%r9446, %r9445, %r9444, %p196;
	mov.u32 	%r9447, 0;
	mov.b64 	%fd10089, {%r9447, %r9446};
	bra.uni 	BB6_6245;

BB6_4223:
	and.b32  	%r6397, %r153, 2147483647;
	setp.ne.s32	%p4341, %r6397, 2146435072;
	@%p4341 bra 	BB6_4224;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6398, %temp}, %fd2788;
	}
	setp.ne.s32	%p4342, %r6398, 0;
	mov.f64 	%fd9706, %fd9705;
	@%p4342 bra 	BB6_4228;

	shr.s32 	%r6399, %r155, 31;
	and.b32  	%r6400, %r6399, -2146435072;
	add.s32 	%r6401, %r6400, 2146435072;
	or.b32  	%r6402, %r6401, -2147483648;
	selp.b32	%r6403, %r6402, %r6401, %p87;
	mov.u32 	%r6404, 0;
	mov.b64 	%fd9706, {%r6404, %r6403};
	bra.uni 	BB6_4228;

BB6_517:
	and.b32  	%r1108, %r69, 2147483647;
	setp.ne.s32	%p772, %r1108, 2146435072;
	@%p772 bra 	BB6_518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1109, %temp}, %fd433;
	}
	setp.ne.s32	%p773, %r1109, 0;
	mov.f64 	%fd9002, %fd9001;
	@%p773 bra 	BB6_522;

	shr.s32 	%r1110, %r65, 31;
	and.b32  	%r1111, %r1110, -2146435072;
	add.s32 	%r1112, %r1111, 2146435072;
	or.b32  	%r1113, %r1112, -2147483648;
	selp.b32	%r1114, %r1113, %r1112, %p32;
	mov.u32 	%r1115, 0;
	mov.b64 	%fd9002, {%r1115, %r1114};
	bra.uni 	BB6_522;

BB6_6256:
	and.b32  	%r9464, %r254, 2147483647;
	setp.ne.s32	%p6451, %r9464, 2146435072;
	@%p6451 bra 	BB6_6257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9465, %temp}, %fd4171;
	}
	setp.ne.s32	%p6452, %r9465, 0;
	mov.f64 	%fd10092, %fd10091;
	@%p6452 bra 	BB6_6261;

	shr.s32 	%r9466, %r231, 31;
	and.b32  	%r9467, %r9466, -2146435072;
	add.s32 	%r9468, %r9467, 2146435072;
	or.b32  	%r9469, %r9468, -2147483648;
	selp.b32	%r9470, %r9469, %r9468, %p197;
	mov.u32 	%r9471, 0;
	mov.b64 	%fd10092, {%r9471, %r9470};
	bra.uni 	BB6_6261;

BB6_4239:
	and.b32  	%r6423, %r153, 2147483647;
	setp.ne.s32	%p4358, %r6423, 2146435072;
	@%p4358 bra 	BB6_4240;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6424, %temp}, %fd2788;
	}
	setp.ne.s32	%p4359, %r6424, 0;
	mov.f64 	%fd9709, %fd9708;
	@%p4359 bra 	BB6_4244;

	shr.s32 	%r6425, %r156, 31;
	and.b32  	%r6426, %r6425, -2146435072;
	add.s32 	%r6427, %r6426, 2146435072;
	or.b32  	%r6428, %r6427, -2147483648;
	selp.b32	%r6429, %r6428, %r6427, %p88;
	mov.u32 	%r6430, 0;
	mov.b64 	%fd9709, {%r6430, %r6429};
	bra.uni 	BB6_4244;

BB6_533:
	and.b32  	%r1132, %r69, 2147483647;
	setp.ne.s32	%p789, %r1132, 2146435072;
	@%p789 bra 	BB6_534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1133, %temp}, %fd433;
	}
	setp.ne.s32	%p790, %r1133, 0;
	mov.f64 	%fd9005, %fd9004;
	@%p790 bra 	BB6_538;

	shr.s32 	%r1134, %r63, 31;
	and.b32  	%r1135, %r1134, -2146435072;
	add.s32 	%r1136, %r1135, 2146435072;
	or.b32  	%r1137, %r1136, -2147483648;
	selp.b32	%r1138, %r1137, %r1136, %p33;
	mov.u32 	%r1139, 0;
	mov.b64 	%fd9005, {%r1139, %r1138};
	bra.uni 	BB6_538;

BB6_6272:
	and.b32  	%r9488, %r254, 2147483647;
	setp.ne.s32	%p6468, %r9488, 2146435072;
	@%p6468 bra 	BB6_6273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9489, %temp}, %fd4171;
	}
	setp.ne.s32	%p6469, %r9489, 0;
	mov.f64 	%fd10095, %fd10094;
	@%p6469 bra 	BB6_6277;

	shr.s32 	%r9490, %r249, 31;
	and.b32  	%r9491, %r9490, -2146435072;
	add.s32 	%r9492, %r9491, 2146435072;
	or.b32  	%r9493, %r9492, -2147483648;
	selp.b32	%r9494, %r9493, %r9492, %p198;
	mov.u32 	%r9495, 0;
	mov.b64 	%fd10095, {%r9495, %r9494};
	bra.uni 	BB6_6277;

BB6_4255:
	and.b32  	%r6449, %r153, 2147483647;
	setp.ne.s32	%p4375, %r6449, 2146435072;
	@%p4375 bra 	BB6_4256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6450, %temp}, %fd2788;
	}
	setp.ne.s32	%p4376, %r6450, 0;
	mov.f64 	%fd9712, %fd9711;
	@%p4376 bra 	BB6_4260;

	shr.s32 	%r6451, %r157, 31;
	and.b32  	%r6452, %r6451, -2146435072;
	add.s32 	%r6453, %r6452, 2146435072;
	or.b32  	%r6454, %r6453, -2147483648;
	selp.b32	%r6455, %r6454, %r6453, %p89;
	mov.u32 	%r6456, 0;
	mov.b64 	%fd9712, {%r6456, %r6455};
	bra.uni 	BB6_4260;

BB6_549:
	and.b32  	%r1156, %r69, 2147483647;
	setp.ne.s32	%p806, %r1156, 2146435072;
	@%p806 bra 	BB6_550;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1157, %temp}, %fd433;
	}
	setp.ne.s32	%p807, %r1157, 0;
	mov.f64 	%fd9008, %fd9007;
	@%p807 bra 	BB6_554;

	shr.s32 	%r1158, %r67, 31;
	and.b32  	%r1159, %r1158, -2146435072;
	add.s32 	%r1160, %r1159, 2146435072;
	or.b32  	%r1161, %r1160, -2147483648;
	selp.b32	%r1162, %r1161, %r1160, %p34;
	mov.u32 	%r1163, 0;
	mov.b64 	%fd9008, {%r1163, %r1162};
	bra.uni 	BB6_554;

BB6_6288:
	and.b32  	%r9512, %r254, 2147483647;
	setp.ne.s32	%p6485, %r9512, 2146435072;
	@%p6485 bra 	BB6_6289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9513, %temp}, %fd4171;
	}
	setp.ne.s32	%p6486, %r9513, 0;
	mov.f64 	%fd10098, %fd10097;
	@%p6486 bra 	BB6_6293;

	shr.s32 	%r9514, %r252, 31;
	and.b32  	%r9515, %r9514, -2146435072;
	add.s32 	%r9516, %r9515, 2146435072;
	or.b32  	%r9517, %r9516, -2147483648;
	selp.b32	%r9518, %r9517, %r9516, %p199;
	mov.u32 	%r9519, 0;
	mov.b64 	%fd10098, {%r9519, %r9518};
	bra.uni 	BB6_6293;

BB6_4271:
	and.b32  	%r6473, %r158, 2147483647;
	setp.ne.s32	%p4392, %r6473, 2146435072;
	@%p4392 bra 	BB6_4272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6474, %temp}, %fd2834;
	}
	setp.ne.s32	%p4393, %r6474, 0;
	mov.f64 	%fd9715, %fd9714;
	@%p4393 bra 	BB6_4276;

	shr.s32 	%r6475, %r154, 31;
	and.b32  	%r6476, %r6475, -2146435072;
	add.s32 	%r6477, %r6476, 2146435072;
	or.b32  	%r6478, %r6477, -2147483648;
	selp.b32	%r6479, %r6478, %r6477, %p90;
	mov.u32 	%r6480, 0;
	mov.b64 	%fd9715, {%r6480, %r6479};
	bra.uni 	BB6_4276;

BB6_565:
	and.b32  	%r1182, %r69, 2147483647;
	setp.ne.s32	%p823, %r1182, 2146435072;
	@%p823 bra 	BB6_566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1183, %temp}, %fd433;
	}
	setp.ne.s32	%p824, %r1183, 0;
	mov.f64 	%fd9011, %fd9010;
	@%p824 bra 	BB6_570;

	shr.s32 	%r1184, %r70, 31;
	and.b32  	%r1185, %r1184, -2146435072;
	add.s32 	%r1186, %r1185, 2146435072;
	or.b32  	%r1187, %r1186, -2147483648;
	selp.b32	%r1188, %r1187, %r1186, %p35;
	mov.u32 	%r1189, 0;
	mov.b64 	%fd9011, {%r1189, %r1188};
	bra.uni 	BB6_570;

BB6_6304:
	and.b32  	%r9538, %r254, 2147483647;
	setp.ne.s32	%p6502, %r9538, 2146435072;
	@%p6502 bra 	BB6_6305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9539, %temp}, %fd4171;
	}
	setp.ne.s32	%p6503, %r9539, 0;
	mov.f64 	%fd10101, %fd10100;
	@%p6503 bra 	BB6_6309;

	shr.s32 	%r9540, %r255, 31;
	and.b32  	%r9541, %r9540, -2146435072;
	add.s32 	%r9542, %r9541, 2146435072;
	or.b32  	%r9543, %r9542, -2147483648;
	selp.b32	%r9544, %r9543, %r9542, %p200;
	mov.u32 	%r9545, 0;
	mov.b64 	%fd10101, {%r9545, %r9544};
	bra.uni 	BB6_6309;

BB6_4287:
	and.b32  	%r6497, %r158, 2147483647;
	setp.ne.s32	%p4409, %r6497, 2146435072;
	@%p4409 bra 	BB6_4288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6498, %temp}, %fd2834;
	}
	setp.ne.s32	%p4410, %r6498, 0;
	mov.f64 	%fd9718, %fd9717;
	@%p4410 bra 	BB6_4292;

	shr.s32 	%r6499, %r155, 31;
	and.b32  	%r6500, %r6499, -2146435072;
	add.s32 	%r6501, %r6500, 2146435072;
	or.b32  	%r6502, %r6501, -2147483648;
	selp.b32	%r6503, %r6502, %r6501, %p91;
	mov.u32 	%r6504, 0;
	mov.b64 	%fd9718, {%r6504, %r6503};
	bra.uni 	BB6_4292;

BB6_581:
	and.b32  	%r1208, %r69, 2147483647;
	setp.ne.s32	%p840, %r1208, 2146435072;
	@%p840 bra 	BB6_582;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1209, %temp}, %fd433;
	}
	setp.ne.s32	%p841, %r1209, 0;
	mov.f64 	%fd9014, %fd9013;
	@%p841 bra 	BB6_586;

	shr.s32 	%r1210, %r71, 31;
	and.b32  	%r1211, %r1210, -2146435072;
	add.s32 	%r1212, %r1211, 2146435072;
	or.b32  	%r1213, %r1212, -2147483648;
	selp.b32	%r1214, %r1213, %r1212, %p36;
	mov.u32 	%r1215, 0;
	mov.b64 	%fd9014, {%r1215, %r1214};
	bra.uni 	BB6_586;

BB6_6320:
	and.b32  	%r9564, %r254, 2147483647;
	setp.ne.s32	%p6519, %r9564, 2146435072;
	@%p6519 bra 	BB6_6321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9565, %temp}, %fd4171;
	}
	setp.ne.s32	%p6520, %r9565, 0;
	mov.f64 	%fd10104, %fd10103;
	@%p6520 bra 	BB6_6325;

	shr.s32 	%r9566, %r256, 31;
	and.b32  	%r9567, %r9566, -2146435072;
	add.s32 	%r9568, %r9567, 2146435072;
	or.b32  	%r9569, %r9568, -2147483648;
	selp.b32	%r9570, %r9569, %r9568, %p201;
	mov.u32 	%r9571, 0;
	mov.b64 	%fd10104, {%r9571, %r9570};
	bra.uni 	BB6_6325;

BB6_4303:
	and.b32  	%r6521, %r158, 2147483647;
	setp.ne.s32	%p4426, %r6521, 2146435072;
	@%p4426 bra 	BB6_4304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6522, %temp}, %fd2834;
	}
	setp.ne.s32	%p4427, %r6522, 0;
	mov.f64 	%fd9721, %fd9720;
	@%p4427 bra 	BB6_4308;

	shr.s32 	%r6523, %r156, 31;
	and.b32  	%r6524, %r6523, -2146435072;
	add.s32 	%r6525, %r6524, 2146435072;
	or.b32  	%r6526, %r6525, -2147483648;
	selp.b32	%r6527, %r6526, %r6525, %p92;
	mov.u32 	%r6528, 0;
	mov.b64 	%fd9721, {%r6528, %r6527};
	bra.uni 	BB6_4308;

BB6_597:
	and.b32  	%r1234, %r69, 2147483647;
	setp.ne.s32	%p857, %r1234, 2146435072;
	@%p857 bra 	BB6_598;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1235, %temp}, %fd433;
	}
	setp.ne.s32	%p858, %r1235, 0;
	mov.f64 	%fd9017, %fd9016;
	@%p858 bra 	BB6_602;

	shr.s32 	%r1236, %r72, 31;
	and.b32  	%r1237, %r1236, -2146435072;
	add.s32 	%r1238, %r1237, 2146435072;
	or.b32  	%r1239, %r1238, -2147483648;
	selp.b32	%r1240, %r1239, %r1238, %p37;
	mov.u32 	%r1241, 0;
	mov.b64 	%fd9017, {%r1241, %r1240};
	bra.uni 	BB6_602;

BB6_6336:
	and.b32  	%r9590, %r254, 2147483647;
	setp.ne.s32	%p6536, %r9590, 2146435072;
	@%p6536 bra 	BB6_6337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9591, %temp}, %fd4171;
	}
	setp.ne.s32	%p6537, %r9591, 0;
	mov.f64 	%fd10107, %fd10106;
	@%p6537 bra 	BB6_6341;

	shr.s32 	%r9592, %r257, 31;
	and.b32  	%r9593, %r9592, -2146435072;
	add.s32 	%r9594, %r9593, 2146435072;
	or.b32  	%r9595, %r9594, -2147483648;
	selp.b32	%r9596, %r9595, %r9594, %p202;
	mov.u32 	%r9597, 0;
	mov.b64 	%fd10107, {%r9597, %r9596};
	bra.uni 	BB6_6341;

BB6_4319:
	and.b32  	%r6545, %r158, 2147483647;
	setp.ne.s32	%p4443, %r6545, 2146435072;
	@%p4443 bra 	BB6_4320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6546, %temp}, %fd2834;
	}
	setp.ne.s32	%p4444, %r6546, 0;
	mov.f64 	%fd9724, %fd9723;
	@%p4444 bra 	BB6_4324;

	shr.s32 	%r6547, %r157, 31;
	and.b32  	%r6548, %r6547, -2146435072;
	add.s32 	%r6549, %r6548, 2146435072;
	or.b32  	%r6550, %r6549, -2147483648;
	selp.b32	%r6551, %r6550, %r6549, %p93;
	mov.u32 	%r6552, 0;
	mov.b64 	%fd9724, {%r6552, %r6551};
	bra.uni 	BB6_4324;

BB6_613:
	and.b32  	%r1260, %r69, 2147483647;
	setp.ne.s32	%p874, %r1260, 2146435072;
	@%p874 bra 	BB6_614;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1261, %temp}, %fd433;
	}
	setp.ne.s32	%p875, %r1261, 0;
	mov.f64 	%fd9020, %fd9019;
	@%p875 bra 	BB6_618;

	shr.s32 	%r1262, %r73, 31;
	and.b32  	%r1263, %r1262, -2146435072;
	add.s32 	%r1264, %r1263, 2146435072;
	or.b32  	%r1265, %r1264, -2147483648;
	selp.b32	%r1266, %r1265, %r1264, %p38;
	mov.u32 	%r1267, 0;
	mov.b64 	%fd9020, {%r1267, %r1266};
	bra.uni 	BB6_618;

BB6_6352:
	and.b32  	%r9616, %r254, 2147483647;
	setp.ne.s32	%p6553, %r9616, 2146435072;
	@%p6553 bra 	BB6_6353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9617, %temp}, %fd4171;
	}
	setp.ne.s32	%p6554, %r9617, 0;
	mov.f64 	%fd10110, %fd10109;
	@%p6554 bra 	BB6_6357;

	shr.s32 	%r9618, %r258, 31;
	and.b32  	%r9619, %r9618, -2146435072;
	add.s32 	%r9620, %r9619, 2146435072;
	or.b32  	%r9621, %r9620, -2147483648;
	selp.b32	%r9622, %r9621, %r9620, %p203;
	mov.u32 	%r9623, 0;
	mov.b64 	%fd10110, {%r9623, %r9622};
	bra.uni 	BB6_6357;

BB6_629:
	and.b32  	%r1286, %r69, 2147483647;
	setp.ne.s32	%p891, %r1286, 2146435072;
	@%p891 bra 	BB6_630;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1287, %temp}, %fd433;
	}
	setp.ne.s32	%p892, %r1287, 0;
	mov.f64 	%fd9023, %fd9022;
	@%p892 bra 	BB6_634;

	shr.s32 	%r1288, %r74, 31;
	and.b32  	%r1289, %r1288, -2146435072;
	add.s32 	%r1290, %r1289, 2146435072;
	or.b32  	%r1291, %r1290, -2147483648;
	selp.b32	%r1292, %r1291, %r1290, %p39;
	mov.u32 	%r1293, 0;
	mov.b64 	%fd9023, {%r1293, %r1292};
	bra.uni 	BB6_634;

BB6_6368:
	and.b32  	%r9642, %r254, 2147483647;
	setp.ne.s32	%p6570, %r9642, 2146435072;
	@%p6570 bra 	BB6_6369;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9643, %temp}, %fd4171;
	}
	setp.ne.s32	%p6571, %r9643, 0;
	mov.f64 	%fd10113, %fd10112;
	@%p6571 bra 	BB6_6373;

	shr.s32 	%r9644, %r259, 31;
	and.b32  	%r9645, %r9644, -2146435072;
	add.s32 	%r9646, %r9645, 2146435072;
	or.b32  	%r9647, %r9646, -2147483648;
	selp.b32	%r9648, %r9647, %r9646, %p204;
	mov.u32 	%r9649, 0;
	mov.b64 	%fd10113, {%r9649, %r9648};
	bra.uni 	BB6_6373;

BB6_645:
	and.b32  	%r1308, %r62, 2147483647;
	setp.ne.s32	%p906, %r1308, 2146435072;
	@%p906 bra 	BB6_646;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1309, %temp}, %fd7;
	}
	setp.ne.s32	%p907, %r1309, 0;
	mov.f64 	%fd9026, %fd9025;
	@%p907 bra 	BB6_650;

	shr.s32 	%r1310, %r63, 31;
	and.b32  	%r1311, %r1310, -2146435072;
	add.s32 	%r1312, %r1311, 2146435072;
	or.b32  	%r1313, %r1312, -2147483648;
	selp.b32	%r1314, %r1313, %r1312, %p29;
	mov.u32 	%r1315, 0;
	mov.b64 	%fd9026, {%r1315, %r1314};
	bra.uni 	BB6_650;

BB6_6384:
	and.b32  	%r9664, %r248, 2147483647;
	setp.ne.s32	%p6585, %r9664, 2146435072;
	@%p6585 bra 	BB6_6385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9665, %temp}, %fd7;
	}
	setp.ne.s32	%p6586, %r9665, 0;
	mov.f64 	%fd10116, %fd10115;
	@%p6586 bra 	BB6_6389;

	shr.s32 	%r9666, %r249, 31;
	and.b32  	%r9667, %r9666, -2146435072;
	add.s32 	%r9668, %r9667, 2146435072;
	or.b32  	%r9669, %r9668, -2147483648;
	selp.b32	%r9670, %r9669, %r9668, %p194;
	mov.u32 	%r9671, 0;
	mov.b64 	%fd10116, {%r9671, %r9670};
	bra.uni 	BB6_6389;

BB6_661:
	and.b32  	%r1330, %r62, 2147483647;
	setp.ne.s32	%p921, %r1330, 2146435072;
	@%p921 bra 	BB6_662;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1331, %temp}, %fd7;
	}
	setp.ne.s32	%p922, %r1331, 0;
	mov.f64 	%fd9029, %fd9028;
	@%p922 bra 	BB6_666;

	shr.s32 	%r1332, %r65, 31;
	and.b32  	%r1333, %r1332, -2146435072;
	add.s32 	%r1334, %r1333, 2146435072;
	or.b32  	%r1335, %r1334, -2147483648;
	selp.b32	%r1336, %r1335, %r1334, %p30;
	mov.u32 	%r1337, 0;
	mov.b64 	%fd9029, {%r1337, %r1336};
	bra.uni 	BB6_666;

BB6_6400:
	and.b32  	%r9686, %r248, 2147483647;
	setp.ne.s32	%p6600, %r9686, 2146435072;
	@%p6600 bra 	BB6_6401;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9687, %temp}, %fd7;
	}
	setp.ne.s32	%p6601, %r9687, 0;
	mov.f64 	%fd10119, %fd10118;
	@%p6601 bra 	BB6_6405;

	shr.s32 	%r9688, %r231, 31;
	and.b32  	%r9689, %r9688, -2146435072;
	add.s32 	%r9690, %r9689, 2146435072;
	or.b32  	%r9691, %r9690, -2147483648;
	selp.b32	%r9692, %r9691, %r9690, %p195;
	mov.u32 	%r9693, 0;
	mov.b64 	%fd10119, {%r9693, %r9692};
	bra.uni 	BB6_6405;

BB6_677:
	and.b32  	%r1352, %r62, 2147483647;
	setp.ne.s32	%p936, %r1352, 2146435072;
	@%p936 bra 	BB6_678;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1353, %temp}, %fd7;
	}
	setp.ne.s32	%p937, %r1353, 0;
	mov.f64 	%fd9032, %fd9031;
	@%p937 bra 	BB6_682;

	shr.s32 	%r1354, %r67, 31;
	and.b32  	%r1355, %r1354, -2146435072;
	add.s32 	%r1356, %r1355, 2146435072;
	or.b32  	%r1357, %r1356, -2147483648;
	selp.b32	%r1358, %r1357, %r1356, %p31;
	mov.u32 	%r1359, 0;
	mov.b64 	%fd9032, {%r1359, %r1358};
	bra.uni 	BB6_682;

BB6_6416:
	and.b32  	%r9708, %r248, 2147483647;
	setp.ne.s32	%p6615, %r9708, 2146435072;
	@%p6615 bra 	BB6_6417;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9709, %temp}, %fd7;
	}
	setp.ne.s32	%p6616, %r9709, 0;
	mov.f64 	%fd10122, %fd10121;
	@%p6616 bra 	BB6_6421;

	shr.s32 	%r9710, %r252, 31;
	and.b32  	%r9711, %r9710, -2146435072;
	add.s32 	%r9712, %r9711, 2146435072;
	or.b32  	%r9713, %r9712, -2147483648;
	selp.b32	%r9714, %r9713, %r9712, %p196;
	mov.u32 	%r9715, 0;
	mov.b64 	%fd10122, {%r9715, %r9714};
	bra.uni 	BB6_6421;

BB6_693:
	and.b32  	%r1376, %r75, 2147483647;
	setp.ne.s32	%p953, %r1376, 2146435072;
	@%p953 bra 	BB6_694;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1377, %temp}, %fd432;
	}
	setp.ne.s32	%p954, %r1377, 0;
	mov.f64 	%fd9035, %fd9034;
	@%p954 bra 	BB6_698;

	shr.s32 	%r1378, %r65, 31;
	and.b32  	%r1379, %r1378, -2146435072;
	add.s32 	%r1380, %r1379, 2146435072;
	or.b32  	%r1381, %r1380, -2147483648;
	selp.b32	%r1382, %r1381, %r1380, %p40;
	mov.u32 	%r1383, 0;
	mov.b64 	%fd9035, {%r1383, %r1382};
	bra.uni 	BB6_698;

BB6_6432:
	and.b32  	%r9732, %r260, 2147483647;
	setp.ne.s32	%p6632, %r9732, 2146435072;
	@%p6632 bra 	BB6_6433;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9733, %temp}, %fd4170;
	}
	setp.ne.s32	%p6633, %r9733, 0;
	mov.f64 	%fd10125, %fd10124;
	@%p6633 bra 	BB6_6437;

	shr.s32 	%r9734, %r231, 31;
	and.b32  	%r9735, %r9734, -2146435072;
	add.s32 	%r9736, %r9735, 2146435072;
	or.b32  	%r9737, %r9736, -2147483648;
	selp.b32	%r9738, %r9737, %r9736, %p205;
	mov.u32 	%r9739, 0;
	mov.b64 	%fd10125, {%r9739, %r9738};
	bra.uni 	BB6_6437;

BB6_709:
	and.b32  	%r1400, %r75, 2147483647;
	setp.ne.s32	%p970, %r1400, 2146435072;
	@%p970 bra 	BB6_710;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1401, %temp}, %fd432;
	}
	setp.ne.s32	%p971, %r1401, 0;
	mov.f64 	%fd9038, %fd9037;
	@%p971 bra 	BB6_714;

	shr.s32 	%r1402, %r63, 31;
	and.b32  	%r1403, %r1402, -2146435072;
	add.s32 	%r1404, %r1403, 2146435072;
	or.b32  	%r1405, %r1404, -2147483648;
	selp.b32	%r1406, %r1405, %r1404, %p41;
	mov.u32 	%r1407, 0;
	mov.b64 	%fd9038, {%r1407, %r1406};
	bra.uni 	BB6_714;

BB6_6448:
	and.b32  	%r9756, %r260, 2147483647;
	setp.ne.s32	%p6649, %r9756, 2146435072;
	@%p6649 bra 	BB6_6449;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9757, %temp}, %fd4170;
	}
	setp.ne.s32	%p6650, %r9757, 0;
	mov.f64 	%fd10128, %fd10127;
	@%p6650 bra 	BB6_6453;

	shr.s32 	%r9758, %r249, 31;
	and.b32  	%r9759, %r9758, -2146435072;
	add.s32 	%r9760, %r9759, 2146435072;
	or.b32  	%r9761, %r9760, -2147483648;
	selp.b32	%r9762, %r9761, %r9760, %p206;
	mov.u32 	%r9763, 0;
	mov.b64 	%fd10128, {%r9763, %r9762};
	bra.uni 	BB6_6453;

BB6_725:
	and.b32  	%r1424, %r75, 2147483647;
	setp.ne.s32	%p987, %r1424, 2146435072;
	@%p987 bra 	BB6_726;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1425, %temp}, %fd432;
	}
	setp.ne.s32	%p988, %r1425, 0;
	mov.f64 	%fd9041, %fd9040;
	@%p988 bra 	BB6_730;

	shr.s32 	%r1426, %r67, 31;
	and.b32  	%r1427, %r1426, -2146435072;
	add.s32 	%r1428, %r1427, 2146435072;
	or.b32  	%r1429, %r1428, -2147483648;
	selp.b32	%r1430, %r1429, %r1428, %p42;
	mov.u32 	%r1431, 0;
	mov.b64 	%fd9041, {%r1431, %r1430};
	bra.uni 	BB6_730;

BB6_6464:
	and.b32  	%r9780, %r260, 2147483647;
	setp.ne.s32	%p6666, %r9780, 2146435072;
	@%p6666 bra 	BB6_6465;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9781, %temp}, %fd4170;
	}
	setp.ne.s32	%p6667, %r9781, 0;
	mov.f64 	%fd10131, %fd10130;
	@%p6667 bra 	BB6_6469;

	shr.s32 	%r9782, %r252, 31;
	and.b32  	%r9783, %r9782, -2146435072;
	add.s32 	%r9784, %r9783, 2146435072;
	or.b32  	%r9785, %r9784, -2147483648;
	selp.b32	%r9786, %r9785, %r9784, %p207;
	mov.u32 	%r9787, 0;
	mov.b64 	%fd10131, {%r9787, %r9786};
	bra.uni 	BB6_6469;

BB6_741:
	and.b32  	%r1448, %r75, 2147483647;
	setp.ne.s32	%p1004, %r1448, 2146435072;
	@%p1004 bra 	BB6_742;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1449, %temp}, %fd432;
	}
	setp.ne.s32	%p1005, %r1449, 0;
	mov.f64 	%fd9044, %fd9043;
	@%p1005 bra 	BB6_746;

	shr.s32 	%r1450, %r70, 31;
	and.b32  	%r1451, %r1450, -2146435072;
	add.s32 	%r1452, %r1451, 2146435072;
	or.b32  	%r1453, %r1452, -2147483648;
	selp.b32	%r1454, %r1453, %r1452, %p43;
	mov.u32 	%r1455, 0;
	mov.b64 	%fd9044, {%r1455, %r1454};
	bra.uni 	BB6_746;

BB6_6480:
	and.b32  	%r9804, %r260, 2147483647;
	setp.ne.s32	%p6683, %r9804, 2146435072;
	@%p6683 bra 	BB6_6481;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9805, %temp}, %fd4170;
	}
	setp.ne.s32	%p6684, %r9805, 0;
	mov.f64 	%fd10134, %fd10133;
	@%p6684 bra 	BB6_6485;

	shr.s32 	%r9806, %r255, 31;
	and.b32  	%r9807, %r9806, -2146435072;
	add.s32 	%r9808, %r9807, 2146435072;
	or.b32  	%r9809, %r9808, -2147483648;
	selp.b32	%r9810, %r9809, %r9808, %p208;
	mov.u32 	%r9811, 0;
	mov.b64 	%fd10134, {%r9811, %r9810};
	bra.uni 	BB6_6485;

BB6_757:
	and.b32  	%r1472, %r75, 2147483647;
	setp.ne.s32	%p1021, %r1472, 2146435072;
	@%p1021 bra 	BB6_758;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1473, %temp}, %fd432;
	}
	setp.ne.s32	%p1022, %r1473, 0;
	mov.f64 	%fd9047, %fd9046;
	@%p1022 bra 	BB6_762;

	shr.s32 	%r1474, %r71, 31;
	and.b32  	%r1475, %r1474, -2146435072;
	add.s32 	%r1476, %r1475, 2146435072;
	or.b32  	%r1477, %r1476, -2147483648;
	selp.b32	%r1478, %r1477, %r1476, %p44;
	mov.u32 	%r1479, 0;
	mov.b64 	%fd9047, {%r1479, %r1478};
	bra.uni 	BB6_762;

BB6_6496:
	and.b32  	%r9828, %r260, 2147483647;
	setp.ne.s32	%p6700, %r9828, 2146435072;
	@%p6700 bra 	BB6_6497;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9829, %temp}, %fd4170;
	}
	setp.ne.s32	%p6701, %r9829, 0;
	mov.f64 	%fd10137, %fd10136;
	@%p6701 bra 	BB6_6501;

	shr.s32 	%r9830, %r256, 31;
	and.b32  	%r9831, %r9830, -2146435072;
	add.s32 	%r9832, %r9831, 2146435072;
	or.b32  	%r9833, %r9832, -2147483648;
	selp.b32	%r9834, %r9833, %r9832, %p209;
	mov.u32 	%r9835, 0;
	mov.b64 	%fd10137, {%r9835, %r9834};
	bra.uni 	BB6_6501;

BB6_773:
	and.b32  	%r1496, %r75, 2147483647;
	setp.ne.s32	%p1038, %r1496, 2146435072;
	@%p1038 bra 	BB6_774;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1497, %temp}, %fd432;
	}
	setp.ne.s32	%p1039, %r1497, 0;
	mov.f64 	%fd9050, %fd9049;
	@%p1039 bra 	BB6_778;

	shr.s32 	%r1498, %r72, 31;
	and.b32  	%r1499, %r1498, -2146435072;
	add.s32 	%r1500, %r1499, 2146435072;
	or.b32  	%r1501, %r1500, -2147483648;
	selp.b32	%r1502, %r1501, %r1500, %p45;
	mov.u32 	%r1503, 0;
	mov.b64 	%fd9050, {%r1503, %r1502};
	bra.uni 	BB6_778;

BB6_6512:
	and.b32  	%r9852, %r260, 2147483647;
	setp.ne.s32	%p6717, %r9852, 2146435072;
	@%p6717 bra 	BB6_6513;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9853, %temp}, %fd4170;
	}
	setp.ne.s32	%p6718, %r9853, 0;
	mov.f64 	%fd10140, %fd10139;
	@%p6718 bra 	BB6_6517;

	shr.s32 	%r9854, %r257, 31;
	and.b32  	%r9855, %r9854, -2146435072;
	add.s32 	%r9856, %r9855, 2146435072;
	or.b32  	%r9857, %r9856, -2147483648;
	selp.b32	%r9858, %r9857, %r9856, %p210;
	mov.u32 	%r9859, 0;
	mov.b64 	%fd10140, {%r9859, %r9858};
	bra.uni 	BB6_6517;

BB6_789:
	and.b32  	%r1520, %r75, 2147483647;
	setp.ne.s32	%p1055, %r1520, 2146435072;
	@%p1055 bra 	BB6_790;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1521, %temp}, %fd432;
	}
	setp.ne.s32	%p1056, %r1521, 0;
	mov.f64 	%fd9053, %fd9052;
	@%p1056 bra 	BB6_794;

	shr.s32 	%r1522, %r73, 31;
	and.b32  	%r1523, %r1522, -2146435072;
	add.s32 	%r1524, %r1523, 2146435072;
	or.b32  	%r1525, %r1524, -2147483648;
	selp.b32	%r1526, %r1525, %r1524, %p46;
	mov.u32 	%r1527, 0;
	mov.b64 	%fd9053, {%r1527, %r1526};
	bra.uni 	BB6_794;

BB6_6528:
	and.b32  	%r9876, %r260, 2147483647;
	setp.ne.s32	%p6734, %r9876, 2146435072;
	@%p6734 bra 	BB6_6529;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9877, %temp}, %fd4170;
	}
	setp.ne.s32	%p6735, %r9877, 0;
	mov.f64 	%fd10143, %fd10142;
	@%p6735 bra 	BB6_6533;

	shr.s32 	%r9878, %r258, 31;
	and.b32  	%r9879, %r9878, -2146435072;
	add.s32 	%r9880, %r9879, 2146435072;
	or.b32  	%r9881, %r9880, -2147483648;
	selp.b32	%r9882, %r9881, %r9880, %p211;
	mov.u32 	%r9883, 0;
	mov.b64 	%fd10143, {%r9883, %r9882};
	bra.uni 	BB6_6533;

BB6_805:
	and.b32  	%r1544, %r75, 2147483647;
	setp.ne.s32	%p1072, %r1544, 2146435072;
	@%p1072 bra 	BB6_806;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1545, %temp}, %fd432;
	}
	setp.ne.s32	%p1073, %r1545, 0;
	mov.f64 	%fd9056, %fd9055;
	@%p1073 bra 	BB6_810;

	shr.s32 	%r1546, %r74, 31;
	and.b32  	%r1547, %r1546, -2146435072;
	add.s32 	%r1548, %r1547, 2146435072;
	or.b32  	%r1549, %r1548, -2147483648;
	selp.b32	%r1550, %r1549, %r1548, %p47;
	mov.u32 	%r1551, 0;
	mov.b64 	%fd9056, {%r1551, %r1550};
	bra.uni 	BB6_810;

BB6_6544:
	and.b32  	%r9900, %r260, 2147483647;
	setp.ne.s32	%p6751, %r9900, 2146435072;
	@%p6751 bra 	BB6_6545;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9901, %temp}, %fd4170;
	}
	setp.ne.s32	%p6752, %r9901, 0;
	mov.f64 	%fd10146, %fd10145;
	@%p6752 bra 	BB6_6549;

	shr.s32 	%r9902, %r259, 31;
	and.b32  	%r9903, %r9902, -2146435072;
	add.s32 	%r9904, %r9903, 2146435072;
	or.b32  	%r9905, %r9904, -2147483648;
	selp.b32	%r9906, %r9905, %r9904, %p212;
	mov.u32 	%r9907, 0;
	mov.b64 	%fd10146, {%r9907, %r9906};
	bra.uni 	BB6_6549;

BB6_823:
	and.b32  	%r1570, %r76, 2147483647;
	setp.ne.s32	%p1089, %r1570, 2146435072;
	@%p1089 bra 	BB6_824;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1571, %temp}, %fd317;
	}
	setp.ne.s32	%p1090, %r1571, 0;
	mov.f64 	%fd9060, %fd9059;
	@%p1090 bra 	BB6_828;

	shr.s32 	%r1572, %r77, 31;
	and.b32  	%r1573, %r1572, -2146435072;
	add.s32 	%r1574, %r1573, 2146435072;
	or.b32  	%r1575, %r1574, -2147483648;
	selp.b32	%r1576, %r1575, %r1574, %p48;
	mov.u32 	%r1577, 0;
	mov.b64 	%fd9060, {%r1577, %r1576};
	bra.uni 	BB6_828;

BB6_6578:
	and.b32  	%r9948, %r261, 2147483647;
	setp.ne.s32	%p6784, %r9948, 2146435072;
	@%p6784 bra 	BB6_6579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9949, %temp}, %fd4101;
	}
	setp.ne.s32	%p6785, %r9949, 0;
	mov.f64 	%fd10153, %fd10152;
	@%p6785 bra 	BB6_6583;

	shr.s32 	%r9950, %r262, 31;
	and.b32  	%r9951, %r9950, -2146435072;
	add.s32 	%r9952, %r9951, 2146435072;
	or.b32  	%r9953, %r9952, -2147483648;
	selp.b32	%r9954, %r9953, %r9952, %p213;
	mov.u32 	%r9955, 0;
	mov.b64 	%fd10153, {%r9955, %r9954};
	bra.uni 	BB6_6583;

BB6_839:
	and.b32  	%r1596, %r76, 2147483647;
	setp.ne.s32	%p1105, %r1596, 2146435072;
	@%p1105 bra 	BB6_840;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1597, %temp}, %fd317;
	}
	setp.ne.s32	%p1106, %r1597, 0;
	mov.f64 	%fd9063, %fd9062;
	@%p1106 bra 	BB6_844;

	shr.s32 	%r1598, %r78, 31;
	and.b32  	%r1599, %r1598, -2146435072;
	add.s32 	%r1600, %r1599, 2146435072;
	or.b32  	%r1601, %r1600, -2147483648;
	selp.b32	%r1602, %r1601, %r1600, %p49;
	mov.u32 	%r1603, 0;
	mov.b64 	%fd9063, {%r1603, %r1602};
	bra.uni 	BB6_844;

BB6_6594:
	and.b32  	%r9974, %r261, 2147483647;
	setp.ne.s32	%p6800, %r9974, 2146435072;
	@%p6800 bra 	BB6_6595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9975, %temp}, %fd4101;
	}
	setp.ne.s32	%p6801, %r9975, 0;
	mov.f64 	%fd10156, %fd10155;
	@%p6801 bra 	BB6_6599;

	shr.s32 	%r9976, %r263, 31;
	and.b32  	%r9977, %r9976, -2146435072;
	add.s32 	%r9978, %r9977, 2146435072;
	or.b32  	%r9979, %r9978, -2147483648;
	selp.b32	%r9980, %r9979, %r9978, %p214;
	mov.u32 	%r9981, 0;
	mov.b64 	%fd10156, {%r9981, %r9980};
	bra.uni 	BB6_6599;

BB6_855:
	and.b32  	%r1622, %r76, 2147483647;
	setp.ne.s32	%p1122, %r1622, 2146435072;
	@%p1122 bra 	BB6_856;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1623, %temp}, %fd317;
	}
	setp.ne.s32	%p1123, %r1623, 0;
	mov.f64 	%fd9066, %fd9065;
	@%p1123 bra 	BB6_860;

	shr.s32 	%r1624, %r79, 31;
	and.b32  	%r1625, %r1624, -2146435072;
	add.s32 	%r1626, %r1625, 2146435072;
	or.b32  	%r1627, %r1626, -2147483648;
	selp.b32	%r1628, %r1627, %r1626, %p50;
	mov.u32 	%r1629, 0;
	mov.b64 	%fd9066, {%r1629, %r1628};
	bra.uni 	BB6_860;

BB6_6610:
	and.b32  	%r10000, %r261, 2147483647;
	setp.ne.s32	%p6817, %r10000, 2146435072;
	@%p6817 bra 	BB6_6611;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10001, %temp}, %fd4101;
	}
	setp.ne.s32	%p6818, %r10001, 0;
	mov.f64 	%fd10159, %fd10158;
	@%p6818 bra 	BB6_6615;

	shr.s32 	%r10002, %r264, 31;
	and.b32  	%r10003, %r10002, -2146435072;
	add.s32 	%r10004, %r10003, 2146435072;
	or.b32  	%r10005, %r10004, -2147483648;
	selp.b32	%r10006, %r10005, %r10004, %p215;
	mov.u32 	%r10007, 0;
	mov.b64 	%fd10159, {%r10007, %r10006};
	bra.uni 	BB6_6615;

BB6_871:
	and.b32  	%r1648, %r76, 2147483647;
	setp.ne.s32	%p1139, %r1648, 2146435072;
	@%p1139 bra 	BB6_872;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1649, %temp}, %fd317;
	}
	setp.ne.s32	%p1140, %r1649, 0;
	mov.f64 	%fd9069, %fd9068;
	@%p1140 bra 	BB6_876;

	shr.s32 	%r1650, %r80, 31;
	and.b32  	%r1651, %r1650, -2146435072;
	add.s32 	%r1652, %r1651, 2146435072;
	or.b32  	%r1653, %r1652, -2147483648;
	selp.b32	%r1654, %r1653, %r1652, %p51;
	mov.u32 	%r1655, 0;
	mov.b64 	%fd9069, {%r1655, %r1654};
	bra.uni 	BB6_876;

BB6_6626:
	and.b32  	%r10026, %r261, 2147483647;
	setp.ne.s32	%p6834, %r10026, 2146435072;
	@%p6834 bra 	BB6_6627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10027, %temp}, %fd4101;
	}
	setp.ne.s32	%p6835, %r10027, 0;
	mov.f64 	%fd10162, %fd10161;
	@%p6835 bra 	BB6_6631;

	shr.s32 	%r10028, %r265, 31;
	and.b32  	%r10029, %r10028, -2146435072;
	add.s32 	%r10030, %r10029, 2146435072;
	or.b32  	%r10031, %r10030, -2147483648;
	selp.b32	%r10032, %r10031, %r10030, %p216;
	mov.u32 	%r10033, 0;
	mov.b64 	%fd10162, {%r10033, %r10032};
	bra.uni 	BB6_6631;

BB6_887:
	and.b32  	%r1674, %r76, 2147483647;
	setp.ne.s32	%p1156, %r1674, 2146435072;
	@%p1156 bra 	BB6_888;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1675, %temp}, %fd317;
	}
	setp.ne.s32	%p1157, %r1675, 0;
	mov.f64 	%fd9072, %fd9071;
	@%p1157 bra 	BB6_892;

	shr.s32 	%r1676, %r81, 31;
	and.b32  	%r1677, %r1676, -2146435072;
	add.s32 	%r1678, %r1677, 2146435072;
	or.b32  	%r1679, %r1678, -2147483648;
	selp.b32	%r1680, %r1679, %r1678, %p52;
	mov.u32 	%r1681, 0;
	mov.b64 	%fd9072, {%r1681, %r1680};
	bra.uni 	BB6_892;

BB6_6642:
	and.b32  	%r10052, %r261, 2147483647;
	setp.ne.s32	%p6851, %r10052, 2146435072;
	@%p6851 bra 	BB6_6643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10053, %temp}, %fd4101;
	}
	setp.ne.s32	%p6852, %r10053, 0;
	mov.f64 	%fd10165, %fd10164;
	@%p6852 bra 	BB6_6647;

	shr.s32 	%r10054, %r266, 31;
	and.b32  	%r10055, %r10054, -2146435072;
	add.s32 	%r10056, %r10055, 2146435072;
	or.b32  	%r10057, %r10056, -2147483648;
	selp.b32	%r10058, %r10057, %r10056, %p217;
	mov.u32 	%r10059, 0;
	mov.b64 	%fd10165, {%r10059, %r10058};
	bra.uni 	BB6_6647;

BB6_921:
	and.b32  	%r1726, %r84, 2147483647;
	setp.ne.s32	%p1190, %r1726, 2146435072;
	@%p1190 bra 	BB6_922;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1727, %temp}, %fd375;
	}
	setp.ne.s32	%p1191, %r1727, 0;
	mov.f64 	%fd9079, %fd9078;
	@%p1191 bra 	BB6_926;

	shr.s32 	%r1728, %r85, 31;
	and.b32  	%r1729, %r1728, -2146435072;
	add.s32 	%r1730, %r1729, 2146435072;
	or.b32  	%r1731, %r1730, -2147483648;
	selp.b32	%r1732, %r1731, %r1730, %p54;
	mov.u32 	%r1733, 0;
	mov.b64 	%fd9079, {%r1733, %r1732};
	bra.uni 	BB6_926;

BB6_6676:
	and.b32  	%r10099, %r267, 2147483647;
	setp.ne.s32	%p6883, %r10099, 2146435072;
	@%p6883 bra 	BB6_6677;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10100, %temp}, %fd7;
	}
	setp.ne.s32	%p6884, %r10100, 0;
	mov.f64 	%fd10172, %fd10171;
	@%p6884 bra 	BB6_6681;

	shr.s32 	%r10101, %r268, 31;
	and.b32  	%r10102, %r10101, -2146435072;
	add.s32 	%r10103, %r10102, 2146435072;
	or.b32  	%r10104, %r10103, -2147483648;
	selp.b32	%r10105, %r10104, %r10103, %p218;
	mov.u32 	%r10106, 0;
	mov.b64 	%fd10172, {%r10106, %r10105};
	bra.uni 	BB6_6681;

BB6_937:
	and.b32  	%r1750, %r84, 2147483647;
	setp.ne.s32	%p1206, %r1750, 2146435072;
	@%p1206 bra 	BB6_938;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1751, %temp}, %fd375;
	}
	setp.ne.s32	%p1207, %r1751, 0;
	mov.f64 	%fd9082, %fd9081;
	@%p1207 bra 	BB6_942;

	shr.s32 	%r1752, %r82, 31;
	and.b32  	%r1753, %r1752, -2146435072;
	add.s32 	%r1754, %r1753, 2146435072;
	or.b32  	%r1755, %r1754, -2147483648;
	selp.b32	%r1756, %r1755, %r1754, %p55;
	mov.u32 	%r1757, 0;
	mov.b64 	%fd9082, {%r1757, %r1756};
	bra.uni 	BB6_942;

BB6_6692:
	and.b32  	%r10122, %r267, 2147483647;
	setp.ne.s32	%p6900, %r10122, 2146435072;
	@%p6900 bra 	BB6_6693;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10123, %temp}, %fd7;
	}
	setp.ne.s32	%p6901, %r10123, 0;
	mov.f64 	%fd10175, %fd10174;
	@%p6901 bra 	BB6_6697;

	shr.s32 	%r10124, %r231, 31;
	and.b32  	%r10125, %r10124, -2146435072;
	add.s32 	%r10126, %r10125, 2146435072;
	or.b32  	%r10127, %r10126, -2147483648;
	selp.b32	%r10128, %r10127, %r10126, %p219;
	mov.u32 	%r10129, 0;
	mov.b64 	%fd10175, {%r10129, %r10128};
	bra.uni 	BB6_6697;

BB6_953:
	and.b32  	%r1776, %r84, 2147483647;
	setp.ne.s32	%p1223, %r1776, 2146435072;
	@%p1223 bra 	BB6_954;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1777, %temp}, %fd375;
	}
	setp.ne.s32	%p1224, %r1777, 0;
	mov.f64 	%fd9085, %fd9084;
	@%p1224 bra 	BB6_958;

	shr.s32 	%r1778, %r86, 31;
	and.b32  	%r1779, %r1778, -2146435072;
	add.s32 	%r1780, %r1779, 2146435072;
	or.b32  	%r1781, %r1780, -2147483648;
	selp.b32	%r1782, %r1781, %r1780, %p56;
	mov.u32 	%r1783, 0;
	mov.b64 	%fd9085, {%r1783, %r1782};
	bra.uni 	BB6_958;

BB6_6708:
	and.b32  	%r10147, %r267, 2147483647;
	setp.ne.s32	%p6917, %r10147, 2146435072;
	@%p6917 bra 	BB6_6709;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10148, %temp}, %fd7;
	}
	setp.ne.s32	%p6918, %r10148, 0;
	mov.f64 	%fd10178, %fd10177;
	@%p6918 bra 	BB6_6713;

	shr.s32 	%r10149, %r271, 31;
	and.b32  	%r10150, %r10149, -2146435072;
	add.s32 	%r10151, %r10150, 2146435072;
	or.b32  	%r10152, %r10151, -2147483648;
	selp.b32	%r10153, %r10152, %r10151, %p220;
	mov.u32 	%r10154, 0;
	mov.b64 	%fd10178, {%r10154, %r10153};
	bra.uni 	BB6_6713;

BB6_969:
	and.b32  	%r1802, %r84, 2147483647;
	setp.ne.s32	%p1240, %r1802, 2146435072;
	@%p1240 bra 	BB6_970;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1803, %temp}, %fd375;
	}
	setp.ne.s32	%p1241, %r1803, 0;
	mov.f64 	%fd9088, %fd9087;
	@%p1241 bra 	BB6_974;

	shr.s32 	%r1804, %r87, 31;
	and.b32  	%r1805, %r1804, -2146435072;
	add.s32 	%r1806, %r1805, 2146435072;
	or.b32  	%r1807, %r1806, -2147483648;
	selp.b32	%r1808, %r1807, %r1806, %p57;
	mov.u32 	%r1809, 0;
	mov.b64 	%fd9088, {%r1809, %r1808};
	bra.uni 	BB6_974;

BB6_6724:
	and.b32  	%r10171, %r273, 2147483647;
	setp.ne.s32	%p6934, %r10171, 2146435072;
	@%p6934 bra 	BB6_6725;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10172, %temp}, %fd4171;
	}
	setp.ne.s32	%p6935, %r10172, 0;
	mov.f64 	%fd10181, %fd10180;
	@%p6935 bra 	BB6_6729;

	shr.s32 	%r10173, %r231, 31;
	and.b32  	%r10174, %r10173, -2146435072;
	add.s32 	%r10175, %r10174, 2146435072;
	or.b32  	%r10176, %r10175, -2147483648;
	selp.b32	%r10177, %r10176, %r10175, %p221;
	mov.u32 	%r10178, 0;
	mov.b64 	%fd10181, {%r10178, %r10177};
	bra.uni 	BB6_6729;

BB6_985:
	and.b32  	%r1828, %r84, 2147483647;
	setp.ne.s32	%p1257, %r1828, 2146435072;
	@%p1257 bra 	BB6_986;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1829, %temp}, %fd375;
	}
	setp.ne.s32	%p1258, %r1829, 0;
	mov.f64 	%fd9091, %fd9090;
	@%p1258 bra 	BB6_990;

	shr.s32 	%r1830, %r88, 31;
	and.b32  	%r1831, %r1830, -2146435072;
	add.s32 	%r1832, %r1831, 2146435072;
	or.b32  	%r1833, %r1832, -2147483648;
	selp.b32	%r1834, %r1833, %r1832, %p58;
	mov.u32 	%r1835, 0;
	mov.b64 	%fd9091, {%r1835, %r1834};
	bra.uni 	BB6_990;

BB6_6740:
	and.b32  	%r10195, %r273, 2147483647;
	setp.ne.s32	%p6951, %r10195, 2146435072;
	@%p6951 bra 	BB6_6741;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10196, %temp}, %fd4171;
	}
	setp.ne.s32	%p6952, %r10196, 0;
	mov.f64 	%fd10184, %fd10183;
	@%p6952 bra 	BB6_6745;

	shr.s32 	%r10197, %r268, 31;
	and.b32  	%r10198, %r10197, -2146435072;
	add.s32 	%r10199, %r10198, 2146435072;
	or.b32  	%r10200, %r10199, -2147483648;
	selp.b32	%r10201, %r10200, %r10199, %p222;
	mov.u32 	%r10202, 0;
	mov.b64 	%fd10184, {%r10202, %r10201};
	bra.uni 	BB6_6745;

BB6_6756:
	and.b32  	%r10219, %r273, 2147483647;
	setp.ne.s32	%p6968, %r10219, 2146435072;
	@%p6968 bra 	BB6_6757;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10220, %temp}, %fd4171;
	}
	setp.ne.s32	%p6969, %r10220, 0;
	mov.f64 	%fd10187, %fd10186;
	@%p6969 bra 	BB6_6761;

	shr.s32 	%r10221, %r271, 31;
	and.b32  	%r10222, %r10221, -2146435072;
	add.s32 	%r10223, %r10222, 2146435072;
	or.b32  	%r10224, %r10223, -2147483648;
	selp.b32	%r10225, %r10224, %r10223, %p223;
	mov.u32 	%r10226, 0;
	mov.b64 	%fd10187, {%r10226, %r10225};
	bra.uni 	BB6_6761;

BB6_6772:
	and.b32  	%r10245, %r273, 2147483647;
	setp.ne.s32	%p6985, %r10245, 2146435072;
	@%p6985 bra 	BB6_6773;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10246, %temp}, %fd4171;
	}
	setp.ne.s32	%p6986, %r10246, 0;
	mov.f64 	%fd10190, %fd10189;
	@%p6986 bra 	BB6_6777;

	shr.s32 	%r10247, %r274, 31;
	and.b32  	%r10248, %r10247, -2146435072;
	add.s32 	%r10249, %r10248, 2146435072;
	or.b32  	%r10250, %r10249, -2147483648;
	selp.b32	%r10251, %r10250, %r10249, %p224;
	mov.u32 	%r10252, 0;
	mov.b64 	%fd10190, {%r10252, %r10251};
	bra.uni 	BB6_6777;

BB6_6788:
	and.b32  	%r10271, %r273, 2147483647;
	setp.ne.s32	%p7002, %r10271, 2146435072;
	@%p7002 bra 	BB6_6789;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10272, %temp}, %fd4171;
	}
	setp.ne.s32	%p7003, %r10272, 0;
	mov.f64 	%fd10193, %fd10192;
	@%p7003 bra 	BB6_6793;

	shr.s32 	%r10273, %r275, 31;
	and.b32  	%r10274, %r10273, -2146435072;
	add.s32 	%r10275, %r10274, 2146435072;
	or.b32  	%r10276, %r10275, -2147483648;
	selp.b32	%r10277, %r10276, %r10275, %p225;
	mov.u32 	%r10278, 0;
	mov.b64 	%fd10193, {%r10278, %r10277};
	bra.uni 	BB6_6793;

BB6_6804:
	and.b32  	%r10297, %r273, 2147483647;
	setp.ne.s32	%p7019, %r10297, 2146435072;
	@%p7019 bra 	BB6_6805;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10298, %temp}, %fd4171;
	}
	setp.ne.s32	%p7020, %r10298, 0;
	mov.f64 	%fd10196, %fd10195;
	@%p7020 bra 	BB6_6809;

	shr.s32 	%r10299, %r276, 31;
	and.b32  	%r10300, %r10299, -2146435072;
	add.s32 	%r10301, %r10300, 2146435072;
	or.b32  	%r10302, %r10301, -2147483648;
	selp.b32	%r10303, %r10302, %r10301, %p226;
	mov.u32 	%r10304, 0;
	mov.b64 	%fd10196, {%r10304, %r10303};
	bra.uni 	BB6_6809;

BB6_6820:
	and.b32  	%r10323, %r273, 2147483647;
	setp.ne.s32	%p7036, %r10323, 2146435072;
	@%p7036 bra 	BB6_6821;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10324, %temp}, %fd4171;
	}
	setp.ne.s32	%p7037, %r10324, 0;
	mov.f64 	%fd10199, %fd10198;
	@%p7037 bra 	BB6_6825;

	shr.s32 	%r10325, %r277, 31;
	and.b32  	%r10326, %r10325, -2146435072;
	add.s32 	%r10327, %r10326, 2146435072;
	or.b32  	%r10328, %r10327, -2147483648;
	selp.b32	%r10329, %r10328, %r10327, %p227;
	mov.u32 	%r10330, 0;
	mov.b64 	%fd10199, {%r10330, %r10329};
	bra.uni 	BB6_6825;

BB6_6836:
	and.b32  	%r10349, %r273, 2147483647;
	setp.ne.s32	%p7053, %r10349, 2146435072;
	@%p7053 bra 	BB6_6837;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10350, %temp}, %fd4171;
	}
	setp.ne.s32	%p7054, %r10350, 0;
	mov.f64 	%fd10202, %fd10201;
	@%p7054 bra 	BB6_6841;

	shr.s32 	%r10351, %r278, 31;
	and.b32  	%r10352, %r10351, -2146435072;
	add.s32 	%r10353, %r10352, 2146435072;
	or.b32  	%r10354, %r10353, -2147483648;
	selp.b32	%r10355, %r10354, %r10353, %p228;
	mov.u32 	%r10356, 0;
	mov.b64 	%fd10202, {%r10356, %r10355};
	bra.uni 	BB6_6841;

BB6_6852:
	and.b32  	%r10371, %r267, 2147483647;
	setp.ne.s32	%p7068, %r10371, 2146435072;
	@%p7068 bra 	BB6_6853;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10372, %temp}, %fd7;
	}
	setp.ne.s32	%p7069, %r10372, 0;
	mov.f64 	%fd10205, %fd10204;
	@%p7069 bra 	BB6_6857;

	shr.s32 	%r10373, %r268, 31;
	and.b32  	%r10374, %r10373, -2146435072;
	add.s32 	%r10375, %r10374, 2146435072;
	or.b32  	%r10376, %r10375, -2147483648;
	selp.b32	%r10377, %r10376, %r10375, %p218;
	mov.u32 	%r10378, 0;
	mov.b64 	%fd10205, {%r10378, %r10377};
	bra.uni 	BB6_6857;

BB6_6868:
	and.b32  	%r10393, %r267, 2147483647;
	setp.ne.s32	%p7083, %r10393, 2146435072;
	@%p7083 bra 	BB6_6869;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10394, %temp}, %fd7;
	}
	setp.ne.s32	%p7084, %r10394, 0;
	mov.f64 	%fd10208, %fd10207;
	@%p7084 bra 	BB6_6873;

	shr.s32 	%r10395, %r231, 31;
	and.b32  	%r10396, %r10395, -2146435072;
	add.s32 	%r10397, %r10396, 2146435072;
	or.b32  	%r10398, %r10397, -2147483648;
	selp.b32	%r10399, %r10398, %r10397, %p219;
	mov.u32 	%r10400, 0;
	mov.b64 	%fd10208, {%r10400, %r10399};
	bra.uni 	BB6_6873;

BB6_6884:
	and.b32  	%r10415, %r267, 2147483647;
	setp.ne.s32	%p7098, %r10415, 2146435072;
	@%p7098 bra 	BB6_6885;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10416, %temp}, %fd7;
	}
	setp.ne.s32	%p7099, %r10416, 0;
	mov.f64 	%fd10211, %fd10210;
	@%p7099 bra 	BB6_6889;

	shr.s32 	%r10417, %r271, 31;
	and.b32  	%r10418, %r10417, -2146435072;
	add.s32 	%r10419, %r10418, 2146435072;
	or.b32  	%r10420, %r10419, -2147483648;
	selp.b32	%r10421, %r10420, %r10419, %p220;
	mov.u32 	%r10422, 0;
	mov.b64 	%fd10211, {%r10422, %r10421};
	bra.uni 	BB6_6889;

BB6_6900:
	and.b32  	%r10439, %r279, 2147483647;
	setp.ne.s32	%p7115, %r10439, 2146435072;
	@%p7115 bra 	BB6_6901;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10440, %temp}, %fd4170;
	}
	setp.ne.s32	%p7116, %r10440, 0;
	mov.f64 	%fd10214, %fd10213;
	@%p7116 bra 	BB6_6905;

	shr.s32 	%r10441, %r231, 31;
	and.b32  	%r10442, %r10441, -2146435072;
	add.s32 	%r10443, %r10442, 2146435072;
	or.b32  	%r10444, %r10443, -2147483648;
	selp.b32	%r10445, %r10444, %r10443, %p229;
	mov.u32 	%r10446, 0;
	mov.b64 	%fd10214, {%r10446, %r10445};
	bra.uni 	BB6_6905;

BB6_6916:
	and.b32  	%r10463, %r279, 2147483647;
	setp.ne.s32	%p7132, %r10463, 2146435072;
	@%p7132 bra 	BB6_6917;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10464, %temp}, %fd4170;
	}
	setp.ne.s32	%p7133, %r10464, 0;
	mov.f64 	%fd10217, %fd10216;
	@%p7133 bra 	BB6_6921;

	shr.s32 	%r10465, %r268, 31;
	and.b32  	%r10466, %r10465, -2146435072;
	add.s32 	%r10467, %r10466, 2146435072;
	or.b32  	%r10468, %r10467, -2147483648;
	selp.b32	%r10469, %r10468, %r10467, %p230;
	mov.u32 	%r10470, 0;
	mov.b64 	%fd10217, {%r10470, %r10469};
	bra.uni 	BB6_6921;

BB6_6932:
	and.b32  	%r10487, %r279, 2147483647;
	setp.ne.s32	%p7149, %r10487, 2146435072;
	@%p7149 bra 	BB6_6933;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10488, %temp}, %fd4170;
	}
	setp.ne.s32	%p7150, %r10488, 0;
	mov.f64 	%fd10220, %fd10219;
	@%p7150 bra 	BB6_6937;

	shr.s32 	%r10489, %r271, 31;
	and.b32  	%r10490, %r10489, -2146435072;
	add.s32 	%r10491, %r10490, 2146435072;
	or.b32  	%r10492, %r10491, -2147483648;
	selp.b32	%r10493, %r10492, %r10491, %p231;
	mov.u32 	%r10494, 0;
	mov.b64 	%fd10220, {%r10494, %r10493};
	bra.uni 	BB6_6937;

BB6_6948:
	and.b32  	%r10511, %r279, 2147483647;
	setp.ne.s32	%p7166, %r10511, 2146435072;
	@%p7166 bra 	BB6_6949;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10512, %temp}, %fd4170;
	}
	setp.ne.s32	%p7167, %r10512, 0;
	mov.f64 	%fd10223, %fd10222;
	@%p7167 bra 	BB6_6953;

	shr.s32 	%r10513, %r274, 31;
	and.b32  	%r10514, %r10513, -2146435072;
	add.s32 	%r10515, %r10514, 2146435072;
	or.b32  	%r10516, %r10515, -2147483648;
	selp.b32	%r10517, %r10516, %r10515, %p232;
	mov.u32 	%r10518, 0;
	mov.b64 	%fd10223, {%r10518, %r10517};
	bra.uni 	BB6_6953;

BB6_6964:
	and.b32  	%r10535, %r279, 2147483647;
	setp.ne.s32	%p7183, %r10535, 2146435072;
	@%p7183 bra 	BB6_6965;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10536, %temp}, %fd4170;
	}
	setp.ne.s32	%p7184, %r10536, 0;
	mov.f64 	%fd10226, %fd10225;
	@%p7184 bra 	BB6_6969;

	shr.s32 	%r10537, %r275, 31;
	and.b32  	%r10538, %r10537, -2146435072;
	add.s32 	%r10539, %r10538, 2146435072;
	or.b32  	%r10540, %r10539, -2147483648;
	selp.b32	%r10541, %r10540, %r10539, %p233;
	mov.u32 	%r10542, 0;
	mov.b64 	%fd10226, {%r10542, %r10541};
	bra.uni 	BB6_6969;

BB6_6980:
	and.b32  	%r10559, %r279, 2147483647;
	setp.ne.s32	%p7200, %r10559, 2146435072;
	@%p7200 bra 	BB6_6981;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10560, %temp}, %fd4170;
	}
	setp.ne.s32	%p7201, %r10560, 0;
	mov.f64 	%fd10229, %fd10228;
	@%p7201 bra 	BB6_6985;

	shr.s32 	%r10561, %r276, 31;
	and.b32  	%r10562, %r10561, -2146435072;
	add.s32 	%r10563, %r10562, 2146435072;
	or.b32  	%r10564, %r10563, -2147483648;
	selp.b32	%r10565, %r10564, %r10563, %p234;
	mov.u32 	%r10566, 0;
	mov.b64 	%fd10229, {%r10566, %r10565};
	bra.uni 	BB6_6985;

BB6_6996:
	and.b32  	%r10583, %r279, 2147483647;
	setp.ne.s32	%p7217, %r10583, 2146435072;
	@%p7217 bra 	BB6_6997;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10584, %temp}, %fd4170;
	}
	setp.ne.s32	%p7218, %r10584, 0;
	mov.f64 	%fd10232, %fd10231;
	@%p7218 bra 	BB6_7001;

	shr.s32 	%r10585, %r277, 31;
	and.b32  	%r10586, %r10585, -2146435072;
	add.s32 	%r10587, %r10586, 2146435072;
	or.b32  	%r10588, %r10587, -2147483648;
	selp.b32	%r10589, %r10588, %r10587, %p235;
	mov.u32 	%r10590, 0;
	mov.b64 	%fd10232, {%r10590, %r10589};
	bra.uni 	BB6_7001;

BB6_7012:
	and.b32  	%r10607, %r279, 2147483647;
	setp.ne.s32	%p7234, %r10607, 2146435072;
	@%p7234 bra 	BB6_7013;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10608, %temp}, %fd4170;
	}
	setp.ne.s32	%p7235, %r10608, 0;
	mov.f64 	%fd10235, %fd10234;
	@%p7235 bra 	BB6_7017;

	shr.s32 	%r10609, %r278, 31;
	and.b32  	%r10610, %r10609, -2146435072;
	add.s32 	%r10611, %r10610, 2146435072;
	or.b32  	%r10612, %r10611, -2147483648;
	selp.b32	%r10613, %r10612, %r10611, %p236;
	mov.u32 	%r10614, 0;
	mov.b64 	%fd10235, {%r10614, %r10613};
	bra.uni 	BB6_7017;

BB6_168:
	and.b32  	%r571, %r36, 2147483647;
	setp.ne.s32	%p406, %r571, 2146435072;
	@%p406 bra 	BB6_169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r572, %temp}, %fd202;
	}
	setp.ne.s32	%p407, %r572, 0;
	mov.f64 	%fd8933, %fd8932;
	@%p407 bra 	BB6_173;

	shr.s32 	%r573, %r37, 31;
	and.b32  	%r574, %r573, -2146435072;
	add.s32 	%r575, %r574, 2146435072;
	or.b32  	%r576, %r575, -2147483648;
	selp.b32	%r577, %r576, %r575, %p8;
	mov.u32 	%r578, 0;
	mov.b64 	%fd8933, {%r578, %r577};
	bra.uni 	BB6_173;

BB6_186:
	and.b32  	%r597, %r38, 2147483647;
	setp.ne.s32	%p425, %r597, 2146435072;
	@%p425 bra 	BB6_187;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r598, %temp}, %fd218;
	}
	setp.ne.s32	%p426, %r598, 0;
	mov.f64 	%fd8937, %fd8936;
	@%p426 bra 	BB6_191;

	shr.s32 	%r599, %r39, 31;
	and.b32  	%r600, %r599, -2146435072;
	add.s32 	%r601, %r600, 2146435072;
	or.b32  	%r602, %r601, -2147483648;
	selp.b32	%r603, %r602, %r601, %p10;
	mov.u32 	%r604, 0;
	mov.b64 	%fd8937, {%r604, %r603};
	bra.uni 	BB6_191;

BB6_204:
	and.b32  	%r623, %r40, 2147483647;
	setp.ne.s32	%p442, %r623, 2146435072;
	@%p442 bra 	BB6_205;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r624, %temp}, %fd233;
	}
	setp.ne.s32	%p443, %r624, 0;
	mov.f64 	%fd8941, %fd8940;
	@%p443 bra 	BB6_209;

	shr.s32 	%r625, %r41, 31;
	and.b32  	%r626, %r625, -2146435072;
	add.s32 	%r627, %r626, 2146435072;
	or.b32  	%r628, %r627, -2147483648;
	selp.b32	%r629, %r628, %r627, %p11;
	mov.u32 	%r630, 0;
	mov.b64 	%fd8941, {%r630, %r629};
	bra.uni 	BB6_209;

BB6_238:
	and.b32  	%r675, %r44, 2147483647;
	setp.ne.s32	%p476, %r675, 2146435072;
	@%p476 bra 	BB6_239;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r676, %temp}, %fd259;
	}
	setp.ne.s32	%p477, %r676, 0;
	mov.f64 	%fd8948, %fd8947;
	@%p477 bra 	BB6_243;

	shr.s32 	%r677, %r45, 31;
	and.b32  	%r678, %r677, -2146435072;
	add.s32 	%r679, %r678, 2146435072;
	or.b32  	%r680, %r679, -2147483648;
	selp.b32	%r681, %r680, %r679, %p13;
	mov.u32 	%r682, 0;
	mov.b64 	%fd8948, {%r682, %r681};
	bra.uni 	BB6_243;

BB6_5996:
	mov.f64 	%fd10042, %fd10041;
	bra.uni 	BB6_6000;

BB6_3943:
	mov.f64 	%fd9651, %fd9650;
	bra.uni 	BB6_3947;

BB6_4355:
	mov.f64 	%fd9731, %fd9730;
	bra.uni 	BB6_4359;

BB6_4371:
	mov.f64 	%fd9734, %fd9733;
	bra.uni 	BB6_4375;

BB6_4387:
	mov.f64 	%fd9737, %fd9736;
	bra.uni 	BB6_4391;

BB6_4403:
	mov.f64 	%fd9740, %fd9739;
	bra.uni 	BB6_4407;

BB6_4419:
	mov.f64 	%fd9743, %fd9742;
	bra.uni 	BB6_4423;

BB6_4435:
	mov.f64 	%fd9746, %fd9745;
	bra.uni 	BB6_4439;

BB6_4469:
	mov.f64 	%fd9753, %fd9752;
	bra.uni 	BB6_4473;

BB6_4485:
	mov.f64 	%fd9756, %fd9755;
	bra.uni 	BB6_4489;

BB6_4501:
	mov.f64 	%fd9759, %fd9758;
	bra.uni 	BB6_4505;

BB6_4517:
	mov.f64 	%fd9762, %fd9761;
	bra.uni 	BB6_4521;

BB6_4533:
	mov.f64 	%fd9765, %fd9764;
	bra.uni 	BB6_4537;

BB6_4549:
	mov.f64 	%fd9768, %fd9767;
	bra.uni 	BB6_4553;

BB6_4583:
	mov.f64 	%fd9775, %fd9774;
	bra.uni 	BB6_4587;

BB6_4599:
	mov.f64 	%fd9778, %fd9777;
	bra.uni 	BB6_4603;

BB6_4615:
	mov.f64 	%fd9781, %fd9780;
	bra.uni 	BB6_4619;

BB6_4631:
	mov.f64 	%fd9784, %fd9783;
	bra.uni 	BB6_4635;

BB6_4647:
	mov.f64 	%fd9787, %fd9786;
	bra.uni 	BB6_4651;

BB6_4663:
	mov.f64 	%fd9790, %fd9789;
	bra.uni 	BB6_4667;

BB6_4679:
	mov.f64 	%fd9793, %fd9792;
	bra.uni 	BB6_4683;

BB6_4695:
	mov.f64 	%fd9796, %fd9795;
	bra.uni 	BB6_4699;

BB6_4711:
	mov.f64 	%fd9799, %fd9798;
	bra.uni 	BB6_4715;

BB6_4727:
	mov.f64 	%fd9802, %fd9801;
	bra.uni 	BB6_4731;

BB6_4743:
	mov.f64 	%fd9805, %fd9804;
	bra.uni 	BB6_4747;

BB6_4759:
	mov.f64 	%fd9808, %fd9807;
	bra.uni 	BB6_4763;

BB6_4775:
	mov.f64 	%fd9811, %fd9810;
	bra.uni 	BB6_4779;

BB6_4791:
	mov.f64 	%fd9814, %fd9813;
	bra.uni 	BB6_4795;

BB6_4807:
	mov.f64 	%fd9817, %fd9816;
	bra.uni 	BB6_4811;

BB6_4823:
	mov.f64 	%fd9820, %fd9819;
	bra.uni 	BB6_4827;

BB6_4839:
	mov.f64 	%fd9823, %fd9822;
	bra.uni 	BB6_4843;

BB6_4855:
	mov.f64 	%fd9826, %fd9825;
	bra.uni 	BB6_4859;

BB6_4871:
	mov.f64 	%fd9829, %fd9828;
	bra.uni 	BB6_4875;

BB6_4887:
	mov.f64 	%fd9832, %fd9831;
	bra.uni 	BB6_4891;

BB6_4903:
	mov.f64 	%fd9835, %fd9834;
	bra.uni 	BB6_4907;

BB6_4919:
	mov.f64 	%fd9838, %fd9837;
	bra.uni 	BB6_4923;

BB6_4935:
	mov.f64 	%fd9841, %fd9840;
	bra.uni 	BB6_4939;

BB6_4951:
	mov.f64 	%fd9844, %fd9843;
	bra.uni 	BB6_4955;

BB6_4967:
	mov.f64 	%fd9847, %fd9846;
	bra.uni 	BB6_4971;

BB6_4983:
	mov.f64 	%fd9850, %fd9849;
	bra.uni 	BB6_4987;

BB6_4999:
	mov.f64 	%fd9853, %fd9852;
	bra.uni 	BB6_5003;

BB6_5015:
	mov.f64 	%fd9856, %fd9855;
	bra.uni 	BB6_5019;

BB6_5031:
	mov.f64 	%fd9859, %fd9858;
	bra.uni 	BB6_5035;

BB6_5047:
	mov.f64 	%fd9862, %fd9861;
	bra.uni 	BB6_5051;

BB6_5063:
	mov.f64 	%fd9865, %fd9864;
	bra.uni 	BB6_5067;

BB6_5079:
	mov.f64 	%fd9868, %fd9867;
	bra.uni 	BB6_5083;

BB6_5095:
	mov.f64 	%fd9871, %fd9870;
	bra.uni 	BB6_5099;

BB6_5111:
	mov.f64 	%fd9874, %fd9873;
	bra.uni 	BB6_5115;

BB6_5127:
	mov.f64 	%fd9877, %fd9876;
	bra.uni 	BB6_5131;

BB6_5143:
	mov.f64 	%fd9880, %fd9879;
	bra.uni 	BB6_5147;

BB6_5159:
	mov.f64 	%fd9883, %fd9882;
	bra.uni 	BB6_5163;

BB6_5175:
	mov.f64 	%fd9886, %fd9885;
	bra.uni 	BB6_5179;

BB6_5191:
	mov.f64 	%fd9889, %fd9888;
	bra.uni 	BB6_5195;

BB6_5207:
	mov.f64 	%fd9892, %fd9891;
	bra.uni 	BB6_5211;

BB6_5241:
	mov.f64 	%fd9899, %fd9898;
	bra.uni 	BB6_5245;

BB6_5257:
	mov.f64 	%fd9902, %fd9901;
	bra.uni 	BB6_5261;

BB6_5273:
	mov.f64 	%fd9905, %fd9904;
	bra.uni 	BB6_5277;

BB6_5289:
	mov.f64 	%fd9908, %fd9907;
	bra.uni 	BB6_5293;

BB6_5305:
	mov.f64 	%fd9911, %fd9910;
	bra.uni 	BB6_5309;

BB6_5321:
	mov.f64 	%fd9914, %fd9913;
	bra.uni 	BB6_5325;

BB6_5355:
	mov.f64 	%fd9921, %fd9920;
	bra.uni 	BB6_5359;

BB6_5371:
	mov.f64 	%fd9924, %fd9923;
	bra.uni 	BB6_5375;

BB6_5387:
	mov.f64 	%fd9927, %fd9926;
	bra.uni 	BB6_5391;

BB6_5403:
	mov.f64 	%fd9930, %fd9929;
	bra.uni 	BB6_5407;

BB6_5419:
	mov.f64 	%fd9933, %fd9932;
	bra.uni 	BB6_5423;

BB6_5435:
	mov.f64 	%fd9936, %fd9935;
	bra.uni 	BB6_5439;

BB6_5451:
	mov.f64 	%fd9939, %fd9938;
	bra.uni 	BB6_5455;

BB6_5467:
	mov.f64 	%fd9942, %fd9941;
	bra.uni 	BB6_5471;

BB6_5483:
	mov.f64 	%fd9945, %fd9944;
	bra.uni 	BB6_5487;

BB6_5499:
	mov.f64 	%fd9948, %fd9947;
	bra.uni 	BB6_5503;

BB6_5515:
	mov.f64 	%fd9951, %fd9950;
	bra.uni 	BB6_5519;

BB6_5531:
	mov.f64 	%fd9954, %fd9953;
	bra.uni 	BB6_5535;

BB6_5547:
	mov.f64 	%fd9957, %fd9956;
	bra.uni 	BB6_5551;

BB6_5563:
	mov.f64 	%fd9960, %fd9959;
	bra.uni 	BB6_5567;

BB6_5579:
	mov.f64 	%fd9963, %fd9962;
	bra.uni 	BB6_5583;

BB6_5595:
	mov.f64 	%fd9966, %fd9965;
	bra.uni 	BB6_5599;

BB6_5611:
	mov.f64 	%fd9969, %fd9968;
	bra.uni 	BB6_5615;

BB6_5627:
	mov.f64 	%fd9972, %fd9971;
	bra.uni 	BB6_5631;

BB6_5643:
	mov.f64 	%fd9975, %fd9974;
	bra.uni 	BB6_5647;

BB6_5659:
	mov.f64 	%fd9978, %fd9977;
	bra.uni 	BB6_5663;

BB6_5675:
	mov.f64 	%fd9981, %fd9980;
	bra.uni 	BB6_5679;

BB6_5691:
	mov.f64 	%fd9984, %fd9983;
	bra.uni 	BB6_5695;

BB6_5707:
	mov.f64 	%fd9987, %fd9986;
	bra.uni 	BB6_5711;

BB6_5723:
	mov.f64 	%fd9990, %fd9989;
	bra.uni 	BB6_5727;

BB6_5739:
	mov.f64 	%fd9993, %fd9992;
	bra.uni 	BB6_5743;

BB6_5755:
	mov.f64 	%fd9996, %fd9995;
	bra.uni 	BB6_5759;

BB6_5771:
	mov.f64 	%fd9999, %fd9998;
	bra.uni 	BB6_5775;

BB6_5787:
	mov.f64 	%fd10002, %fd10001;
	bra.uni 	BB6_5791;

BB6_5803:
	mov.f64 	%fd10005, %fd10004;
	bra.uni 	BB6_5807;

BB6_5819:
	mov.f64 	%fd10008, %fd10007;
	bra.uni 	BB6_5823;

BB6_5835:
	mov.f64 	%fd10011, %fd10010;
	bra.uni 	BB6_5839;

BB6_5851:
	mov.f64 	%fd10014, %fd10013;
	bra.uni 	BB6_5855;

BB6_5867:
	mov.f64 	%fd10017, %fd10016;
	bra.uni 	BB6_5871;

BB6_5883:
	mov.f64 	%fd10020, %fd10019;
	bra.uni 	BB6_5887;

BB6_5899:
	mov.f64 	%fd10023, %fd10022;
	bra.uni 	BB6_5903;

BB6_5915:
	mov.f64 	%fd10026, %fd10025;
	bra.uni 	BB6_5919;

BB6_5931:
	mov.f64 	%fd10029, %fd10028;
	bra.uni 	BB6_5935;

BB6_5947:
	mov.f64 	%fd10032, %fd10031;
	bra.uni 	BB6_5951;

BB6_5963:
	mov.f64 	%fd10035, %fd10034;
	bra.uni 	BB6_5967;

BB6_5979:
	mov.f64 	%fd10038, %fd10037;
	bra.uni 	BB6_5983;

BB6_3977:
	mov.f64 	%fd9658, %fd9657;
	bra.uni 	BB6_3981;

BB6_4011:
	mov.f64 	%fd9665, %fd9664;
	bra.uni 	BB6_4015;

BB6_6094:
	mov.f64 	%fd10061, %fd10060;
	bra.uni 	BB6_6098;

BB6_6192:
	mov.f64 	%fd10080, %fd10079;
	bra.uni 	BB6_6196;

BB6_4157:
	mov.f64 	%fd9693, %fd9692;
	bra.uni 	BB6_4161;

BB6_4191:
	mov.f64 	%fd9700, %fd9699;
	bra.uni 	BB6_4195;

BB6_6562:
	mov.f64 	%fd10150, %fd10149;
	bra.uni 	BB6_6566;

BB6_905:
	mov.f64 	%fd9076, %fd9075;
	bra.uni 	BB6_909;

BB6_6660:
	mov.f64 	%fd10169, %fd10168;
	bra.uni 	BB6_6664;

BB6_1003:
	mov.f64 	%fd9095, %fd9094;
	bra.uni 	BB6_1007;

BB6_222:
	mov.f64 	%fd8945, %fd8944;
	bra.uni 	BB6_226;

BB6_256:
	mov.f64 	%fd8952, %fd8951;
	bra.uni 	BB6_260;

BB6_306:
	mov.f64 	%fd8961, %fd8960;
	bra.uni 	BB6_310;

BB6_6013:
	mov.f64 	%fd10045, %fd10044;
	bra.uni 	BB6_6017;

BB6_3960:
	mov.f64 	%fd9654, %fd9653;
	bra.uni 	BB6_3964;

BB6_322:
	mov.f64 	%fd8964, %fd8963;
	bra.uni 	BB6_326;

BB6_6029:
	mov.f64 	%fd10048, %fd10047;
	bra.uni 	BB6_6033;

BB6_3994:
	mov.f64 	%fd9661, %fd9660;
	bra.uni 	BB6_3998;

BB6_338:
	mov.f64 	%fd8967, %fd8966;
	bra.uni 	BB6_342;

BB6_6045:
	mov.f64 	%fd10051, %fd10050;
	bra.uni 	BB6_6049;

BB6_4028:
	mov.f64 	%fd9668, %fd9667;
	bra.uni 	BB6_4032;

BB6_354:
	mov.f64 	%fd8970, %fd8969;
	bra.uni 	BB6_358;

BB6_6061:
	mov.f64 	%fd10054, %fd10053;
	bra.uni 	BB6_6065;

BB6_4044:
	mov.f64 	%fd9671, %fd9670;
	bra.uni 	BB6_4048;

BB6_370:
	mov.f64 	%fd8973, %fd8972;
	bra.uni 	BB6_374;

BB6_6077:
	mov.f64 	%fd10057, %fd10056;
	bra.uni 	BB6_6081;

BB6_4060:
	mov.f64 	%fd9674, %fd9673;
	bra.uni 	BB6_4064;

BB6_388:
	mov.f64 	%fd8977, %fd8976;
	bra.uni 	BB6_392;

BB6_6111:
	mov.f64 	%fd10064, %fd10063;
	bra.uni 	BB6_6115;

BB6_4076:
	mov.f64 	%fd9677, %fd9676;
	bra.uni 	BB6_4080;

BB6_404:
	mov.f64 	%fd8980, %fd8979;
	bra.uni 	BB6_408;

BB6_6127:
	mov.f64 	%fd10067, %fd10066;
	bra.uni 	BB6_6131;

BB6_4092:
	mov.f64 	%fd9680, %fd9679;
	bra.uni 	BB6_4096;

BB6_420:
	mov.f64 	%fd8983, %fd8982;
	bra.uni 	BB6_424;

BB6_6143:
	mov.f64 	%fd10070, %fd10069;
	bra.uni 	BB6_6147;

BB6_4108:
	mov.f64 	%fd9683, %fd9682;
	bra.uni 	BB6_4112;

BB6_436:
	mov.f64 	%fd8986, %fd8985;
	bra.uni 	BB6_440;

BB6_6159:
	mov.f64 	%fd10073, %fd10072;
	bra.uni 	BB6_6163;

BB6_4124:
	mov.f64 	%fd9686, %fd9685;
	bra.uni 	BB6_4128;

BB6_452:
	mov.f64 	%fd8989, %fd8988;
	bra.uni 	BB6_456;

BB6_6175:
	mov.f64 	%fd10076, %fd10075;
	bra.uni 	BB6_6179;

BB6_4140:
	mov.f64 	%fd9689, %fd9688;
	bra.uni 	BB6_4144;

BB6_470:
	mov.f64 	%fd8993, %fd8992;
	bra.uni 	BB6_474;

BB6_6209:
	mov.f64 	%fd10083, %fd10082;
	bra.uni 	BB6_6213;

BB6_4174:
	mov.f64 	%fd9696, %fd9695;
	bra.uni 	BB6_4178;

BB6_486:
	mov.f64 	%fd8996, %fd8995;
	bra.uni 	BB6_490;

BB6_6225:
	mov.f64 	%fd10086, %fd10085;
	bra.uni 	BB6_6229;

BB6_4208:
	mov.f64 	%fd9703, %fd9702;
	bra.uni 	BB6_4212;

BB6_502:
	mov.f64 	%fd8999, %fd8998;
	bra.uni 	BB6_506;

BB6_6241:
	mov.f64 	%fd10089, %fd10088;
	bra.uni 	BB6_6245;

BB6_4224:
	mov.f64 	%fd9706, %fd9705;
	bra.uni 	BB6_4228;

BB6_518:
	mov.f64 	%fd9002, %fd9001;
	bra.uni 	BB6_522;

BB6_6257:
	mov.f64 	%fd10092, %fd10091;
	bra.uni 	BB6_6261;

BB6_4240:
	mov.f64 	%fd9709, %fd9708;
	bra.uni 	BB6_4244;

BB6_534:
	mov.f64 	%fd9005, %fd9004;
	bra.uni 	BB6_538;

BB6_6273:
	mov.f64 	%fd10095, %fd10094;
	bra.uni 	BB6_6277;

BB6_4256:
	mov.f64 	%fd9712, %fd9711;
	bra.uni 	BB6_4260;

BB6_550:
	mov.f64 	%fd9008, %fd9007;
	bra.uni 	BB6_554;

BB6_6289:
	mov.f64 	%fd10098, %fd10097;
	bra.uni 	BB6_6293;

BB6_4272:
	mov.f64 	%fd9715, %fd9714;
	bra.uni 	BB6_4276;

BB6_566:
	mov.f64 	%fd9011, %fd9010;
	bra.uni 	BB6_570;

BB6_6305:
	mov.f64 	%fd10101, %fd10100;
	bra.uni 	BB6_6309;

BB6_4288:
	mov.f64 	%fd9718, %fd9717;
	bra.uni 	BB6_4292;

BB6_582:
	mov.f64 	%fd9014, %fd9013;
	bra.uni 	BB6_586;

BB6_6321:
	mov.f64 	%fd10104, %fd10103;
	bra.uni 	BB6_6325;

BB6_4304:
	mov.f64 	%fd9721, %fd9720;
	bra.uni 	BB6_4308;

BB6_598:
	mov.f64 	%fd9017, %fd9016;
	bra.uni 	BB6_602;

BB6_6337:
	mov.f64 	%fd10107, %fd10106;
	bra.uni 	BB6_6341;

BB6_4320:
	mov.f64 	%fd9724, %fd9723;
	bra.uni 	BB6_4324;

BB6_614:
	mov.f64 	%fd9020, %fd9019;
	bra.uni 	BB6_618;

BB6_6353:
	mov.f64 	%fd10110, %fd10109;
	bra.uni 	BB6_6357;

BB6_630:
	mov.f64 	%fd9023, %fd9022;
	bra.uni 	BB6_634;

BB6_6369:
	mov.f64 	%fd10113, %fd10112;
	bra.uni 	BB6_6373;

BB6_646:
	mov.f64 	%fd9026, %fd9025;
	bra.uni 	BB6_650;

BB6_6385:
	mov.f64 	%fd10116, %fd10115;
	bra.uni 	BB6_6389;

BB6_662:
	mov.f64 	%fd9029, %fd9028;
	bra.uni 	BB6_666;

BB6_6401:
	mov.f64 	%fd10119, %fd10118;
	bra.uni 	BB6_6405;

BB6_678:
	mov.f64 	%fd9032, %fd9031;
	bra.uni 	BB6_682;

BB6_6417:
	mov.f64 	%fd10122, %fd10121;
	bra.uni 	BB6_6421;

BB6_694:
	mov.f64 	%fd9035, %fd9034;
	bra.uni 	BB6_698;

BB6_6433:
	mov.f64 	%fd10125, %fd10124;
	bra.uni 	BB6_6437;

BB6_710:
	mov.f64 	%fd9038, %fd9037;
	bra.uni 	BB6_714;

BB6_6449:
	mov.f64 	%fd10128, %fd10127;
	bra.uni 	BB6_6453;

BB6_726:
	mov.f64 	%fd9041, %fd9040;
	bra.uni 	BB6_730;

BB6_6465:
	mov.f64 	%fd10131, %fd10130;
	bra.uni 	BB6_6469;

BB6_742:
	mov.f64 	%fd9044, %fd9043;
	bra.uni 	BB6_746;

BB6_6481:
	mov.f64 	%fd10134, %fd10133;
	bra.uni 	BB6_6485;

BB6_758:
	mov.f64 	%fd9047, %fd9046;
	bra.uni 	BB6_762;

BB6_6497:
	mov.f64 	%fd10137, %fd10136;
	bra.uni 	BB6_6501;

BB6_774:
	mov.f64 	%fd9050, %fd9049;
	bra.uni 	BB6_778;

BB6_6513:
	mov.f64 	%fd10140, %fd10139;
	bra.uni 	BB6_6517;

BB6_790:
	mov.f64 	%fd9053, %fd9052;
	bra.uni 	BB6_794;

BB6_6529:
	mov.f64 	%fd10143, %fd10142;
	bra.uni 	BB6_6533;

BB6_806:
	mov.f64 	%fd9056, %fd9055;
	bra.uni 	BB6_810;

BB6_6545:
	mov.f64 	%fd10146, %fd10145;
	bra.uni 	BB6_6549;

BB6_824:
	mov.f64 	%fd9060, %fd9059;
	bra.uni 	BB6_828;

BB6_6579:
	mov.f64 	%fd10153, %fd10152;
	bra.uni 	BB6_6583;

BB6_840:
	mov.f64 	%fd9063, %fd9062;
	bra.uni 	BB6_844;

BB6_6595:
	mov.f64 	%fd10156, %fd10155;
	bra.uni 	BB6_6599;

BB6_856:
	mov.f64 	%fd9066, %fd9065;
	bra.uni 	BB6_860;

BB6_6611:
	mov.f64 	%fd10159, %fd10158;
	bra.uni 	BB6_6615;

BB6_872:
	mov.f64 	%fd9069, %fd9068;
	bra.uni 	BB6_876;

BB6_6627:
	mov.f64 	%fd10162, %fd10161;
	bra.uni 	BB6_6631;

BB6_888:
	mov.f64 	%fd9072, %fd9071;
	bra.uni 	BB6_892;

BB6_6643:
	mov.f64 	%fd10165, %fd10164;
	bra.uni 	BB6_6647;

BB6_922:
	mov.f64 	%fd9079, %fd9078;
	bra.uni 	BB6_926;

BB6_6677:
	mov.f64 	%fd10172, %fd10171;
	bra.uni 	BB6_6681;

BB6_938:
	mov.f64 	%fd9082, %fd9081;
	bra.uni 	BB6_942;

BB6_6693:
	mov.f64 	%fd10175, %fd10174;
	bra.uni 	BB6_6697;

BB6_954:
	mov.f64 	%fd9085, %fd9084;
	bra.uni 	BB6_958;

BB6_6709:
	mov.f64 	%fd10178, %fd10177;
	bra.uni 	BB6_6713;

BB6_970:
	mov.f64 	%fd9088, %fd9087;
	bra.uni 	BB6_974;

BB6_6725:
	mov.f64 	%fd10181, %fd10180;
	bra.uni 	BB6_6729;

BB6_986:
	mov.f64 	%fd9091, %fd9090;
	bra.uni 	BB6_990;

BB6_6741:
	mov.f64 	%fd10184, %fd10183;
	bra.uni 	BB6_6745;

BB6_6757:
	mov.f64 	%fd10187, %fd10186;
	bra.uni 	BB6_6761;

BB6_6773:
	mov.f64 	%fd10190, %fd10189;
	bra.uni 	BB6_6777;

BB6_6789:
	mov.f64 	%fd10193, %fd10192;
	bra.uni 	BB6_6793;

BB6_6805:
	mov.f64 	%fd10196, %fd10195;
	bra.uni 	BB6_6809;

BB6_6821:
	mov.f64 	%fd10199, %fd10198;
	bra.uni 	BB6_6825;

BB6_6837:
	mov.f64 	%fd10202, %fd10201;
	bra.uni 	BB6_6841;

BB6_6853:
	mov.f64 	%fd10205, %fd10204;
	bra.uni 	BB6_6857;

BB6_6869:
	mov.f64 	%fd10208, %fd10207;
	bra.uni 	BB6_6873;

BB6_6885:
	mov.f64 	%fd10211, %fd10210;
	bra.uni 	BB6_6889;

BB6_6901:
	mov.f64 	%fd10214, %fd10213;
	bra.uni 	BB6_6905;

BB6_6917:
	mov.f64 	%fd10217, %fd10216;
	bra.uni 	BB6_6921;

BB6_6933:
	mov.f64 	%fd10220, %fd10219;
	bra.uni 	BB6_6937;

BB6_6949:
	mov.f64 	%fd10223, %fd10222;
	bra.uni 	BB6_6953;

BB6_6965:
	mov.f64 	%fd10226, %fd10225;
	bra.uni 	BB6_6969;

BB6_6981:
	mov.f64 	%fd10229, %fd10228;
	bra.uni 	BB6_6985;

BB6_6997:
	mov.f64 	%fd10232, %fd10231;
	bra.uni 	BB6_7001;

BB6_7013:
	mov.f64 	%fd10235, %fd10234;
	bra.uni 	BB6_7017;

BB6_169:
	mov.f64 	%fd8933, %fd8932;
	bra.uni 	BB6_173;

BB6_187:
	mov.f64 	%fd8937, %fd8936;
	bra.uni 	BB6_191;

BB6_205:
	mov.f64 	%fd8941, %fd8940;
	bra.uni 	BB6_209;

BB6_239:
	mov.f64 	%fd8948, %fd8947;
	bra.uni 	BB6_243;

BB6_6:
	cvt.s64.s32	%rd330, %r10720;
	add.s64 	%rd327, %rd330, %rd1;
	mov.u32 	%r10637, %tid.y;
	add.s64 	%rd321, %rd327, 4;
	min.s64 	%rd320, %rd2, %rd321;
	sub.s64 	%rd319, %rd320, %rd327;
	cvt.u64.u32	%rd318, %r10637;
	setp.lt.s64	%p7247, %rd318, %rd319;
	setp.lt.s64	%p7246, %rd310, %rd311;
	and.pred  	%p7245, %p7246, %p7247;
	cvt.s64.s32	%rd154, %r10721;
	add.s64 	%rd10, %rd154, %rd3;
	add.s64 	%rd155, %rd10, 4;
	min.s64 	%rd156, %rd4, %rd155;
	sub.s64 	%rd157, %rd156, %rd10;
	mov.u32 	%r310, %tid.z;
	cvt.u64.u32	%rd158, %r310;
	setp.lt.s64	%p242, %rd158, %rd157;
	and.pred  	%p243, %p7245, %p242;
	@!%p243 bra 	BB6_7021;
	bra.uni 	BB6_7;

BB6_7:
	mov.u32 	%r10651, 1;
	mov.b64	%rd339, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd338, %rd339;
	add.s64 	%rd337, %rd338, 56;
	mul.f64 	%fd8447, %fd52, %fd52;
	ld.param.f64 	%fd8446, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+96];
	mov.u32 	%r10649, %tid.y;
	cvt.u64.u32	%rd336, %r10649;
	sub.s32 	%r10648, %r10651, %r283;
	ld.param.u32 	%r10647, [%rd337+16];
	sub.s32 	%r10646, %r10651, %r284;
	add.s32 	%r10645, %r10646, %r10647;
	add.s32 	%r10644, %r10648, %r10635;
	mov.u32 	%r10643, %tid.x;
	cvt.s64.s32	%rd334, %r10719;
	add.s64 	%rd333, %rd334, %rd305;
	cvt.u64.u32	%rd332, %r10643;
	add.s64 	%rd331, %rd332, %rd333;
	cvt.u32.u64	%r10642, %rd331;
	sub.s32 	%r10641, %r10642, %r10634;
	mul.lo.s32 	%r10640, %r10644, %r10645;
	mul.lo.s32 	%r10639, %r10640, %r10641;
	setp.eq.s16	%p244, %rs1, 0;
	add.s64 	%rd160, %rd158, %rd10;
	cvt.u32.u64	%r312, %rd160;
	sub.s32 	%r313, %r312, %r283;
	add.s32 	%r314, %r313, %r10639;
	cvt.u64.u32	%rd161, %r10720;
	add.s64 	%rd162, %rd161, %rd1;
	add.s64 	%rd164, %rd336, %rd162;
	cvt.u32.u64	%r316, %rd164;
	sub.s32 	%r317, %r316, %r284;
	mad.lo.s32 	%r321, %r317, %r10644, %r314;
	add.s32 	%r322, %r312, -1;
	cvt.rn.f64.s32	%fd4783, %r322;
	mul.f64 	%fd4784, %fd1, %fd4783;
	sub.f64 	%fd85, %fd4784, %fd8446;
	mul.f64 	%fd86, %fd85, %fd85;
	add.f64 	%fd4785, %fd64, %fd86;
	add.f64 	%fd4786, %fd8447, %fd4785;
	sqrt.rn.f64 	%fd87, %fd4786;
	mul.wide.s32 	%rd165, %r321, 3;
	shl.b64 	%rd167, %rd165, 3;
	add.s64 	%rd11, %rd166, %rd167;
	@%p244 bra 	BB6_3698;
	bra.uni 	BB6_8;

BB6_3698:
	setp.lt.f64	%p3810, %fd87, %fd5;
	@%p3810 bra 	BB6_7020;
	bra.uni 	BB6_3699;

BB6_7020:
	mov.u64 	%rd299, 0;
	st.global.u64 	[%rd11+16], %rd299;
	st.global.u64 	[%rd11+8], %rd299;
	st.global.u64 	[%rd11], %rd299;
	bra.uni 	BB6_7021;

BB6_8:
	setp.lt.f64	%p245, %fd87, %fd5;
	mov.u64 	%rd168, 0;
	st.global.u64 	[%rd11+16], %rd168;
	st.global.u64 	[%rd11+8], %rd168;
	st.global.u64 	[%rd11], %rd168;
	@%p245 bra 	BB6_3697;
	bra.uni 	BB6_9;

BB6_3697:
	st.global.u64 	[%rd11+16], %rd168;
	st.global.u64 	[%rd11+8], %rd168;
	st.global.u64 	[%rd11], %rd168;
	bra.uni 	BB6_7021;

BB6_3699:
	setp.gt.s32	%p3811, %r4, 7;
	@%p3811 bra 	BB6_3703;

	setp.eq.s32	%p3814, %r4, 1;
	@%p3814 bra 	BB6_3706;
	bra.uni 	BB6_3701;

BB6_3706:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd6;
	}
	mov.f64 	%fd6357, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd6357;
	}
	bfe.u32 	%r5577, %r100, 20, 11;
	add.s32 	%r5578, %r5577, -1012;
	mov.u64 	%rd217, 4611686018427387904;
	shl.b64 	%rd53, %rd217, %r5578;
	setp.eq.s64	%p3816, %rd53, -9223372036854775808;
	abs.f64 	%fd2418, %fd6;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2418;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6357;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9606, [retval0+0];
	
	//{
	}// Callseq End 66
	setp.lt.s32	%p3817, %r99, 0;
	and.pred  	%p65, %p3817, %p3816;
	@!%p65 bra 	BB6_3708;
	bra.uni 	BB6_3707;

BB6_3707:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5579}, %fd9606;
	}
	xor.b32  	%r5580, %r5579, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5581, %temp}, %fd9606;
	}
	mov.b64 	%fd9606, {%r5581, %r5580};

BB6_3708:
	setp.eq.f64	%p3818, %fd6, 0d0000000000000000;
	@%p3818 bra 	BB6_3711;
	bra.uni 	BB6_3709;

BB6_3711:
	selp.b32	%r5582, %r99, 0, %p3816;
	or.b32  	%r5583, %r5582, 2146435072;
	setp.lt.s32	%p3822, %r100, 0;
	selp.b32	%r5584, %r5583, %r5582, %p3822;
	mov.u32 	%r5585, 0;
	mov.b64 	%fd9606, {%r5585, %r5584};
	bra.uni 	BB6_3712;

BB6_9:
	setp.gt.s32	%p246, %r4, 7;
	@%p246 bra 	BB6_13;

	setp.eq.s32	%p249, %r4, 1;
	@%p249 bra 	BB6_16;
	bra.uni 	BB6_11;

BB6_16:
	div.rn.f64 	%fd4788, %fd87, %fd6;
	sub.f64 	%fd88, %fd7, %fd4788;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd88;
	}
	mov.f64 	%fd4789, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd4789;
	}
	bfe.u32 	%r323, %r15, 20, 11;
	add.s32 	%r324, %r323, -1012;
	mov.u64 	%rd169, 4611686018427387904;
	shl.b64 	%rd13, %rd169, %r324;
	setp.eq.s64	%p251, %rd13, -9223372036854775808;
	abs.f64 	%fd89, %fd88;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd89;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4789;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8912, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.lt.s32	%p252, %r14, 0;
	and.pred  	%p2, %p252, %p251;
	mov.f64 	%fd8904, %fd8912;
	@!%p2 bra 	BB6_18;
	bra.uni 	BB6_17;

BB6_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r325}, %fd8912;
	}
	xor.b32  	%r326, %r325, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd8912;
	}
	mov.b64 	%fd8904, {%r327, %r326};

BB6_18:
	setp.eq.f64	%p253, %fd88, 0d0000000000000000;
	@%p253 bra 	BB6_21;
	bra.uni 	BB6_19;

BB6_21:
	selp.b32	%r328, %r14, 0, %p251;
	or.b32  	%r329, %r328, 2146435072;
	setp.lt.s32	%p257, %r15, 0;
	selp.b32	%r330, %r329, %r328, %p257;
	mov.u32 	%r331, 0;
	mov.b64 	%fd8904, {%r331, %r330};
	bra.uni 	BB6_22;

BB6_3703:
	setp.eq.s32	%p3812, %r4, 8;
	@%p3812 bra 	BB6_4326;
	bra.uni 	BB6_3704;

BB6_4326:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd6;
	}
	mov.f64 	%fd7287, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd7287;
	}
	bfe.u32 	%r6558, %r160, 20, 11;
	add.s32 	%r6559, %r6558, -1012;
	mov.u64 	%rd230, 4611686018427387904;
	shl.b64 	%rd66, %rd230, %r6559;
	setp.eq.s64	%p4449, %rd66, -9223372036854775808;
	abs.f64 	%fd2882, %fd6;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2882;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9727, [retval0+0];
	
	//{
	}// Callseq End 93
	setp.lt.s32	%p4450, %r159, 0;
	and.pred  	%p94, %p4450, %p4449;
	@!%p94 bra 	BB6_4328;
	bra.uni 	BB6_4327;

BB6_4327:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6560}, %fd9727;
	}
	xor.b32  	%r6561, %r6560, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6562, %temp}, %fd9727;
	}
	mov.b64 	%fd9727, {%r6562, %r6561};

BB6_4328:
	setp.eq.f64	%p4451, %fd6, 0d0000000000000000;
	@%p4451 bra 	BB6_4331;
	bra.uni 	BB6_4329;

BB6_4331:
	selp.b32	%r6563, %r159, 0, %p4449;
	or.b32  	%r6564, %r6563, 2146435072;
	setp.lt.s32	%p4455, %r160, 0;
	selp.b32	%r6565, %r6564, %r6563, %p4455;
	mov.u32 	%r6566, 0;
	mov.b64 	%fd9727, {%r6566, %r6565};
	bra.uni 	BB6_4332;

BB6_13:
	setp.eq.s32	%p247, %r4, 8;
	@%p247 bra 	BB6_261;
	bra.uni 	BB6_14;

BB6_261:
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd6;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW14VerySmoothBumpEddd, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f64	%fd9096, [retval0+0];
	
	//{
	}// Callseq End 13
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW14VerySmoothBumpEddd, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f64	%fd9097, [retval0+0];
	
	//{
	}// Callseq End 14
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd6;
	.param .b64 param4;
	st.param.f64	[param4+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW27VerySmoothBump_x_T_IntegralEdddd, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f64	%fd9098, [retval0+0];
	
	//{
	}// Callseq End 15
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd6;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW19d_VerySmoothBump_dtEddd, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f64	%fd289, [retval0+0];
	
	//{
	}// Callseq End 16
	mov.f64 	%fd5028, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd5028;
	}
	bfe.u32 	%r712, %r47, 20, 11;
	add.s32 	%r713, %r712, -1012;
	mov.u64 	%rd182, 4613937818241073152;
	shl.b64 	%rd20, %rd182, %r713;
	setp.eq.s64	%p499, %rd20, -9223372036854775808;
	abs.f64 	%fd290, %fd6;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd290;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5028;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8954, [retval0+0];
	
	//{
	}// Callseq End 17
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd6;
	}
	setp.lt.s32	%p500, %r48, 0;
	and.pred  	%p15, %p500, %p499;
	@!%p15 bra 	BB6_263;
	bra.uni 	BB6_262;

BB6_262:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r714}, %fd8954;
	}
	xor.b32  	%r715, %r714, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r716, %temp}, %fd8954;
	}
	mov.b64 	%fd8954, {%r716, %r715};

BB6_263:
	setp.eq.f64	%p501, %fd6, 0d0000000000000000;
	@%p501 bra 	BB6_266;
	bra.uni 	BB6_264;

BB6_266:
	selp.b32	%r717, %r48, 0, %p499;
	or.b32  	%r718, %r717, 2146435072;
	setp.lt.s32	%p505, %r47, 0;
	selp.b32	%r719, %r718, %r717, %p505;
	mov.u32 	%r720, 0;
	mov.b64 	%fd8954, {%r720, %r719};
	bra.uni 	BB6_267;

BB6_3701:
	setp.eq.s32	%p3815, %r4, 5;
	@%p3815 bra 	BB6_3702;
	bra.uni 	BB6_7019;

BB6_3702:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r230}, %fd6;
	}
	mov.f64 	%fd7973, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd7973;
	}
	bfe.u32 	%r9048, %r231, 20, 11;
	add.s32 	%r9049, %r9048, -1012;
	mov.u64 	%rd269, 4611686018427387904;
	shl.b64 	%rd105, %rd269, %r9049;
	setp.eq.s64	%p6162, %rd105, -9223372036854775808;
	abs.f64 	%fd4018, %fd6;
	// Callseq Start 176
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4018;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10041, [retval0+0];
	
	//{
	}// Callseq End 176
	setp.lt.s32	%p6163, %r230, 0;
	and.pred  	%p179, %p6163, %p6162;
	@!%p179 bra 	BB6_5986;
	bra.uni 	BB6_5985;

BB6_5985:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9050}, %fd10041;
	}
	xor.b32  	%r9051, %r9050, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9052, %temp}, %fd10041;
	}
	mov.b64 	%fd10041, {%r9052, %r9051};

BB6_5986:
	setp.eq.f64	%p6164, %fd6, 0d0000000000000000;
	@%p6164 bra 	BB6_5989;
	bra.uni 	BB6_5987;

BB6_5989:
	selp.b32	%r9053, %r230, 0, %p6162;
	or.b32  	%r9054, %r9053, 2146435072;
	setp.lt.s32	%p6168, %r231, 0;
	selp.b32	%r9055, %r9054, %r9053, %p6168;
	mov.u32 	%r9056, 0;
	mov.b64 	%fd10041, {%r9056, %r9055};
	bra.uni 	BB6_5990;

BB6_11:
	setp.eq.s32	%p250, %r4, 5;
	@%p250 bra 	BB6_12;
	bra.uni 	BB6_1008;

BB6_12:
	div.rn.f64 	%fd316, %fd87, %fd6;
	sub.f64 	%fd317, %fd7, %fd316;
	setp.gt.f64	%p533, %fd317, 0d0000000000000000;
	setp.lt.f64	%p534, %fd317, 0d3FF0000000000000;
	and.pred  	%p17, %p533, %p534;
	mov.f64 	%fd9073, 0d0000000000000000;
	mov.f64 	%fd9096, %fd9073;
	@!%p17 bra 	BB6_375;
	bra.uni 	BB6_294;

BB6_294:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd317;
	}
	mov.f64 	%fd5042, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd5042;
	}
	bfe.u32 	%r762, %r51, 20, 11;
	add.s32 	%r763, %r762, -1012;
	mov.u64 	%rd184, 4613937818241073152;
	shl.b64 	%rd21, %rd184, %r763;
	setp.eq.s64	%p535, %rd21, -9223372036854775808;
	abs.f64 	%fd318, %fd317;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd318;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5042;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8960, [retval0+0];
	
	//{
	}// Callseq End 20
	setp.lt.s32	%p536, %r50, 0;
	and.pred  	%p18, %p536, %p535;
	@!%p18 bra 	BB6_296;
	bra.uni 	BB6_295;

BB6_295:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r764}, %fd8960;
	}
	xor.b32  	%r765, %r764, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r766, %temp}, %fd8960;
	}
	mov.b64 	%fd8960, {%r766, %r765};

BB6_296:
	setp.eq.f64	%p537, %fd317, 0d0000000000000000;
	@%p537 bra 	BB6_299;
	bra.uni 	BB6_297;

BB6_299:
	selp.b32	%r767, %r50, 0, %p535;
	or.b32  	%r768, %r767, 2146435072;
	setp.lt.s32	%p541, %r51, 0;
	selp.b32	%r769, %r768, %r767, %p541;
	mov.u32 	%r770, 0;
	mov.b64 	%fd8960, {%r770, %r769};
	bra.uni 	BB6_300;

BB6_3704:
	setp.eq.s32	%p3813, %r4, 16;
	@%p3813 bra 	BB6_3705;
	bra.uni 	BB6_7019;

BB6_3705:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd6;
	}
	mov.f64 	%fd7084, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd7084;
	}
	bfe.u32 	%r5964, %r136, 20, 11;
	add.s32 	%r5965, %r5964, -1012;
	mov.u64 	%rd218, 4611686018427387904;
	shl.b64 	%rd54, %rd218, %r5965;
	setp.eq.s64	%p4036, %rd54, -9223372036854775808;
	abs.f64 	%fd2590, %fd6;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7084;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9650, [retval0+0];
	
	//{
	}// Callseq End 71
	setp.lt.s32	%p4037, %r135, 0;
	and.pred  	%p70, %p4037, %p4036;
	@!%p70 bra 	BB6_3933;
	bra.uni 	BB6_3932;

BB6_3932:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5966}, %fd9650;
	}
	xor.b32  	%r5967, %r5966, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5968, %temp}, %fd9650;
	}
	mov.b64 	%fd9650, {%r5968, %r5967};

BB6_3933:
	setp.eq.f64	%p4038, %fd6, 0d0000000000000000;
	@%p4038 bra 	BB6_3936;
	bra.uni 	BB6_3934;

BB6_3936:
	selp.b32	%r5969, %r135, 0, %p4036;
	or.b32  	%r5970, %r5969, 2146435072;
	setp.lt.s32	%p4042, %r136, 0;
	selp.b32	%r5971, %r5970, %r5969, %p4042;
	mov.u32 	%r5972, 0;
	mov.b64 	%fd9650, {%r5972, %r5971};
	bra.uni 	BB6_3937;

BB6_14:
	setp.eq.s32	%p248, %r4, 16;
	@%p248 bra 	BB6_15;
	bra.uni 	BB6_1008;

BB6_15:
	div.rn.f64 	%fd200, %fd87, %fd6;
	sub.f64 	%fd201, %fd7, %fd200;
	setp.gt.f64	%p393, %fd201, 0d0000000000000000;
	setp.lt.f64	%p394, %fd201, 0d3FF0000000000000;
	and.pred  	%p7, %p393, %p394;
	mov.f64 	%fd8942, 0d0000000000000000;
	mov.f64 	%fd9096, %fd8942;
	@!%p7 bra 	BB6_174;
	bra.uni 	BB6_157;

BB6_157:
	mov.f64 	%fd4976, 0d3FF0000000000000;
	sub.f64 	%fd4977, %fd4976, %fd7;
	add.f64 	%fd4978, %fd4977, %fd200;
	mul.f64 	%fd202, %fd201, %fd4978;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd202;
	}
	mov.f64 	%fd4979, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd4979;
	}
	bfe.u32 	%r558, %r37, 20, 11;
	add.s32 	%r559, %r558, -1012;
	mov.u64 	%rd172, 4619567317775286272;
	shl.b64 	%rd15, %rd172, %r559;
	setp.eq.s64	%p395, %rd15, -9223372036854775808;
	abs.f64 	%fd203, %fd202;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd203;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4979;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8932, [retval0+0];
	
	//{
	}// Callseq End 6
	setp.lt.s32	%p396, %r36, 0;
	and.pred  	%p8, %p396, %p395;
	@!%p8 bra 	BB6_159;
	bra.uni 	BB6_158;

BB6_158:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r560}, %fd8932;
	}
	xor.b32  	%r561, %r560, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r562, %temp}, %fd8932;
	}
	mov.b64 	%fd8932, {%r562, %r561};

BB6_159:
	setp.eq.f64	%p397, %fd202, 0d0000000000000000;
	@%p397 bra 	BB6_162;
	bra.uni 	BB6_160;

BB6_162:
	selp.b32	%r563, %r36, 0, %p395;
	or.b32  	%r564, %r563, 2146435072;
	setp.lt.s32	%p401, %r37, 0;
	selp.b32	%r565, %r564, %r563, %p401;
	mov.u32 	%r566, 0;
	mov.b64 	%fd8932, {%r566, %r565};
	bra.uni 	BB6_163;

BB6_3709:
	setp.gt.s32	%p3819, %r99, -1;
	@%p3819 bra 	BB6_3712;

	cvt.rzi.f64.f64	%fd6359, %fd6357;
	setp.neu.f64	%p3820, %fd6359, 0d4000000000000000;
	selp.f64	%fd9606, 0dFFF8000000000000, %fd9606, %p3820;

BB6_3712:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5586}, %fd15;
	}
	and.b32  	%r5587, %r5586, 2146435072;
	setp.ne.s32	%p3823, %r5587, 2146435072;
	@%p3823 bra 	BB6_3713;

	setp.gtu.f64	%p3824, %fd2418, 0d7FF0000000000000;
	mov.f64 	%fd9607, %fd15;
	@%p3824 bra 	BB6_3722;

	and.b32  	%r5588, %r100, 2147483647;
	setp.ne.s32	%p3825, %r5588, 2146435072;
	@%p3825 bra 	BB6_3717;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5589, %temp}, %fd6357;
	}
	setp.eq.s32	%p3826, %r5589, 0;
	@%p3826 bra 	BB6_3721;
	bra.uni 	BB6_3717;

BB6_3721:
	setp.eq.f64	%p3829, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3830, %fd2418, 0d3FF0000000000000;
	selp.b32	%r5598, 2146435072, 0, %p3830;
	xor.b32  	%r5599, %r5598, 2146435072;
	setp.lt.s32	%p3831, %r100, 0;
	selp.b32	%r5600, %r5599, %r5598, %p3831;
	selp.b32	%r5601, 1072693248, %r5600, %p3829;
	mov.u32 	%r5602, 0;
	mov.b64 	%fd9607, {%r5602, %r5601};
	bra.uni 	BB6_3722;

BB6_19:
	setp.gt.s32	%p254, %r14, -1;
	@%p254 bra 	BB6_22;

	cvt.rzi.f64.f64	%fd4791, %fd4789;
	setp.neu.f64	%p255, %fd4791, 0d4000000000000000;
	selp.f64	%fd8904, 0dFFF8000000000000, %fd8904, %p255;

BB6_22:
	add.f64 	%fd8913, %fd88, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r332}, %fd8913;
	}
	and.b32  	%r16, %r332, 2146435072;
	setp.ne.s32	%p258, %r16, 2146435072;
	@%p258 bra 	BB6_23;

	setp.gtu.f64	%p259, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd8905, %fd8913;
	@%p259 bra 	BB6_32;

	and.b32  	%r333, %r15, 2147483647;
	setp.ne.s32	%p260, %r333, 2146435072;
	@%p260 bra 	BB6_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd4789;
	}
	setp.eq.s32	%p261, %r334, 0;
	@%p261 bra 	BB6_31;
	bra.uni 	BB6_27;

BB6_31:
	setp.gt.f64	%p264, %fd89, 0d3FF0000000000000;
	selp.b32	%r343, 2146435072, 0, %p264;
	xor.b32  	%r344, %r343, 2146435072;
	setp.lt.s32	%p265, %r15, 0;
	selp.b32	%r345, %r344, %r343, %p265;
	setp.eq.f64	%p266, %fd88, 0dBFF0000000000000;
	selp.b32	%r346, 1072693248, %r345, %p266;
	mov.u32 	%r347, 0;
	mov.b64 	%fd8905, {%r347, %r346};
	bra.uni 	BB6_32;

BB6_4329:
	setp.gt.s32	%p4452, %r159, -1;
	@%p4452 bra 	BB6_4332;

	cvt.rzi.f64.f64	%fd7289, %fd7287;
	setp.neu.f64	%p4453, %fd7289, 0d4000000000000000;
	selp.f64	%fd9727, 0dFFF8000000000000, %fd9727, %p4453;

BB6_4332:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6567}, %fd15;
	}
	and.b32  	%r6568, %r6567, 2146435072;
	setp.ne.s32	%p4456, %r6568, 2146435072;
	@%p4456 bra 	BB6_4333;

	setp.gtu.f64	%p4457, %fd2882, 0d7FF0000000000000;
	mov.f64 	%fd9728, %fd15;
	@%p4457 bra 	BB6_4342;

	and.b32  	%r6569, %r160, 2147483647;
	setp.ne.s32	%p4458, %r6569, 2146435072;
	@%p4458 bra 	BB6_4337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6570, %temp}, %fd7287;
	}
	setp.eq.s32	%p4459, %r6570, 0;
	@%p4459 bra 	BB6_4341;
	bra.uni 	BB6_4337;

BB6_4341:
	setp.eq.f64	%p4462, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p4463, %fd2882, 0d3FF0000000000000;
	selp.b32	%r6579, 2146435072, 0, %p4463;
	xor.b32  	%r6580, %r6579, 2146435072;
	setp.lt.s32	%p4464, %r160, 0;
	selp.b32	%r6581, %r6580, %r6579, %p4464;
	selp.b32	%r6582, 1072693248, %r6581, %p4462;
	mov.u32 	%r6583, 0;
	mov.b64 	%fd9728, {%r6583, %r6582};
	bra.uni 	BB6_4342;

BB6_264:
	setp.gt.s32	%p502, %r48, -1;
	@%p502 bra 	BB6_267;

	cvt.rzi.f64.f64	%fd5030, %fd5028;
	setp.neu.f64	%p503, %fd5030, 0d4008000000000000;
	selp.f64	%fd8954, 0dFFF8000000000000, %fd8954, %p503;

BB6_267:
	add.f64 	%fd8955, %fd6, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r721}, %fd8955;
	}
	and.b32  	%r722, %r721, 2146435072;
	setp.ne.s32	%p506, %r722, 2146435072;
	@%p506 bra 	BB6_268;

	setp.gtu.f64	%p507, %fd290, 0d7FF0000000000000;
	@%p507 bra 	BB6_277;

	and.b32  	%r723, %r47, 2147483647;
	setp.ne.s32	%p508, %r723, 2146435072;
	@%p508 bra 	BB6_272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r724, %temp}, %fd5028;
	}
	setp.eq.s32	%p509, %r724, 0;
	@%p509 bra 	BB6_276;
	bra.uni 	BB6_272;

BB6_276:
	setp.eq.f64	%p512, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p513, %fd290, 0d3FF0000000000000;
	selp.b32	%r733, 2146435072, 0, %p513;
	xor.b32  	%r734, %r733, 2146435072;
	setp.lt.s32	%p514, %r47, 0;
	selp.b32	%r735, %r734, %r733, %p514;
	selp.b32	%r736, 1072693248, %r735, %p512;
	mov.u32 	%r737, 0;
	mov.b64 	%fd8955, {%r737, %r736};
	bra.uni 	BB6_277;

BB6_3713:
	mov.f64 	%fd9607, %fd9606;

BB6_3722:
	rcp.rn.f64 	%fd6361, %fd9607;
	setp.eq.f64	%p3832, %fd6, 0d3FF0000000000000;
	selp.f64	%fd2428, 0d3FF0000000000000, %fd6361, %p3832;
	div.rn.f64 	%fd6362, %fd87, %fd6;
	sub.f64 	%fd2429, %fd7, %fd6362;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd2429;
	}
	abs.f64 	%fd2430, %fd2429;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2430;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6357;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9646, [retval0+0];
	
	//{
	}// Callseq End 67
	setp.lt.s32	%p3833, %r101, 0;
	and.pred  	%p66, %p3833, %p3816;
	mov.f64 	%fd9609, %fd9646;
	@!%p66 bra 	BB6_3724;
	bra.uni 	BB6_3723;

BB6_3723:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5603}, %fd9646;
	}
	xor.b32  	%r5604, %r5603, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5605, %temp}, %fd9646;
	}
	mov.b64 	%fd9609, {%r5605, %r5604};

BB6_3724:
	setp.eq.f64	%p3835, %fd2429, 0d0000000000000000;
	@%p3835 bra 	BB6_3727;
	bra.uni 	BB6_3725;

BB6_3727:
	selp.b32	%r5606, %r101, 0, %p3816;
	or.b32  	%r5607, %r5606, 2146435072;
	setp.lt.s32	%p3839, %r100, 0;
	selp.b32	%r5608, %r5607, %r5606, %p3839;
	mov.u32 	%r5609, 0;
	mov.b64 	%fd9609, {%r5609, %r5608};
	bra.uni 	BB6_3728;

BB6_23:
	mov.f64 	%fd8905, %fd8904;

BB6_32:
	neg.f64 	%fd4793, %fd8905;
	setp.eq.f64	%p267, %fd88, 0d3FF0000000000000;
	selp.f64	%fd4794, 0dBFF0000000000000, %fd4793, %p267;
	div.rn.f64 	%fd100, %fd4794, %fd42;
	mov.f64 	%fd4795, 0d4338000000000000;
	mov.f64 	%fd4796, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd4797, %fd100, %fd4796, %fd4795;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd4797;
	}
	mov.f64 	%fd4798, 0dC338000000000000;
	add.rn.f64 	%fd4799, %fd4797, %fd4798;
	mov.f64 	%fd4800, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd4801, %fd4799, %fd4800, %fd100;
	mov.f64 	%fd4802, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd4803, %fd4799, %fd4802, %fd4801;
	mov.f64 	%fd4804, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4805, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd4806, %fd4805, %fd4803, %fd4804;
	mov.f64 	%fd4807, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd4808, %fd4806, %fd4803, %fd4807;
	mov.f64 	%fd4809, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd4810, %fd4808, %fd4803, %fd4809;
	mov.f64 	%fd4811, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd4812, %fd4810, %fd4803, %fd4811;
	mov.f64 	%fd4813, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd4814, %fd4812, %fd4803, %fd4813;
	mov.f64 	%fd4815, 0d3F81111111122322;
	fma.rn.f64 	%fd4816, %fd4814, %fd4803, %fd4815;
	mov.f64 	%fd4817, 0d3FA55555555502A1;
	fma.rn.f64 	%fd4818, %fd4816, %fd4803, %fd4817;
	mov.f64 	%fd4819, 0d3FC5555555555511;
	fma.rn.f64 	%fd4820, %fd4818, %fd4803, %fd4819;
	mov.f64 	%fd4821, 0d3FE000000000000B;
	fma.rn.f64 	%fd4822, %fd4820, %fd4803, %fd4821;
	mov.f64 	%fd4823, 0d3FF0000000000000;
	fma.rn.f64 	%fd4824, %fd4822, %fd4803, %fd4823;
	fma.rn.f64 	%fd4825, %fd4824, %fd4803, %fd4823;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd4825;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd4825;
	}
	shl.b32 	%r348, %r17, 20;
	add.s32 	%r349, %r19, %r348;
	mov.b64 	%fd8906, {%r18, %r349};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r350}, %fd100;
	}
	mov.b32 	 %f12, %r350;
	abs.f32 	%f1, %f12;
	setp.lt.f32	%p268, %f1, 0f4086232B;
	@%p268 bra 	BB6_35;

	setp.lt.f64	%p269, %fd100, 0d0000000000000000;
	add.f64 	%fd4826, %fd100, 0d7FF0000000000000;
	selp.f64	%fd8906, 0d0000000000000000, %fd4826, %p269;
	setp.geu.f32	%p270, %f1, 0f40874800;
	@%p270 bra 	BB6_35;

	shr.u32 	%r351, %r17, 31;
	add.s32 	%r352, %r17, %r351;
	shr.s32 	%r353, %r352, 1;
	shl.b32 	%r354, %r353, 20;
	add.s32 	%r355, %r354, %r19;
	mov.b64 	%fd4827, {%r18, %r355};
	sub.s32 	%r356, %r17, %r353;
	shl.b32 	%r357, %r356, 20;
	add.s32 	%r358, %r357, 1072693248;
	mov.u32 	%r359, 0;
	mov.b64 	%fd4828, {%r359, %r358};
	mul.f64 	%fd8906, %fd4827, %fd4828;

BB6_35:
	div.rn.f64 	%fd4829, %fd87, %fd9;
	sub.f64 	%fd105, %fd7, %fd4829;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd105;
	}
	abs.f64 	%fd106, %fd105;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd106;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4789;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8922, [retval0+0];
	
	//{
	}// Callseq End 1
	setp.lt.s32	%p271, %r20, 0;
	and.pred  	%p3, %p271, %p251;
	mov.f64 	%fd8908, %fd8922;
	@!%p3 bra 	BB6_37;
	bra.uni 	BB6_36;

BB6_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r360}, %fd8922;
	}
	xor.b32  	%r361, %r360, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd8922;
	}
	mov.b64 	%fd8908, {%r362, %r361};

BB6_37:
	setp.eq.f64	%p273, %fd105, 0d0000000000000000;
	@%p273 bra 	BB6_40;
	bra.uni 	BB6_38;

BB6_40:
	selp.b32	%r363, %r20, 0, %p251;
	or.b32  	%r364, %r363, 2146435072;
	setp.lt.s32	%p277, %r15, 0;
	selp.b32	%r365, %r364, %r363, %p277;
	mov.u32 	%r366, 0;
	mov.b64 	%fd8908, {%r366, %r365};
	bra.uni 	BB6_41;

BB6_4333:
	mov.f64 	%fd9728, %fd9727;

BB6_4342:
	rcp.rn.f64 	%fd7292, %fd9728;
	setp.eq.f64	%p4465, %fd6, 0d3FF0000000000000;
	selp.f64	%fd2892, 0d3FF0000000000000, %fd7292, %p4465;
	mul.f64 	%fd2893, %fd8, %fd87;
	div.rn.f64 	%fd2894, %fd2893, %fd6;
	sub.f64 	%fd2895, %fd7, %fd2894;
	setp.gt.f64	%p4466, %fd2895, 0d0000000000000000;
	setp.lt.f64	%p4467, %fd2895, 0d3FF0000000000000;
	and.pred  	%p4468, %p4466, %p4467;
	mov.f64 	%fd9747, 0d0000000000000000;
	@!%p4468 bra 	BB6_4440;
	bra.uni 	BB6_4343;

BB6_4343:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd2895;
	}
	mov.f64 	%fd7293, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd7293;
	}
	bfe.u32 	%r6584, %r162, 20, 11;
	add.s32 	%r6585, %r6584, -1012;
	mov.u64 	%rd231, 4617315517961601024;
	shl.b64 	%rd67, %rd231, %r6585;
	setp.eq.s64	%p4469, %rd67, -9223372036854775808;
	abs.f64 	%fd2896, %fd2895;
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7293;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9730, [retval0+0];
	
	//{
	}// Callseq End 94
	setp.lt.s32	%p4470, %r161, 0;
	and.pred  	%p95, %p4470, %p4469;
	@!%p95 bra 	BB6_4345;
	bra.uni 	BB6_4344;

BB6_4344:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6586}, %fd9730;
	}
	xor.b32  	%r6587, %r6586, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6588, %temp}, %fd9730;
	}
	mov.b64 	%fd9730, {%r6588, %r6587};

BB6_4345:
	setp.eq.f64	%p4471, %fd2895, 0d0000000000000000;
	@%p4471 bra 	BB6_4348;
	bra.uni 	BB6_4346;

BB6_4348:
	selp.b32	%r6589, %r161, 0, %p4469;
	or.b32  	%r6590, %r6589, 2146435072;
	setp.lt.s32	%p4475, %r162, 0;
	selp.b32	%r6591, %r6590, %r6589, %p4475;
	mov.u32 	%r6592, 0;
	mov.b64 	%fd9730, {%r6592, %r6591};
	bra.uni 	BB6_4349;

BB6_268:
	mov.f64 	%fd8955, %fd8954;

BB6_277:
	setp.eq.f64	%p515, %fd6, 0d3FF0000000000000;
	selp.f64	%fd5033, 0d3FF0000000000000, %fd8955, %p515;
	div.rn.f64 	%fd301, %fd289, %fd5033;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW19d_VerySmoothBump_dtEddd, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f64	%fd302, [retval0+0];
	
	//{
	}// Callseq End 18
	abs.f64 	%fd303, %fd9;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd303;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5028;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8957, [retval0+0];
	
	//{
	}// Callseq End 19
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd9;
	}
	setp.lt.s32	%p516, %r49, 0;
	and.pred  	%p16, %p516, %p499;
	@!%p16 bra 	BB6_279;
	bra.uni 	BB6_278;

BB6_278:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r738}, %fd8957;
	}
	xor.b32  	%r739, %r738, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r740, %temp}, %fd8957;
	}
	mov.b64 	%fd8957, {%r740, %r739};

BB6_279:
	setp.eq.f64	%p518, %fd9, 0d0000000000000000;
	@%p518 bra 	BB6_282;
	bra.uni 	BB6_280;

BB6_282:
	selp.b32	%r741, %r49, 0, %p499;
	or.b32  	%r742, %r741, 2146435072;
	setp.lt.s32	%p522, %r47, 0;
	selp.b32	%r743, %r742, %r741, %p522;
	mov.u32 	%r744, 0;
	mov.b64 	%fd8957, {%r744, %r743};
	bra.uni 	BB6_283;

BB6_3725:
	setp.gt.s32	%p3836, %r101, -1;
	@%p3836 bra 	BB6_3728;

	cvt.rzi.f64.f64	%fd6365, %fd6357;
	setp.neu.f64	%p3837, %fd6365, 0d4000000000000000;
	selp.f64	%fd9609, 0dFFF8000000000000, %fd9609, %p3837;

BB6_3728:
	add.f64 	%fd9647, %fd2429, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5610}, %fd9647;
	}
	and.b32  	%r102, %r5610, 2146435072;
	setp.ne.s32	%p3840, %r102, 2146435072;
	@%p3840 bra 	BB6_3729;

	setp.gtu.f64	%p3841, %fd2430, 0d7FF0000000000000;
	mov.f64 	%fd9610, %fd9647;
	@%p3841 bra 	BB6_3738;

	and.b32  	%r5611, %r100, 2147483647;
	setp.ne.s32	%p3842, %r5611, 2146435072;
	@%p3842 bra 	BB6_3733;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5612, %temp}, %fd6357;
	}
	setp.eq.s32	%p3843, %r5612, 0;
	@%p3843 bra 	BB6_3737;
	bra.uni 	BB6_3733;

BB6_3737:
	setp.gt.f64	%p3846, %fd2430, 0d3FF0000000000000;
	selp.b32	%r5621, 2146435072, 0, %p3846;
	xor.b32  	%r5622, %r5621, 2146435072;
	setp.lt.s32	%p3847, %r100, 0;
	selp.b32	%r5623, %r5622, %r5621, %p3847;
	setp.eq.f64	%p3848, %fd2429, 0dBFF0000000000000;
	selp.b32	%r5624, 1072693248, %r5623, %p3848;
	mov.u32 	%r5625, 0;
	mov.b64 	%fd9610, {%r5625, %r5624};
	bra.uni 	BB6_3738;

BB6_38:
	setp.gt.s32	%p274, %r20, -1;
	@%p274 bra 	BB6_41;

	cvt.rzi.f64.f64	%fd4832, %fd4789;
	setp.neu.f64	%p275, %fd4832, 0d4000000000000000;
	selp.f64	%fd8908, 0dFFF8000000000000, %fd8908, %p275;

BB6_41:
	add.f64 	%fd8923, %fd105, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r367}, %fd8923;
	}
	and.b32  	%r21, %r367, 2146435072;
	setp.ne.s32	%p278, %r21, 2146435072;
	@%p278 bra 	BB6_42;

	setp.gtu.f64	%p279, %fd106, 0d7FF0000000000000;
	mov.f64 	%fd8909, %fd8923;
	@%p279 bra 	BB6_51;

	and.b32  	%r368, %r15, 2147483647;
	setp.ne.s32	%p280, %r368, 2146435072;
	@%p280 bra 	BB6_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r369, %temp}, %fd4789;
	}
	setp.eq.s32	%p281, %r369, 0;
	@%p281 bra 	BB6_50;
	bra.uni 	BB6_46;

BB6_50:
	setp.gt.f64	%p284, %fd106, 0d3FF0000000000000;
	selp.b32	%r378, 2146435072, 0, %p284;
	xor.b32  	%r379, %r378, 2146435072;
	setp.lt.s32	%p285, %r15, 0;
	selp.b32	%r380, %r379, %r378, %p285;
	setp.eq.f64	%p286, %fd105, 0dBFF0000000000000;
	selp.b32	%r381, 1072693248, %r380, %p286;
	mov.u32 	%r382, 0;
	mov.b64 	%fd8909, {%r382, %r381};
	bra.uni 	BB6_51;

BB6_280:
	setp.gt.s32	%p519, %r49, -1;
	@%p519 bra 	BB6_283;

	cvt.rzi.f64.f64	%fd5036, %fd5028;
	setp.neu.f64	%p520, %fd5036, 0d4008000000000000;
	selp.f64	%fd8957, 0dFFF8000000000000, %fd8957, %p520;

BB6_283:
	add.f64 	%fd8958, %fd9, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r745}, %fd8958;
	}
	and.b32  	%r746, %r745, 2146435072;
	setp.ne.s32	%p523, %r746, 2146435072;
	@%p523 bra 	BB6_284;

	setp.gtu.f64	%p524, %fd303, 0d7FF0000000000000;
	@%p524 bra 	BB6_293;

	and.b32  	%r747, %r47, 2147483647;
	setp.ne.s32	%p525, %r747, 2146435072;
	@%p525 bra 	BB6_288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r748, %temp}, %fd5028;
	}
	setp.eq.s32	%p526, %r748, 0;
	@%p526 bra 	BB6_292;
	bra.uni 	BB6_288;

BB6_292:
	setp.eq.f64	%p529, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p530, %fd303, 0d3FF0000000000000;
	selp.b32	%r757, 2146435072, 0, %p530;
	xor.b32  	%r758, %r757, 2146435072;
	setp.lt.s32	%p531, %r47, 0;
	selp.b32	%r759, %r758, %r757, %p531;
	selp.b32	%r760, 1072693248, %r759, %p529;
	mov.u32 	%r761, 0;
	mov.b64 	%fd8958, {%r761, %r760};
	bra.uni 	BB6_293;

BB6_3729:
	mov.f64 	%fd9610, %fd9609;

BB6_3738:
	neg.f64 	%fd6367, %fd9610;
	setp.eq.f64	%p3849, %fd2429, 0d3FF0000000000000;
	selp.f64	%fd6368, 0dBFF0000000000000, %fd6367, %p3849;
	div.rn.f64 	%fd2441, %fd6368, %fd42;
	mov.f64 	%fd6369, 0d4338000000000000;
	mov.f64 	%fd6370, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd6371, %fd2441, %fd6370, %fd6369;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd6371;
	}
	mov.f64 	%fd6372, 0dC338000000000000;
	add.rn.f64 	%fd6373, %fd6371, %fd6372;
	mov.f64 	%fd6374, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd6375, %fd6373, %fd6374, %fd2441;
	mov.f64 	%fd6376, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd6377, %fd6373, %fd6376, %fd6375;
	mov.f64 	%fd6378, 0d3E928AF3FCA213EA;
	mov.f64 	%fd6379, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd6380, %fd6379, %fd6377, %fd6378;
	mov.f64 	%fd6381, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd6382, %fd6380, %fd6377, %fd6381;
	mov.f64 	%fd6383, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd6384, %fd6382, %fd6377, %fd6383;
	mov.f64 	%fd6385, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd6386, %fd6384, %fd6377, %fd6385;
	mov.f64 	%fd6387, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd6388, %fd6386, %fd6377, %fd6387;
	mov.f64 	%fd6389, 0d3F81111111122322;
	fma.rn.f64 	%fd6390, %fd6388, %fd6377, %fd6389;
	mov.f64 	%fd6391, 0d3FA55555555502A1;
	fma.rn.f64 	%fd6392, %fd6390, %fd6377, %fd6391;
	mov.f64 	%fd6393, 0d3FC5555555555511;
	fma.rn.f64 	%fd6394, %fd6392, %fd6377, %fd6393;
	mov.f64 	%fd6395, 0d3FE000000000000B;
	fma.rn.f64 	%fd6396, %fd6394, %fd6377, %fd6395;
	mov.f64 	%fd6397, 0d3FF0000000000000;
	fma.rn.f64 	%fd6398, %fd6396, %fd6377, %fd6397;
	fma.rn.f64 	%fd6399, %fd6398, %fd6377, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd6399;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd6399;
	}
	shl.b32 	%r5626, %r103, 20;
	add.s32 	%r5627, %r105, %r5626;
	mov.b64 	%fd9611, {%r104, %r5627};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5628}, %fd2441;
	}
	mov.b32 	 %f16, %r5628;
	abs.f32 	%f5, %f16;
	setp.lt.f32	%p3850, %f5, 0f4086232B;
	@%p3850 bra 	BB6_3741;

	setp.lt.f64	%p3851, %fd2441, 0d0000000000000000;
	add.f64 	%fd6400, %fd2441, 0d7FF0000000000000;
	selp.f64	%fd9611, 0d0000000000000000, %fd6400, %p3851;
	setp.geu.f32	%p3852, %f5, 0f40874800;
	@%p3852 bra 	BB6_3741;

	shr.u32 	%r5629, %r103, 31;
	add.s32 	%r5630, %r103, %r5629;
	shr.s32 	%r5631, %r5630, 1;
	shl.b32 	%r5632, %r5631, 20;
	add.s32 	%r5633, %r5632, %r105;
	mov.b64 	%fd6401, {%r104, %r5633};
	sub.s32 	%r5634, %r103, %r5631;
	shl.b32 	%r5635, %r5634, 20;
	add.s32 	%r5636, %r5635, 1072693248;
	mov.u32 	%r5637, 0;
	mov.b64 	%fd6402, {%r5637, %r5636};
	mul.f64 	%fd9611, %fd6401, %fd6402;

BB6_3741:
	mul.f64 	%fd6403, %fd41, %fd9611;
	mul.f64 	%fd2446, %fd2428, %fd6403;
	abs.f64 	%fd2447, %fd9;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2447;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6357;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9633, [retval0+0];
	
	//{
	}// Callseq End 68
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd9;
	}
	setp.lt.s32	%p3853, %r106, 0;
	and.pred  	%p67, %p3853, %p3816;
	mov.f64 	%fd9613, %fd9633;
	@!%p67 bra 	BB6_3743;
	bra.uni 	BB6_3742;

BB6_3742:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5638}, %fd9633;
	}
	xor.b32  	%r5639, %r5638, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5640, %temp}, %fd9633;
	}
	mov.b64 	%fd9613, {%r5640, %r5639};

BB6_3743:
	setp.eq.f64	%p3855, %fd9, 0d0000000000000000;
	@%p3855 bra 	BB6_3746;
	bra.uni 	BB6_3744;

BB6_3746:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10662}, %fd9;
	}
	selp.b32	%r5641, %r10662, 0, %p3816;
	or.b32  	%r5642, %r5641, 2146435072;
	setp.lt.s32	%p3859, %r100, 0;
	selp.b32	%r5643, %r5642, %r5641, %p3859;
	mov.u32 	%r5644, 0;
	mov.b64 	%fd9613, {%r5644, %r5643};
	bra.uni 	BB6_3747;

BB6_42:
	mov.f64 	%fd8909, %fd8908;

BB6_51:
	mov.f64 	%fd8820, 0d3FE000000000000B;
	mov.f64 	%fd8819, 0d3FC5555555555511;
	mov.f64 	%fd8818, 0d3FA55555555502A1;
	mov.f64 	%fd8817, 0d3F81111111122322;
	mov.f64 	%fd8816, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8815, 0d3F2A01A014761F65;
	mov.f64 	%fd8814, 0d3EFA01997C89EB71;
	mov.f64 	%fd8813, 0d3EC71DEE62401315;
	mov.f64 	%fd8812, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8811, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8810, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd8809, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8808, 0dC338000000000000;
	mov.f64 	%fd8807, 0d4338000000000000;
	mov.f64 	%fd8806, 0d3FF71547652B82FE;
	neg.f64 	%fd4834, %fd8909;
	setp.eq.f64	%p287, %fd105, 0d3FF0000000000000;
	selp.f64	%fd4835, 0dBFF0000000000000, %fd4834, %p287;
	div.rn.f64 	%fd117, %fd4835, %fd42;
	fma.rn.f64 	%fd4838, %fd117, %fd8806, %fd8807;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd4838;
	}
	add.rn.f64 	%fd4840, %fd4838, %fd8808;
	fma.rn.f64 	%fd4842, %fd4840, %fd8809, %fd117;
	fma.rn.f64 	%fd4844, %fd4840, %fd8810, %fd4842;
	fma.rn.f64 	%fd4847, %fd8811, %fd4844, %fd8812;
	fma.rn.f64 	%fd4849, %fd4847, %fd4844, %fd8813;
	fma.rn.f64 	%fd4851, %fd4849, %fd4844, %fd8814;
	fma.rn.f64 	%fd4853, %fd4851, %fd4844, %fd8815;
	fma.rn.f64 	%fd4855, %fd4853, %fd4844, %fd8816;
	fma.rn.f64 	%fd4857, %fd4855, %fd4844, %fd8817;
	fma.rn.f64 	%fd4859, %fd4857, %fd4844, %fd8818;
	fma.rn.f64 	%fd4861, %fd4859, %fd4844, %fd8819;
	fma.rn.f64 	%fd4863, %fd4861, %fd4844, %fd8820;
	fma.rn.f64 	%fd4865, %fd4863, %fd4844, %fd4823;
	fma.rn.f64 	%fd4866, %fd4865, %fd4844, %fd4823;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd4866;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd4866;
	}
	shl.b32 	%r383, %r22, 20;
	add.s32 	%r384, %r24, %r383;
	mov.b64 	%fd8910, {%r23, %r384};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r385}, %fd117;
	}
	mov.b32 	 %f13, %r385;
	abs.f32 	%f2, %f13;
	setp.lt.f32	%p288, %f2, 0f4086232B;
	@%p288 bra 	BB6_54;

	setp.lt.f64	%p289, %fd117, 0d0000000000000000;
	add.f64 	%fd4867, %fd117, 0d7FF0000000000000;
	selp.f64	%fd8910, 0d0000000000000000, %fd4867, %p289;
	setp.geu.f32	%p290, %f2, 0f40874800;
	@%p290 bra 	BB6_54;

	mov.f64 	%fd8758, 0d4338000000000000;
	mov.f64 	%fd8757, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd8756, %fd117, %fd8757, %fd8758;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10696, %temp}, %fd8756;
	}
	shr.u32 	%r386, %r10696, 31;
	add.s32 	%r387, %r10696, %r386;
	shr.s32 	%r388, %r387, 1;
	shl.b32 	%r389, %r388, 20;
	add.s32 	%r390, %r389, %r24;
	mov.b64 	%fd4868, {%r23, %r390};
	sub.s32 	%r391, %r10696, %r388;
	shl.b32 	%r392, %r391, 20;
	add.s32 	%r393, %r392, 1072693248;
	mov.u32 	%r394, 0;
	mov.b64 	%fd4869, {%r394, %r393};
	mul.f64 	%fd8910, %fd4868, %fd4869;

BB6_54:
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd8;
	.param .b64 param4;
	st.param.f64	[param4+0], %fd6;
	.param .b64 param5;
	st.param.f64	[param5+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW21Gaussian_x_T_IntegralEddddd, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	ld.param.f64	%fd9098, [retval0+0];
	
	//{
	}// Callseq End 2
	@!%p2 bra 	BB6_56;
	bra.uni 	BB6_55;

BB6_55:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd8912;
	}
	xor.b32  	%r396, %r395, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd8912;
	}
	mov.b64 	%fd8912, {%r397, %r396};

BB6_56:
	sub.f64 	%fd8720, %fd7, %fd4788;
	setp.eq.f64	%p7265, %fd8720, 0d0000000000000000;
	@%p7265 bra 	BB6_59;
	bra.uni 	BB6_57;

BB6_59:
	selp.b32	%r398, %r14, 0, %p251;
	or.b32  	%r399, %r398, 2146435072;
	setp.lt.s32	%p295, %r15, 0;
	selp.b32	%r400, %r399, %r398, %p295;
	mov.u32 	%r401, 0;
	mov.b64 	%fd8912, {%r401, %r400};
	bra.uni 	BB6_60;

BB6_284:
	mov.f64 	%fd8958, %fd8957;

BB6_293:
	setp.eq.f64	%p532, %fd9, 0d3FF0000000000000;
	selp.f64	%fd5039, 0d3FF0000000000000, %fd8958, %p532;
	div.rn.f64 	%fd5040, %fd302, %fd5039;
	div.rn.f64 	%fd9100, %fd5040, %fd87;
	div.rn.f64 	%fd9099, %fd301, %fd87;
	bra.uni 	BB6_1008;

BB6_3744:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10652}, %fd9;
	}
	setp.gt.s32	%p3856, %r10652, -1;
	@%p3856 bra 	BB6_3747;

	cvt.rzi.f64.f64	%fd6406, %fd6357;
	setp.neu.f64	%p3857, %fd6406, 0d4000000000000000;
	selp.f64	%fd9613, 0dFFF8000000000000, %fd9613, %p3857;

BB6_3747:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5645}, %fd16;
	}
	and.b32  	%r107, %r5645, 2146435072;
	setp.ne.s32	%p3860, %r107, 2146435072;
	@%p3860 bra 	BB6_3748;

	abs.f64 	%fd8499, %fd9;
	setp.gtu.f64	%p3861, %fd8499, 0d7FF0000000000000;
	mov.f64 	%fd9614, %fd16;
	@%p3861 bra 	BB6_3757;

	and.b32  	%r5646, %r100, 2147483647;
	setp.ne.s32	%p3862, %r5646, 2146435072;
	@%p3862 bra 	BB6_3752;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5647, %temp}, %fd6357;
	}
	setp.eq.s32	%p3863, %r5647, 0;
	@%p3863 bra 	BB6_3756;
	bra.uni 	BB6_3752;

BB6_3756:
	abs.f64 	%fd8500, %fd9;
	setp.eq.f64	%p3866, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3867, %fd8500, 0d3FF0000000000000;
	selp.b32	%r5656, 2146435072, 0, %p3867;
	xor.b32  	%r5657, %r5656, 2146435072;
	setp.lt.s32	%p3868, %r100, 0;
	selp.b32	%r5658, %r5657, %r5656, %p3868;
	selp.b32	%r5659, 1072693248, %r5658, %p3866;
	mov.u32 	%r5660, 0;
	mov.b64 	%fd9614, {%r5660, %r5659};
	bra.uni 	BB6_3757;

BB6_57:
	setp.gt.s32	%p292, %r14, -1;
	@%p292 bra 	BB6_60;

	cvt.rzi.f64.f64	%fd4871, %fd4789;
	setp.neu.f64	%p293, %fd4871, 0d4000000000000000;
	selp.f64	%fd8912, 0dFFF8000000000000, %fd8912, %p293;

BB6_60:
	@%p258 bra 	BB6_61;

	setp.gtu.f64	%p297, %fd89, 0d7FF0000000000000;
	@%p297 bra 	BB6_70;

	and.b32  	%r402, %r15, 2147483647;
	setp.ne.s32	%p298, %r402, 2146435072;
	@%p298 bra 	BB6_65;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r403, %temp}, %fd4789;
	}
	setp.eq.s32	%p299, %r403, 0;
	@%p299 bra 	BB6_69;
	bra.uni 	BB6_65;

BB6_69:
	setp.gt.f64	%p302, %fd89, 0d3FF0000000000000;
	selp.b32	%r412, 2146435072, 0, %p302;
	xor.b32  	%r413, %r412, 2146435072;
	setp.lt.s32	%p303, %r15, 0;
	selp.b32	%r414, %r413, %r412, %p303;
	setp.eq.f64	%p304, %fd88, 0dBFF0000000000000;
	selp.b32	%r415, 1072693248, %r414, %p304;
	mov.u32 	%r416, 0;
	mov.b64 	%fd8913, {%r416, %r415};
	bra.uni 	BB6_70;

BB6_3748:
	mov.f64 	%fd9614, %fd9613;

BB6_3757:
	rcp.rn.f64 	%fd6408, %fd9614;
	setp.eq.f64	%p3869, %fd9, 0d3FF0000000000000;
	selp.f64	%fd2457, 0d3FF0000000000000, %fd6408, %p3869;
	div.rn.f64 	%fd6409, %fd87, %fd9;
	sub.f64 	%fd2458, %fd7, %fd6409;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd2458;
	}
	abs.f64 	%fd2459, %fd2458;
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2459;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6357;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9642, [retval0+0];
	
	//{
	}// Callseq End 69
	setp.lt.s32	%p3870, %r108, 0;
	and.pred  	%p68, %p3870, %p3816;
	mov.f64 	%fd9616, %fd9642;
	@!%p68 bra 	BB6_3759;
	bra.uni 	BB6_3758;

BB6_3758:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5661}, %fd9642;
	}
	xor.b32  	%r5662, %r5661, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5663, %temp}, %fd9642;
	}
	mov.b64 	%fd9616, {%r5663, %r5662};

BB6_3759:
	setp.eq.f64	%p3872, %fd2458, 0d0000000000000000;
	@%p3872 bra 	BB6_3762;
	bra.uni 	BB6_3760;

BB6_3762:
	selp.b32	%r5664, %r108, 0, %p3816;
	or.b32  	%r5665, %r5664, 2146435072;
	setp.lt.s32	%p3876, %r100, 0;
	selp.b32	%r5666, %r5665, %r5664, %p3876;
	mov.u32 	%r5667, 0;
	mov.b64 	%fd9616, {%r5667, %r5666};
	bra.uni 	BB6_3763;

BB6_61:
	mov.f64 	%fd8913, %fd8912;

BB6_70:
	sub.f64 	%fd8737, %fd7, %fd4788;
	setp.eq.f64	%p7266, %fd8737, 0d3FF0000000000000;
	mov.f64 	%fd8736, 0d3FF0000000000000;
	mov.f64 	%fd8735, 0d3FE000000000000B;
	mov.f64 	%fd8734, 0d3FC5555555555511;
	mov.f64 	%fd8733, 0d3FA55555555502A1;
	mov.f64 	%fd8732, 0d3F81111111122322;
	mov.f64 	%fd8731, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8730, 0d3F2A01A014761F65;
	mov.f64 	%fd8729, 0d3EFA01997C89EB71;
	mov.f64 	%fd8728, 0d3EC71DEE62401315;
	mov.f64 	%fd8727, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8726, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8725, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd8724, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8723, 0dC338000000000000;
	mov.f64 	%fd8722, 0d4338000000000000;
	mov.f64 	%fd8721, 0d3FF71547652B82FE;
	neg.f64 	%fd4873, %fd8913;
	selp.f64	%fd4874, 0dBFF0000000000000, %fd4873, %p7266;
	div.rn.f64 	%fd131, %fd4874, %fd42;
	fma.rn.f64 	%fd4877, %fd131, %fd8721, %fd8722;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd4877;
	}
	add.rn.f64 	%fd4879, %fd4877, %fd8723;
	fma.rn.f64 	%fd4881, %fd4879, %fd8724, %fd131;
	fma.rn.f64 	%fd4883, %fd4879, %fd8725, %fd4881;
	fma.rn.f64 	%fd4886, %fd8726, %fd4883, %fd8727;
	fma.rn.f64 	%fd4888, %fd4886, %fd4883, %fd8728;
	fma.rn.f64 	%fd4890, %fd4888, %fd4883, %fd8729;
	fma.rn.f64 	%fd4892, %fd4890, %fd4883, %fd8730;
	fma.rn.f64 	%fd4894, %fd4892, %fd4883, %fd8731;
	fma.rn.f64 	%fd4896, %fd4894, %fd4883, %fd8732;
	fma.rn.f64 	%fd4898, %fd4896, %fd4883, %fd8733;
	fma.rn.f64 	%fd4900, %fd4898, %fd4883, %fd8734;
	fma.rn.f64 	%fd4902, %fd4900, %fd4883, %fd8735;
	fma.rn.f64 	%fd4904, %fd4902, %fd4883, %fd8736;
	fma.rn.f64 	%fd4905, %fd4904, %fd4883, %fd8736;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd4905;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd4905;
	}
	shl.b32 	%r417, %r25, 20;
	add.s32 	%r418, %r27, %r417;
	mov.b64 	%fd8914, {%r26, %r418};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r419}, %fd131;
	}
	mov.b32 	 %f14, %r419;
	abs.f32 	%f3, %f14;
	setp.lt.f32	%p306, %f3, 0f4086232B;
	@%p306 bra 	BB6_73;

	setp.lt.f64	%p307, %fd131, 0d0000000000000000;
	add.f64 	%fd4906, %fd131, 0d7FF0000000000000;
	selp.f64	%fd8914, 0d0000000000000000, %fd4906, %p307;
	setp.geu.f32	%p308, %f3, 0f40874800;
	@%p308 bra 	BB6_73;

	shr.u32 	%r420, %r25, 31;
	add.s32 	%r421, %r25, %r420;
	shr.s32 	%r422, %r421, 1;
	shl.b32 	%r423, %r422, 20;
	add.s32 	%r424, %r423, %r27;
	mov.b64 	%fd4907, {%r26, %r424};
	sub.s32 	%r425, %r25, %r422;
	shl.b32 	%r426, %r425, 20;
	add.s32 	%r427, %r426, 1072693248;
	mov.u32 	%r428, 0;
	mov.b64 	%fd4908, {%r428, %r427};
	mul.f64 	%fd8914, %fd4907, %fd4908;

BB6_73:
	mul.f64 	%fd136, %fd88, %fd8914;
	abs.f64 	%fd137, %fd8;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd137;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4789;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8926, [retval0+0];
	
	//{
	}// Callseq End 3
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd8;
	}
	setp.lt.s32	%p309, %r28, 0;
	and.pred  	%p4, %p309, %p251;
	mov.f64 	%fd8916, %fd8926;
	@!%p4 bra 	BB6_75;
	bra.uni 	BB6_74;

BB6_74:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r429}, %fd8926;
	}
	xor.b32  	%r430, %r429, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd8926;
	}
	mov.b64 	%fd8916, {%r431, %r430};

BB6_75:
	setp.eq.f64	%p311, %fd8, 0d0000000000000000;
	@%p311 bra 	BB6_78;
	bra.uni 	BB6_76;

BB6_78:
	selp.b32	%r432, %r28, 0, %p251;
	or.b32  	%r433, %r432, 2146435072;
	setp.lt.s32	%p315, %r15, 0;
	selp.b32	%r434, %r433, %r432, %p315;
	mov.u32 	%r435, 0;
	mov.b64 	%fd8916, {%r435, %r434};
	bra.uni 	BB6_79;

BB6_3760:
	setp.gt.s32	%p3873, %r108, -1;
	@%p3873 bra 	BB6_3763;

	cvt.rzi.f64.f64	%fd6412, %fd6357;
	setp.neu.f64	%p3874, %fd6412, 0d4000000000000000;
	selp.f64	%fd9616, 0dFFF8000000000000, %fd9616, %p3874;

BB6_3763:
	add.f64 	%fd2466, %fd2458, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5668}, %fd2466;
	}
	and.b32  	%r109, %r5668, 2146435072;
	setp.ne.s32	%p3877, %r109, 2146435072;
	@%p3877 bra 	BB6_3764;

	add.f64 	%fd9617, %fd2458, 0d4000000000000000;
	abs.f64 	%fd8603, %fd2458;
	setp.gtu.f64	%p3878, %fd8603, 0d7FF0000000000000;
	@%p3878 bra 	BB6_3773;

	and.b32  	%r5669, %r100, 2147483647;
	setp.ne.s32	%p3879, %r5669, 2146435072;
	@%p3879 bra 	BB6_3768;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5670, %temp}, %fd6357;
	}
	setp.eq.s32	%p3880, %r5670, 0;
	@%p3880 bra 	BB6_3772;
	bra.uni 	BB6_3768;

BB6_3772:
	abs.f64 	%fd8605, %fd2458;
	setp.gt.f64	%p3883, %fd8605, 0d3FF0000000000000;
	selp.b32	%r5679, 2146435072, 0, %p3883;
	xor.b32  	%r5680, %r5679, 2146435072;
	setp.lt.s32	%p3884, %r100, 0;
	selp.b32	%r5681, %r5680, %r5679, %p3884;
	setp.eq.f64	%p3885, %fd2458, 0dBFF0000000000000;
	selp.b32	%r5682, 1072693248, %r5681, %p3885;
	mov.u32 	%r5683, 0;
	mov.b64 	%fd9617, {%r5683, %r5682};
	bra.uni 	BB6_3773;

BB6_76:
	setp.gt.s32	%p312, %r28, -1;
	@%p312 bra 	BB6_79;

	cvt.rzi.f64.f64	%fd4911, %fd4789;
	setp.neu.f64	%p313, %fd4911, 0d4000000000000000;
	selp.f64	%fd8916, 0dFFF8000000000000, %fd8916, %p313;

BB6_79:
	add.f64 	%fd8927, %fd8, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r436}, %fd8927;
	}
	and.b32  	%r29, %r436, 2146435072;
	setp.ne.s32	%p316, %r29, 2146435072;
	@%p316 bra 	BB6_80;

	setp.gtu.f64	%p317, %fd137, 0d7FF0000000000000;
	add.f64 	%fd8917, %fd8, 0d4000000000000000;
	@%p317 bra 	BB6_89;

	and.b32  	%r437, %r15, 2147483647;
	setp.ne.s32	%p318, %r437, 2146435072;
	@%p318 bra 	BB6_84;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd4789;
	}
	setp.eq.s32	%p319, %r438, 0;
	@%p319 bra 	BB6_88;
	bra.uni 	BB6_84;

BB6_88:
	setp.eq.f64	%p322, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p323, %fd137, 0d3FF0000000000000;
	selp.b32	%r447, 2146435072, 0, %p323;
	xor.b32  	%r448, %r447, 2146435072;
	setp.lt.s32	%p324, %r15, 0;
	selp.b32	%r449, %r448, %r447, %p324;
	selp.b32	%r450, 1072693248, %r449, %p322;
	mov.u32 	%r451, 0;
	mov.b64 	%fd8917, {%r451, %r450};
	bra.uni 	BB6_89;

BB6_3764:
	mov.f64 	%fd9617, %fd9616;

BB6_3773:
	mov.f64 	%fd8588, 0d3FE000000000000B;
	mov.f64 	%fd8587, 0d3FC5555555555511;
	mov.f64 	%fd8586, 0d3FA55555555502A1;
	mov.f64 	%fd8585, 0d3F81111111122322;
	mov.f64 	%fd8584, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8583, 0d3F2A01A014761F65;
	mov.f64 	%fd8582, 0d3EFA01997C89EB71;
	mov.f64 	%fd8581, 0d3EC71DEE62401315;
	mov.f64 	%fd8580, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8579, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8578, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8577, 0dC338000000000000;
	mov.f64 	%fd8576, 0d4338000000000000;
	mov.f64 	%fd8575, 0d3FF71547652B82FE;
	mov.f64 	%fd8498, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd6414, %fd9617;
	setp.eq.f64	%p3886, %fd2458, 0d3FF0000000000000;
	selp.f64	%fd6415, 0dBFF0000000000000, %fd6414, %p3886;
	div.rn.f64 	%fd2470, %fd6415, %fd42;
	fma.rn.f64 	%fd6418, %fd2470, %fd8575, %fd8576;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r110, %temp}, %fd6418;
	}
	add.rn.f64 	%fd6420, %fd6418, %fd8577;
	fma.rn.f64 	%fd6422, %fd6420, %fd8578, %fd2470;
	fma.rn.f64 	%fd6424, %fd6420, %fd8498, %fd6422;
	fma.rn.f64 	%fd6427, %fd8579, %fd6424, %fd8580;
	fma.rn.f64 	%fd6429, %fd6427, %fd6424, %fd8581;
	fma.rn.f64 	%fd6431, %fd6429, %fd6424, %fd8582;
	fma.rn.f64 	%fd6433, %fd6431, %fd6424, %fd8583;
	fma.rn.f64 	%fd6435, %fd6433, %fd6424, %fd8584;
	fma.rn.f64 	%fd6437, %fd6435, %fd6424, %fd8585;
	fma.rn.f64 	%fd6439, %fd6437, %fd6424, %fd8586;
	fma.rn.f64 	%fd6441, %fd6439, %fd6424, %fd8587;
	fma.rn.f64 	%fd6443, %fd6441, %fd6424, %fd8588;
	fma.rn.f64 	%fd6445, %fd6443, %fd6424, %fd6397;
	fma.rn.f64 	%fd6446, %fd6445, %fd6424, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r111, %temp}, %fd6446;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd6446;
	}
	shl.b32 	%r5684, %r110, 20;
	add.s32 	%r5685, %r112, %r5684;
	mov.b64 	%fd9618, {%r111, %r5685};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5686}, %fd2470;
	}
	mov.b32 	 %f17, %r5686;
	abs.f32 	%f6, %f17;
	setp.lt.f32	%p3887, %f6, 0f4086232B;
	@%p3887 bra 	BB6_3776;

	setp.lt.f64	%p3888, %fd2470, 0d0000000000000000;
	add.f64 	%fd6447, %fd2470, 0d7FF0000000000000;
	selp.f64	%fd9618, 0d0000000000000000, %fd6447, %p3888;
	setp.geu.f32	%p3889, %f6, 0f40874800;
	@%p3889 bra 	BB6_3776;

	shr.u32 	%r5687, %r110, 31;
	add.s32 	%r5688, %r110, %r5687;
	shr.s32 	%r5689, %r5688, 1;
	shl.b32 	%r5690, %r5689, 20;
	add.s32 	%r5691, %r5690, %r112;
	mov.b64 	%fd6448, {%r111, %r5691};
	sub.s32 	%r5692, %r110, %r5689;
	shl.b32 	%r5693, %r5692, 20;
	add.s32 	%r5694, %r5693, 1072693248;
	mov.u32 	%r5695, 0;
	mov.b64 	%fd6449, {%r5695, %r5694};
	mul.f64 	%fd9618, %fd6448, %fd6449;

BB6_3776:
	mul.f64 	%fd6450, %fd41, %fd9618;
	mul.f64 	%fd6451, %fd2457, %fd6450;
	sub.f64 	%fd2475, %fd2446, %fd6451;
	abs.f64 	%fd2476, %fd87;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2476;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd6357;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9620, [retval0+0];
	
	//{
	}// Callseq End 70
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd87;
	}
	setp.lt.s32	%p3890, %r113, 0;
	and.pred  	%p69, %p3890, %p3816;
	@!%p69 bra 	BB6_3778;
	bra.uni 	BB6_3777;

BB6_3777:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5696}, %fd9620;
	}
	xor.b32  	%r5697, %r5696, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5698, %temp}, %fd9620;
	}
	mov.b64 	%fd9620, {%r5698, %r5697};

BB6_3778:
	setp.eq.f64	%p3892, %fd87, 0d0000000000000000;
	@%p3892 bra 	BB6_3781;
	bra.uni 	BB6_3779;

BB6_3781:
	selp.b32	%r5699, %r113, 0, %p3816;
	or.b32  	%r5700, %r5699, 2146435072;
	setp.lt.s32	%p3896, %r100, 0;
	selp.b32	%r5701, %r5700, %r5699, %p3896;
	mov.u32 	%r5702, 0;
	mov.b64 	%fd9620, {%r5702, %r5701};
	bra.uni 	BB6_3782;

BB6_80:
	mov.f64 	%fd8917, %fd8916;

BB6_89:
	setp.eq.f64	%p325, %fd8, 0d3FF0000000000000;
	selp.f64	%fd4914, 0d3FF0000000000000, %fd8917, %p325;
	mul.f64 	%fd4915, %fd41, %fd136;
	neg.f64 	%fd4916, %fd4915;
	div.rn.f64 	%fd148, %fd4916, %fd4914;
	mov.f64 	%fd4917, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd4917;
	}
	bfe.u32 	%r452, %r30, 20, 11;
	add.s32 	%r453, %r452, -1012;
	mov.u64 	%rd171, 4613937818241073152;
	shl.b64 	%rd14, %rd171, %r453;
	setp.eq.s64	%p326, %rd14, -9223372036854775808;
	abs.f64 	%fd149, %fd6;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd149;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4917;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8919, [retval0+0];
	
	//{
	}// Callseq End 4
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd6;
	}
	setp.lt.s32	%p327, %r31, 0;
	and.pred  	%p5, %p327, %p326;
	@!%p5 bra 	BB6_91;
	bra.uni 	BB6_90;

BB6_90:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r454}, %fd8919;
	}
	xor.b32  	%r455, %r454, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r456, %temp}, %fd8919;
	}
	mov.b64 	%fd8919, {%r456, %r455};

BB6_91:
	setp.eq.f64	%p328, %fd6, 0d0000000000000000;
	@%p328 bra 	BB6_94;
	bra.uni 	BB6_92;

BB6_94:
	selp.b32	%r457, %r31, 0, %p326;
	or.b32  	%r458, %r457, 2146435072;
	setp.lt.s32	%p332, %r30, 0;
	selp.b32	%r459, %r458, %r457, %p332;
	mov.u32 	%r460, 0;
	mov.b64 	%fd8919, {%r460, %r459};
	bra.uni 	BB6_95;

BB6_3779:
	setp.gt.s32	%p3893, %r113, -1;
	@%p3893 bra 	BB6_3782;

	cvt.rzi.f64.f64	%fd6454, %fd6357;
	setp.neu.f64	%p3894, %fd6454, 0d4000000000000000;
	selp.f64	%fd9620, 0dFFF8000000000000, %fd9620, %p3894;

BB6_3782:
	add.f64 	%fd9621, %fd87, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5703}, %fd9621;
	}
	and.b32  	%r5704, %r5703, 2146435072;
	setp.ne.s32	%p3897, %r5704, 2146435072;
	@%p3897 bra 	BB6_3783;

	setp.gtu.f64	%p3898, %fd2476, 0d7FF0000000000000;
	@%p3898 bra 	BB6_3792;

	and.b32  	%r5705, %r100, 2147483647;
	setp.ne.s32	%p3899, %r5705, 2146435072;
	@%p3899 bra 	BB6_3787;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5706, %temp}, %fd6357;
	}
	setp.eq.s32	%p3900, %r5706, 0;
	@%p3900 bra 	BB6_3791;
	bra.uni 	BB6_3787;

BB6_3791:
	setp.gt.f64	%p3903, %fd2476, 0d3FF0000000000000;
	selp.b32	%r5715, 2146435072, 0, %p3903;
	xor.b32  	%r5716, %r5715, 2146435072;
	setp.lt.s32	%p3904, %r100, 0;
	selp.b32	%r5717, %r5716, %r5715, %p3904;
	setp.eq.f64	%p3905, %fd87, 0dBFF0000000000000;
	selp.b32	%r5718, 1072693248, %r5717, %p3905;
	mov.u32 	%r5719, 0;
	mov.b64 	%fd9621, {%r5719, %r5718};
	bra.uni 	BB6_3792;

BB6_92:
	setp.gt.s32	%p329, %r31, -1;
	@%p329 bra 	BB6_95;

	cvt.rzi.f64.f64	%fd4919, %fd4917;
	setp.neu.f64	%p330, %fd4919, 0d4008000000000000;
	selp.f64	%fd8919, 0dFFF8000000000000, %fd8919, %p330;

BB6_95:
	add.f64 	%fd8920, %fd6, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r461}, %fd8920;
	}
	and.b32  	%r462, %r461, 2146435072;
	setp.ne.s32	%p333, %r462, 2146435072;
	@%p333 bra 	BB6_96;

	setp.gtu.f64	%p334, %fd149, 0d7FF0000000000000;
	@%p334 bra 	BB6_105;

	and.b32  	%r463, %r30, 2147483647;
	setp.ne.s32	%p335, %r463, 2146435072;
	@%p335 bra 	BB6_100;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd4917;
	}
	setp.eq.s32	%p336, %r464, 0;
	@%p336 bra 	BB6_104;
	bra.uni 	BB6_100;

BB6_104:
	setp.eq.f64	%p339, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p340, %fd149, 0d3FF0000000000000;
	selp.b32	%r473, 2146435072, 0, %p340;
	xor.b32  	%r474, %r473, 2146435072;
	setp.lt.s32	%p341, %r30, 0;
	selp.b32	%r475, %r474, %r473, %p341;
	selp.b32	%r476, 1072693248, %r475, %p339;
	mov.u32 	%r477, 0;
	mov.b64 	%fd8920, {%r477, %r476};
	bra.uni 	BB6_105;

BB6_3783:
	mov.f64 	%fd9621, %fd9620;

BB6_3792:
	setp.eq.f64	%p3906, %fd87, 0d3FF0000000000000;
	selp.f64	%fd2487, 0d3FF0000000000000, %fd9621, %p3906;
	div.rn.f64 	%fd2488, %fd2458, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd2488;
	}
	and.b32  	%r115, %r114, 2147483647;
	setp.lt.u32	%p3907, %r115, 1072693248;
	@%p3907 bra 	BB6_3798;
	bra.uni 	BB6_3793;

BB6_3798:
	mul.f64 	%fd6535, %fd2488, %fd2488;
	mov.f64 	%fd6536, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd6537, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd6538, %fd6537, %fd6535, %fd6536;
	mov.f64 	%fd6539, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd6540, %fd6538, %fd6535, %fd6539;
	mov.f64 	%fd6541, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd6542, %fd6540, %fd6535, %fd6541;
	mov.f64 	%fd6543, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd6544, %fd6542, %fd6535, %fd6543;
	mov.f64 	%fd6545, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd6546, %fd6544, %fd6535, %fd6545;
	mov.f64 	%fd6547, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd6548, %fd6546, %fd6535, %fd6547;
	mov.f64 	%fd6549, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd6550, %fd6548, %fd6535, %fd6549;
	mov.f64 	%fd6551, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd6552, %fd6550, %fd6535, %fd6551;
	mov.f64 	%fd6553, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd6554, %fd6552, %fd6535, %fd6553;
	mov.f64 	%fd6555, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd6556, %fd6554, %fd6535, %fd6555;
	mov.f64 	%fd6557, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd6558, %fd6556, %fd6535, %fd6557;
	mul.f64 	%fd9622, %fd2488, %fd6558;
	bra.uni 	BB6_3799;

BB6_96:
	mov.f64 	%fd8920, %fd8919;

BB6_105:
	setp.eq.f64	%p342, %fd6, 0d3FF0000000000000;
	selp.f64	%fd4922, 0d3FF0000000000000, %fd8920, %p342;
	div.rn.f64 	%fd160, %fd148, %fd4922;
	@!%p3 bra 	BB6_107;
	bra.uni 	BB6_106;

BB6_106:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r478}, %fd8922;
	}
	xor.b32  	%r479, %r478, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r480, %temp}, %fd8922;
	}
	mov.b64 	%fd8922, {%r480, %r479};

BB6_107:
	sub.f64 	%fd8738, %fd7, %fd4829;
	setp.eq.f64	%p7267, %fd8738, 0d0000000000000000;
	@%p7267 bra 	BB6_110;
	bra.uni 	BB6_108;

BB6_110:
	selp.b32	%r481, %r20, 0, %p251;
	or.b32  	%r482, %r481, 2146435072;
	setp.lt.s32	%p347, %r15, 0;
	selp.b32	%r483, %r482, %r481, %p347;
	mov.u32 	%r484, 0;
	mov.b64 	%fd8922, {%r484, %r483};
	bra.uni 	BB6_111;

BB6_3793:
	setp.lt.u32	%p3908, %r115, 2146435072;
	@%p3908 bra 	BB6_3797;
	bra.uni 	BB6_3794;

BB6_3797:
	mov.f64 	%fd8602, 0d3FE000000000000B;
	mov.f64 	%fd8601, 0d3FC5555555555511;
	mov.f64 	%fd8600, 0d3FA55555555502A1;
	mov.f64 	%fd8599, 0d3F81111111122322;
	mov.f64 	%fd8598, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8597, 0d3F2A01A014761F65;
	mov.f64 	%fd8596, 0d3EFA01997C89EB71;
	mov.f64 	%fd8595, 0d3EC71DEE62401315;
	mov.f64 	%fd8594, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8593, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8592, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8591, 0dC338000000000000;
	mov.f64 	%fd8590, 0d4338000000000000;
	mov.f64 	%fd8589, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10660}, %fd2488;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10659, %temp}, %fd2488;
	}
	mov.b64 	%fd6457, {%r10659, %r115};
	mov.f64 	%fd6458, 0dBCF1384CE38C616A;
	mov.f64 	%fd6459, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd6460, %fd6459, %fd6457, %fd6458;
	mov.f64 	%fd6461, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd6462, %fd6460, %fd6457, %fd6461;
	mov.f64 	%fd6463, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd6464, %fd6462, %fd6457, %fd6463;
	mov.f64 	%fd6465, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd6466, %fd6464, %fd6457, %fd6465;
	mov.f64 	%fd6467, 0dBE0933832F358D51;
	fma.rn.f64 	%fd6468, %fd6466, %fd6457, %fd6467;
	mov.f64 	%fd6469, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd6470, %fd6468, %fd6457, %fd6469;
	mov.f64 	%fd6471, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd6472, %fd6470, %fd6457, %fd6471;
	mov.f64 	%fd6473, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd6474, %fd6472, %fd6457, %fd6473;
	mov.f64 	%fd6475, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd6476, %fd6474, %fd6457, %fd6475;
	mov.f64 	%fd6477, 0d3EE09F503825C543;
	fma.rn.f64 	%fd6478, %fd6476, %fd6457, %fd6477;
	mov.f64 	%fd6479, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd6480, %fd6478, %fd6457, %fd6479;
	mov.f64 	%fd6481, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd6482, %fd6480, %fd6457, %fd6481;
	mov.f64 	%fd6483, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd6484, %fd6482, %fd6457, %fd6483;
	mov.f64 	%fd6485, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd6486, %fd6484, %fd6457, %fd6485;
	mov.f64 	%fd6487, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd6488, %fd6486, %fd6457, %fd6487;
	mov.f64 	%fd6489, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd6490, %fd6488, %fd6457, %fd6489;
	mov.f64 	%fd6491, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd6492, %fd6490, %fd6457, %fd6491;
	mov.f64 	%fd6493, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd6494, %fd6492, %fd6457, %fd6493;
	mov.f64 	%fd6495, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd6496, %fd6494, %fd6457, %fd6495;
	mov.f64 	%fd6497, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd6498, %fd6496, %fd6457, %fd6497;
	mov.f64 	%fd6499, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd6500, %fd6498, %fd6457, %fd6499;
	mov.f64 	%fd6501, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd6502, %fd6500, %fd6457, %fd6501;
	fma.rn.f64 	%fd6505, %fd6502, %fd8589, %fd8590;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5724, %temp}, %fd6505;
	}
	add.rn.f64 	%fd6507, %fd6505, %fd8591;
	fma.rn.f64 	%fd6509, %fd6507, %fd8592, %fd6502;
	fma.rn.f64 	%fd6512, %fd8593, %fd6509, %fd8594;
	fma.rn.f64 	%fd6514, %fd6512, %fd6509, %fd8595;
	fma.rn.f64 	%fd6516, %fd6514, %fd6509, %fd8596;
	fma.rn.f64 	%fd6518, %fd6516, %fd6509, %fd8597;
	fma.rn.f64 	%fd6520, %fd6518, %fd6509, %fd8598;
	fma.rn.f64 	%fd6522, %fd6520, %fd6509, %fd8599;
	fma.rn.f64 	%fd6524, %fd6522, %fd6509, %fd8600;
	fma.rn.f64 	%fd6526, %fd6524, %fd6509, %fd8601;
	fma.rn.f64 	%fd6528, %fd6526, %fd6509, %fd8602;
	fma.rn.f64 	%fd6530, %fd6528, %fd6509, %fd6397;
	fma.rn.f64 	%fd6531, %fd6530, %fd6509, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5725}, %fd6531;
	}
	shl.b32 	%r5726, %r5724, 20;
	add.s32 	%r5727, %r5725, %r5726;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5728, %temp}, %fd6531;
	}
	mov.b64 	%fd6532, {%r5728, %r5727};
	sub.f64 	%fd6533, %fd6397, %fd6532;
	setp.gt.u32	%p3912, %r115, 1075294207;
	selp.f64	%fd6534, 0d3FF0000000000000, %fd6533, %p3912;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5729, %temp}, %fd6534;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5730}, %fd6534;
	}
	and.b32  	%r5731, %r10660, -2147483648;
	or.b32  	%r5732, %r5730, %r5731;
	mov.b64 	%fd9622, {%r5729, %r5732};
	bra.uni 	BB6_3799;

BB6_108:
	setp.gt.s32	%p344, %r20, -1;
	@%p344 bra 	BB6_111;

	cvt.rzi.f64.f64	%fd4924, %fd4789;
	setp.neu.f64	%p345, %fd4924, 0d4000000000000000;
	selp.f64	%fd8922, 0dFFF8000000000000, %fd8922, %p345;

BB6_111:
	@%p278 bra 	BB6_112;

	setp.gtu.f64	%p349, %fd106, 0d7FF0000000000000;
	@%p349 bra 	BB6_121;

	and.b32  	%r485, %r15, 2147483647;
	setp.ne.s32	%p350, %r485, 2146435072;
	@%p350 bra 	BB6_116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r486, %temp}, %fd4789;
	}
	setp.eq.s32	%p351, %r486, 0;
	@%p351 bra 	BB6_120;
	bra.uni 	BB6_116;

BB6_120:
	setp.gt.f64	%p354, %fd106, 0d3FF0000000000000;
	selp.b32	%r495, 2146435072, 0, %p354;
	xor.b32  	%r496, %r495, 2146435072;
	setp.lt.s32	%p355, %r15, 0;
	selp.b32	%r497, %r496, %r495, %p355;
	setp.eq.f64	%p356, %fd105, 0dBFF0000000000000;
	selp.b32	%r498, 1072693248, %r497, %p356;
	mov.u32 	%r499, 0;
	mov.b64 	%fd8923, {%r499, %r498};
	bra.uni 	BB6_121;

BB6_112:
	mov.f64 	%fd8923, %fd8922;

BB6_121:
	sub.f64 	%fd8755, %fd7, %fd4829;
	setp.eq.f64	%p7268, %fd8755, 0d3FF0000000000000;
	mov.f64 	%fd8754, 0d3FF0000000000000;
	mov.f64 	%fd8753, 0d3FE000000000000B;
	mov.f64 	%fd8752, 0d3FC5555555555511;
	mov.f64 	%fd8751, 0d3FA55555555502A1;
	mov.f64 	%fd8750, 0d3F81111111122322;
	mov.f64 	%fd8749, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8748, 0d3F2A01A014761F65;
	mov.f64 	%fd8747, 0d3EFA01997C89EB71;
	mov.f64 	%fd8746, 0d3EC71DEE62401315;
	mov.f64 	%fd8745, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8744, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8743, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd8742, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8741, 0dC338000000000000;
	mov.f64 	%fd8740, 0d4338000000000000;
	mov.f64 	%fd8739, 0d3FF71547652B82FE;
	neg.f64 	%fd4926, %fd8923;
	selp.f64	%fd4927, 0dBFF0000000000000, %fd4926, %p7268;
	div.rn.f64 	%fd169, %fd4927, %fd42;
	fma.rn.f64 	%fd4930, %fd169, %fd8739, %fd8740;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd4930;
	}
	add.rn.f64 	%fd4932, %fd4930, %fd8741;
	fma.rn.f64 	%fd4934, %fd4932, %fd8742, %fd169;
	fma.rn.f64 	%fd4936, %fd4932, %fd8743, %fd4934;
	fma.rn.f64 	%fd4939, %fd8744, %fd4936, %fd8745;
	fma.rn.f64 	%fd4941, %fd4939, %fd4936, %fd8746;
	fma.rn.f64 	%fd4943, %fd4941, %fd4936, %fd8747;
	fma.rn.f64 	%fd4945, %fd4943, %fd4936, %fd8748;
	fma.rn.f64 	%fd4947, %fd4945, %fd4936, %fd8749;
	fma.rn.f64 	%fd4949, %fd4947, %fd4936, %fd8750;
	fma.rn.f64 	%fd4951, %fd4949, %fd4936, %fd8751;
	fma.rn.f64 	%fd4953, %fd4951, %fd4936, %fd8752;
	fma.rn.f64 	%fd4955, %fd4953, %fd4936, %fd8753;
	fma.rn.f64 	%fd4957, %fd4955, %fd4936, %fd8754;
	fma.rn.f64 	%fd4958, %fd4957, %fd4936, %fd8754;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd4958;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd4958;
	}
	shl.b32 	%r500, %r32, 20;
	add.s32 	%r501, %r34, %r500;
	mov.b64 	%fd8924, {%r33, %r501};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r502}, %fd169;
	}
	mov.b32 	 %f15, %r502;
	abs.f32 	%f4, %f15;
	setp.lt.f32	%p358, %f4, 0f4086232B;
	@%p358 bra 	BB6_124;

	setp.lt.f64	%p359, %fd169, 0d0000000000000000;
	add.f64 	%fd4959, %fd169, 0d7FF0000000000000;
	selp.f64	%fd8924, 0d0000000000000000, %fd4959, %p359;
	setp.geu.f32	%p360, %f4, 0f40874800;
	@%p360 bra 	BB6_124;

	shr.u32 	%r503, %r32, 31;
	add.s32 	%r504, %r32, %r503;
	shr.s32 	%r505, %r504, 1;
	shl.b32 	%r506, %r505, 20;
	add.s32 	%r507, %r506, %r34;
	mov.b64 	%fd4960, {%r33, %r507};
	sub.s32 	%r508, %r32, %r505;
	shl.b32 	%r509, %r508, 20;
	add.s32 	%r510, %r509, 1072693248;
	mov.u32 	%r511, 0;
	mov.b64 	%fd4961, {%r511, %r510};
	mul.f64 	%fd8924, %fd4960, %fd4961;

BB6_124:
	mul.f64 	%fd174, %fd105, %fd8924;
	@!%p4 bra 	BB6_126;
	bra.uni 	BB6_125;

BB6_125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r512}, %fd8926;
	}
	xor.b32  	%r513, %r512, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r514, %temp}, %fd8926;
	}
	mov.b64 	%fd8926, {%r514, %r513};

BB6_126:
	@%p311 bra 	BB6_129;
	bra.uni 	BB6_127;

BB6_129:
	selp.b32	%r515, %r28, 0, %p251;
	or.b32  	%r516, %r515, 2146435072;
	setp.lt.s32	%p365, %r15, 0;
	selp.b32	%r517, %r516, %r515, %p365;
	mov.u32 	%r518, 0;
	mov.b64 	%fd8926, {%r518, %r517};
	bra.uni 	BB6_130;

BB6_127:
	setp.gt.s32	%p362, %r28, -1;
	@%p362 bra 	BB6_130;

	cvt.rzi.f64.f64	%fd4963, %fd4789;
	setp.neu.f64	%p363, %fd4963, 0d4000000000000000;
	selp.f64	%fd8926, 0dFFF8000000000000, %fd8926, %p363;

BB6_130:
	@%p316 bra 	BB6_131;

	setp.gtu.f64	%p367, %fd137, 0d7FF0000000000000;
	@%p367 bra 	BB6_140;

	and.b32  	%r519, %r15, 2147483647;
	setp.ne.s32	%p368, %r519, 2146435072;
	@%p368 bra 	BB6_135;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r520, %temp}, %fd4789;
	}
	setp.eq.s32	%p369, %r520, 0;
	@%p369 bra 	BB6_139;
	bra.uni 	BB6_135;

BB6_139:
	setp.eq.f64	%p372, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p373, %fd137, 0d3FF0000000000000;
	selp.b32	%r529, 2146435072, 0, %p373;
	xor.b32  	%r530, %r529, 2146435072;
	setp.lt.s32	%p374, %r15, 0;
	selp.b32	%r531, %r530, %r529, %p374;
	selp.b32	%r532, 1072693248, %r531, %p372;
	mov.u32 	%r533, 0;
	mov.b64 	%fd8927, {%r533, %r532};
	bra.uni 	BB6_140;

BB6_131:
	mov.f64 	%fd8927, %fd8926;

BB6_140:
	selp.f64	%fd4965, 0d3FF0000000000000, %fd8927, %p325;
	mul.f64 	%fd4966, %fd41, %fd174;
	neg.f64 	%fd4967, %fd4966;
	div.rn.f64 	%fd184, %fd4967, %fd4965;
	abs.f64 	%fd185, %fd9;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd185;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4917;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8929, [retval0+0];
	
	//{
	}// Callseq End 5
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd9;
	}
	setp.lt.s32	%p376, %r35, 0;
	and.pred  	%p6, %p376, %p326;
	@!%p6 bra 	BB6_142;
	bra.uni 	BB6_141;

BB6_141:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r534}, %fd8929;
	}
	xor.b32  	%r535, %r534, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r536, %temp}, %fd8929;
	}
	mov.b64 	%fd8929, {%r536, %r535};

BB6_142:
	setp.eq.f64	%p378, %fd9, 0d0000000000000000;
	@%p378 bra 	BB6_145;
	bra.uni 	BB6_143;

BB6_145:
	selp.b32	%r537, %r35, 0, %p326;
	or.b32  	%r538, %r537, 2146435072;
	setp.lt.s32	%p382, %r30, 0;
	selp.b32	%r539, %r538, %r537, %p382;
	mov.u32 	%r540, 0;
	mov.b64 	%fd8929, {%r540, %r539};
	bra.uni 	BB6_146;

BB6_143:
	setp.gt.s32	%p379, %r35, -1;
	@%p379 bra 	BB6_146;

	cvt.rzi.f64.f64	%fd4970, %fd4917;
	setp.neu.f64	%p380, %fd4970, 0d4008000000000000;
	selp.f64	%fd8929, 0dFFF8000000000000, %fd8929, %p380;

BB6_146:
	add.f64 	%fd8930, %fd9, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r541}, %fd8930;
	}
	and.b32  	%r542, %r541, 2146435072;
	setp.ne.s32	%p383, %r542, 2146435072;
	@%p383 bra 	BB6_147;

	setp.gtu.f64	%p384, %fd185, 0d7FF0000000000000;
	@%p384 bra 	BB6_156;

	and.b32  	%r543, %r30, 2147483647;
	setp.ne.s32	%p385, %r543, 2146435072;
	@%p385 bra 	BB6_151;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r544, %temp}, %fd4917;
	}
	setp.eq.s32	%p386, %r544, 0;
	@%p386 bra 	BB6_155;
	bra.uni 	BB6_151;

BB6_155:
	setp.eq.f64	%p389, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p390, %fd185, 0d3FF0000000000000;
	selp.b32	%r553, 2146435072, 0, %p390;
	xor.b32  	%r554, %r553, 2146435072;
	setp.lt.s32	%p391, %r30, 0;
	selp.b32	%r555, %r554, %r553, %p391;
	selp.b32	%r556, 1072693248, %r555, %p389;
	mov.u32 	%r557, 0;
	mov.b64 	%fd8930, {%r557, %r556};
	bra.uni 	BB6_156;

BB6_147:
	mov.f64 	%fd8930, %fd8929;

BB6_156:
	setp.eq.f64	%p392, %fd9, 0d3FF0000000000000;
	selp.f64	%fd4973, 0d3FF0000000000000, %fd8930, %p392;
	div.rn.f64 	%fd4974, %fd184, %fd4973;
	div.rn.f64 	%fd9100, %fd4974, %fd87;
	div.rn.f64 	%fd9099, %fd160, %fd87;
	mul.f64 	%fd9097, %fd41, %fd8910;
	mul.f64 	%fd9096, %fd41, %fd8906;
	bra.uni 	BB6_1008;

BB6_5987:
	setp.gt.s32	%p6165, %r230, -1;
	@%p6165 bra 	BB6_5990;

	cvt.rzi.f64.f64	%fd7975, %fd7973;
	setp.neu.f64	%p6166, %fd7975, 0d4000000000000000;
	selp.f64	%fd10041, 0dFFF8000000000000, %fd10041, %p6166;

BB6_5990:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9057}, %fd15;
	}
	and.b32  	%r9058, %r9057, 2146435072;
	setp.ne.s32	%p6169, %r9058, 2146435072;
	@%p6169 bra 	BB6_5991;

	setp.gtu.f64	%p6170, %fd4018, 0d7FF0000000000000;
	mov.f64 	%fd10042, %fd15;
	@%p6170 bra 	BB6_6000;

	and.b32  	%r9059, %r231, 2147483647;
	setp.ne.s32	%p6171, %r9059, 2146435072;
	@%p6171 bra 	BB6_5995;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9060, %temp}, %fd7973;
	}
	setp.eq.s32	%p6172, %r9060, 0;
	@%p6172 bra 	BB6_5999;
	bra.uni 	BB6_5995;

BB6_5999:
	setp.eq.f64	%p6175, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p6176, %fd4018, 0d3FF0000000000000;
	selp.b32	%r9069, 2146435072, 0, %p6176;
	xor.b32  	%r9070, %r9069, 2146435072;
	setp.lt.s32	%p6177, %r231, 0;
	selp.b32	%r9071, %r9070, %r9069, %p6177;
	selp.b32	%r9072, 1072693248, %r9071, %p6175;
	mov.u32 	%r9073, 0;
	mov.b64 	%fd10042, {%r9073, %r9072};
	bra.uni 	BB6_6000;

BB6_3934:
	setp.gt.s32	%p4039, %r135, -1;
	@%p4039 bra 	BB6_3937;

	cvt.rzi.f64.f64	%fd7086, %fd7084;
	setp.neu.f64	%p4040, %fd7086, 0d4000000000000000;
	selp.f64	%fd9650, 0dFFF8000000000000, %fd9650, %p4040;

BB6_3937:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5973}, %fd15;
	}
	and.b32  	%r5974, %r5973, 2146435072;
	setp.ne.s32	%p4043, %r5974, 2146435072;
	@%p4043 bra 	BB6_3938;

	setp.gtu.f64	%p4044, %fd2590, 0d7FF0000000000000;
	mov.f64 	%fd9651, %fd15;
	@%p4044 bra 	BB6_3947;

	and.b32  	%r5975, %r136, 2147483647;
	setp.ne.s32	%p4045, %r5975, 2146435072;
	@%p4045 bra 	BB6_3942;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5976, %temp}, %fd7084;
	}
	setp.eq.s32	%p4046, %r5976, 0;
	@%p4046 bra 	BB6_3946;
	bra.uni 	BB6_3942;

BB6_3946:
	setp.eq.f64	%p4049, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p4050, %fd2590, 0d3FF0000000000000;
	selp.b32	%r5985, 2146435072, 0, %p4050;
	xor.b32  	%r5986, %r5985, 2146435072;
	setp.lt.s32	%p4051, %r136, 0;
	selp.b32	%r5987, %r5986, %r5985, %p4051;
	selp.b32	%r5988, 1072693248, %r5987, %p4049;
	mov.u32 	%r5989, 0;
	mov.b64 	%fd9651, {%r5989, %r5988};
	bra.uni 	BB6_3947;

BB6_4346:
	setp.gt.s32	%p4472, %r161, -1;
	@%p4472 bra 	BB6_4349;

	cvt.rzi.f64.f64	%fd7295, %fd7293;
	setp.neu.f64	%p4473, %fd7295, 0d4014000000000000;
	selp.f64	%fd9730, 0dFFF8000000000000, %fd9730, %p4473;

BB6_4349:
	add.f64 	%fd9731, %fd2895, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6593}, %fd9731;
	}
	and.b32  	%r6594, %r6593, 2146435072;
	setp.ne.s32	%p4476, %r6594, 2146435072;
	@%p4476 bra 	BB6_4350;

	setp.gtu.f64	%p4477, %fd2896, 0d7FF0000000000000;
	@%p4477 bra 	BB6_4359;

	and.b32  	%r6595, %r162, 2147483647;
	setp.ne.s32	%p4478, %r6595, 2146435072;
	@%p4478 bra 	BB6_4354;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6596, %temp}, %fd7293;
	}
	setp.eq.s32	%p4479, %r6596, 0;
	@%p4479 bra 	BB6_4358;
	bra.uni 	BB6_4354;

BB6_4358:
	setp.gt.f64	%p4482, %fd2896, 0d3FF0000000000000;
	selp.b32	%r6605, 2146435072, 0, %p4482;
	xor.b32  	%r6606, %r6605, 2146435072;
	setp.lt.s32	%p4483, %r162, 0;
	selp.b32	%r6607, %r6606, %r6605, %p4483;
	setp.eq.f64	%p4484, %fd2895, 0dBFF0000000000000;
	selp.b32	%r6608, 1072693248, %r6607, %p4484;
	mov.u32 	%r6609, 0;
	mov.b64 	%fd9731, {%r6609, %r6608};
	bra.uni 	BB6_4359;

BB6_3794:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10653, %temp}, %fd2488;
	}
	setp.eq.s32	%p3909, %r115, 2146435072;
	setp.eq.s32	%p3910, %r10653, 0;
	and.pred  	%p3911, %p3909, %p3910;
	@%p3911 bra 	BB6_3796;
	bra.uni 	BB6_3795;

BB6_3796:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10658}, %fd2488;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5720, %temp}, %fd6397;
	}
	and.b32  	%r5721, %r10658, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5722}, %fd6397;
	}
	or.b32  	%r5723, %r5722, %r5721;
	mov.b64 	%fd9622, {%r5720, %r5723};
	bra.uni 	BB6_3799;

BB6_5991:
	mov.f64 	%fd10042, %fd10041;

BB6_6000:
	rcp.rn.f64 	%fd7978, %fd10042;
	setp.eq.f64	%p6178, %fd6, 0d3FF0000000000000;
	selp.f64	%fd4028, 0d3FF0000000000000, %fd7978, %p6178;
	mul.f64 	%fd4029, %fd8, %fd87;
	div.rn.f64 	%fd4030, %fd4029, %fd6;
	sub.f64 	%fd4031, %fd7, %fd4030;
	setp.gt.f64	%p6179, %fd4031, 0d0000000000000000;
	setp.lt.f64	%p6180, %fd4031, 0d3FF0000000000000;
	and.pred  	%p6181, %p6179, %p6180;
	mov.f64 	%fd10058, 0d0000000000000000;
	@!%p6181 bra 	BB6_6082;
	bra.uni 	BB6_6001;

BB6_6001:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r232}, %fd4031;
	}
	mov.f64 	%fd7979, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd7979;
	}
	bfe.u32 	%r9074, %r233, 20, 11;
	add.s32 	%r9075, %r9074, -1012;
	mov.u64 	%rd270, 4613937818241073152;
	shl.b64 	%rd106, %rd270, %r9075;
	setp.eq.s64	%p6182, %rd106, -9223372036854775808;
	abs.f64 	%fd4032, %fd4031;
	// Callseq Start 177
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4032;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7979;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10044, [retval0+0];
	
	//{
	}// Callseq End 177
	setp.lt.s32	%p6183, %r232, 0;
	and.pred  	%p180, %p6183, %p6182;
	@!%p180 bra 	BB6_6003;
	bra.uni 	BB6_6002;

BB6_6002:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9076}, %fd10044;
	}
	xor.b32  	%r9077, %r9076, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9078, %temp}, %fd10044;
	}
	mov.b64 	%fd10044, {%r9078, %r9077};

BB6_6003:
	setp.eq.f64	%p6184, %fd4031, 0d0000000000000000;
	@%p6184 bra 	BB6_6006;
	bra.uni 	BB6_6004;

BB6_6006:
	selp.b32	%r9079, %r232, 0, %p6182;
	or.b32  	%r9080, %r9079, 2146435072;
	setp.lt.s32	%p6188, %r233, 0;
	selp.b32	%r9081, %r9080, %r9079, %p6188;
	mov.u32 	%r9082, 0;
	mov.b64 	%fd10044, {%r9082, %r9081};
	bra.uni 	BB6_6007;

BB6_3938:
	mov.f64 	%fd9651, %fd9650;

BB6_3947:
	rcp.rn.f64 	%fd7089, %fd9651;
	setp.eq.f64	%p4052, %fd6, 0d3FF0000000000000;
	selp.f64	%fd2600, 0d3FF0000000000000, %fd7089, %p4052;
	mul.f64 	%fd2601, %fd8, %fd87;
	div.rn.f64 	%fd2602, %fd2601, %fd6;
	sub.f64 	%fd2603, %fd7, %fd2602;
	setp.gt.f64	%p4053, %fd2603, 0d0000000000000000;
	setp.lt.f64	%p4054, %fd2603, 0d3FF0000000000000;
	and.pred  	%p4055, %p4053, %p4054;
	mov.f64 	%fd9655, 0d0000000000000000;
	@!%p4055 bra 	BB6_3965;
	bra.uni 	BB6_3948;

BB6_3948:
	mov.f64 	%fd7090, 0d3FF0000000000000;
	sub.f64 	%fd7091, %fd7090, %fd7;
	add.f64 	%fd7092, %fd7091, %fd2602;
	mul.f64 	%fd2604, %fd2603, %fd7092;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd2604;
	}
	mov.f64 	%fd7093, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd7093;
	}
	bfe.u32 	%r5990, %r138, 20, 11;
	add.s32 	%r5991, %r5990, -1012;
	mov.u64 	%rd219, 4619567317775286272;
	shl.b64 	%rd55, %rd219, %r5991;
	setp.eq.s64	%p4056, %rd55, -9223372036854775808;
	abs.f64 	%fd2605, %fd2604;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2605;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7093;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9653, [retval0+0];
	
	//{
	}// Callseq End 72
	setp.lt.s32	%p4057, %r137, 0;
	and.pred  	%p71, %p4057, %p4056;
	@!%p71 bra 	BB6_3950;
	bra.uni 	BB6_3949;

BB6_3949:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5992}, %fd9653;
	}
	xor.b32  	%r5993, %r5992, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5994, %temp}, %fd9653;
	}
	mov.b64 	%fd9653, {%r5994, %r5993};

BB6_3950:
	setp.eq.f64	%p4058, %fd2604, 0d0000000000000000;
	@%p4058 bra 	BB6_3953;
	bra.uni 	BB6_3951;

BB6_3953:
	selp.b32	%r5995, %r137, 0, %p4056;
	or.b32  	%r5996, %r5995, 2146435072;
	setp.lt.s32	%p4062, %r138, 0;
	selp.b32	%r5997, %r5996, %r5995, %p4062;
	mov.u32 	%r5998, 0;
	mov.b64 	%fd9653, {%r5998, %r5997};
	bra.uni 	BB6_3954;

BB6_4350:
	mov.f64 	%fd9731, %fd9730;

BB6_4359:
	mov.f64 	%fd7297, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd7297;
	}
	bfe.u32 	%r6610, %r163, 20, 11;
	add.s32 	%r6611, %r6610, -1012;
	mov.u64 	%rd232, 4618441417868443648;
	shl.b64 	%rd68, %rd232, %r6611;
	setp.eq.s64	%p4485, %rd68, -9223372036854775808;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7297;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9733, [retval0+0];
	
	//{
	}// Callseq End 95
	and.pred  	%p96, %p4470, %p4485;
	@!%p96 bra 	BB6_4361;
	bra.uni 	BB6_4360;

BB6_4360:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6612}, %fd9733;
	}
	xor.b32  	%r6613, %r6612, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6614, %temp}, %fd9733;
	}
	mov.b64 	%fd9733, {%r6614, %r6613};

BB6_4361:
	@%p4471 bra 	BB6_4364;
	bra.uni 	BB6_4362;

BB6_4364:
	selp.b32	%r6615, %r161, 0, %p4485;
	or.b32  	%r6616, %r6615, 2146435072;
	setp.lt.s32	%p4491, %r163, 0;
	selp.b32	%r6617, %r6616, %r6615, %p4491;
	mov.u32 	%r6618, 0;
	mov.b64 	%fd9733, {%r6618, %r6617};
	bra.uni 	BB6_4365;

BB6_4362:
	setp.gt.s32	%p4488, %r161, -1;
	@%p4488 bra 	BB6_4365;

	cvt.rzi.f64.f64	%fd7299, %fd7297;
	setp.neu.f64	%p4489, %fd7299, 0d4018000000000000;
	selp.f64	%fd9733, 0dFFF8000000000000, %fd9733, %p4489;

BB6_4365:
	add.f64 	%fd9734, %fd2895, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6619}, %fd9734;
	}
	and.b32  	%r6620, %r6619, 2146435072;
	setp.ne.s32	%p4492, %r6620, 2146435072;
	@%p4492 bra 	BB6_4366;

	setp.gtu.f64	%p4493, %fd2896, 0d7FF0000000000000;
	@%p4493 bra 	BB6_4375;

	and.b32  	%r6621, %r163, 2147483647;
	setp.ne.s32	%p4494, %r6621, 2146435072;
	@%p4494 bra 	BB6_4370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6622, %temp}, %fd7297;
	}
	setp.eq.s32	%p4495, %r6622, 0;
	@%p4495 bra 	BB6_4374;
	bra.uni 	BB6_4370;

BB6_4374:
	setp.gt.f64	%p4498, %fd2896, 0d3FF0000000000000;
	selp.b32	%r6631, 2146435072, 0, %p4498;
	xor.b32  	%r6632, %r6631, 2146435072;
	setp.lt.s32	%p4499, %r163, 0;
	selp.b32	%r6633, %r6632, %r6631, %p4499;
	setp.eq.f64	%p4500, %fd2895, 0dBFF0000000000000;
	selp.b32	%r6634, 1072693248, %r6633, %p4500;
	mov.u32 	%r6635, 0;
	mov.b64 	%fd9734, {%r6635, %r6634};
	bra.uni 	BB6_4375;

BB6_4366:
	mov.f64 	%fd9734, %fd9733;

BB6_4375:
	mul.f64 	%fd7301, %fd9734, 0dC0B4000000000000;
	setp.eq.f64	%p4501, %fd2895, 0d3FF0000000000000;
	selp.f64	%fd7302, 0dC0B4000000000000, %fd7301, %p4501;
	mul.f64 	%fd7303, %fd9731, 0d4090000000000000;
	selp.f64	%fd7304, 0d4090000000000000, %fd7303, %p4501;
	add.f64 	%fd2917, %fd7304, %fd7302;
	mov.f64 	%fd7305, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd7305;
	}
	bfe.u32 	%r6636, %r164, 20, 11;
	add.s32 	%r6637, %r6636, -1012;
	mov.u64 	%rd233, 4619567317775286272;
	shl.b64 	%rd69, %rd233, %r6637;
	setp.eq.s64	%p4502, %rd69, -9223372036854775808;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7305;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9736, [retval0+0];
	
	//{
	}// Callseq End 96
	and.pred  	%p97, %p4470, %p4502;
	@!%p97 bra 	BB6_4377;
	bra.uni 	BB6_4376;

BB6_4376:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6638}, %fd9736;
	}
	xor.b32  	%r6639, %r6638, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6640, %temp}, %fd9736;
	}
	mov.b64 	%fd9736, {%r6640, %r6639};

BB6_4377:
	@%p4471 bra 	BB6_4380;
	bra.uni 	BB6_4378;

BB6_4380:
	selp.b32	%r6641, %r161, 0, %p4502;
	or.b32  	%r6642, %r6641, 2146435072;
	setp.lt.s32	%p4508, %r164, 0;
	selp.b32	%r6643, %r6642, %r6641, %p4508;
	mov.u32 	%r6644, 0;
	mov.b64 	%fd9736, {%r6644, %r6643};
	bra.uni 	BB6_4381;

BB6_4378:
	setp.gt.s32	%p4505, %r161, -1;
	@%p4505 bra 	BB6_4381;

	cvt.rzi.f64.f64	%fd7307, %fd7305;
	setp.neu.f64	%p4506, %fd7307, 0d401C000000000000;
	selp.f64	%fd9736, 0dFFF8000000000000, %fd9736, %p4506;

BB6_4381:
	add.f64 	%fd9737, %fd2895, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6645}, %fd9737;
	}
	and.b32  	%r6646, %r6645, 2146435072;
	setp.ne.s32	%p4509, %r6646, 2146435072;
	@%p4509 bra 	BB6_4382;

	setp.gtu.f64	%p4510, %fd2896, 0d7FF0000000000000;
	@%p4510 bra 	BB6_4391;

	and.b32  	%r6647, %r164, 2147483647;
	setp.ne.s32	%p4511, %r6647, 2146435072;
	@%p4511 bra 	BB6_4386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6648, %temp}, %fd7305;
	}
	setp.eq.s32	%p4512, %r6648, 0;
	@%p4512 bra 	BB6_4390;
	bra.uni 	BB6_4386;

BB6_4390:
	setp.gt.f64	%p4515, %fd2896, 0d3FF0000000000000;
	selp.b32	%r6657, 2146435072, 0, %p4515;
	xor.b32  	%r6658, %r6657, 2146435072;
	setp.lt.s32	%p4516, %r164, 0;
	selp.b32	%r6659, %r6658, %r6657, %p4516;
	setp.eq.f64	%p4517, %fd2895, 0dBFF0000000000000;
	selp.b32	%r6660, 1072693248, %r6659, %p4517;
	mov.u32 	%r6661, 0;
	mov.b64 	%fd9737, {%r6661, %r6660};
	bra.uni 	BB6_4391;

BB6_4382:
	mov.f64 	%fd9737, %fd9736;

BB6_4391:
	mul.f64 	%fd7309, %fd9737, 0d40C4000000000000;
	selp.f64	%fd7310, 0d40C4000000000000, %fd7309, %p4501;
	add.f64 	%fd2928, %fd2917, %fd7310;
	mov.f64 	%fd7311, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd7311;
	}
	bfe.u32 	%r6662, %r165, 20, 11;
	add.s32 	%r6663, %r6662, -1012;
	mov.u64 	%rd234, 4620693217682128896;
	shl.b64 	%rd70, %rd234, %r6663;
	setp.eq.s64	%p4519, %rd70, -9223372036854775808;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7311;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9739, [retval0+0];
	
	//{
	}// Callseq End 97
	and.pred  	%p98, %p4470, %p4519;
	@!%p98 bra 	BB6_4393;
	bra.uni 	BB6_4392;

BB6_4392:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6664}, %fd9739;
	}
	xor.b32  	%r6665, %r6664, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6666, %temp}, %fd9739;
	}
	mov.b64 	%fd9739, {%r6666, %r6665};

BB6_4393:
	@%p4471 bra 	BB6_4396;
	bra.uni 	BB6_4394;

BB6_4396:
	selp.b32	%r6667, %r161, 0, %p4519;
	or.b32  	%r6668, %r6667, 2146435072;
	setp.lt.s32	%p4525, %r165, 0;
	selp.b32	%r6669, %r6668, %r6667, %p4525;
	mov.u32 	%r6670, 0;
	mov.b64 	%fd9739, {%r6670, %r6669};
	bra.uni 	BB6_4397;

BB6_4394:
	setp.gt.s32	%p4522, %r161, -1;
	@%p4522 bra 	BB6_4397;

	cvt.rzi.f64.f64	%fd7313, %fd7311;
	setp.neu.f64	%p4523, %fd7313, 0d4020000000000000;
	selp.f64	%fd9739, 0dFFF8000000000000, %fd9739, %p4523;

BB6_4397:
	add.f64 	%fd9740, %fd2895, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6671}, %fd9740;
	}
	and.b32  	%r6672, %r6671, 2146435072;
	setp.ne.s32	%p4526, %r6672, 2146435072;
	@%p4526 bra 	BB6_4398;

	setp.gtu.f64	%p4527, %fd2896, 0d7FF0000000000000;
	@%p4527 bra 	BB6_4407;

	and.b32  	%r6673, %r165, 2147483647;
	setp.ne.s32	%p4528, %r6673, 2146435072;
	@%p4528 bra 	BB6_4402;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6674, %temp}, %fd7311;
	}
	setp.eq.s32	%p4529, %r6674, 0;
	@%p4529 bra 	BB6_4406;
	bra.uni 	BB6_4402;

BB6_4406:
	setp.gt.f64	%p4532, %fd2896, 0d3FF0000000000000;
	selp.b32	%r6683, 2146435072, 0, %p4532;
	xor.b32  	%r6684, %r6683, 2146435072;
	setp.lt.s32	%p4533, %r165, 0;
	selp.b32	%r6685, %r6684, %r6683, %p4533;
	setp.eq.f64	%p4534, %fd2895, 0dBFF0000000000000;
	selp.b32	%r6686, 1072693248, %r6685, %p4534;
	mov.u32 	%r6687, 0;
	mov.b64 	%fd9740, {%r6687, %r6686};
	bra.uni 	BB6_4407;

BB6_4398:
	mov.f64 	%fd9740, %fd9739;

BB6_4407:
	mul.f64 	%fd7315, %fd9740, 0dC0C4000000000000;
	selp.f64	%fd7316, 0dC0C4000000000000, %fd7315, %p4501;
	add.f64 	%fd2939, %fd2928, %fd7316;
	mov.f64 	%fd7317, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd7317;
	}
	bfe.u32 	%r6688, %r166, 20, 11;
	add.s32 	%r6689, %r6688, -1012;
	mov.u64 	%rd235, 4621256167635550208;
	shl.b64 	%rd71, %rd235, %r6689;
	setp.eq.s64	%p4536, %rd71, -9223372036854775808;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7317;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9742, [retval0+0];
	
	//{
	}// Callseq End 98
	and.pred  	%p99, %p4470, %p4536;
	@!%p99 bra 	BB6_4409;
	bra.uni 	BB6_4408;

BB6_4408:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6690}, %fd9742;
	}
	xor.b32  	%r6691, %r6690, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6692, %temp}, %fd9742;
	}
	mov.b64 	%fd9742, {%r6692, %r6691};

BB6_4409:
	@%p4471 bra 	BB6_4412;
	bra.uni 	BB6_4410;

BB6_4412:
	selp.b32	%r6693, %r161, 0, %p4536;
	or.b32  	%r6694, %r6693, 2146435072;
	setp.lt.s32	%p4542, %r166, 0;
	selp.b32	%r6695, %r6694, %r6693, %p4542;
	mov.u32 	%r6696, 0;
	mov.b64 	%fd9742, {%r6696, %r6695};
	bra.uni 	BB6_4413;

BB6_4410:
	setp.gt.s32	%p4539, %r161, -1;
	@%p4539 bra 	BB6_4413;

	cvt.rzi.f64.f64	%fd7319, %fd7317;
	setp.neu.f64	%p4540, %fd7319, 0d4022000000000000;
	selp.f64	%fd9742, 0dFFF8000000000000, %fd9742, %p4540;

BB6_4413:
	add.f64 	%fd9743, %fd2895, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6697}, %fd9743;
	}
	and.b32  	%r6698, %r6697, 2146435072;
	setp.ne.s32	%p4543, %r6698, 2146435072;
	@%p4543 bra 	BB6_4414;

	setp.gtu.f64	%p4544, %fd2896, 0d7FF0000000000000;
	@%p4544 bra 	BB6_4423;

	and.b32  	%r6699, %r166, 2147483647;
	setp.ne.s32	%p4545, %r6699, 2146435072;
	@%p4545 bra 	BB6_4418;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6700, %temp}, %fd7317;
	}
	setp.eq.s32	%p4546, %r6700, 0;
	@%p4546 bra 	BB6_4422;
	bra.uni 	BB6_4418;

BB6_4422:
	setp.gt.f64	%p4549, %fd2896, 0d3FF0000000000000;
	selp.b32	%r6709, 2146435072, 0, %p4549;
	xor.b32  	%r6710, %r6709, 2146435072;
	setp.lt.s32	%p4550, %r166, 0;
	selp.b32	%r6711, %r6710, %r6709, %p4550;
	setp.eq.f64	%p4551, %fd2895, 0dBFF0000000000000;
	selp.b32	%r6712, 1072693248, %r6711, %p4551;
	mov.u32 	%r6713, 0;
	mov.b64 	%fd9743, {%r6713, %r6712};
	bra.uni 	BB6_4423;

BB6_4414:
	mov.f64 	%fd9743, %fd9742;

BB6_4423:
	mul.f64 	%fd7321, %fd9743, 0d40B4000000000000;
	selp.f64	%fd7322, 0d40B4000000000000, %fd7321, %p4501;
	add.f64 	%fd2950, %fd2939, %fd7322;
	mov.f64 	%fd7323, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd7323;
	}
	bfe.u32 	%r6714, %r167, 20, 11;
	add.s32 	%r6715, %r6714, -1012;
	mov.u64 	%rd236, 4621819117588971520;
	shl.b64 	%rd72, %rd236, %r6715;
	setp.eq.s64	%p4553, %rd72, -9223372036854775808;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7323;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9745, [retval0+0];
	
	//{
	}// Callseq End 99
	and.pred  	%p100, %p4470, %p4553;
	@!%p100 bra 	BB6_4425;
	bra.uni 	BB6_4424;

BB6_4424:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6716}, %fd9745;
	}
	xor.b32  	%r6717, %r6716, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6718, %temp}, %fd9745;
	}
	mov.b64 	%fd9745, {%r6718, %r6717};

BB6_4425:
	@%p4471 bra 	BB6_4428;
	bra.uni 	BB6_4426;

BB6_4428:
	selp.b32	%r6719, %r161, 0, %p4553;
	or.b32  	%r6720, %r6719, 2146435072;
	setp.lt.s32	%p4559, %r167, 0;
	selp.b32	%r6721, %r6720, %r6719, %p4559;
	mov.u32 	%r6722, 0;
	mov.b64 	%fd9745, {%r6722, %r6721};
	bra.uni 	BB6_4429;

BB6_4426:
	setp.gt.s32	%p4556, %r161, -1;
	@%p4556 bra 	BB6_4429;

	cvt.rzi.f64.f64	%fd7325, %fd7323;
	setp.neu.f64	%p4557, %fd7325, 0d4024000000000000;
	selp.f64	%fd9745, 0dFFF8000000000000, %fd9745, %p4557;

BB6_4429:
	add.f64 	%fd9746, %fd2895, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6723}, %fd9746;
	}
	and.b32  	%r6724, %r6723, 2146435072;
	setp.ne.s32	%p4560, %r6724, 2146435072;
	@%p4560 bra 	BB6_4430;

	setp.gtu.f64	%p4561, %fd2896, 0d7FF0000000000000;
	@%p4561 bra 	BB6_4439;

	and.b32  	%r6725, %r167, 2147483647;
	setp.ne.s32	%p4562, %r6725, 2146435072;
	@%p4562 bra 	BB6_4434;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6726, %temp}, %fd7323;
	}
	setp.eq.s32	%p4563, %r6726, 0;
	@%p4563 bra 	BB6_4438;
	bra.uni 	BB6_4434;

BB6_4438:
	setp.gt.f64	%p4566, %fd2896, 0d3FF0000000000000;
	selp.b32	%r6735, 2146435072, 0, %p4566;
	xor.b32  	%r6736, %r6735, 2146435072;
	setp.lt.s32	%p4567, %r167, 0;
	selp.b32	%r6737, %r6736, %r6735, %p4567;
	setp.eq.f64	%p4568, %fd2895, 0dBFF0000000000000;
	selp.b32	%r6738, 1072693248, %r6737, %p4568;
	mov.u32 	%r6739, 0;
	mov.b64 	%fd9746, {%r6739, %r6738};
	bra.uni 	BB6_4439;

BB6_4430:
	mov.f64 	%fd9746, %fd9745;

BB6_4439:
	mul.f64 	%fd7327, %fd9746, 0dC090000000000000;
	selp.f64	%fd7328, 0dC090000000000000, %fd7327, %p4501;
	add.f64 	%fd9747, %fd2950, %fd7328;

BB6_4440:
	mul.f64 	%fd2963, %fd2892, %fd9747;
	abs.f64 	%fd2964, %fd9;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2964;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9895, [retval0+0];
	
	//{
	}// Callseq End 100
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd9;
	}
	setp.lt.s32	%p4570, %r168, 0;
	and.pred  	%p101, %p4570, %p4449;
	mov.f64 	%fd9749, %fd9895;
	@!%p101 bra 	BB6_4442;
	bra.uni 	BB6_4441;

BB6_4441:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6740}, %fd9895;
	}
	xor.b32  	%r6741, %r6740, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6742, %temp}, %fd9895;
	}
	mov.b64 	%fd9749, {%r6742, %r6741};

BB6_4442:
	setp.eq.f64	%p4572, %fd9, 0d0000000000000000;
	@%p4572 bra 	BB6_4445;
	bra.uni 	BB6_4443;

BB6_4445:
	selp.b32	%r6743, %r168, 0, %p4449;
	or.b32  	%r6744, %r6743, 2146435072;
	setp.lt.s32	%p4576, %r160, 0;
	selp.b32	%r6745, %r6744, %r6743, %p4576;
	mov.u32 	%r6746, 0;
	mov.b64 	%fd9749, {%r6746, %r6745};
	bra.uni 	BB6_4446;

BB6_4443:
	setp.gt.s32	%p4573, %r168, -1;
	@%p4573 bra 	BB6_4446;

	cvt.rzi.f64.f64	%fd7331, %fd7287;
	setp.neu.f64	%p4574, %fd7331, 0d4000000000000000;
	selp.f64	%fd9749, 0dFFF8000000000000, %fd9749, %p4574;

BB6_4446:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6747}, %fd16;
	}
	and.b32  	%r169, %r6747, 2146435072;
	setp.ne.s32	%p4577, %r169, 2146435072;
	@%p4577 bra 	BB6_4447;

	setp.gtu.f64	%p4578, %fd2964, 0d7FF0000000000000;
	mov.f64 	%fd9750, %fd16;
	@%p4578 bra 	BB6_4456;

	and.b32  	%r6748, %r160, 2147483647;
	setp.ne.s32	%p4579, %r6748, 2146435072;
	@%p4579 bra 	BB6_4451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6749, %temp}, %fd7287;
	}
	setp.eq.s32	%p4580, %r6749, 0;
	@%p4580 bra 	BB6_4455;
	bra.uni 	BB6_4451;

BB6_4455:
	setp.eq.f64	%p4583, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p4584, %fd2964, 0d3FF0000000000000;
	selp.b32	%r6758, 2146435072, 0, %p4584;
	xor.b32  	%r6759, %r6758, 2146435072;
	setp.lt.s32	%p4585, %r160, 0;
	selp.b32	%r6760, %r6759, %r6758, %p4585;
	selp.b32	%r6761, 1072693248, %r6760, %p4583;
	mov.u32 	%r6762, 0;
	mov.b64 	%fd9750, {%r6762, %r6761};
	bra.uni 	BB6_4456;

BB6_4447:
	mov.f64 	%fd9750, %fd9749;

BB6_4456:
	rcp.rn.f64 	%fd7334, %fd9750;
	setp.eq.f64	%p4586, %fd9, 0d3FF0000000000000;
	selp.f64	%fd2974, 0d3FF0000000000000, %fd7334, %p4586;
	div.rn.f64 	%fd2975, %fd2893, %fd9;
	sub.f64 	%fd2976, %fd7, %fd2975;
	setp.gt.f64	%p4587, %fd2976, 0d0000000000000000;
	setp.lt.f64	%p4588, %fd2976, 0d3FF0000000000000;
	and.pred  	%p102, %p4587, %p4588;
	mov.f64 	%fd9769, 0d0000000000000000;
	@!%p102 bra 	BB6_4554;
	bra.uni 	BB6_4457;

BB6_4457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd2976;
	}
	mov.f64 	%fd7335, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd7335;
	}
	bfe.u32 	%r6763, %r171, 20, 11;
	add.s32 	%r6764, %r6763, -1012;
	mov.u64 	%rd237, 4617315517961601024;
	shl.b64 	%rd73, %rd237, %r6764;
	setp.eq.s64	%p4589, %rd73, -9223372036854775808;
	abs.f64 	%fd2977, %fd2976;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2977;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7335;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9752, [retval0+0];
	
	//{
	}// Callseq End 101
	setp.lt.s32	%p4590, %r170, 0;
	and.pred  	%p103, %p4590, %p4589;
	@!%p103 bra 	BB6_4459;
	bra.uni 	BB6_4458;

BB6_4458:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6765}, %fd9752;
	}
	xor.b32  	%r6766, %r6765, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6767, %temp}, %fd9752;
	}
	mov.b64 	%fd9752, {%r6767, %r6766};

BB6_4459:
	setp.eq.f64	%p4591, %fd2976, 0d0000000000000000;
	@%p4591 bra 	BB6_4462;
	bra.uni 	BB6_4460;

BB6_4462:
	selp.b32	%r6768, %r170, 0, %p4589;
	or.b32  	%r6769, %r6768, 2146435072;
	setp.lt.s32	%p4595, %r171, 0;
	selp.b32	%r6770, %r6769, %r6768, %p4595;
	mov.u32 	%r6771, 0;
	mov.b64 	%fd9752, {%r6771, %r6770};
	bra.uni 	BB6_4463;

BB6_4460:
	setp.gt.s32	%p4592, %r170, -1;
	@%p4592 bra 	BB6_4463;

	cvt.rzi.f64.f64	%fd7337, %fd7335;
	setp.neu.f64	%p4593, %fd7337, 0d4014000000000000;
	selp.f64	%fd9752, 0dFFF8000000000000, %fd9752, %p4593;

BB6_4463:
	add.f64 	%fd9753, %fd2976, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6772}, %fd9753;
	}
	and.b32  	%r6773, %r6772, 2146435072;
	setp.ne.s32	%p4596, %r6773, 2146435072;
	@%p4596 bra 	BB6_4464;

	setp.gtu.f64	%p4597, %fd2977, 0d7FF0000000000000;
	@%p4597 bra 	BB6_4473;

	and.b32  	%r6774, %r171, 2147483647;
	setp.ne.s32	%p4598, %r6774, 2146435072;
	@%p4598 bra 	BB6_4468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6775, %temp}, %fd7335;
	}
	setp.eq.s32	%p4599, %r6775, 0;
	@%p4599 bra 	BB6_4472;
	bra.uni 	BB6_4468;

BB6_4472:
	setp.gt.f64	%p4602, %fd2977, 0d3FF0000000000000;
	selp.b32	%r6784, 2146435072, 0, %p4602;
	xor.b32  	%r6785, %r6784, 2146435072;
	setp.lt.s32	%p4603, %r171, 0;
	selp.b32	%r6786, %r6785, %r6784, %p4603;
	setp.eq.f64	%p4604, %fd2976, 0dBFF0000000000000;
	selp.b32	%r6787, 1072693248, %r6786, %p4604;
	mov.u32 	%r6788, 0;
	mov.b64 	%fd9753, {%r6788, %r6787};
	bra.uni 	BB6_4473;

BB6_4464:
	mov.f64 	%fd9753, %fd9752;

BB6_4473:
	mov.f64 	%fd7339, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd7339;
	}
	bfe.u32 	%r6789, %r172, 20, 11;
	add.s32 	%r6790, %r6789, -1012;
	mov.u64 	%rd238, 4618441417868443648;
	shl.b64 	%rd74, %rd238, %r6790;
	setp.eq.s64	%p4605, %rd74, -9223372036854775808;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2977;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7339;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9755, [retval0+0];
	
	//{
	}// Callseq End 102
	and.pred  	%p104, %p4590, %p4605;
	@!%p104 bra 	BB6_4475;
	bra.uni 	BB6_4474;

BB6_4474:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6791}, %fd9755;
	}
	xor.b32  	%r6792, %r6791, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6793, %temp}, %fd9755;
	}
	mov.b64 	%fd9755, {%r6793, %r6792};

BB6_4475:
	@%p4591 bra 	BB6_4478;
	bra.uni 	BB6_4476;

BB6_4478:
	selp.b32	%r6794, %r170, 0, %p4605;
	or.b32  	%r6795, %r6794, 2146435072;
	setp.lt.s32	%p4611, %r172, 0;
	selp.b32	%r6796, %r6795, %r6794, %p4611;
	mov.u32 	%r6797, 0;
	mov.b64 	%fd9755, {%r6797, %r6796};
	bra.uni 	BB6_4479;

BB6_4476:
	setp.gt.s32	%p4608, %r170, -1;
	@%p4608 bra 	BB6_4479;

	cvt.rzi.f64.f64	%fd7341, %fd7339;
	setp.neu.f64	%p4609, %fd7341, 0d4018000000000000;
	selp.f64	%fd9755, 0dFFF8000000000000, %fd9755, %p4609;

BB6_4479:
	add.f64 	%fd9756, %fd2976, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6798}, %fd9756;
	}
	and.b32  	%r6799, %r6798, 2146435072;
	setp.ne.s32	%p4612, %r6799, 2146435072;
	@%p4612 bra 	BB6_4480;

	setp.gtu.f64	%p4613, %fd2977, 0d7FF0000000000000;
	@%p4613 bra 	BB6_4489;

	and.b32  	%r6800, %r172, 2147483647;
	setp.ne.s32	%p4614, %r6800, 2146435072;
	@%p4614 bra 	BB6_4484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6801, %temp}, %fd7339;
	}
	setp.eq.s32	%p4615, %r6801, 0;
	@%p4615 bra 	BB6_4488;
	bra.uni 	BB6_4484;

BB6_4488:
	setp.gt.f64	%p4618, %fd2977, 0d3FF0000000000000;
	selp.b32	%r6810, 2146435072, 0, %p4618;
	xor.b32  	%r6811, %r6810, 2146435072;
	setp.lt.s32	%p4619, %r172, 0;
	selp.b32	%r6812, %r6811, %r6810, %p4619;
	setp.eq.f64	%p4620, %fd2976, 0dBFF0000000000000;
	selp.b32	%r6813, 1072693248, %r6812, %p4620;
	mov.u32 	%r6814, 0;
	mov.b64 	%fd9756, {%r6814, %r6813};
	bra.uni 	BB6_4489;

BB6_4480:
	mov.f64 	%fd9756, %fd9755;

BB6_4489:
	mul.f64 	%fd7343, %fd9756, 0dC0B4000000000000;
	setp.eq.f64	%p4621, %fd2976, 0d3FF0000000000000;
	selp.f64	%fd7344, 0dC0B4000000000000, %fd7343, %p4621;
	mul.f64 	%fd7345, %fd9753, 0d4090000000000000;
	selp.f64	%fd7346, 0d4090000000000000, %fd7345, %p4621;
	add.f64 	%fd2998, %fd7346, %fd7344;
	mov.f64 	%fd7347, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd7347;
	}
	bfe.u32 	%r6815, %r173, 20, 11;
	add.s32 	%r6816, %r6815, -1012;
	mov.u64 	%rd239, 4619567317775286272;
	shl.b64 	%rd75, %rd239, %r6816;
	setp.eq.s64	%p4622, %rd75, -9223372036854775808;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2977;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7347;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9758, [retval0+0];
	
	//{
	}// Callseq End 103
	and.pred  	%p105, %p4590, %p4622;
	@!%p105 bra 	BB6_4491;
	bra.uni 	BB6_4490;

BB6_4490:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6817}, %fd9758;
	}
	xor.b32  	%r6818, %r6817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6819, %temp}, %fd9758;
	}
	mov.b64 	%fd9758, {%r6819, %r6818};

BB6_4491:
	@%p4591 bra 	BB6_4494;
	bra.uni 	BB6_4492;

BB6_4494:
	selp.b32	%r6820, %r170, 0, %p4622;
	or.b32  	%r6821, %r6820, 2146435072;
	setp.lt.s32	%p4628, %r173, 0;
	selp.b32	%r6822, %r6821, %r6820, %p4628;
	mov.u32 	%r6823, 0;
	mov.b64 	%fd9758, {%r6823, %r6822};
	bra.uni 	BB6_4495;

BB6_4492:
	setp.gt.s32	%p4625, %r170, -1;
	@%p4625 bra 	BB6_4495;

	cvt.rzi.f64.f64	%fd7349, %fd7347;
	setp.neu.f64	%p4626, %fd7349, 0d401C000000000000;
	selp.f64	%fd9758, 0dFFF8000000000000, %fd9758, %p4626;

BB6_4495:
	add.f64 	%fd9759, %fd2976, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6824}, %fd9759;
	}
	and.b32  	%r6825, %r6824, 2146435072;
	setp.ne.s32	%p4629, %r6825, 2146435072;
	@%p4629 bra 	BB6_4496;

	setp.gtu.f64	%p4630, %fd2977, 0d7FF0000000000000;
	@%p4630 bra 	BB6_4505;

	and.b32  	%r6826, %r173, 2147483647;
	setp.ne.s32	%p4631, %r6826, 2146435072;
	@%p4631 bra 	BB6_4500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6827, %temp}, %fd7347;
	}
	setp.eq.s32	%p4632, %r6827, 0;
	@%p4632 bra 	BB6_4504;
	bra.uni 	BB6_4500;

BB6_4504:
	setp.gt.f64	%p4635, %fd2977, 0d3FF0000000000000;
	selp.b32	%r6836, 2146435072, 0, %p4635;
	xor.b32  	%r6837, %r6836, 2146435072;
	setp.lt.s32	%p4636, %r173, 0;
	selp.b32	%r6838, %r6837, %r6836, %p4636;
	setp.eq.f64	%p4637, %fd2976, 0dBFF0000000000000;
	selp.b32	%r6839, 1072693248, %r6838, %p4637;
	mov.u32 	%r6840, 0;
	mov.b64 	%fd9759, {%r6840, %r6839};
	bra.uni 	BB6_4505;

BB6_4496:
	mov.f64 	%fd9759, %fd9758;

BB6_4505:
	mul.f64 	%fd7351, %fd9759, 0d40C4000000000000;
	selp.f64	%fd7352, 0d40C4000000000000, %fd7351, %p4621;
	add.f64 	%fd3009, %fd2998, %fd7352;
	mov.f64 	%fd7353, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r174}, %fd7353;
	}
	bfe.u32 	%r6841, %r174, 20, 11;
	add.s32 	%r6842, %r6841, -1012;
	mov.u64 	%rd240, 4620693217682128896;
	shl.b64 	%rd76, %rd240, %r6842;
	setp.eq.s64	%p4639, %rd76, -9223372036854775808;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2977;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7353;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9761, [retval0+0];
	
	//{
	}// Callseq End 104
	and.pred  	%p106, %p4590, %p4639;
	@!%p106 bra 	BB6_4507;
	bra.uni 	BB6_4506;

BB6_4506:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6843}, %fd9761;
	}
	xor.b32  	%r6844, %r6843, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6845, %temp}, %fd9761;
	}
	mov.b64 	%fd9761, {%r6845, %r6844};

BB6_4507:
	@%p4591 bra 	BB6_4510;
	bra.uni 	BB6_4508;

BB6_4510:
	selp.b32	%r6846, %r170, 0, %p4639;
	or.b32  	%r6847, %r6846, 2146435072;
	setp.lt.s32	%p4645, %r174, 0;
	selp.b32	%r6848, %r6847, %r6846, %p4645;
	mov.u32 	%r6849, 0;
	mov.b64 	%fd9761, {%r6849, %r6848};
	bra.uni 	BB6_4511;

BB6_4508:
	setp.gt.s32	%p4642, %r170, -1;
	@%p4642 bra 	BB6_4511;

	cvt.rzi.f64.f64	%fd7355, %fd7353;
	setp.neu.f64	%p4643, %fd7355, 0d4020000000000000;
	selp.f64	%fd9761, 0dFFF8000000000000, %fd9761, %p4643;

BB6_4511:
	add.f64 	%fd9762, %fd2976, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6850}, %fd9762;
	}
	and.b32  	%r6851, %r6850, 2146435072;
	setp.ne.s32	%p4646, %r6851, 2146435072;
	@%p4646 bra 	BB6_4512;

	setp.gtu.f64	%p4647, %fd2977, 0d7FF0000000000000;
	@%p4647 bra 	BB6_4521;

	and.b32  	%r6852, %r174, 2147483647;
	setp.ne.s32	%p4648, %r6852, 2146435072;
	@%p4648 bra 	BB6_4516;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6853, %temp}, %fd7353;
	}
	setp.eq.s32	%p4649, %r6853, 0;
	@%p4649 bra 	BB6_4520;
	bra.uni 	BB6_4516;

BB6_4520:
	setp.gt.f64	%p4652, %fd2977, 0d3FF0000000000000;
	selp.b32	%r6862, 2146435072, 0, %p4652;
	xor.b32  	%r6863, %r6862, 2146435072;
	setp.lt.s32	%p4653, %r174, 0;
	selp.b32	%r6864, %r6863, %r6862, %p4653;
	setp.eq.f64	%p4654, %fd2976, 0dBFF0000000000000;
	selp.b32	%r6865, 1072693248, %r6864, %p4654;
	mov.u32 	%r6866, 0;
	mov.b64 	%fd9762, {%r6866, %r6865};
	bra.uni 	BB6_4521;

BB6_4512:
	mov.f64 	%fd9762, %fd9761;

BB6_4521:
	mul.f64 	%fd7357, %fd9762, 0dC0C4000000000000;
	selp.f64	%fd7358, 0dC0C4000000000000, %fd7357, %p4621;
	add.f64 	%fd3020, %fd3009, %fd7358;
	mov.f64 	%fd7359, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd7359;
	}
	bfe.u32 	%r6867, %r175, 20, 11;
	add.s32 	%r6868, %r6867, -1012;
	mov.u64 	%rd241, 4621256167635550208;
	shl.b64 	%rd77, %rd241, %r6868;
	setp.eq.s64	%p4656, %rd77, -9223372036854775808;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2977;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7359;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9764, [retval0+0];
	
	//{
	}// Callseq End 105
	and.pred  	%p107, %p4590, %p4656;
	@!%p107 bra 	BB6_4523;
	bra.uni 	BB6_4522;

BB6_4522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6869}, %fd9764;
	}
	xor.b32  	%r6870, %r6869, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6871, %temp}, %fd9764;
	}
	mov.b64 	%fd9764, {%r6871, %r6870};

BB6_4523:
	@%p4591 bra 	BB6_4526;
	bra.uni 	BB6_4524;

BB6_4526:
	selp.b32	%r6872, %r170, 0, %p4656;
	or.b32  	%r6873, %r6872, 2146435072;
	setp.lt.s32	%p4662, %r175, 0;
	selp.b32	%r6874, %r6873, %r6872, %p4662;
	mov.u32 	%r6875, 0;
	mov.b64 	%fd9764, {%r6875, %r6874};
	bra.uni 	BB6_4527;

BB6_4524:
	setp.gt.s32	%p4659, %r170, -1;
	@%p4659 bra 	BB6_4527;

	cvt.rzi.f64.f64	%fd7361, %fd7359;
	setp.neu.f64	%p4660, %fd7361, 0d4022000000000000;
	selp.f64	%fd9764, 0dFFF8000000000000, %fd9764, %p4660;

BB6_4527:
	add.f64 	%fd9765, %fd2976, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6876}, %fd9765;
	}
	and.b32  	%r6877, %r6876, 2146435072;
	setp.ne.s32	%p4663, %r6877, 2146435072;
	@%p4663 bra 	BB6_4528;

	setp.gtu.f64	%p4664, %fd2977, 0d7FF0000000000000;
	@%p4664 bra 	BB6_4537;

	and.b32  	%r6878, %r175, 2147483647;
	setp.ne.s32	%p4665, %r6878, 2146435072;
	@%p4665 bra 	BB6_4532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6879, %temp}, %fd7359;
	}
	setp.eq.s32	%p4666, %r6879, 0;
	@%p4666 bra 	BB6_4536;
	bra.uni 	BB6_4532;

BB6_4536:
	setp.gt.f64	%p4669, %fd2977, 0d3FF0000000000000;
	selp.b32	%r6888, 2146435072, 0, %p4669;
	xor.b32  	%r6889, %r6888, 2146435072;
	setp.lt.s32	%p4670, %r175, 0;
	selp.b32	%r6890, %r6889, %r6888, %p4670;
	setp.eq.f64	%p4671, %fd2976, 0dBFF0000000000000;
	selp.b32	%r6891, 1072693248, %r6890, %p4671;
	mov.u32 	%r6892, 0;
	mov.b64 	%fd9765, {%r6892, %r6891};
	bra.uni 	BB6_4537;

BB6_4528:
	mov.f64 	%fd9765, %fd9764;

BB6_4537:
	mul.f64 	%fd7363, %fd9765, 0d40B4000000000000;
	selp.f64	%fd7364, 0d40B4000000000000, %fd7363, %p4621;
	add.f64 	%fd3031, %fd3020, %fd7364;
	mov.f64 	%fd7365, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r176}, %fd7365;
	}
	bfe.u32 	%r6893, %r176, 20, 11;
	add.s32 	%r6894, %r6893, -1012;
	mov.u64 	%rd242, 4621819117588971520;
	shl.b64 	%rd78, %rd242, %r6894;
	setp.eq.s64	%p4673, %rd78, -9223372036854775808;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2977;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7365;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9767, [retval0+0];
	
	//{
	}// Callseq End 106
	and.pred  	%p108, %p4590, %p4673;
	@!%p108 bra 	BB6_4539;
	bra.uni 	BB6_4538;

BB6_4538:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6895}, %fd9767;
	}
	xor.b32  	%r6896, %r6895, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6897, %temp}, %fd9767;
	}
	mov.b64 	%fd9767, {%r6897, %r6896};

BB6_4539:
	@%p4591 bra 	BB6_4542;
	bra.uni 	BB6_4540;

BB6_4542:
	selp.b32	%r6898, %r170, 0, %p4673;
	or.b32  	%r6899, %r6898, 2146435072;
	setp.lt.s32	%p4679, %r176, 0;
	selp.b32	%r6900, %r6899, %r6898, %p4679;
	mov.u32 	%r6901, 0;
	mov.b64 	%fd9767, {%r6901, %r6900};
	bra.uni 	BB6_4543;

BB6_4540:
	setp.gt.s32	%p4676, %r170, -1;
	@%p4676 bra 	BB6_4543;

	cvt.rzi.f64.f64	%fd7367, %fd7365;
	setp.neu.f64	%p4677, %fd7367, 0d4024000000000000;
	selp.f64	%fd9767, 0dFFF8000000000000, %fd9767, %p4677;

BB6_4543:
	add.f64 	%fd9768, %fd2976, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6902}, %fd9768;
	}
	and.b32  	%r6903, %r6902, 2146435072;
	setp.ne.s32	%p4680, %r6903, 2146435072;
	@%p4680 bra 	BB6_4544;

	setp.gtu.f64	%p4681, %fd2977, 0d7FF0000000000000;
	@%p4681 bra 	BB6_4553;

	and.b32  	%r6904, %r176, 2147483647;
	setp.ne.s32	%p4682, %r6904, 2146435072;
	@%p4682 bra 	BB6_4548;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6905, %temp}, %fd7365;
	}
	setp.eq.s32	%p4683, %r6905, 0;
	@%p4683 bra 	BB6_4552;
	bra.uni 	BB6_4548;

BB6_4552:
	setp.gt.f64	%p4686, %fd2977, 0d3FF0000000000000;
	selp.b32	%r6914, 2146435072, 0, %p4686;
	xor.b32  	%r6915, %r6914, 2146435072;
	setp.lt.s32	%p4687, %r176, 0;
	selp.b32	%r6916, %r6915, %r6914, %p4687;
	setp.eq.f64	%p4688, %fd2976, 0dBFF0000000000000;
	selp.b32	%r6917, 1072693248, %r6916, %p4688;
	mov.u32 	%r6918, 0;
	mov.b64 	%fd9768, {%r6918, %r6917};
	bra.uni 	BB6_4553;

BB6_4544:
	mov.f64 	%fd9768, %fd9767;

BB6_4553:
	mul.f64 	%fd7369, %fd9768, 0dC090000000000000;
	selp.f64	%fd7370, 0dC090000000000000, %fd7369, %p4621;
	add.f64 	%fd9769, %fd3031, %fd7370;

BB6_4554:
	mul.f64 	%fd7371, %fd2974, %fd9769;
	sub.f64 	%fd3044, %fd2963, %fd7371;
	abs.f64 	%fd3045, %fd2893;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3045;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9917, [retval0+0];
	
	//{
	}// Callseq End 107
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd2893;
	}
	setp.lt.s32	%p4690, %r177, 0;
	and.pred  	%p109, %p4690, %p4449;
	mov.f64 	%fd9771, %fd9917;
	@!%p109 bra 	BB6_4556;
	bra.uni 	BB6_4555;

BB6_4555:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6919}, %fd9917;
	}
	xor.b32  	%r6920, %r6919, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6921, %temp}, %fd9917;
	}
	mov.b64 	%fd9771, {%r6921, %r6920};

BB6_4556:
	setp.eq.f64	%p4692, %fd2893, 0d0000000000000000;
	@%p4692 bra 	BB6_4559;
	bra.uni 	BB6_4557;

BB6_4559:
	selp.b32	%r6922, %r177, 0, %p4449;
	or.b32  	%r6923, %r6922, 2146435072;
	setp.lt.s32	%p4696, %r160, 0;
	selp.b32	%r6924, %r6923, %r6922, %p4696;
	mov.u32 	%r6925, 0;
	mov.b64 	%fd9771, {%r6925, %r6924};
	bra.uni 	BB6_4560;

BB6_4557:
	setp.gt.s32	%p4693, %r177, -1;
	@%p4693 bra 	BB6_4560;

	cvt.rzi.f64.f64	%fd7374, %fd7287;
	setp.neu.f64	%p4694, %fd7374, 0d4000000000000000;
	selp.f64	%fd9771, 0dFFF8000000000000, %fd9771, %p4694;

BB6_4560:
	add.f64 	%fd7375, %fd2893, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6926}, %fd7375;
	}
	and.b32  	%r178, %r6926, 2146435072;
	setp.ne.s32	%p4697, %r178, 2146435072;
	@%p4697 bra 	BB6_4561;

	setp.gtu.f64	%p4698, %fd3045, 0d7FF0000000000000;
	add.f64 	%fd9772, %fd2893, 0d4000000000000000;
	@%p4698 bra 	BB6_4570;

	and.b32  	%r6927, %r160, 2147483647;
	setp.ne.s32	%p4699, %r6927, 2146435072;
	@%p4699 bra 	BB6_4565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6928, %temp}, %fd7287;
	}
	setp.eq.s32	%p4700, %r6928, 0;
	@%p4700 bra 	BB6_4569;
	bra.uni 	BB6_4565;

BB6_4569:
	setp.gt.f64	%p4703, %fd3045, 0d3FF0000000000000;
	selp.b32	%r6937, 2146435072, 0, %p4703;
	xor.b32  	%r6938, %r6937, 2146435072;
	setp.lt.s32	%p4704, %r160, 0;
	selp.b32	%r6939, %r6938, %r6937, %p4704;
	setp.eq.f64	%p4705, %fd2893, 0dBFF0000000000000;
	selp.b32	%r6940, 1072693248, %r6939, %p4705;
	mov.u32 	%r6941, 0;
	mov.b64 	%fd9772, {%r6941, %r6940};
	bra.uni 	BB6_4570;

BB6_4561:
	mov.f64 	%fd9772, %fd9771;

BB6_4570:
	add.f64 	%fd7378, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4706, %fd2894, %fd7378;
	selp.f64	%fd3056, %fd2894, %fd7378, %p4706;
	setp.lt.f64	%p4707, %fd2975, %fd7;
	selp.f64	%fd3057, %fd2975, %fd7, %p4707;
	setp.lt.f64	%p4708, %fd3056, %fd7;
	setp.gt.f64	%p4709, %fd3057, %fd7378;
	and.pred  	%p110, %p4708, %p4709;
	mov.f64 	%fd9893, 0d0000000000000000;
	@!%p110 bra 	BB6_5212;
	bra.uni 	BB6_4571;

BB6_4571:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd3057;
	}
	mov.f64 	%fd7379, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd7379;
	}
	bfe.u32 	%r6942, %r180, 20, 11;
	add.s32 	%r6943, %r6942, -1012;
	mov.u64 	%rd243, 4622382067542392832;
	shl.b64 	%rd79, %rd243, %r6943;
	setp.eq.s64	%p4710, %rd79, -9223372036854775808;
	abs.f64 	%fd3058, %fd3057;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7379;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9774, [retval0+0];
	
	//{
	}// Callseq End 108
	setp.lt.s32	%p4711, %r179, 0;
	and.pred  	%p111, %p4711, %p4710;
	@!%p111 bra 	BB6_4573;
	bra.uni 	BB6_4572;

BB6_4572:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6944}, %fd9774;
	}
	xor.b32  	%r6945, %r6944, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6946, %temp}, %fd9774;
	}
	mov.b64 	%fd9774, {%r6946, %r6945};

BB6_4573:
	setp.eq.f64	%p4712, %fd3057, 0d0000000000000000;
	@%p4712 bra 	BB6_4576;
	bra.uni 	BB6_4574;

BB6_4576:
	selp.b32	%r6947, %r179, 0, %p4710;
	or.b32  	%r6948, %r6947, 2146435072;
	setp.lt.s32	%p4716, %r180, 0;
	selp.b32	%r6949, %r6948, %r6947, %p4716;
	mov.u32 	%r6950, 0;
	mov.b64 	%fd9774, {%r6950, %r6949};
	bra.uni 	BB6_4577;

BB6_4574:
	setp.gt.s32	%p4713, %r179, -1;
	@%p4713 bra 	BB6_4577;

	cvt.rzi.f64.f64	%fd7381, %fd7379;
	setp.neu.f64	%p4714, %fd7381, 0d4026000000000000;
	selp.f64	%fd9774, 0dFFF8000000000000, %fd9774, %p4714;

BB6_4577:
	add.f64 	%fd9775, %fd3057, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6951}, %fd9775;
	}
	and.b32  	%r6952, %r6951, 2146435072;
	setp.ne.s32	%p4717, %r6952, 2146435072;
	@%p4717 bra 	BB6_4578;

	setp.gtu.f64	%p4718, %fd3058, 0d7FF0000000000000;
	@%p4718 bra 	BB6_4587;

	and.b32  	%r6953, %r180, 2147483647;
	setp.ne.s32	%p4719, %r6953, 2146435072;
	@%p4719 bra 	BB6_4582;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6954, %temp}, %fd7379;
	}
	setp.eq.s32	%p4720, %r6954, 0;
	@%p4720 bra 	BB6_4586;
	bra.uni 	BB6_4582;

BB6_4586:
	setp.gt.f64	%p4723, %fd3058, 0d3FF0000000000000;
	selp.b32	%r6963, 2146435072, 0, %p4723;
	xor.b32  	%r6964, %r6963, 2146435072;
	setp.lt.s32	%p4724, %r180, 0;
	selp.b32	%r6965, %r6964, %r6963, %p4724;
	setp.eq.f64	%p4725, %fd3057, 0dBFF0000000000000;
	selp.b32	%r6966, 1072693248, %r6965, %p4725;
	mov.u32 	%r6967, 0;
	mov.b64 	%fd9775, {%r6967, %r6966};
	bra.uni 	BB6_4587;

BB6_4578:
	mov.f64 	%fd9775, %fd9774;

BB6_4587:
	mov.f64 	%fd7383, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd7383;
	}
	bfe.u32 	%r6968, %r181, 20, 11;
	add.s32 	%r6969, %r6968, -1012;
	mov.u64 	%rd244, 4622945017495814144;
	shl.b64 	%rd80, %rd244, %r6969;
	setp.eq.s64	%p4726, %rd80, -9223372036854775808;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7383;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9777, [retval0+0];
	
	//{
	}// Callseq End 109
	and.pred  	%p112, %p4711, %p4726;
	@!%p112 bra 	BB6_4589;
	bra.uni 	BB6_4588;

BB6_4588:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6970}, %fd9777;
	}
	xor.b32  	%r6971, %r6970, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6972, %temp}, %fd9777;
	}
	mov.b64 	%fd9777, {%r6972, %r6971};

BB6_4589:
	@%p4712 bra 	BB6_4592;
	bra.uni 	BB6_4590;

BB6_4592:
	selp.b32	%r6973, %r179, 0, %p4726;
	or.b32  	%r6974, %r6973, 2146435072;
	setp.lt.s32	%p4732, %r181, 0;
	selp.b32	%r6975, %r6974, %r6973, %p4732;
	mov.u32 	%r6976, 0;
	mov.b64 	%fd9777, {%r6976, %r6975};
	bra.uni 	BB6_4593;

BB6_4590:
	setp.gt.s32	%p4729, %r179, -1;
	@%p4729 bra 	BB6_4593;

	cvt.rzi.f64.f64	%fd7385, %fd7383;
	setp.neu.f64	%p4730, %fd7385, 0d4028000000000000;
	selp.f64	%fd9777, 0dFFF8000000000000, %fd9777, %p4730;

BB6_4593:
	add.f64 	%fd9778, %fd3057, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6977}, %fd9778;
	}
	and.b32  	%r6978, %r6977, 2146435072;
	setp.ne.s32	%p4733, %r6978, 2146435072;
	@%p4733 bra 	BB6_4594;

	setp.gtu.f64	%p4734, %fd3058, 0d7FF0000000000000;
	@%p4734 bra 	BB6_4603;

	and.b32  	%r6979, %r181, 2147483647;
	setp.ne.s32	%p4735, %r6979, 2146435072;
	@%p4735 bra 	BB6_4598;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6980, %temp}, %fd7383;
	}
	setp.eq.s32	%p4736, %r6980, 0;
	@%p4736 bra 	BB6_4602;
	bra.uni 	BB6_4598;

BB6_4602:
	setp.gt.f64	%p4739, %fd3058, 0d3FF0000000000000;
	selp.b32	%r6989, 2146435072, 0, %p4739;
	xor.b32  	%r6990, %r6989, 2146435072;
	setp.lt.s32	%p4740, %r181, 0;
	selp.b32	%r6991, %r6990, %r6989, %p4740;
	setp.eq.f64	%p4741, %fd3057, 0dBFF0000000000000;
	selp.b32	%r6992, 1072693248, %r6991, %p4741;
	mov.u32 	%r6993, 0;
	mov.b64 	%fd9778, {%r6993, %r6992};
	bra.uni 	BB6_4603;

BB6_4594:
	mov.f64 	%fd9778, %fd9777;

BB6_4603:
	mul.f64 	%fd7387, %fd9778, 0dC1420C0000000000;
	setp.eq.f64	%p4742, %fd3057, 0d3FF0000000000000;
	selp.f64	%fd7388, 0dC1420C0000000000, %fd7387, %p4742;
	selp.f64	%fd7389, 0d3FF0000000000000, %fd9775, %p4742;
	fma.rn.f64 	%fd3079, %fd26, %fd7389, %fd7388;
	abs.f64 	%fd3080, %fd7;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9840, [retval0+0];
	
	//{
	}// Callseq End 110
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r182}, %fd7;
	}
	setp.lt.s32	%p4743, %r182, 0;
	and.pred  	%p113, %p4743, %p4449;
	mov.f64 	%fd9780, %fd9840;
	@!%p113 bra 	BB6_4605;
	bra.uni 	BB6_4604;

BB6_4604:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6994}, %fd9840;
	}
	xor.b32  	%r6995, %r6994, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6996, %temp}, %fd9840;
	}
	mov.b64 	%fd9780, {%r6996, %r6995};

BB6_4605:
	setp.eq.f64	%p4745, %fd7, 0d0000000000000000;
	@%p4745 bra 	BB6_4608;
	bra.uni 	BB6_4606;

BB6_4608:
	selp.b32	%r6997, %r182, 0, %p4449;
	or.b32  	%r6998, %r6997, 2146435072;
	setp.lt.s32	%p4749, %r160, 0;
	selp.b32	%r6999, %r6998, %r6997, %p4749;
	mov.u32 	%r7000, 0;
	mov.b64 	%fd9780, {%r7000, %r6999};
	bra.uni 	BB6_4609;

BB6_4606:
	setp.gt.s32	%p4746, %r182, -1;
	@%p4746 bra 	BB6_4609;

	cvt.rzi.f64.f64	%fd7392, %fd7287;
	setp.neu.f64	%p4747, %fd7392, 0d4000000000000000;
	selp.f64	%fd9780, 0dFFF8000000000000, %fd9780, %p4747;

BB6_4609:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7001}, %fd18;
	}
	and.b32  	%r183, %r7001, 2146435072;
	setp.ne.s32	%p4750, %r183, 2146435072;
	@%p4750 bra 	BB6_4610;

	setp.gtu.f64	%p4751, %fd3080, 0d7FF0000000000000;
	mov.f64 	%fd9781, %fd18;
	@%p4751 bra 	BB6_4619;

	and.b32  	%r7002, %r160, 2147483647;
	setp.ne.s32	%p4752, %r7002, 2146435072;
	@%p4752 bra 	BB6_4614;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7003, %temp}, %fd7287;
	}
	setp.eq.s32	%p4753, %r7003, 0;
	@%p4753 bra 	BB6_4618;
	bra.uni 	BB6_4614;

BB6_4618:
	setp.eq.f64	%p4756, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4757, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7012, 2146435072, 0, %p4757;
	xor.b32  	%r7013, %r7012, 2146435072;
	setp.lt.s32	%p4758, %r160, 0;
	selp.b32	%r7014, %r7013, %r7012, %p4758;
	selp.b32	%r7015, 1072693248, %r7014, %p4756;
	mov.u32 	%r7016, 0;
	mov.b64 	%fd9781, {%r7016, %r7015};
	bra.uni 	BB6_4619;

BB6_4610:
	mov.f64 	%fd9781, %fd9780;

BB6_4619:
	setp.eq.f64	%p4759, %fd7, 0d3FF0000000000000;
	selp.f64	%fd3090, 0d3FF0000000000000, %fd9781, %p4759;
	fma.rn.f64 	%fd3091, %fd3090, 0dC19E744000000000, %fd27;
	mov.f64 	%fd7394, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r184}, %fd7394;
	}
	bfe.u32 	%r7017, %r184, 20, 11;
	add.s32 	%r7018, %r7017, -1012;
	mov.u64 	%rd245, 4621819117588971520;
	shl.b64 	%rd81, %rd245, %r7018;
	setp.eq.s64	%p4760, %rd81, -9223372036854775808;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7394;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9783, [retval0+0];
	
	//{
	}// Callseq End 111
	and.pred  	%p114, %p4711, %p4760;
	@!%p114 bra 	BB6_4621;
	bra.uni 	BB6_4620;

BB6_4620:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7019}, %fd9783;
	}
	xor.b32  	%r7020, %r7019, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7021, %temp}, %fd9783;
	}
	mov.b64 	%fd9783, {%r7021, %r7020};

BB6_4621:
	@%p4712 bra 	BB6_4624;
	bra.uni 	BB6_4622;

BB6_4624:
	selp.b32	%r7022, %r179, 0, %p4760;
	or.b32  	%r7023, %r7022, 2146435072;
	setp.lt.s32	%p4766, %r184, 0;
	selp.b32	%r7024, %r7023, %r7022, %p4766;
	mov.u32 	%r7025, 0;
	mov.b64 	%fd9783, {%r7025, %r7024};
	bra.uni 	BB6_4625;

BB6_4622:
	setp.gt.s32	%p4763, %r179, -1;
	@%p4763 bra 	BB6_4625;

	cvt.rzi.f64.f64	%fd7396, %fd7394;
	setp.neu.f64	%p4764, %fd7396, 0d4024000000000000;
	selp.f64	%fd9783, 0dFFF8000000000000, %fd9783, %p4764;

BB6_4625:
	add.f64 	%fd9784, %fd3057, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7026}, %fd9784;
	}
	and.b32  	%r7027, %r7026, 2146435072;
	setp.ne.s32	%p4767, %r7027, 2146435072;
	@%p4767 bra 	BB6_4626;

	setp.gtu.f64	%p4768, %fd3058, 0d7FF0000000000000;
	@%p4768 bra 	BB6_4635;

	and.b32  	%r7028, %r184, 2147483647;
	setp.ne.s32	%p4769, %r7028, 2146435072;
	@%p4769 bra 	BB6_4630;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7029, %temp}, %fd7394;
	}
	setp.eq.s32	%p4770, %r7029, 0;
	@%p4770 bra 	BB6_4634;
	bra.uni 	BB6_4630;

BB6_4634:
	setp.gt.f64	%p4773, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7038, 2146435072, 0, %p4773;
	xor.b32  	%r7039, %r7038, 2146435072;
	setp.lt.s32	%p4774, %r184, 0;
	selp.b32	%r7040, %r7039, %r7038, %p4774;
	setp.eq.f64	%p4775, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7041, 1072693248, %r7040, %p4775;
	mov.u32 	%r7042, 0;
	mov.b64 	%fd9784, {%r7042, %r7041};
	bra.uni 	BB6_4635;

BB6_4626:
	mov.f64 	%fd9784, %fd9783;

BB6_4635:
	selp.f64	%fd7398, 0d3FF0000000000000, %fd9784, %p4742;
	add.f64 	%fd7399, %fd3091, 0dC17B120000000000;
	fma.rn.f64 	%fd3102, %fd7399, %fd7398, %fd3079;
	mov.f64 	%fd7400, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r185}, %fd7400;
	}
	bfe.u32 	%r7043, %r185, 20, 11;
	add.s32 	%r7044, %r7043, -1012;
	mov.u64 	%rd246, 4613937818241073152;
	shl.b64 	%rd82, %rd246, %r7044;
	setp.eq.s64	%p4777, %rd82, -9223372036854775808;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7400;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9846, [retval0+0];
	
	//{
	}// Callseq End 112
	and.pred  	%p115, %p4743, %p4777;
	mov.f64 	%fd9786, %fd9846;
	@!%p115 bra 	BB6_4637;
	bra.uni 	BB6_4636;

BB6_4636:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7045}, %fd9846;
	}
	xor.b32  	%r7046, %r7045, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7047, %temp}, %fd9846;
	}
	mov.b64 	%fd9786, {%r7047, %r7046};

BB6_4637:
	@%p4745 bra 	BB6_4640;
	bra.uni 	BB6_4638;

BB6_4640:
	selp.b32	%r7048, %r182, 0, %p4777;
	or.b32  	%r7049, %r7048, 2146435072;
	setp.lt.s32	%p4783, %r185, 0;
	selp.b32	%r7050, %r7049, %r7048, %p4783;
	mov.u32 	%r7051, 0;
	mov.b64 	%fd9786, {%r7051, %r7050};
	bra.uni 	BB6_4641;

BB6_4638:
	setp.gt.s32	%p4780, %r182, -1;
	@%p4780 bra 	BB6_4641;

	cvt.rzi.f64.f64	%fd7402, %fd7400;
	setp.neu.f64	%p4781, %fd7402, 0d4008000000000000;
	selp.f64	%fd9786, 0dFFF8000000000000, %fd9786, %p4781;

BB6_4641:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7052}, %fd33;
	}
	and.b32  	%r186, %r7052, 2146435072;
	setp.ne.s32	%p4784, %r186, 2146435072;
	@%p4784 bra 	BB6_4642;

	setp.gtu.f64	%p4785, %fd3080, 0d7FF0000000000000;
	mov.f64 	%fd9787, %fd33;
	@%p4785 bra 	BB6_4651;

	and.b32  	%r7053, %r185, 2147483647;
	setp.ne.s32	%p4786, %r7053, 2146435072;
	@%p4786 bra 	BB6_4646;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7054, %temp}, %fd7400;
	}
	setp.eq.s32	%p4787, %r7054, 0;
	@%p4787 bra 	BB6_4650;
	bra.uni 	BB6_4646;

BB6_4650:
	setp.eq.f64	%p4790, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4791, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7063, 2146435072, 0, %p4791;
	xor.b32  	%r7064, %r7063, 2146435072;
	setp.lt.s32	%p4792, %r185, 0;
	selp.b32	%r7065, %r7064, %r7063, %p4792;
	selp.b32	%r7066, 1072693248, %r7065, %p4790;
	mov.u32 	%r7067, 0;
	mov.b64 	%fd9787, {%r7067, %r7066};
	bra.uni 	BB6_4651;

BB6_4642:
	mov.f64 	%fd9787, %fd9786;

BB6_4651:
	selp.f64	%fd3112, 0d3FF0000000000000, %fd9787, %p4759;
	mov.f64 	%fd7404, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd7404;
	}
	bfe.u32 	%r7068, %r187, 20, 11;
	add.s32 	%r7069, %r7068, -1012;
	mov.u64 	%rd247, 4621256167635550208;
	shl.b64 	%rd83, %rd247, %r7069;
	setp.eq.s64	%p4794, %rd83, -9223372036854775808;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7404;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9789, [retval0+0];
	
	//{
	}// Callseq End 113
	and.pred  	%p116, %p4711, %p4794;
	@!%p116 bra 	BB6_4653;
	bra.uni 	BB6_4652;

BB6_4652:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7070}, %fd9789;
	}
	xor.b32  	%r7071, %r7070, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7072, %temp}, %fd9789;
	}
	mov.b64 	%fd9789, {%r7072, %r7071};

BB6_4653:
	@%p4712 bra 	BB6_4656;
	bra.uni 	BB6_4654;

BB6_4656:
	selp.b32	%r7073, %r179, 0, %p4794;
	or.b32  	%r7074, %r7073, 2146435072;
	setp.lt.s32	%p4800, %r187, 0;
	selp.b32	%r7075, %r7074, %r7073, %p4800;
	mov.u32 	%r7076, 0;
	mov.b64 	%fd9789, {%r7076, %r7075};
	bra.uni 	BB6_4657;

BB6_4654:
	setp.gt.s32	%p4797, %r179, -1;
	@%p4797 bra 	BB6_4657;

	cvt.rzi.f64.f64	%fd7406, %fd7404;
	setp.neu.f64	%p4798, %fd7406, 0d4022000000000000;
	selp.f64	%fd9789, 0dFFF8000000000000, %fd9789, %p4798;

BB6_4657:
	add.f64 	%fd9790, %fd3057, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7077}, %fd9790;
	}
	and.b32  	%r7078, %r7077, 2146435072;
	setp.ne.s32	%p4801, %r7078, 2146435072;
	@%p4801 bra 	BB6_4658;

	setp.gtu.f64	%p4802, %fd3058, 0d7FF0000000000000;
	@%p4802 bra 	BB6_4667;

	and.b32  	%r7079, %r187, 2147483647;
	setp.ne.s32	%p4803, %r7079, 2146435072;
	@%p4803 bra 	BB6_4662;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7080, %temp}, %fd7404;
	}
	setp.eq.s32	%p4804, %r7080, 0;
	@%p4804 bra 	BB6_4666;
	bra.uni 	BB6_4662;

BB6_4666:
	setp.gt.f64	%p4807, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7089, 2146435072, 0, %p4807;
	xor.b32  	%r7090, %r7089, 2146435072;
	setp.lt.s32	%p4808, %r187, 0;
	selp.b32	%r7091, %r7090, %r7089, %p4808;
	setp.eq.f64	%p4809, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7092, 1072693248, %r7091, %p4809;
	mov.u32 	%r7093, 0;
	mov.b64 	%fd9790, {%r7093, %r7092};
	bra.uni 	BB6_4667;

BB6_4658:
	mov.f64 	%fd9790, %fd9789;

BB6_4667:
	selp.f64	%fd7408, 0d3FF0000000000000, %fd9790, %p4742;
	mul.f64 	%fd7409, %fd3090, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd7410, %fd3112, 0d41B68F0000000000, %fd7409;
	sub.f64 	%fd7411, %fd7410, %fd28;
	add.f64 	%fd7412, %fd7411, 0dC17E140000000000;
	fma.rn.f64 	%fd3123, %fd7412, %fd7408, %fd3102;
	mov.f64 	%fd7413, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r188}, %fd7413;
	}
	bfe.u32 	%r7094, %r188, 20, 11;
	add.s32 	%r7095, %r7094, -1012;
	mov.u64 	%rd248, 4616189618054758400;
	shl.b64 	%rd84, %rd248, %r7095;
	setp.eq.s64	%p4811, %rd84, -9223372036854775808;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7413;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9852, [retval0+0];
	
	//{
	}// Callseq End 114
	and.pred  	%p117, %p4743, %p4811;
	mov.f64 	%fd9792, %fd9852;
	@!%p117 bra 	BB6_4669;
	bra.uni 	BB6_4668;

BB6_4668:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7096}, %fd9852;
	}
	xor.b32  	%r7097, %r7096, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7098, %temp}, %fd9852;
	}
	mov.b64 	%fd9792, {%r7098, %r7097};

BB6_4669:
	@%p4745 bra 	BB6_4672;
	bra.uni 	BB6_4670;

BB6_4672:
	selp.b32	%r7099, %r182, 0, %p4811;
	or.b32  	%r7100, %r7099, 2146435072;
	setp.lt.s32	%p4817, %r188, 0;
	selp.b32	%r7101, %r7100, %r7099, %p4817;
	mov.u32 	%r7102, 0;
	mov.b64 	%fd9792, {%r7102, %r7101};
	bra.uni 	BB6_4673;

BB6_4670:
	setp.gt.s32	%p4814, %r182, -1;
	@%p4814 bra 	BB6_4673;

	cvt.rzi.f64.f64	%fd7415, %fd7413;
	setp.neu.f64	%p4815, %fd7415, 0d4010000000000000;
	selp.f64	%fd9792, 0dFFF8000000000000, %fd9792, %p4815;

BB6_4673:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7103}, %fd19;
	}
	and.b32  	%r189, %r7103, 2146435072;
	setp.ne.s32	%p4818, %r189, 2146435072;
	@%p4818 bra 	BB6_4674;

	setp.gtu.f64	%p4819, %fd3080, 0d7FF0000000000000;
	mov.f64 	%fd9793, %fd19;
	@%p4819 bra 	BB6_4683;

	and.b32  	%r7104, %r188, 2147483647;
	setp.ne.s32	%p4820, %r7104, 2146435072;
	@%p4820 bra 	BB6_4678;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7105, %temp}, %fd7413;
	}
	setp.eq.s32	%p4821, %r7105, 0;
	@%p4821 bra 	BB6_4682;
	bra.uni 	BB6_4678;

BB6_4682:
	setp.eq.f64	%p4824, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4825, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7114, 2146435072, 0, %p4825;
	xor.b32  	%r7115, %r7114, 2146435072;
	setp.lt.s32	%p4826, %r188, 0;
	selp.b32	%r7116, %r7115, %r7114, %p4826;
	selp.b32	%r7117, 1072693248, %r7116, %p4824;
	mov.u32 	%r7118, 0;
	mov.b64 	%fd9793, {%r7118, %r7117};
	bra.uni 	BB6_4683;

BB6_4674:
	mov.f64 	%fd9793, %fd9792;

BB6_4683:
	selp.f64	%fd3133, 0d3FF0000000000000, %fd9793, %p4759;
	mul.f64 	%fd7417, %fd3133, 0dC1C634C400000000;
	fma.rn.f64 	%fd7418, %fd3112, 0d41D634C400000000, %fd7417;
	fma.rn.f64 	%fd7419, %fd3090, 0dC1CD9BB000000000, %fd7418;
	add.f64 	%fd3134, %fd29, %fd7419;
	mov.f64 	%fd7420, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd7420;
	}
	bfe.u32 	%r7119, %r190, 20, 11;
	add.s32 	%r7120, %r7119, -1012;
	mov.u64 	%rd249, 4620693217682128896;
	shl.b64 	%rd85, %rd249, %r7120;
	setp.eq.s64	%p4828, %rd85, -9223372036854775808;
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7420;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9795, [retval0+0];
	
	//{
	}// Callseq End 115
	and.pred  	%p118, %p4711, %p4828;
	@!%p118 bra 	BB6_4685;
	bra.uni 	BB6_4684;

BB6_4684:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7121}, %fd9795;
	}
	xor.b32  	%r7122, %r7121, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7123, %temp}, %fd9795;
	}
	mov.b64 	%fd9795, {%r7123, %r7122};

BB6_4685:
	@%p4712 bra 	BB6_4688;
	bra.uni 	BB6_4686;

BB6_4688:
	selp.b32	%r7124, %r179, 0, %p4828;
	or.b32  	%r7125, %r7124, 2146435072;
	setp.lt.s32	%p4834, %r190, 0;
	selp.b32	%r7126, %r7125, %r7124, %p4834;
	mov.u32 	%r7127, 0;
	mov.b64 	%fd9795, {%r7127, %r7126};
	bra.uni 	BB6_4689;

BB6_4686:
	setp.gt.s32	%p4831, %r179, -1;
	@%p4831 bra 	BB6_4689;

	cvt.rzi.f64.f64	%fd7422, %fd7420;
	setp.neu.f64	%p4832, %fd7422, 0d4020000000000000;
	selp.f64	%fd9795, 0dFFF8000000000000, %fd9795, %p4832;

BB6_4689:
	add.f64 	%fd9796, %fd3057, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7128}, %fd9796;
	}
	and.b32  	%r7129, %r7128, 2146435072;
	setp.ne.s32	%p4835, %r7129, 2146435072;
	@%p4835 bra 	BB6_4690;

	setp.gtu.f64	%p4836, %fd3058, 0d7FF0000000000000;
	@%p4836 bra 	BB6_4699;

	and.b32  	%r7130, %r190, 2147483647;
	setp.ne.s32	%p4837, %r7130, 2146435072;
	@%p4837 bra 	BB6_4694;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7131, %temp}, %fd7420;
	}
	setp.eq.s32	%p4838, %r7131, 0;
	@%p4838 bra 	BB6_4698;
	bra.uni 	BB6_4694;

BB6_4698:
	setp.gt.f64	%p4841, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7140, 2146435072, 0, %p4841;
	xor.b32  	%r7141, %r7140, 2146435072;
	setp.lt.s32	%p4842, %r190, 0;
	selp.b32	%r7142, %r7141, %r7140, %p4842;
	setp.eq.f64	%p4843, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7143, 1072693248, %r7142, %p4843;
	mov.u32 	%r7144, 0;
	mov.b64 	%fd9796, {%r7144, %r7143};
	bra.uni 	BB6_4699;

BB6_4690:
	mov.f64 	%fd9796, %fd9795;

BB6_4699:
	selp.f64	%fd7424, 0d3FF0000000000000, %fd9796, %p4742;
	add.f64 	%fd7425, %fd3134, 0dC170EB4000000000;
	fma.rn.f64 	%fd3145, %fd7425, %fd7424, %fd3123;
	mov.f64 	%fd7426, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd7426;
	}
	bfe.u32 	%r7145, %r191, 20, 11;
	add.s32 	%r7146, %r7145, -1012;
	mov.u64 	%rd250, 4617315517961601024;
	shl.b64 	%rd86, %rd250, %r7146;
	setp.eq.s64	%p4845, %rd86, -9223372036854775808;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7426;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9858, [retval0+0];
	
	//{
	}// Callseq End 116
	and.pred  	%p119, %p4743, %p4845;
	mov.f64 	%fd9798, %fd9858;
	@!%p119 bra 	BB6_4701;
	bra.uni 	BB6_4700;

BB6_4700:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7147}, %fd9858;
	}
	xor.b32  	%r7148, %r7147, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7149, %temp}, %fd9858;
	}
	mov.b64 	%fd9798, {%r7149, %r7148};

BB6_4701:
	@%p4745 bra 	BB6_4704;
	bra.uni 	BB6_4702;

BB6_4704:
	selp.b32	%r7150, %r182, 0, %p4845;
	or.b32  	%r7151, %r7150, 2146435072;
	setp.lt.s32	%p4851, %r191, 0;
	selp.b32	%r7152, %r7151, %r7150, %p4851;
	mov.u32 	%r7153, 0;
	mov.b64 	%fd9798, {%r7153, %r7152};
	bra.uni 	BB6_4705;

BB6_4702:
	setp.gt.s32	%p4848, %r182, -1;
	@%p4848 bra 	BB6_4705;

	cvt.rzi.f64.f64	%fd7428, %fd7426;
	setp.neu.f64	%p4849, %fd7428, 0d4014000000000000;
	selp.f64	%fd9798, 0dFFF8000000000000, %fd9798, %p4849;

BB6_4705:
	add.f64 	%fd7429, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7154}, %fd7429;
	}
	and.b32  	%r192, %r7154, 2146435072;
	setp.ne.s32	%p4852, %r192, 2146435072;
	@%p4852 bra 	BB6_4706;

	setp.gtu.f64	%p4853, %fd3080, 0d7FF0000000000000;
	add.f64 	%fd9799, %fd7, 0d4014000000000000;
	@%p4853 bra 	BB6_4715;

	and.b32  	%r7155, %r191, 2147483647;
	setp.ne.s32	%p4854, %r7155, 2146435072;
	@%p4854 bra 	BB6_4710;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7156, %temp}, %fd7426;
	}
	setp.eq.s32	%p4855, %r7156, 0;
	@%p4855 bra 	BB6_4714;
	bra.uni 	BB6_4710;

BB6_4714:
	setp.eq.f64	%p4858, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4859, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7165, 2146435072, 0, %p4859;
	xor.b32  	%r7166, %r7165, 2146435072;
	setp.lt.s32	%p4860, %r191, 0;
	selp.b32	%r7167, %r7166, %r7165, %p4860;
	selp.b32	%r7168, 1072693248, %r7167, %p4858;
	mov.u32 	%r7169, 0;
	mov.b64 	%fd9799, {%r7169, %r7168};
	bra.uni 	BB6_4715;

BB6_4706:
	mov.f64 	%fd9799, %fd9798;

BB6_4715:
	selp.f64	%fd3156, 0d3FF0000000000000, %fd9799, %p4759;
	mov.f64 	%fd7431, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r193}, %fd7431;
	}
	bfe.u32 	%r7170, %r193, 20, 11;
	add.s32 	%r7171, %r7170, -1012;
	mov.u64 	%rd251, 4619567317775286272;
	shl.b64 	%rd87, %rd251, %r7171;
	setp.eq.s64	%p4862, %rd87, -9223372036854775808;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7431;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9801, [retval0+0];
	
	//{
	}// Callseq End 117
	and.pred  	%p120, %p4711, %p4862;
	@!%p120 bra 	BB6_4717;
	bra.uni 	BB6_4716;

BB6_4716:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7172}, %fd9801;
	}
	xor.b32  	%r7173, %r7172, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7174, %temp}, %fd9801;
	}
	mov.b64 	%fd9801, {%r7174, %r7173};

BB6_4717:
	@%p4712 bra 	BB6_4720;
	bra.uni 	BB6_4718;

BB6_4720:
	selp.b32	%r7175, %r179, 0, %p4862;
	or.b32  	%r7176, %r7175, 2146435072;
	setp.lt.s32	%p4868, %r193, 0;
	selp.b32	%r7177, %r7176, %r7175, %p4868;
	mov.u32 	%r7178, 0;
	mov.b64 	%fd9801, {%r7178, %r7177};
	bra.uni 	BB6_4721;

BB6_4718:
	setp.gt.s32	%p4865, %r179, -1;
	@%p4865 bra 	BB6_4721;

	mov.f64 	%fd8890, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7433, %fd8890;
	setp.neu.f64	%p4866, %fd7433, 0d401C000000000000;
	selp.f64	%fd9801, 0dFFF8000000000000, %fd9801, %p4866;

BB6_4721:
	add.f64 	%fd9802, %fd3057, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7179}, %fd9802;
	}
	and.b32  	%r7180, %r7179, 2146435072;
	setp.ne.s32	%p4869, %r7180, 2146435072;
	@%p4869 bra 	BB6_4722;

	setp.gtu.f64	%p4870, %fd3058, 0d7FF0000000000000;
	@%p4870 bra 	BB6_4731;

	and.b32  	%r7181, %r193, 2147483647;
	setp.ne.s32	%p4871, %r7181, 2146435072;
	@%p4871 bra 	BB6_4726;

	mov.f64 	%fd8889, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7182, %temp}, %fd8889;
	}
	setp.eq.s32	%p4872, %r7182, 0;
	@%p4872 bra 	BB6_4730;
	bra.uni 	BB6_4726;

BB6_4730:
	setp.gt.f64	%p4875, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7191, 2146435072, 0, %p4875;
	xor.b32  	%r7192, %r7191, 2146435072;
	setp.lt.s32	%p4876, %r193, 0;
	selp.b32	%r7193, %r7192, %r7191, %p4876;
	setp.eq.f64	%p4877, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7194, 1072693248, %r7193, %p4877;
	mov.u32 	%r7195, 0;
	mov.b64 	%fd9802, {%r7195, %r7194};
	bra.uni 	BB6_4731;

BB6_4722:
	mov.f64 	%fd9802, %fd9801;

BB6_4731:
	selp.f64	%fd7435, 0d3FF0000000000000, %fd9802, %p4742;
	mul.f64 	%fd7436, %fd3133, 0dC1E308A800000000;
	fma.rn.f64 	%fd7437, %fd3156, 0d41CE744000000000, %fd7436;
	fma.rn.f64 	%fd7438, %fd3112, 0d41E0EB4000000000, %fd7437;
	fma.rn.f64 	%fd7439, %fd3090, 0dC1C960E000000000, %fd7438;
	sub.f64 	%fd7440, %fd7439, %fd30;
	add.f64 	%fd7441, %fd7440, 0dC14EF00000000000;
	fma.rn.f64 	%fd3167, %fd7441, %fd7435, %fd3145;
	mov.f64 	%fd7442, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd7442;
	}
	bfe.u32 	%r7196, %r194, 20, 11;
	add.s32 	%r7197, %r7196, -1012;
	mov.u64 	%rd252, 4618441417868443648;
	shl.b64 	%rd88, %rd252, %r7197;
	setp.eq.s64	%p4879, %rd88, -9223372036854775808;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7442;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9864, [retval0+0];
	
	//{
	}// Callseq End 118
	and.pred  	%p121, %p4743, %p4879;
	mov.f64 	%fd9804, %fd9864;
	@!%p121 bra 	BB6_4733;
	bra.uni 	BB6_4732;

BB6_4732:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7198}, %fd9864;
	}
	xor.b32  	%r7199, %r7198, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7200, %temp}, %fd9864;
	}
	mov.b64 	%fd9804, {%r7200, %r7199};

BB6_4733:
	@%p4745 bra 	BB6_4736;
	bra.uni 	BB6_4734;

BB6_4736:
	selp.b32	%r7201, %r182, 0, %p4879;
	or.b32  	%r7202, %r7201, 2146435072;
	setp.lt.s32	%p4885, %r194, 0;
	selp.b32	%r7203, %r7202, %r7201, %p4885;
	mov.u32 	%r7204, 0;
	mov.b64 	%fd9804, {%r7204, %r7203};
	bra.uni 	BB6_4737;

BB6_4734:
	setp.gt.s32	%p4882, %r182, -1;
	@%p4882 bra 	BB6_4737;

	mov.f64 	%fd8825, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7444, %fd8825;
	setp.neu.f64	%p4883, %fd7444, 0d4018000000000000;
	selp.f64	%fd9804, 0dFFF8000000000000, %fd9804, %p4883;

BB6_4737:
	add.f64 	%fd7445, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7205}, %fd7445;
	}
	and.b32  	%r195, %r7205, 2146435072;
	setp.ne.s32	%p4886, %r195, 2146435072;
	@%p4886 bra 	BB6_4738;

	setp.gtu.f64	%p4887, %fd3080, 0d7FF0000000000000;
	add.f64 	%fd9805, %fd7, 0d4018000000000000;
	@%p4887 bra 	BB6_4747;

	and.b32  	%r7206, %r194, 2147483647;
	setp.ne.s32	%p4888, %r7206, 2146435072;
	@%p4888 bra 	BB6_4742;

	mov.f64 	%fd8824, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7207, %temp}, %fd8824;
	}
	setp.eq.s32	%p4889, %r7207, 0;
	@%p4889 bra 	BB6_4746;
	bra.uni 	BB6_4742;

BB6_4746:
	setp.eq.f64	%p4892, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4893, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7216, 2146435072, 0, %p4893;
	xor.b32  	%r7217, %r7216, 2146435072;
	setp.lt.s32	%p4894, %r194, 0;
	selp.b32	%r7218, %r7217, %r7216, %p4894;
	selp.b32	%r7219, 1072693248, %r7218, %p4892;
	mov.u32 	%r7220, 0;
	mov.b64 	%fd9805, {%r7220, %r7219};
	bra.uni 	BB6_4747;

BB6_4738:
	mov.f64 	%fd9805, %fd9804;

BB6_4747:
	mov.f64 	%fd8823, 0d4018000000000000;
	selp.f64	%fd3178, 0d3FF0000000000000, %fd9805, %p4759;
	mul.f64 	%fd7447, %fd3178, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd7448, %fd3156, 0d41E634C400000000, %fd7447;
	fma.rn.f64 	%fd7449, %fd3133, 0dC1E8AC6800000000, %fd7448;
	fma.rn.f64 	%fd7450, %fd3112, 0d41D8AC6800000000, %fd7449;
	fma.rn.f64 	%fd7451, %fd3090, 0dC1B5261000000000, %fd7450;
	add.f64 	%fd3179, %fd31, %fd7451;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8823;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9807, [retval0+0];
	
	//{
	}// Callseq End 119
	and.pred  	%p122, %p4711, %p4879;
	@!%p122 bra 	BB6_4749;
	bra.uni 	BB6_4748;

BB6_4748:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7221}, %fd9807;
	}
	xor.b32  	%r7222, %r7221, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7223, %temp}, %fd9807;
	}
	mov.b64 	%fd9807, {%r7223, %r7222};

BB6_4749:
	@%p4712 bra 	BB6_4752;
	bra.uni 	BB6_4750;

BB6_4752:
	selp.b32	%r7224, %r179, 0, %p4879;
	or.b32  	%r7225, %r7224, 2146435072;
	setp.lt.s32	%p4902, %r194, 0;
	selp.b32	%r7226, %r7225, %r7224, %p4902;
	mov.u32 	%r7227, 0;
	mov.b64 	%fd9807, {%r7227, %r7226};
	bra.uni 	BB6_4753;

BB6_4750:
	setp.gt.s32	%p4899, %r179, -1;
	@%p4899 bra 	BB6_4753;

	mov.f64 	%fd8801, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7454, %fd8801;
	setp.neu.f64	%p4900, %fd7454, 0d4018000000000000;
	selp.f64	%fd9807, 0dFFF8000000000000, %fd9807, %p4900;

BB6_4753:
	add.f64 	%fd9808, %fd3057, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7228}, %fd9808;
	}
	and.b32  	%r7229, %r7228, 2146435072;
	setp.ne.s32	%p4903, %r7229, 2146435072;
	@%p4903 bra 	BB6_4754;

	setp.gtu.f64	%p4904, %fd3058, 0d7FF0000000000000;
	@%p4904 bra 	BB6_4763;

	and.b32  	%r7230, %r194, 2147483647;
	setp.ne.s32	%p4905, %r7230, 2146435072;
	@%p4905 bra 	BB6_4758;

	mov.f64 	%fd8800, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7231, %temp}, %fd8800;
	}
	setp.eq.s32	%p4906, %r7231, 0;
	@%p4906 bra 	BB6_4762;
	bra.uni 	BB6_4758;

BB6_4762:
	setp.gt.f64	%p4909, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7240, 2146435072, 0, %p4909;
	xor.b32  	%r7241, %r7240, 2146435072;
	setp.lt.s32	%p4910, %r194, 0;
	selp.b32	%r7242, %r7241, %r7240, %p4910;
	setp.eq.f64	%p4911, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7243, 1072693248, %r7242, %p4911;
	mov.u32 	%r7244, 0;
	mov.b64 	%fd9808, {%r7244, %r7243};
	bra.uni 	BB6_4763;

BB6_4754:
	mov.f64 	%fd9808, %fd9807;

BB6_4763:
	mov.f64 	%fd8781, 0d401C000000000000;
	selp.f64	%fd7456, 0d3FF0000000000000, %fd9808, %p4742;
	fma.rn.f64 	%fd3190, %fd3179, %fd7456, %fd3167;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8781;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9870, [retval0+0];
	
	//{
	}// Callseq End 120
	and.pred  	%p123, %p4743, %p4862;
	mov.f64 	%fd9810, %fd9870;
	@!%p123 bra 	BB6_4765;
	bra.uni 	BB6_4764;

BB6_4764:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7245}, %fd9870;
	}
	xor.b32  	%r7246, %r7245, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7247, %temp}, %fd9870;
	}
	mov.b64 	%fd9810, {%r7247, %r7246};

BB6_4765:
	@%p4745 bra 	BB6_4768;
	bra.uni 	BB6_4766;

BB6_4768:
	selp.b32	%r7248, %r182, 0, %p4862;
	or.b32  	%r7249, %r7248, 2146435072;
	setp.lt.s32	%p4919, %r193, 0;
	selp.b32	%r7250, %r7249, %r7248, %p4919;
	mov.u32 	%r7251, 0;
	mov.b64 	%fd9810, {%r7251, %r7250};
	bra.uni 	BB6_4769;

BB6_4766:
	setp.gt.s32	%p4916, %r182, -1;
	@%p4916 bra 	BB6_4769;

	mov.f64 	%fd8799, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7459, %fd8799;
	setp.neu.f64	%p4917, %fd7459, 0d401C000000000000;
	selp.f64	%fd9810, 0dFFF8000000000000, %fd9810, %p4917;

BB6_4769:
	add.f64 	%fd7460, %fd7, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7252}, %fd7460;
	}
	and.b32  	%r196, %r7252, 2146435072;
	setp.ne.s32	%p4920, %r196, 2146435072;
	@%p4920 bra 	BB6_4770;

	setp.gtu.f64	%p4921, %fd3080, 0d7FF0000000000000;
	add.f64 	%fd9811, %fd7, 0d401C000000000000;
	@%p4921 bra 	BB6_4779;

	and.b32  	%r7253, %r193, 2147483647;
	setp.ne.s32	%p4922, %r7253, 2146435072;
	@%p4922 bra 	BB6_4774;

	mov.f64 	%fd8798, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7254, %temp}, %fd8798;
	}
	setp.eq.s32	%p4923, %r7254, 0;
	@%p4923 bra 	BB6_4778;
	bra.uni 	BB6_4774;

BB6_4778:
	setp.eq.f64	%p4926, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4927, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7263, 2146435072, 0, %p4927;
	xor.b32  	%r7264, %r7263, 2146435072;
	setp.lt.s32	%p4928, %r193, 0;
	selp.b32	%r7265, %r7264, %r7263, %p4928;
	selp.b32	%r7266, 1072693248, %r7265, %p4926;
	mov.u32 	%r7267, 0;
	mov.b64 	%fd9811, {%r7267, %r7266};
	bra.uni 	BB6_4779;

BB6_4770:
	mov.f64 	%fd9811, %fd9810;

BB6_4779:
	mov.f64 	%fd8782, 0d4014000000000000;
	selp.f64	%fd3201, 0d3FF0000000000000, %fd9811, %p4759;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8782;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9813, [retval0+0];
	
	//{
	}// Callseq End 121
	and.pred  	%p124, %p4711, %p4845;
	@!%p124 bra 	BB6_4781;
	bra.uni 	BB6_4780;

BB6_4780:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7268}, %fd9813;
	}
	xor.b32  	%r7269, %r7268, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7270, %temp}, %fd9813;
	}
	mov.b64 	%fd9813, {%r7270, %r7269};

BB6_4781:
	@%p4712 bra 	BB6_4784;
	bra.uni 	BB6_4782;

BB6_4784:
	selp.b32	%r7271, %r179, 0, %p4845;
	or.b32  	%r7272, %r7271, 2146435072;
	setp.lt.s32	%p4936, %r191, 0;
	selp.b32	%r7273, %r7272, %r7271, %p4936;
	mov.u32 	%r7274, 0;
	mov.b64 	%fd9813, {%r7274, %r7273};
	bra.uni 	BB6_4785;

BB6_4782:
	setp.gt.s32	%p4933, %r179, -1;
	@%p4933 bra 	BB6_4785;

	mov.f64 	%fd8797, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd7464, %fd8797;
	setp.neu.f64	%p4934, %fd7464, 0d4014000000000000;
	selp.f64	%fd9813, 0dFFF8000000000000, %fd9813, %p4934;

BB6_4785:
	add.f64 	%fd9814, %fd3057, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7275}, %fd9814;
	}
	and.b32  	%r7276, %r7275, 2146435072;
	setp.ne.s32	%p4937, %r7276, 2146435072;
	@%p4937 bra 	BB6_4786;

	setp.gtu.f64	%p4938, %fd3058, 0d7FF0000000000000;
	@%p4938 bra 	BB6_4795;

	and.b32  	%r7277, %r191, 2147483647;
	setp.ne.s32	%p4939, %r7277, 2146435072;
	@%p4939 bra 	BB6_4790;

	mov.f64 	%fd8796, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7278, %temp}, %fd8796;
	}
	setp.eq.s32	%p4940, %r7278, 0;
	@%p4940 bra 	BB6_4794;
	bra.uni 	BB6_4790;

BB6_4794:
	setp.gt.f64	%p4943, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7287, 2146435072, 0, %p4943;
	xor.b32  	%r7288, %r7287, 2146435072;
	setp.lt.s32	%p4944, %r191, 0;
	selp.b32	%r7289, %r7288, %r7287, %p4944;
	setp.eq.f64	%p4945, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7290, 1072693248, %r7289, %p4945;
	mov.u32 	%r7291, 0;
	mov.b64 	%fd9814, {%r7291, %r7290};
	bra.uni 	BB6_4795;

BB6_4786:
	mov.f64 	%fd9814, %fd9813;

BB6_4795:
	mov.f64 	%fd8783, 0d4020000000000000;
	selp.f64	%fd7466, 0d3FF0000000000000, %fd9814, %p4742;
	mul.f64 	%fd7467, %fd3178, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd7468, %fd3201, 0d41C44D8000000000, %fd7467;
	fma.rn.f64 	%fd7469, %fd3156, 0d41E7AFC000000000, %fd7468;
	fma.rn.f64 	%fd7470, %fd3133, 0dC1DD9BB000000000, %fd7469;
	fma.rn.f64 	%fd7471, %fd3112, 0d41C0EB4000000000, %fd7470;
	fma.rn.f64 	%fd7472, %fd3090, 0dC18B120000000000, %fd7471;
	fma.rn.f64 	%fd3212, %fd7472, %fd7466, %fd3190;
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8783;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9876, [retval0+0];
	
	//{
	}// Callseq End 122
	and.pred  	%p125, %p4743, %p4828;
	mov.f64 	%fd9816, %fd9876;
	@!%p125 bra 	BB6_4797;
	bra.uni 	BB6_4796;

BB6_4796:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7292}, %fd9876;
	}
	xor.b32  	%r7293, %r7292, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7294, %temp}, %fd9876;
	}
	mov.b64 	%fd9816, {%r7294, %r7293};

BB6_4797:
	@%p4745 bra 	BB6_4800;
	bra.uni 	BB6_4798;

BB6_4800:
	selp.b32	%r7295, %r182, 0, %p4828;
	or.b32  	%r7296, %r7295, 2146435072;
	setp.lt.s32	%p4953, %r190, 0;
	selp.b32	%r7297, %r7296, %r7295, %p4953;
	mov.u32 	%r7298, 0;
	mov.b64 	%fd9816, {%r7298, %r7297};
	bra.uni 	BB6_4801;

BB6_4798:
	setp.gt.s32	%p4950, %r182, -1;
	@%p4950 bra 	BB6_4801;

	mov.f64 	%fd8795, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd7475, %fd8795;
	setp.neu.f64	%p4951, %fd7475, 0d4020000000000000;
	selp.f64	%fd9816, 0dFFF8000000000000, %fd9816, %p4951;

BB6_4801:
	add.f64 	%fd7476, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7299}, %fd7476;
	}
	and.b32  	%r197, %r7299, 2146435072;
	setp.ne.s32	%p4954, %r197, 2146435072;
	@%p4954 bra 	BB6_4802;

	setp.gtu.f64	%p4955, %fd3080, 0d7FF0000000000000;
	add.f64 	%fd9817, %fd7, 0d4020000000000000;
	@%p4955 bra 	BB6_4811;

	and.b32  	%r7300, %r190, 2147483647;
	setp.ne.s32	%p4956, %r7300, 2146435072;
	@%p4956 bra 	BB6_4806;

	mov.f64 	%fd8794, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7301, %temp}, %fd8794;
	}
	setp.eq.s32	%p4957, %r7301, 0;
	@%p4957 bra 	BB6_4810;
	bra.uni 	BB6_4806;

BB6_4810:
	setp.eq.f64	%p4960, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4961, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7310, 2146435072, 0, %p4961;
	xor.b32  	%r7311, %r7310, 2146435072;
	setp.lt.s32	%p4962, %r190, 0;
	selp.b32	%r7312, %r7311, %r7310, %p4962;
	selp.b32	%r7313, 1072693248, %r7312, %p4960;
	mov.u32 	%r7314, 0;
	mov.b64 	%fd9817, {%r7314, %r7313};
	bra.uni 	BB6_4811;

BB6_4802:
	mov.f64 	%fd9817, %fd9816;

BB6_4811:
	mov.f64 	%fd8784, 0d4010000000000000;
	selp.f64	%fd3223, 0d3FF0000000000000, %fd9817, %p4759;
	mul.f64 	%fd7478, %fd3223, 0dC1B308A800000000;
	fma.rn.f64 	%fd7479, %fd3201, 0d41D308A800000000, %fd7478;
	fma.rn.f64 	%fd7480, %fd3178, 0dC1DD9BB000000000, %fd7479;
	fma.rn.f64 	%fd7481, %fd3156, 0d41D634C400000000, %fd7480;
	fma.rn.f64 	%fd7482, %fd3133, 0dC1BFB91800000000, %fd7481;
	fma.rn.f64 	%fd3224, %fd3112, 0d4190EB4000000000, %fd7482;
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8784;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9819, [retval0+0];
	
	//{
	}// Callseq End 123
	and.pred  	%p126, %p4711, %p4811;
	@!%p126 bra 	BB6_4813;
	bra.uni 	BB6_4812;

BB6_4812:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7315}, %fd9819;
	}
	xor.b32  	%r7316, %r7315, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7317, %temp}, %fd9819;
	}
	mov.b64 	%fd9819, {%r7317, %r7316};

BB6_4813:
	@%p4712 bra 	BB6_4816;
	bra.uni 	BB6_4814;

BB6_4816:
	selp.b32	%r7318, %r179, 0, %p4811;
	or.b32  	%r7319, %r7318, 2146435072;
	setp.lt.s32	%p4970, %r188, 0;
	selp.b32	%r7320, %r7319, %r7318, %p4970;
	mov.u32 	%r7321, 0;
	mov.b64 	%fd9819, {%r7321, %r7320};
	bra.uni 	BB6_4817;

BB6_4814:
	setp.gt.s32	%p4967, %r179, -1;
	@%p4967 bra 	BB6_4817;

	mov.f64 	%fd8793, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd7485, %fd8793;
	setp.neu.f64	%p4968, %fd7485, 0d4010000000000000;
	selp.f64	%fd9819, 0dFFF8000000000000, %fd9819, %p4968;

BB6_4817:
	add.f64 	%fd9820, %fd3057, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7322}, %fd9820;
	}
	and.b32  	%r7323, %r7322, 2146435072;
	setp.ne.s32	%p4971, %r7323, 2146435072;
	@%p4971 bra 	BB6_4818;

	setp.gtu.f64	%p4972, %fd3058, 0d7FF0000000000000;
	@%p4972 bra 	BB6_4827;

	and.b32  	%r7324, %r188, 2147483647;
	setp.ne.s32	%p4973, %r7324, 2146435072;
	@%p4973 bra 	BB6_4822;

	mov.f64 	%fd8792, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7325, %temp}, %fd8792;
	}
	setp.eq.s32	%p4974, %r7325, 0;
	@%p4974 bra 	BB6_4826;
	bra.uni 	BB6_4822;

BB6_4826:
	setp.gt.f64	%p4977, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7334, 2146435072, 0, %p4977;
	xor.b32  	%r7335, %r7334, 2146435072;
	setp.lt.s32	%p4978, %r188, 0;
	selp.b32	%r7336, %r7335, %r7334, %p4978;
	setp.eq.f64	%p4979, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7337, 1072693248, %r7336, %p4979;
	mov.u32 	%r7338, 0;
	mov.b64 	%fd9820, {%r7338, %r7337};
	bra.uni 	BB6_4827;

BB6_4818:
	mov.f64 	%fd9820, %fd9819;

BB6_4827:
	mov.f64 	%fd8785, 0d4022000000000000;
	selp.f64	%fd7487, 0d3FF0000000000000, %fd9820, %p4742;
	fma.rn.f64 	%fd3235, %fd3224, %fd7487, %fd3212;
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8785;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9882, [retval0+0];
	
	//{
	}// Callseq End 124
	and.pred  	%p127, %p4743, %p4794;
	mov.f64 	%fd9822, %fd9882;
	@!%p127 bra 	BB6_4829;
	bra.uni 	BB6_4828;

BB6_4828:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7339}, %fd9882;
	}
	xor.b32  	%r7340, %r7339, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7341, %temp}, %fd9882;
	}
	mov.b64 	%fd9822, {%r7341, %r7340};

BB6_4829:
	@%p4745 bra 	BB6_4832;
	bra.uni 	BB6_4830;

BB6_4832:
	selp.b32	%r7342, %r182, 0, %p4794;
	or.b32  	%r7343, %r7342, 2146435072;
	setp.lt.s32	%p4987, %r187, 0;
	selp.b32	%r7344, %r7343, %r7342, %p4987;
	mov.u32 	%r7345, 0;
	mov.b64 	%fd9822, {%r7345, %r7344};
	bra.uni 	BB6_4833;

BB6_4830:
	setp.gt.s32	%p4984, %r182, -1;
	@%p4984 bra 	BB6_4833;

	mov.f64 	%fd8791, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd7490, %fd8791;
	setp.neu.f64	%p4985, %fd7490, 0d4022000000000000;
	selp.f64	%fd9822, 0dFFF8000000000000, %fd9822, %p4985;

BB6_4833:
	add.f64 	%fd7491, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7346}, %fd7491;
	}
	and.b32  	%r198, %r7346, 2146435072;
	setp.ne.s32	%p4988, %r198, 2146435072;
	@%p4988 bra 	BB6_4834;

	setp.gtu.f64	%p4989, %fd3080, 0d7FF0000000000000;
	add.f64 	%fd9823, %fd7, 0d4022000000000000;
	@%p4989 bra 	BB6_4843;

	and.b32  	%r7347, %r187, 2147483647;
	setp.ne.s32	%p4990, %r7347, 2146435072;
	@%p4990 bra 	BB6_4838;

	mov.f64 	%fd8790, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7348, %temp}, %fd8790;
	}
	setp.eq.s32	%p4991, %r7348, 0;
	@%p4991 bra 	BB6_4842;
	bra.uni 	BB6_4838;

BB6_4842:
	setp.eq.f64	%p4994, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4995, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7357, 2146435072, 0, %p4995;
	xor.b32  	%r7358, %r7357, 2146435072;
	setp.lt.s32	%p4996, %r187, 0;
	selp.b32	%r7359, %r7358, %r7357, %p4996;
	selp.b32	%r7360, 1072693248, %r7359, %p4994;
	mov.u32 	%r7361, 0;
	mov.b64 	%fd9823, {%r7361, %r7360};
	bra.uni 	BB6_4843;

BB6_4834:
	mov.f64 	%fd9823, %fd9822;

BB6_4843:
	mov.f64 	%fd8786, 0d4008000000000000;
	selp.f64	%fd3246, 0d3FF0000000000000, %fd9823, %p4759;
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8786;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9825, [retval0+0];
	
	//{
	}// Callseq End 125
	and.pred  	%p128, %p4711, %p4777;
	@!%p128 bra 	BB6_4845;
	bra.uni 	BB6_4844;

BB6_4844:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7362}, %fd9825;
	}
	xor.b32  	%r7363, %r7362, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7364, %temp}, %fd9825;
	}
	mov.b64 	%fd9825, {%r7364, %r7363};

BB6_4845:
	@%p4712 bra 	BB6_4848;
	bra.uni 	BB6_4846;

BB6_4848:
	selp.b32	%r7365, %r179, 0, %p4777;
	or.b32  	%r7366, %r7365, 2146435072;
	setp.lt.s32	%p5004, %r185, 0;
	selp.b32	%r7367, %r7366, %r7365, %p5004;
	mov.u32 	%r7368, 0;
	mov.b64 	%fd9825, {%r7368, %r7367};
	bra.uni 	BB6_4849;

BB6_4846:
	setp.gt.s32	%p5001, %r179, -1;
	@%p5001 bra 	BB6_4849;

	mov.f64 	%fd8789, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd7495, %fd8789;
	setp.neu.f64	%p5002, %fd7495, 0d4008000000000000;
	selp.f64	%fd9825, 0dFFF8000000000000, %fd9825, %p5002;

BB6_4849:
	add.f64 	%fd9826, %fd3057, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7369}, %fd9826;
	}
	and.b32  	%r7370, %r7369, 2146435072;
	setp.ne.s32	%p5005, %r7370, 2146435072;
	@%p5005 bra 	BB6_4850;

	setp.gtu.f64	%p5006, %fd3058, 0d7FF0000000000000;
	@%p5006 bra 	BB6_4859;

	and.b32  	%r7371, %r185, 2147483647;
	setp.ne.s32	%p5007, %r7371, 2146435072;
	@%p5007 bra 	BB6_4854;

	mov.f64 	%fd8788, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7372, %temp}, %fd8788;
	}
	setp.eq.s32	%p5008, %r7372, 0;
	@%p5008 bra 	BB6_4858;
	bra.uni 	BB6_4854;

BB6_4858:
	setp.gt.f64	%p5011, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7381, 2146435072, 0, %p5011;
	xor.b32  	%r7382, %r7381, 2146435072;
	setp.lt.s32	%p5012, %r185, 0;
	selp.b32	%r7383, %r7382, %r7381, %p5012;
	setp.eq.f64	%p5013, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7384, 1072693248, %r7383, %p5013;
	mov.u32 	%r7385, 0;
	mov.b64 	%fd9826, {%r7385, %r7384};
	bra.uni 	BB6_4859;

BB6_4850:
	mov.f64 	%fd9826, %fd9825;

BB6_4859:
	mov.f64 	%fd8787, 0d4024000000000000;
	selp.f64	%fd7497, 0d3FF0000000000000, %fd9826, %p4742;
	mul.f64 	%fd7498, %fd3223, 0dC1B960E000000000;
	fma.rn.f64 	%fd7499, %fd3246, 0d41968F0000000000, %fd7498;
	fma.rn.f64 	%fd7500, %fd3201, 0d41C68F0000000000, %fd7499;
	fma.rn.f64 	%fd7501, %fd3178, 0dC1C3BD2000000000, %fd7500;
	fma.rn.f64 	%fd7502, %fd3156, 0d41B0EB4000000000, %fd7501;
	fma.rn.f64 	%fd7503, %fd3133, 0dC1868F0000000000, %fd7502;
	fma.rn.f64 	%fd3257, %fd7503, %fd7497, %fd3235;
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3080;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8787;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9888, [retval0+0];
	
	//{
	}// Callseq End 126
	and.pred  	%p129, %p4743, %p4760;
	mov.f64 	%fd9828, %fd9888;
	@!%p129 bra 	BB6_4861;
	bra.uni 	BB6_4860;

BB6_4860:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7386}, %fd9888;
	}
	xor.b32  	%r7387, %r7386, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7388, %temp}, %fd9888;
	}
	mov.b64 	%fd9828, {%r7388, %r7387};

BB6_4861:
	@%p4745 bra 	BB6_4864;
	bra.uni 	BB6_4862;

BB6_4864:
	selp.b32	%r7389, %r182, 0, %p4760;
	or.b32  	%r7390, %r7389, 2146435072;
	setp.lt.s32	%p5021, %r184, 0;
	selp.b32	%r7391, %r7390, %r7389, %p5021;
	mov.u32 	%r7392, 0;
	mov.b64 	%fd9828, {%r7392, %r7391};
	bra.uni 	BB6_4865;

BB6_4862:
	setp.gt.s32	%p5018, %r182, -1;
	@%p5018 bra 	BB6_4865;

	mov.f64 	%fd8719, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd7506, %fd8719;
	setp.neu.f64	%p5019, %fd7506, 0d4024000000000000;
	selp.f64	%fd9828, 0dFFF8000000000000, %fd9828, %p5019;

BB6_4865:
	add.f64 	%fd7507, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7393}, %fd7507;
	}
	and.b32  	%r199, %r7393, 2146435072;
	setp.ne.s32	%p5022, %r199, 2146435072;
	@%p5022 bra 	BB6_4866;

	setp.gtu.f64	%p5023, %fd3080, 0d7FF0000000000000;
	add.f64 	%fd9829, %fd7, 0d4024000000000000;
	@%p5023 bra 	BB6_4875;

	and.b32  	%r7394, %r184, 2147483647;
	setp.ne.s32	%p5024, %r7394, 2146435072;
	@%p5024 bra 	BB6_4870;

	mov.f64 	%fd8718, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7395, %temp}, %fd8718;
	}
	setp.eq.s32	%p5025, %r7395, 0;
	@%p5025 bra 	BB6_4874;
	bra.uni 	BB6_4870;

BB6_4874:
	setp.eq.f64	%p5028, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5029, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7404, 2146435072, 0, %p5029;
	xor.b32  	%r7405, %r7404, 2146435072;
	setp.lt.s32	%p5030, %r184, 0;
	selp.b32	%r7406, %r7405, %r7404, %p5030;
	selp.b32	%r7407, 1072693248, %r7406, %p5028;
	mov.u32 	%r7408, 0;
	mov.b64 	%fd9829, {%r7408, %r7407};
	bra.uni 	BB6_4875;

BB6_4866:
	mov.f64 	%fd9829, %fd9828;

BB6_4875:
	mul.f64 	%fd7509, %fd9829, 0dC16B120000000000;
	selp.f64	%fd7510, 0dC16B120000000000, %fd7509, %p4759;
	fma.rn.f64 	%fd7511, %fd3246, 0d4190EB4000000000, %fd7510;
	fma.rn.f64 	%fd7512, %fd3223, 0dC1A0EB4000000000, %fd7511;
	fma.rn.f64 	%fd7513, %fd3201, 0d41A0EB4000000000, %fd7512;
	fma.rn.f64 	%fd7514, %fd3178, 0dC190EB4000000000, %fd7513;
	fma.rn.f64 	%fd3268, %fd3156, 0d416B120000000000, %fd7514;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3058;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9831, [retval0+0];
	
	//{
	}// Callseq End 127
	and.pred  	%p130, %p4711, %p4449;
	@!%p130 bra 	BB6_4877;
	bra.uni 	BB6_4876;

BB6_4876:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7409}, %fd9831;
	}
	xor.b32  	%r7410, %r7409, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7411, %temp}, %fd9831;
	}
	mov.b64 	%fd9831, {%r7411, %r7410};

BB6_4877:
	@%p4712 bra 	BB6_4880;
	bra.uni 	BB6_4878;

BB6_4880:
	selp.b32	%r7412, %r179, 0, %p4449;
	or.b32  	%r7413, %r7412, 2146435072;
	setp.lt.s32	%p5038, %r160, 0;
	selp.b32	%r7414, %r7413, %r7412, %p5038;
	mov.u32 	%r7415, 0;
	mov.b64 	%fd9831, {%r7415, %r7414};
	bra.uni 	BB6_4881;

BB6_4878:
	setp.gt.s32	%p5035, %r179, -1;
	@%p5035 bra 	BB6_4881;

	cvt.rzi.f64.f64	%fd7517, %fd7287;
	setp.neu.f64	%p5036, %fd7517, 0d4000000000000000;
	selp.f64	%fd9831, 0dFFF8000000000000, %fd9831, %p5036;

BB6_4881:
	add.f64 	%fd9832, %fd3057, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7416}, %fd9832;
	}
	and.b32  	%r7417, %r7416, 2146435072;
	setp.ne.s32	%p5039, %r7417, 2146435072;
	@%p5039 bra 	BB6_4882;

	setp.gtu.f64	%p5040, %fd3058, 0d7FF0000000000000;
	@%p5040 bra 	BB6_4891;

	and.b32  	%r7418, %r160, 2147483647;
	setp.ne.s32	%p5041, %r7418, 2146435072;
	@%p5041 bra 	BB6_4886;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7419, %temp}, %fd7287;
	}
	setp.eq.s32	%p5042, %r7419, 0;
	@%p5042 bra 	BB6_4890;
	bra.uni 	BB6_4886;

BB6_4890:
	setp.gt.f64	%p5045, %fd3058, 0d3FF0000000000000;
	selp.b32	%r7428, 2146435072, 0, %p5045;
	xor.b32  	%r7429, %r7428, 2146435072;
	setp.lt.s32	%p5046, %r160, 0;
	selp.b32	%r7430, %r7429, %r7428, %p5046;
	setp.eq.f64	%p5047, %fd3057, 0dBFF0000000000000;
	selp.b32	%r7431, 1072693248, %r7430, %p5047;
	mov.u32 	%r7432, 0;
	mov.b64 	%fd9832, {%r7432, %r7431};
	bra.uni 	BB6_4891;

BB6_4882:
	mov.f64 	%fd9832, %fd9831;

BB6_4891:
	mov.f64 	%fd8657, 0d4026000000000000;
	selp.f64	%fd7519, 0d3FF0000000000000, %fd9832, %p4742;
	fma.rn.f64 	%fd3279, %fd3268, %fd7519, %fd3257;
	abs.f64 	%fd3280, %fd3056;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8657;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9834, [retval0+0];
	
	//{
	}// Callseq End 128
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r200}, %fd3056;
	}
	setp.lt.s32	%p5049, %r200, 0;
	and.pred  	%p131, %p5049, %p4710;
	@!%p131 bra 	BB6_4893;
	bra.uni 	BB6_4892;

BB6_4892:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7433}, %fd9834;
	}
	xor.b32  	%r7434, %r7433, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7435, %temp}, %fd9834;
	}
	mov.b64 	%fd9834, {%r7435, %r7434};

BB6_4893:
	setp.eq.f64	%p5051, %fd3056, 0d0000000000000000;
	@%p5051 bra 	BB6_4896;
	bra.uni 	BB6_4894;

BB6_4896:
	selp.b32	%r7436, %r200, 0, %p4710;
	or.b32  	%r7437, %r7436, 2146435072;
	setp.lt.s32	%p5055, %r180, 0;
	selp.b32	%r7438, %r7437, %r7436, %p5055;
	mov.u32 	%r7439, 0;
	mov.b64 	%fd9834, {%r7439, %r7438};
	bra.uni 	BB6_4897;

BB6_4894:
	setp.gt.s32	%p5052, %r200, -1;
	@%p5052 bra 	BB6_4897;

	mov.f64 	%fd8717, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd7522, %fd8717;
	setp.neu.f64	%p5053, %fd7522, 0d4026000000000000;
	selp.f64	%fd9834, 0dFFF8000000000000, %fd9834, %p5053;

BB6_4897:
	add.f64 	%fd9835, %fd3056, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7440}, %fd9835;
	}
	and.b32  	%r7441, %r7440, 2146435072;
	setp.ne.s32	%p5056, %r7441, 2146435072;
	@%p5056 bra 	BB6_4898;

	setp.gtu.f64	%p5057, %fd3280, 0d7FF0000000000000;
	@%p5057 bra 	BB6_4907;

	and.b32  	%r7442, %r180, 2147483647;
	setp.ne.s32	%p5058, %r7442, 2146435072;
	@%p5058 bra 	BB6_4902;

	mov.f64 	%fd8716, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7443, %temp}, %fd8716;
	}
	setp.eq.s32	%p5059, %r7443, 0;
	@%p5059 bra 	BB6_4906;
	bra.uni 	BB6_4902;

BB6_4906:
	setp.gt.f64	%p5062, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7452, 2146435072, 0, %p5062;
	xor.b32  	%r7453, %r7452, 2146435072;
	setp.lt.s32	%p5063, %r180, 0;
	selp.b32	%r7454, %r7453, %r7452, %p5063;
	setp.eq.f64	%p5064, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7455, 1072693248, %r7454, %p5064;
	mov.u32 	%r7456, 0;
	mov.b64 	%fd9835, {%r7456, %r7455};
	bra.uni 	BB6_4907;

BB6_4898:
	mov.f64 	%fd9835, %fd9834;

BB6_4907:
	mov.f64 	%fd8658, 0d4028000000000000;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8658;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9837, [retval0+0];
	
	//{
	}// Callseq End 129
	and.pred  	%p132, %p5049, %p4726;
	@!%p132 bra 	BB6_4909;
	bra.uni 	BB6_4908;

BB6_4908:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7457}, %fd9837;
	}
	xor.b32  	%r7458, %r7457, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7459, %temp}, %fd9837;
	}
	mov.b64 	%fd9837, {%r7459, %r7458};

BB6_4909:
	@%p5051 bra 	BB6_4912;
	bra.uni 	BB6_4910;

BB6_4912:
	selp.b32	%r7460, %r200, 0, %p4726;
	or.b32  	%r7461, %r7460, 2146435072;
	setp.lt.s32	%p5071, %r181, 0;
	selp.b32	%r7462, %r7461, %r7460, %p5071;
	mov.u32 	%r7463, 0;
	mov.b64 	%fd9837, {%r7463, %r7462};
	bra.uni 	BB6_4913;

BB6_4910:
	setp.gt.s32	%p5068, %r200, -1;
	@%p5068 bra 	BB6_4913;

	mov.f64 	%fd8715, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd7526, %fd8715;
	setp.neu.f64	%p5069, %fd7526, 0d4028000000000000;
	selp.f64	%fd9837, 0dFFF8000000000000, %fd9837, %p5069;

BB6_4913:
	add.f64 	%fd9838, %fd3056, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7464}, %fd9838;
	}
	and.b32  	%r7465, %r7464, 2146435072;
	setp.ne.s32	%p5072, %r7465, 2146435072;
	@%p5072 bra 	BB6_4914;

	setp.gtu.f64	%p5073, %fd3280, 0d7FF0000000000000;
	@%p5073 bra 	BB6_4923;

	and.b32  	%r7466, %r181, 2147483647;
	setp.ne.s32	%p5074, %r7466, 2146435072;
	@%p5074 bra 	BB6_4918;

	mov.f64 	%fd8714, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7467, %temp}, %fd8714;
	}
	setp.eq.s32	%p5075, %r7467, 0;
	@%p5075 bra 	BB6_4922;
	bra.uni 	BB6_4918;

BB6_4922:
	setp.gt.f64	%p5078, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7476, 2146435072, 0, %p5078;
	xor.b32  	%r7477, %r7476, 2146435072;
	setp.lt.s32	%p5079, %r181, 0;
	selp.b32	%r7478, %r7477, %r7476, %p5079;
	setp.eq.f64	%p5080, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7479, 1072693248, %r7478, %p5080;
	mov.u32 	%r7480, 0;
	mov.b64 	%fd9838, {%r7480, %r7479};
	bra.uni 	BB6_4923;

BB6_4914:
	mov.f64 	%fd9838, %fd9837;

BB6_4923:
	mul.f64 	%fd7528, %fd9838, 0dC1420C0000000000;
	setp.eq.f64	%p5081, %fd3056, 0d3FF0000000000000;
	selp.f64	%fd7529, 0dC1420C0000000000, %fd7528, %p5081;
	selp.f64	%fd7530, 0d3FF0000000000000, %fd9835, %p5081;
	fma.rn.f64 	%fd3301, %fd26, %fd7530, %fd7529;
	@!%p113 bra 	BB6_4925;
	bra.uni 	BB6_4924;

BB6_4924:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7481}, %fd9840;
	}
	xor.b32  	%r7482, %r7481, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7483, %temp}, %fd9840;
	}
	mov.b64 	%fd9840, {%r7483, %r7482};

BB6_4925:
	@%p4745 bra 	BB6_4928;
	bra.uni 	BB6_4926;

BB6_4928:
	selp.b32	%r7484, %r182, 0, %p4449;
	or.b32  	%r7485, %r7484, 2146435072;
	setp.lt.s32	%p5086, %r160, 0;
	selp.b32	%r7486, %r7485, %r7484, %p5086;
	mov.u32 	%r7487, 0;
	mov.b64 	%fd9840, {%r7487, %r7486};
	bra.uni 	BB6_4929;

BB6_4926:
	setp.gt.s32	%p5083, %r182, -1;
	@%p5083 bra 	BB6_4929;

	cvt.rzi.f64.f64	%fd7532, %fd7287;
	setp.neu.f64	%p5084, %fd7532, 0d4000000000000000;
	selp.f64	%fd9840, 0dFFF8000000000000, %fd9840, %p5084;

BB6_4929:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10676}, %fd18;
	}
	and.b32  	%r10675, %r10676, 2146435072;
	setp.ne.s32	%p7250, %r10675, 2146435072;
	@%p7250 bra 	BB6_4930;

	setp.gtu.f64	%p5088, %fd3080, 0d7FF0000000000000;
	mov.f64 	%fd9841, %fd18;
	@%p5088 bra 	BB6_4939;

	and.b32  	%r7488, %r160, 2147483647;
	setp.ne.s32	%p5089, %r7488, 2146435072;
	@%p5089 bra 	BB6_4934;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7489, %temp}, %fd7287;
	}
	setp.eq.s32	%p5090, %r7489, 0;
	@%p5090 bra 	BB6_4938;
	bra.uni 	BB6_4934;

BB6_4938:
	setp.eq.f64	%p5093, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5094, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7498, 2146435072, 0, %p5094;
	xor.b32  	%r7499, %r7498, 2146435072;
	setp.lt.s32	%p5095, %r160, 0;
	selp.b32	%r7500, %r7499, %r7498, %p5095;
	selp.b32	%r7501, 1072693248, %r7500, %p5093;
	mov.u32 	%r7502, 0;
	mov.b64 	%fd9841, {%r7502, %r7501};
	bra.uni 	BB6_4939;

BB6_4930:
	mov.f64 	%fd9841, %fd9840;

BB6_4939:
	mov.f64 	%fd8659, 0d4024000000000000;
	selp.f64	%fd3310, 0d3FF0000000000000, %fd9841, %p4759;
	fma.rn.f64 	%fd3311, %fd3310, 0dC19E744000000000, %fd27;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8659;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9843, [retval0+0];
	
	//{
	}// Callseq End 130
	and.pred  	%p133, %p5049, %p4760;
	@!%p133 bra 	BB6_4941;
	bra.uni 	BB6_4940;

BB6_4940:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7503}, %fd9843;
	}
	xor.b32  	%r7504, %r7503, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7505, %temp}, %fd9843;
	}
	mov.b64 	%fd9843, {%r7505, %r7504};

BB6_4941:
	@%p5051 bra 	BB6_4944;
	bra.uni 	BB6_4942;

BB6_4944:
	selp.b32	%r7506, %r200, 0, %p4760;
	or.b32  	%r7507, %r7506, 2146435072;
	setp.lt.s32	%p5103, %r184, 0;
	selp.b32	%r7508, %r7507, %r7506, %p5103;
	mov.u32 	%r7509, 0;
	mov.b64 	%fd9843, {%r7509, %r7508};
	bra.uni 	BB6_4945;

BB6_4942:
	setp.gt.s32	%p5100, %r200, -1;
	@%p5100 bra 	BB6_4945;

	mov.f64 	%fd8713, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd7536, %fd8713;
	setp.neu.f64	%p5101, %fd7536, 0d4024000000000000;
	selp.f64	%fd9843, 0dFFF8000000000000, %fd9843, %p5101;

BB6_4945:
	add.f64 	%fd9844, %fd3056, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7510}, %fd9844;
	}
	and.b32  	%r7511, %r7510, 2146435072;
	setp.ne.s32	%p5104, %r7511, 2146435072;
	@%p5104 bra 	BB6_4946;

	setp.gtu.f64	%p5105, %fd3280, 0d7FF0000000000000;
	@%p5105 bra 	BB6_4955;

	and.b32  	%r7512, %r184, 2147483647;
	setp.ne.s32	%p5106, %r7512, 2146435072;
	@%p5106 bra 	BB6_4950;

	mov.f64 	%fd8712, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7513, %temp}, %fd8712;
	}
	setp.eq.s32	%p5107, %r7513, 0;
	@%p5107 bra 	BB6_4954;
	bra.uni 	BB6_4950;

BB6_4954:
	setp.gt.f64	%p5110, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7522, 2146435072, 0, %p5110;
	xor.b32  	%r7523, %r7522, 2146435072;
	setp.lt.s32	%p5111, %r184, 0;
	selp.b32	%r7524, %r7523, %r7522, %p5111;
	setp.eq.f64	%p5112, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7525, 1072693248, %r7524, %p5112;
	mov.u32 	%r7526, 0;
	mov.b64 	%fd9844, {%r7526, %r7525};
	bra.uni 	BB6_4955;

BB6_4946:
	mov.f64 	%fd9844, %fd9843;

BB6_4955:
	selp.f64	%fd7538, 0d3FF0000000000000, %fd9844, %p5081;
	add.f64 	%fd7539, %fd3311, 0dC17B120000000000;
	fma.rn.f64 	%fd3322, %fd7539, %fd7538, %fd3301;
	@!%p115 bra 	BB6_4957;
	bra.uni 	BB6_4956;

BB6_4956:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7527}, %fd9846;
	}
	xor.b32  	%r7528, %r7527, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7529, %temp}, %fd9846;
	}
	mov.b64 	%fd9846, {%r7529, %r7528};

BB6_4957:
	@%p4745 bra 	BB6_4960;
	bra.uni 	BB6_4958;

BB6_4960:
	selp.b32	%r7530, %r182, 0, %p4777;
	or.b32  	%r7531, %r7530, 2146435072;
	setp.lt.s32	%p5118, %r185, 0;
	selp.b32	%r7532, %r7531, %r7530, %p5118;
	mov.u32 	%r7533, 0;
	mov.b64 	%fd9846, {%r7533, %r7532};
	bra.uni 	BB6_4961;

BB6_4958:
	setp.gt.s32	%p5115, %r182, -1;
	@%p5115 bra 	BB6_4961;

	mov.f64 	%fd8711, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd7541, %fd8711;
	setp.neu.f64	%p5116, %fd7541, 0d4008000000000000;
	selp.f64	%fd9846, 0dFFF8000000000000, %fd9846, %p5116;

BB6_4961:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10678}, %fd33;
	}
	and.b32  	%r10677, %r10678, 2146435072;
	setp.ne.s32	%p7251, %r10677, 2146435072;
	@%p7251 bra 	BB6_4962;

	setp.gtu.f64	%p5120, %fd3080, 0d7FF0000000000000;
	mov.f64 	%fd9847, %fd33;
	@%p5120 bra 	BB6_4971;

	and.b32  	%r7534, %r185, 2147483647;
	setp.ne.s32	%p5121, %r7534, 2146435072;
	@%p5121 bra 	BB6_4966;

	mov.f64 	%fd8710, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7535, %temp}, %fd8710;
	}
	setp.eq.s32	%p5122, %r7535, 0;
	@%p5122 bra 	BB6_4970;
	bra.uni 	BB6_4966;

BB6_4970:
	setp.eq.f64	%p5125, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5126, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7544, 2146435072, 0, %p5126;
	xor.b32  	%r7545, %r7544, 2146435072;
	setp.lt.s32	%p5127, %r185, 0;
	selp.b32	%r7546, %r7545, %r7544, %p5127;
	selp.b32	%r7547, 1072693248, %r7546, %p5125;
	mov.u32 	%r7548, 0;
	mov.b64 	%fd9847, {%r7548, %r7547};
	bra.uni 	BB6_4971;

BB6_4962:
	mov.f64 	%fd9847, %fd9846;

BB6_4971:
	mov.f64 	%fd8660, 0d4022000000000000;
	selp.f64	%fd3331, 0d3FF0000000000000, %fd9847, %p4759;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8660;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9849, [retval0+0];
	
	//{
	}// Callseq End 131
	and.pred  	%p134, %p5049, %p4794;
	@!%p134 bra 	BB6_4973;
	bra.uni 	BB6_4972;

BB6_4972:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7549}, %fd9849;
	}
	xor.b32  	%r7550, %r7549, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7551, %temp}, %fd9849;
	}
	mov.b64 	%fd9849, {%r7551, %r7550};

BB6_4973:
	@%p5051 bra 	BB6_4976;
	bra.uni 	BB6_4974;

BB6_4976:
	selp.b32	%r7552, %r200, 0, %p4794;
	or.b32  	%r7553, %r7552, 2146435072;
	setp.lt.s32	%p5135, %r187, 0;
	selp.b32	%r7554, %r7553, %r7552, %p5135;
	mov.u32 	%r7555, 0;
	mov.b64 	%fd9849, {%r7555, %r7554};
	bra.uni 	BB6_4977;

BB6_4974:
	setp.gt.s32	%p5132, %r200, -1;
	@%p5132 bra 	BB6_4977;

	mov.f64 	%fd8709, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd7545, %fd8709;
	setp.neu.f64	%p5133, %fd7545, 0d4022000000000000;
	selp.f64	%fd9849, 0dFFF8000000000000, %fd9849, %p5133;

BB6_4977:
	add.f64 	%fd9850, %fd3056, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7556}, %fd9850;
	}
	and.b32  	%r7557, %r7556, 2146435072;
	setp.ne.s32	%p5136, %r7557, 2146435072;
	@%p5136 bra 	BB6_4978;

	setp.gtu.f64	%p5137, %fd3280, 0d7FF0000000000000;
	@%p5137 bra 	BB6_4987;

	and.b32  	%r7558, %r187, 2147483647;
	setp.ne.s32	%p5138, %r7558, 2146435072;
	@%p5138 bra 	BB6_4982;

	mov.f64 	%fd8708, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7559, %temp}, %fd8708;
	}
	setp.eq.s32	%p5139, %r7559, 0;
	@%p5139 bra 	BB6_4986;
	bra.uni 	BB6_4982;

BB6_4986:
	setp.gt.f64	%p5142, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7568, 2146435072, 0, %p5142;
	xor.b32  	%r7569, %r7568, 2146435072;
	setp.lt.s32	%p5143, %r187, 0;
	selp.b32	%r7570, %r7569, %r7568, %p5143;
	setp.eq.f64	%p5144, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7571, 1072693248, %r7570, %p5144;
	mov.u32 	%r7572, 0;
	mov.b64 	%fd9850, {%r7572, %r7571};
	bra.uni 	BB6_4987;

BB6_4978:
	mov.f64 	%fd9850, %fd9849;

BB6_4987:
	selp.f64	%fd7547, 0d3FF0000000000000, %fd9850, %p5081;
	mul.f64 	%fd7548, %fd3310, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd7549, %fd3331, 0d41B68F0000000000, %fd7548;
	sub.f64 	%fd7550, %fd7549, %fd28;
	add.f64 	%fd7551, %fd7550, 0dC17E140000000000;
	fma.rn.f64 	%fd3342, %fd7551, %fd7547, %fd3322;
	@!%p117 bra 	BB6_4989;
	bra.uni 	BB6_4988;

BB6_4988:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7573}, %fd9852;
	}
	xor.b32  	%r7574, %r7573, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7575, %temp}, %fd9852;
	}
	mov.b64 	%fd9852, {%r7575, %r7574};

BB6_4989:
	@%p4745 bra 	BB6_4992;
	bra.uni 	BB6_4990;

BB6_4992:
	selp.b32	%r7576, %r182, 0, %p4811;
	or.b32  	%r7577, %r7576, 2146435072;
	setp.lt.s32	%p5150, %r188, 0;
	selp.b32	%r7578, %r7577, %r7576, %p5150;
	mov.u32 	%r7579, 0;
	mov.b64 	%fd9852, {%r7579, %r7578};
	bra.uni 	BB6_4993;

BB6_4990:
	setp.gt.s32	%p5147, %r182, -1;
	@%p5147 bra 	BB6_4993;

	mov.f64 	%fd8707, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd7553, %fd8707;
	setp.neu.f64	%p5148, %fd7553, 0d4010000000000000;
	selp.f64	%fd9852, 0dFFF8000000000000, %fd9852, %p5148;

BB6_4993:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10680}, %fd19;
	}
	and.b32  	%r10679, %r10680, 2146435072;
	setp.ne.s32	%p7252, %r10679, 2146435072;
	@%p7252 bra 	BB6_4994;

	setp.gtu.f64	%p5152, %fd3080, 0d7FF0000000000000;
	mov.f64 	%fd9853, %fd19;
	@%p5152 bra 	BB6_5003;

	and.b32  	%r7580, %r188, 2147483647;
	setp.ne.s32	%p5153, %r7580, 2146435072;
	@%p5153 bra 	BB6_4998;

	mov.f64 	%fd8706, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7581, %temp}, %fd8706;
	}
	setp.eq.s32	%p5154, %r7581, 0;
	@%p5154 bra 	BB6_5002;
	bra.uni 	BB6_4998;

BB6_5002:
	setp.eq.f64	%p5157, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5158, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7590, 2146435072, 0, %p5158;
	xor.b32  	%r7591, %r7590, 2146435072;
	setp.lt.s32	%p5159, %r188, 0;
	selp.b32	%r7592, %r7591, %r7590, %p5159;
	selp.b32	%r7593, 1072693248, %r7592, %p5157;
	mov.u32 	%r7594, 0;
	mov.b64 	%fd9853, {%r7594, %r7593};
	bra.uni 	BB6_5003;

BB6_4994:
	mov.f64 	%fd9853, %fd9852;

BB6_5003:
	mov.f64 	%fd8661, 0d4020000000000000;
	selp.f64	%fd3351, 0d3FF0000000000000, %fd9853, %p4759;
	mul.f64 	%fd7555, %fd3351, 0dC1C634C400000000;
	fma.rn.f64 	%fd7556, %fd3331, 0d41D634C400000000, %fd7555;
	fma.rn.f64 	%fd7557, %fd3310, 0dC1CD9BB000000000, %fd7556;
	add.f64 	%fd3352, %fd29, %fd7557;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8661;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9855, [retval0+0];
	
	//{
	}// Callseq End 132
	and.pred  	%p135, %p5049, %p4828;
	@!%p135 bra 	BB6_5005;
	bra.uni 	BB6_5004;

BB6_5004:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7595}, %fd9855;
	}
	xor.b32  	%r7596, %r7595, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7597, %temp}, %fd9855;
	}
	mov.b64 	%fd9855, {%r7597, %r7596};

BB6_5005:
	@%p5051 bra 	BB6_5008;
	bra.uni 	BB6_5006;

BB6_5008:
	selp.b32	%r7598, %r200, 0, %p4828;
	or.b32  	%r7599, %r7598, 2146435072;
	setp.lt.s32	%p5167, %r190, 0;
	selp.b32	%r7600, %r7599, %r7598, %p5167;
	mov.u32 	%r7601, 0;
	mov.b64 	%fd9855, {%r7601, %r7600};
	bra.uni 	BB6_5009;

BB6_5006:
	setp.gt.s32	%p5164, %r200, -1;
	@%p5164 bra 	BB6_5009;

	mov.f64 	%fd8705, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd7560, %fd8705;
	setp.neu.f64	%p5165, %fd7560, 0d4020000000000000;
	selp.f64	%fd9855, 0dFFF8000000000000, %fd9855, %p5165;

BB6_5009:
	add.f64 	%fd9856, %fd3056, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7602}, %fd9856;
	}
	and.b32  	%r7603, %r7602, 2146435072;
	setp.ne.s32	%p5168, %r7603, 2146435072;
	@%p5168 bra 	BB6_5010;

	setp.gtu.f64	%p5169, %fd3280, 0d7FF0000000000000;
	@%p5169 bra 	BB6_5019;

	and.b32  	%r7604, %r190, 2147483647;
	setp.ne.s32	%p5170, %r7604, 2146435072;
	@%p5170 bra 	BB6_5014;

	mov.f64 	%fd8704, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7605, %temp}, %fd8704;
	}
	setp.eq.s32	%p5171, %r7605, 0;
	@%p5171 bra 	BB6_5018;
	bra.uni 	BB6_5014;

BB6_5018:
	setp.gt.f64	%p5174, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7614, 2146435072, 0, %p5174;
	xor.b32  	%r7615, %r7614, 2146435072;
	setp.lt.s32	%p5175, %r190, 0;
	selp.b32	%r7616, %r7615, %r7614, %p5175;
	setp.eq.f64	%p5176, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7617, 1072693248, %r7616, %p5176;
	mov.u32 	%r7618, 0;
	mov.b64 	%fd9856, {%r7618, %r7617};
	bra.uni 	BB6_5019;

BB6_5010:
	mov.f64 	%fd9856, %fd9855;

BB6_5019:
	selp.f64	%fd7562, 0d3FF0000000000000, %fd9856, %p5081;
	add.f64 	%fd7563, %fd3352, 0dC170EB4000000000;
	fma.rn.f64 	%fd3363, %fd7563, %fd7562, %fd3342;
	@!%p119 bra 	BB6_5021;
	bra.uni 	BB6_5020;

BB6_5020:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7619}, %fd9858;
	}
	xor.b32  	%r7620, %r7619, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7621, %temp}, %fd9858;
	}
	mov.b64 	%fd9858, {%r7621, %r7620};

BB6_5021:
	@%p4745 bra 	BB6_5024;
	bra.uni 	BB6_5022;

BB6_5024:
	selp.b32	%r7622, %r182, 0, %p4845;
	or.b32  	%r7623, %r7622, 2146435072;
	setp.lt.s32	%p5182, %r191, 0;
	selp.b32	%r7624, %r7623, %r7622, %p5182;
	mov.u32 	%r7625, 0;
	mov.b64 	%fd9858, {%r7625, %r7624};
	bra.uni 	BB6_5025;

BB6_5022:
	setp.gt.s32	%p5179, %r182, -1;
	@%p5179 bra 	BB6_5025;

	mov.f64 	%fd8703, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd7565, %fd8703;
	setp.neu.f64	%p5180, %fd7565, 0d4014000000000000;
	selp.f64	%fd9858, 0dFFF8000000000000, %fd9858, %p5180;

BB6_5025:
	add.f64 	%fd8662, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10682}, %fd8662;
	}
	and.b32  	%r10681, %r10682, 2146435072;
	setp.ne.s32	%p7253, %r10681, 2146435072;
	@%p7253 bra 	BB6_5026;

	add.f64 	%fd9859, %fd7, 0d4014000000000000;
	setp.gtu.f64	%p5184, %fd3080, 0d7FF0000000000000;
	@%p5184 bra 	BB6_5035;

	and.b32  	%r7626, %r191, 2147483647;
	setp.ne.s32	%p5185, %r7626, 2146435072;
	@%p5185 bra 	BB6_5030;

	mov.f64 	%fd8702, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7627, %temp}, %fd8702;
	}
	setp.eq.s32	%p5186, %r7627, 0;
	@%p5186 bra 	BB6_5034;
	bra.uni 	BB6_5030;

BB6_5034:
	setp.eq.f64	%p5189, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5190, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7636, 2146435072, 0, %p5190;
	xor.b32  	%r7637, %r7636, 2146435072;
	setp.lt.s32	%p5191, %r191, 0;
	selp.b32	%r7638, %r7637, %r7636, %p5191;
	selp.b32	%r7639, 1072693248, %r7638, %p5189;
	mov.u32 	%r7640, 0;
	mov.b64 	%fd9859, {%r7640, %r7639};
	bra.uni 	BB6_5035;

BB6_5026:
	mov.f64 	%fd9859, %fd9858;

BB6_5035:
	mov.f64 	%fd8663, 0d401C000000000000;
	selp.f64	%fd3373, 0d3FF0000000000000, %fd9859, %p4759;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8663;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9861, [retval0+0];
	
	//{
	}// Callseq End 133
	and.pred  	%p136, %p5049, %p4862;
	@!%p136 bra 	BB6_5037;
	bra.uni 	BB6_5036;

BB6_5036:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7641}, %fd9861;
	}
	xor.b32  	%r7642, %r7641, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7643, %temp}, %fd9861;
	}
	mov.b64 	%fd9861, {%r7643, %r7642};

BB6_5037:
	@%p5051 bra 	BB6_5040;
	bra.uni 	BB6_5038;

BB6_5040:
	selp.b32	%r7644, %r200, 0, %p4862;
	or.b32  	%r7645, %r7644, 2146435072;
	setp.lt.s32	%p5199, %r193, 0;
	selp.b32	%r7646, %r7645, %r7644, %p5199;
	mov.u32 	%r7647, 0;
	mov.b64 	%fd9861, {%r7647, %r7646};
	bra.uni 	BB6_5041;

BB6_5038:
	setp.gt.s32	%p5196, %r200, -1;
	@%p5196 bra 	BB6_5041;

	mov.f64 	%fd8700, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7569, %fd8700;
	setp.neu.f64	%p5197, %fd7569, 0d401C000000000000;
	selp.f64	%fd9861, 0dFFF8000000000000, %fd9861, %p5197;

BB6_5041:
	add.f64 	%fd9862, %fd3056, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7648}, %fd9862;
	}
	and.b32  	%r7649, %r7648, 2146435072;
	setp.ne.s32	%p5200, %r7649, 2146435072;
	@%p5200 bra 	BB6_5042;

	setp.gtu.f64	%p5201, %fd3280, 0d7FF0000000000000;
	@%p5201 bra 	BB6_5051;

	and.b32  	%r7650, %r193, 2147483647;
	setp.ne.s32	%p5202, %r7650, 2146435072;
	@%p5202 bra 	BB6_5046;

	mov.f64 	%fd8699, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7651, %temp}, %fd8699;
	}
	setp.eq.s32	%p5203, %r7651, 0;
	@%p5203 bra 	BB6_5050;
	bra.uni 	BB6_5046;

BB6_5050:
	setp.gt.f64	%p5206, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7660, 2146435072, 0, %p5206;
	xor.b32  	%r7661, %r7660, 2146435072;
	setp.lt.s32	%p5207, %r193, 0;
	selp.b32	%r7662, %r7661, %r7660, %p5207;
	setp.eq.f64	%p5208, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7663, 1072693248, %r7662, %p5208;
	mov.u32 	%r7664, 0;
	mov.b64 	%fd9862, {%r7664, %r7663};
	bra.uni 	BB6_5051;

BB6_5042:
	mov.f64 	%fd9862, %fd9861;

BB6_5051:
	selp.f64	%fd7571, 0d3FF0000000000000, %fd9862, %p5081;
	mul.f64 	%fd7572, %fd3351, 0dC1E308A800000000;
	fma.rn.f64 	%fd7573, %fd3373, 0d41CE744000000000, %fd7572;
	fma.rn.f64 	%fd7574, %fd3331, 0d41E0EB4000000000, %fd7573;
	fma.rn.f64 	%fd7575, %fd3310, 0dC1C960E000000000, %fd7574;
	sub.f64 	%fd7576, %fd7575, %fd30;
	add.f64 	%fd7577, %fd7576, 0dC14EF00000000000;
	fma.rn.f64 	%fd3384, %fd7577, %fd7571, %fd3363;
	@!%p121 bra 	BB6_5053;
	bra.uni 	BB6_5052;

BB6_5052:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7665}, %fd9864;
	}
	xor.b32  	%r7666, %r7665, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7667, %temp}, %fd9864;
	}
	mov.b64 	%fd9864, {%r7667, %r7666};

BB6_5053:
	@%p4745 bra 	BB6_5056;
	bra.uni 	BB6_5054;

BB6_5056:
	selp.b32	%r7668, %r182, 0, %p4879;
	or.b32  	%r7669, %r7668, 2146435072;
	setp.lt.s32	%p5214, %r194, 0;
	selp.b32	%r7670, %r7669, %r7668, %p5214;
	mov.u32 	%r7671, 0;
	mov.b64 	%fd9864, {%r7671, %r7670};
	bra.uni 	BB6_5057;

BB6_5054:
	setp.gt.s32	%p5211, %r182, -1;
	@%p5211 bra 	BB6_5057;

	mov.f64 	%fd8698, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7579, %fd8698;
	setp.neu.f64	%p5212, %fd7579, 0d4018000000000000;
	selp.f64	%fd9864, 0dFFF8000000000000, %fd9864, %p5212;

BB6_5057:
	add.f64 	%fd8664, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10684}, %fd8664;
	}
	and.b32  	%r10683, %r10684, 2146435072;
	setp.ne.s32	%p7254, %r10683, 2146435072;
	@%p7254 bra 	BB6_5058;

	add.f64 	%fd9865, %fd7, 0d4018000000000000;
	setp.gtu.f64	%p5216, %fd3080, 0d7FF0000000000000;
	@%p5216 bra 	BB6_5067;

	and.b32  	%r7672, %r194, 2147483647;
	setp.ne.s32	%p5217, %r7672, 2146435072;
	@%p5217 bra 	BB6_5062;

	mov.f64 	%fd8697, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7673, %temp}, %fd8697;
	}
	setp.eq.s32	%p5218, %r7673, 0;
	@%p5218 bra 	BB6_5066;
	bra.uni 	BB6_5062;

BB6_5066:
	setp.eq.f64	%p5221, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5222, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7682, 2146435072, 0, %p5222;
	xor.b32  	%r7683, %r7682, 2146435072;
	setp.lt.s32	%p5223, %r194, 0;
	selp.b32	%r7684, %r7683, %r7682, %p5223;
	selp.b32	%r7685, 1072693248, %r7684, %p5221;
	mov.u32 	%r7686, 0;
	mov.b64 	%fd9865, {%r7686, %r7685};
	bra.uni 	BB6_5067;

BB6_5058:
	mov.f64 	%fd9865, %fd9864;

BB6_5067:
	mov.f64 	%fd8665, 0d4018000000000000;
	selp.f64	%fd3394, 0d3FF0000000000000, %fd9865, %p4759;
	mul.f64 	%fd7581, %fd3394, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd7582, %fd3373, 0d41E634C400000000, %fd7581;
	fma.rn.f64 	%fd7583, %fd3351, 0dC1E8AC6800000000, %fd7582;
	fma.rn.f64 	%fd7584, %fd3331, 0d41D8AC6800000000, %fd7583;
	fma.rn.f64 	%fd7585, %fd3310, 0dC1B5261000000000, %fd7584;
	add.f64 	%fd3395, %fd31, %fd7585;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8665;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9867, [retval0+0];
	
	//{
	}// Callseq End 134
	and.pred  	%p137, %p5049, %p4879;
	@!%p137 bra 	BB6_5069;
	bra.uni 	BB6_5068;

BB6_5068:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7687}, %fd9867;
	}
	xor.b32  	%r7688, %r7687, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7689, %temp}, %fd9867;
	}
	mov.b64 	%fd9867, {%r7689, %r7688};

BB6_5069:
	@%p5051 bra 	BB6_5072;
	bra.uni 	BB6_5070;

BB6_5072:
	selp.b32	%r7690, %r200, 0, %p4879;
	or.b32  	%r7691, %r7690, 2146435072;
	setp.lt.s32	%p5231, %r194, 0;
	selp.b32	%r7692, %r7691, %r7690, %p5231;
	mov.u32 	%r7693, 0;
	mov.b64 	%fd9867, {%r7693, %r7692};
	bra.uni 	BB6_5073;

BB6_5070:
	setp.gt.s32	%p5228, %r200, -1;
	@%p5228 bra 	BB6_5073;

	mov.f64 	%fd8695, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7588, %fd8695;
	setp.neu.f64	%p5229, %fd7588, 0d4018000000000000;
	selp.f64	%fd9867, 0dFFF8000000000000, %fd9867, %p5229;

BB6_5073:
	add.f64 	%fd9868, %fd3056, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7694}, %fd9868;
	}
	and.b32  	%r7695, %r7694, 2146435072;
	setp.ne.s32	%p5232, %r7695, 2146435072;
	@%p5232 bra 	BB6_5074;

	setp.gtu.f64	%p5233, %fd3280, 0d7FF0000000000000;
	@%p5233 bra 	BB6_5083;

	and.b32  	%r7696, %r194, 2147483647;
	setp.ne.s32	%p5234, %r7696, 2146435072;
	@%p5234 bra 	BB6_5078;

	mov.f64 	%fd8694, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7697, %temp}, %fd8694;
	}
	setp.eq.s32	%p5235, %r7697, 0;
	@%p5235 bra 	BB6_5082;
	bra.uni 	BB6_5078;

BB6_5082:
	setp.gt.f64	%p5238, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7706, 2146435072, 0, %p5238;
	xor.b32  	%r7707, %r7706, 2146435072;
	setp.lt.s32	%p5239, %r194, 0;
	selp.b32	%r7708, %r7707, %r7706, %p5239;
	setp.eq.f64	%p5240, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7709, 1072693248, %r7708, %p5240;
	mov.u32 	%r7710, 0;
	mov.b64 	%fd9868, {%r7710, %r7709};
	bra.uni 	BB6_5083;

BB6_5074:
	mov.f64 	%fd9868, %fd9867;

BB6_5083:
	selp.f64	%fd7590, 0d3FF0000000000000, %fd9868, %p5081;
	fma.rn.f64 	%fd3406, %fd3395, %fd7590, %fd3384;
	@!%p123 bra 	BB6_5085;
	bra.uni 	BB6_5084;

BB6_5084:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7711}, %fd9870;
	}
	xor.b32  	%r7712, %r7711, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7713, %temp}, %fd9870;
	}
	mov.b64 	%fd9870, {%r7713, %r7712};

BB6_5085:
	@%p4745 bra 	BB6_5088;
	bra.uni 	BB6_5086;

BB6_5088:
	selp.b32	%r7714, %r182, 0, %p4862;
	or.b32  	%r7715, %r7714, 2146435072;
	setp.lt.s32	%p5246, %r193, 0;
	selp.b32	%r7716, %r7715, %r7714, %p5246;
	mov.u32 	%r7717, 0;
	mov.b64 	%fd9870, {%r7717, %r7716};
	bra.uni 	BB6_5089;

BB6_5086:
	setp.gt.s32	%p5243, %r182, -1;
	@%p5243 bra 	BB6_5089;

	mov.f64 	%fd8693, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7592, %fd8693;
	setp.neu.f64	%p5244, %fd7592, 0d401C000000000000;
	selp.f64	%fd9870, 0dFFF8000000000000, %fd9870, %p5244;

BB6_5089:
	add.f64 	%fd8666, %fd7, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10686}, %fd8666;
	}
	and.b32  	%r10685, %r10686, 2146435072;
	setp.ne.s32	%p7255, %r10685, 2146435072;
	@%p7255 bra 	BB6_5090;

	add.f64 	%fd9871, %fd7, 0d401C000000000000;
	setp.gtu.f64	%p5248, %fd3080, 0d7FF0000000000000;
	@%p5248 bra 	BB6_5099;

	and.b32  	%r7718, %r193, 2147483647;
	setp.ne.s32	%p5249, %r7718, 2146435072;
	@%p5249 bra 	BB6_5094;

	mov.f64 	%fd8692, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7719, %temp}, %fd8692;
	}
	setp.eq.s32	%p5250, %r7719, 0;
	@%p5250 bra 	BB6_5098;
	bra.uni 	BB6_5094;

BB6_5098:
	setp.eq.f64	%p5253, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5254, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7728, 2146435072, 0, %p5254;
	xor.b32  	%r7729, %r7728, 2146435072;
	setp.lt.s32	%p5255, %r193, 0;
	selp.b32	%r7730, %r7729, %r7728, %p5255;
	selp.b32	%r7731, 1072693248, %r7730, %p5253;
	mov.u32 	%r7732, 0;
	mov.b64 	%fd9871, {%r7732, %r7731};
	bra.uni 	BB6_5099;

BB6_5090:
	mov.f64 	%fd9871, %fd9870;

BB6_5099:
	mov.f64 	%fd8667, 0d4014000000000000;
	selp.f64	%fd3416, 0d3FF0000000000000, %fd9871, %p4759;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8667;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9873, [retval0+0];
	
	//{
	}// Callseq End 135
	and.pred  	%p138, %p5049, %p4845;
	@!%p138 bra 	BB6_5101;
	bra.uni 	BB6_5100;

BB6_5100:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7733}, %fd9873;
	}
	xor.b32  	%r7734, %r7733, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7735, %temp}, %fd9873;
	}
	mov.b64 	%fd9873, {%r7735, %r7734};

BB6_5101:
	@%p5051 bra 	BB6_5104;
	bra.uni 	BB6_5102;

BB6_5104:
	selp.b32	%r7736, %r200, 0, %p4845;
	or.b32  	%r7737, %r7736, 2146435072;
	setp.lt.s32	%p5263, %r191, 0;
	selp.b32	%r7738, %r7737, %r7736, %p5263;
	mov.u32 	%r7739, 0;
	mov.b64 	%fd9873, {%r7739, %r7738};
	bra.uni 	BB6_5105;

BB6_5102:
	setp.gt.s32	%p5260, %r200, -1;
	@%p5260 bra 	BB6_5105;

	mov.f64 	%fd8690, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd7596, %fd8690;
	setp.neu.f64	%p5261, %fd7596, 0d4014000000000000;
	selp.f64	%fd9873, 0dFFF8000000000000, %fd9873, %p5261;

BB6_5105:
	add.f64 	%fd9874, %fd3056, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7740}, %fd9874;
	}
	and.b32  	%r7741, %r7740, 2146435072;
	setp.ne.s32	%p5264, %r7741, 2146435072;
	@%p5264 bra 	BB6_5106;

	setp.gtu.f64	%p5265, %fd3280, 0d7FF0000000000000;
	@%p5265 bra 	BB6_5115;

	and.b32  	%r7742, %r191, 2147483647;
	setp.ne.s32	%p5266, %r7742, 2146435072;
	@%p5266 bra 	BB6_5110;

	mov.f64 	%fd8689, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7743, %temp}, %fd8689;
	}
	setp.eq.s32	%p5267, %r7743, 0;
	@%p5267 bra 	BB6_5114;
	bra.uni 	BB6_5110;

BB6_5114:
	setp.gt.f64	%p5270, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7752, 2146435072, 0, %p5270;
	xor.b32  	%r7753, %r7752, 2146435072;
	setp.lt.s32	%p5271, %r191, 0;
	selp.b32	%r7754, %r7753, %r7752, %p5271;
	setp.eq.f64	%p5272, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7755, 1072693248, %r7754, %p5272;
	mov.u32 	%r7756, 0;
	mov.b64 	%fd9874, {%r7756, %r7755};
	bra.uni 	BB6_5115;

BB6_5106:
	mov.f64 	%fd9874, %fd9873;

BB6_5115:
	selp.f64	%fd7598, 0d3FF0000000000000, %fd9874, %p5081;
	mul.f64 	%fd7599, %fd3394, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd7600, %fd3416, 0d41C44D8000000000, %fd7599;
	fma.rn.f64 	%fd7601, %fd3373, 0d41E7AFC000000000, %fd7600;
	fma.rn.f64 	%fd7602, %fd3351, 0dC1DD9BB000000000, %fd7601;
	fma.rn.f64 	%fd7603, %fd3331, 0d41C0EB4000000000, %fd7602;
	fma.rn.f64 	%fd7604, %fd3310, 0dC18B120000000000, %fd7603;
	fma.rn.f64 	%fd3427, %fd7604, %fd7598, %fd3406;
	@!%p125 bra 	BB6_5117;
	bra.uni 	BB6_5116;

BB6_5116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7757}, %fd9876;
	}
	xor.b32  	%r7758, %r7757, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7759, %temp}, %fd9876;
	}
	mov.b64 	%fd9876, {%r7759, %r7758};

BB6_5117:
	@%p4745 bra 	BB6_5120;
	bra.uni 	BB6_5118;

BB6_5120:
	selp.b32	%r7760, %r182, 0, %p4828;
	or.b32  	%r7761, %r7760, 2146435072;
	setp.lt.s32	%p5278, %r190, 0;
	selp.b32	%r7762, %r7761, %r7760, %p5278;
	mov.u32 	%r7763, 0;
	mov.b64 	%fd9876, {%r7763, %r7762};
	bra.uni 	BB6_5121;

BB6_5118:
	setp.gt.s32	%p5275, %r182, -1;
	@%p5275 bra 	BB6_5121;

	mov.f64 	%fd8688, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd7606, %fd8688;
	setp.neu.f64	%p5276, %fd7606, 0d4020000000000000;
	selp.f64	%fd9876, 0dFFF8000000000000, %fd9876, %p5276;

BB6_5121:
	add.f64 	%fd8668, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10688}, %fd8668;
	}
	and.b32  	%r10687, %r10688, 2146435072;
	setp.ne.s32	%p7256, %r10687, 2146435072;
	@%p7256 bra 	BB6_5122;

	add.f64 	%fd9877, %fd7, 0d4020000000000000;
	setp.gtu.f64	%p5280, %fd3080, 0d7FF0000000000000;
	@%p5280 bra 	BB6_5131;

	and.b32  	%r7764, %r190, 2147483647;
	setp.ne.s32	%p5281, %r7764, 2146435072;
	@%p5281 bra 	BB6_5126;

	mov.f64 	%fd8687, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7765, %temp}, %fd8687;
	}
	setp.eq.s32	%p5282, %r7765, 0;
	@%p5282 bra 	BB6_5130;
	bra.uni 	BB6_5126;

BB6_5130:
	setp.eq.f64	%p5285, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5286, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7774, 2146435072, 0, %p5286;
	xor.b32  	%r7775, %r7774, 2146435072;
	setp.lt.s32	%p5287, %r190, 0;
	selp.b32	%r7776, %r7775, %r7774, %p5287;
	selp.b32	%r7777, 1072693248, %r7776, %p5285;
	mov.u32 	%r7778, 0;
	mov.b64 	%fd9877, {%r7778, %r7777};
	bra.uni 	BB6_5131;

BB6_5122:
	mov.f64 	%fd9877, %fd9876;

BB6_5131:
	mov.f64 	%fd8669, 0d4010000000000000;
	selp.f64	%fd3437, 0d3FF0000000000000, %fd9877, %p4759;
	mul.f64 	%fd7608, %fd3437, 0dC1B308A800000000;
	fma.rn.f64 	%fd7609, %fd3416, 0d41D308A800000000, %fd7608;
	fma.rn.f64 	%fd7610, %fd3394, 0dC1DD9BB000000000, %fd7609;
	fma.rn.f64 	%fd7611, %fd3373, 0d41D634C400000000, %fd7610;
	fma.rn.f64 	%fd7612, %fd3351, 0dC1BFB91800000000, %fd7611;
	fma.rn.f64 	%fd3438, %fd3331, 0d4190EB4000000000, %fd7612;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8669;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9879, [retval0+0];
	
	//{
	}// Callseq End 136
	and.pred  	%p139, %p5049, %p4811;
	@!%p139 bra 	BB6_5133;
	bra.uni 	BB6_5132;

BB6_5132:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7779}, %fd9879;
	}
	xor.b32  	%r7780, %r7779, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7781, %temp}, %fd9879;
	}
	mov.b64 	%fd9879, {%r7781, %r7780};

BB6_5133:
	@%p5051 bra 	BB6_5136;
	bra.uni 	BB6_5134;

BB6_5136:
	selp.b32	%r7782, %r200, 0, %p4811;
	or.b32  	%r7783, %r7782, 2146435072;
	setp.lt.s32	%p5295, %r188, 0;
	selp.b32	%r7784, %r7783, %r7782, %p5295;
	mov.u32 	%r7785, 0;
	mov.b64 	%fd9879, {%r7785, %r7784};
	bra.uni 	BB6_5137;

BB6_5134:
	setp.gt.s32	%p5292, %r200, -1;
	@%p5292 bra 	BB6_5137;

	mov.f64 	%fd8685, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd7615, %fd8685;
	setp.neu.f64	%p5293, %fd7615, 0d4010000000000000;
	selp.f64	%fd9879, 0dFFF8000000000000, %fd9879, %p5293;

BB6_5137:
	add.f64 	%fd9880, %fd3056, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7786}, %fd9880;
	}
	and.b32  	%r7787, %r7786, 2146435072;
	setp.ne.s32	%p5296, %r7787, 2146435072;
	@%p5296 bra 	BB6_5138;

	setp.gtu.f64	%p5297, %fd3280, 0d7FF0000000000000;
	@%p5297 bra 	BB6_5147;

	and.b32  	%r7788, %r188, 2147483647;
	setp.ne.s32	%p5298, %r7788, 2146435072;
	@%p5298 bra 	BB6_5142;

	mov.f64 	%fd8684, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7789, %temp}, %fd8684;
	}
	setp.eq.s32	%p5299, %r7789, 0;
	@%p5299 bra 	BB6_5146;
	bra.uni 	BB6_5142;

BB6_5146:
	setp.gt.f64	%p5302, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7798, 2146435072, 0, %p5302;
	xor.b32  	%r7799, %r7798, 2146435072;
	setp.lt.s32	%p5303, %r188, 0;
	selp.b32	%r7800, %r7799, %r7798, %p5303;
	setp.eq.f64	%p5304, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7801, 1072693248, %r7800, %p5304;
	mov.u32 	%r7802, 0;
	mov.b64 	%fd9880, {%r7802, %r7801};
	bra.uni 	BB6_5147;

BB6_5138:
	mov.f64 	%fd9880, %fd9879;

BB6_5147:
	selp.f64	%fd7617, 0d3FF0000000000000, %fd9880, %p5081;
	fma.rn.f64 	%fd3449, %fd3438, %fd7617, %fd3427;
	@!%p127 bra 	BB6_5149;
	bra.uni 	BB6_5148;

BB6_5148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7803}, %fd9882;
	}
	xor.b32  	%r7804, %r7803, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7805, %temp}, %fd9882;
	}
	mov.b64 	%fd9882, {%r7805, %r7804};

BB6_5149:
	@%p4745 bra 	BB6_5152;
	bra.uni 	BB6_5150;

BB6_5152:
	selp.b32	%r7806, %r182, 0, %p4794;
	or.b32  	%r7807, %r7806, 2146435072;
	setp.lt.s32	%p5310, %r187, 0;
	selp.b32	%r7808, %r7807, %r7806, %p5310;
	mov.u32 	%r7809, 0;
	mov.b64 	%fd9882, {%r7809, %r7808};
	bra.uni 	BB6_5153;

BB6_5150:
	setp.gt.s32	%p5307, %r182, -1;
	@%p5307 bra 	BB6_5153;

	mov.f64 	%fd8683, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd7619, %fd8683;
	setp.neu.f64	%p5308, %fd7619, 0d4022000000000000;
	selp.f64	%fd9882, 0dFFF8000000000000, %fd9882, %p5308;

BB6_5153:
	add.f64 	%fd8670, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10690}, %fd8670;
	}
	and.b32  	%r10689, %r10690, 2146435072;
	setp.ne.s32	%p7257, %r10689, 2146435072;
	@%p7257 bra 	BB6_5154;

	add.f64 	%fd9883, %fd7, 0d4022000000000000;
	setp.gtu.f64	%p5312, %fd3080, 0d7FF0000000000000;
	@%p5312 bra 	BB6_5163;

	and.b32  	%r7810, %r187, 2147483647;
	setp.ne.s32	%p5313, %r7810, 2146435072;
	@%p5313 bra 	BB6_5158;

	mov.f64 	%fd8682, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7811, %temp}, %fd8682;
	}
	setp.eq.s32	%p5314, %r7811, 0;
	@%p5314 bra 	BB6_5162;
	bra.uni 	BB6_5158;

BB6_5162:
	setp.eq.f64	%p5317, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5318, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7820, 2146435072, 0, %p5318;
	xor.b32  	%r7821, %r7820, 2146435072;
	setp.lt.s32	%p5319, %r187, 0;
	selp.b32	%r7822, %r7821, %r7820, %p5319;
	selp.b32	%r7823, 1072693248, %r7822, %p5317;
	mov.u32 	%r7824, 0;
	mov.b64 	%fd9883, {%r7824, %r7823};
	bra.uni 	BB6_5163;

BB6_5154:
	mov.f64 	%fd9883, %fd9882;

BB6_5163:
	mov.f64 	%fd8671, 0d4008000000000000;
	selp.f64	%fd3459, 0d3FF0000000000000, %fd9883, %p4759;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8671;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9885, [retval0+0];
	
	//{
	}// Callseq End 137
	and.pred  	%p140, %p5049, %p4777;
	@!%p140 bra 	BB6_5165;
	bra.uni 	BB6_5164;

BB6_5164:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7825}, %fd9885;
	}
	xor.b32  	%r7826, %r7825, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7827, %temp}, %fd9885;
	}
	mov.b64 	%fd9885, {%r7827, %r7826};

BB6_5165:
	@%p5051 bra 	BB6_5168;
	bra.uni 	BB6_5166;

BB6_5168:
	selp.b32	%r7828, %r200, 0, %p4777;
	or.b32  	%r7829, %r7828, 2146435072;
	setp.lt.s32	%p5327, %r185, 0;
	selp.b32	%r7830, %r7829, %r7828, %p5327;
	mov.u32 	%r7831, 0;
	mov.b64 	%fd9885, {%r7831, %r7830};
	bra.uni 	BB6_5169;

BB6_5166:
	setp.gt.s32	%p5324, %r200, -1;
	@%p5324 bra 	BB6_5169;

	mov.f64 	%fd8680, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd7623, %fd8680;
	setp.neu.f64	%p5325, %fd7623, 0d4008000000000000;
	selp.f64	%fd9885, 0dFFF8000000000000, %fd9885, %p5325;

BB6_5169:
	add.f64 	%fd9886, %fd3056, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7832}, %fd9886;
	}
	and.b32  	%r7833, %r7832, 2146435072;
	setp.ne.s32	%p5328, %r7833, 2146435072;
	@%p5328 bra 	BB6_5170;

	setp.gtu.f64	%p5329, %fd3280, 0d7FF0000000000000;
	@%p5329 bra 	BB6_5179;

	and.b32  	%r7834, %r185, 2147483647;
	setp.ne.s32	%p5330, %r7834, 2146435072;
	@%p5330 bra 	BB6_5174;

	mov.f64 	%fd8679, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7835, %temp}, %fd8679;
	}
	setp.eq.s32	%p5331, %r7835, 0;
	@%p5331 bra 	BB6_5178;
	bra.uni 	BB6_5174;

BB6_5178:
	setp.gt.f64	%p5334, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7844, 2146435072, 0, %p5334;
	xor.b32  	%r7845, %r7844, 2146435072;
	setp.lt.s32	%p5335, %r185, 0;
	selp.b32	%r7846, %r7845, %r7844, %p5335;
	setp.eq.f64	%p5336, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7847, 1072693248, %r7846, %p5336;
	mov.u32 	%r7848, 0;
	mov.b64 	%fd9886, {%r7848, %r7847};
	bra.uni 	BB6_5179;

BB6_5170:
	mov.f64 	%fd9886, %fd9885;

BB6_5179:
	selp.f64	%fd7625, 0d3FF0000000000000, %fd9886, %p5081;
	mul.f64 	%fd7626, %fd3437, 0dC1B960E000000000;
	fma.rn.f64 	%fd7627, %fd3459, 0d41968F0000000000, %fd7626;
	fma.rn.f64 	%fd7628, %fd3416, 0d41C68F0000000000, %fd7627;
	fma.rn.f64 	%fd7629, %fd3394, 0dC1C3BD2000000000, %fd7628;
	fma.rn.f64 	%fd7630, %fd3373, 0d41B0EB4000000000, %fd7629;
	fma.rn.f64 	%fd7631, %fd3351, 0dC1868F0000000000, %fd7630;
	fma.rn.f64 	%fd3470, %fd7631, %fd7625, %fd3449;
	@!%p129 bra 	BB6_5181;
	bra.uni 	BB6_5180;

BB6_5180:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7849}, %fd9888;
	}
	xor.b32  	%r7850, %r7849, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7851, %temp}, %fd9888;
	}
	mov.b64 	%fd9888, {%r7851, %r7850};

BB6_5181:
	@%p4745 bra 	BB6_5184;
	bra.uni 	BB6_5182;

BB6_5184:
	selp.b32	%r7852, %r182, 0, %p4760;
	or.b32  	%r7853, %r7852, 2146435072;
	setp.lt.s32	%p5342, %r184, 0;
	selp.b32	%r7854, %r7853, %r7852, %p5342;
	mov.u32 	%r7855, 0;
	mov.b64 	%fd9888, {%r7855, %r7854};
	bra.uni 	BB6_5185;

BB6_5182:
	setp.gt.s32	%p5339, %r182, -1;
	@%p5339 bra 	BB6_5185;

	mov.f64 	%fd8678, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd7633, %fd8678;
	setp.neu.f64	%p5340, %fd7633, 0d4024000000000000;
	selp.f64	%fd9888, 0dFFF8000000000000, %fd9888, %p5340;

BB6_5185:
	add.f64 	%fd8802, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10698}, %fd8802;
	}
	and.b32  	%r10697, %r10698, 2146435072;
	setp.ne.s32	%p7269, %r10697, 2146435072;
	@%p7269 bra 	BB6_5186;

	add.f64 	%fd9889, %fd7, 0d4024000000000000;
	setp.gtu.f64	%p5344, %fd3080, 0d7FF0000000000000;
	@%p5344 bra 	BB6_5195;

	and.b32  	%r7856, %r184, 2147483647;
	setp.ne.s32	%p5345, %r7856, 2146435072;
	@%p5345 bra 	BB6_5190;

	mov.f64 	%fd8677, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7857, %temp}, %fd8677;
	}
	setp.eq.s32	%p5346, %r7857, 0;
	@%p5346 bra 	BB6_5194;
	bra.uni 	BB6_5190;

BB6_5194:
	setp.eq.f64	%p5349, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5350, %fd3080, 0d3FF0000000000000;
	selp.b32	%r7866, 2146435072, 0, %p5350;
	xor.b32  	%r7867, %r7866, 2146435072;
	setp.lt.s32	%p5351, %r184, 0;
	selp.b32	%r7868, %r7867, %r7866, %p5351;
	selp.b32	%r7869, 1072693248, %r7868, %p5349;
	mov.u32 	%r7870, 0;
	mov.b64 	%fd9889, {%r7870, %r7869};
	bra.uni 	BB6_5195;

BB6_5186:
	mov.f64 	%fd9889, %fd9888;

BB6_5195:
	mul.f64 	%fd7635, %fd9889, 0dC16B120000000000;
	selp.f64	%fd7636, 0dC16B120000000000, %fd7635, %p4759;
	fma.rn.f64 	%fd7637, %fd3459, 0d4190EB4000000000, %fd7636;
	fma.rn.f64 	%fd7638, %fd3437, 0dC1A0EB4000000000, %fd7637;
	fma.rn.f64 	%fd7639, %fd3416, 0d41A0EB4000000000, %fd7638;
	fma.rn.f64 	%fd7640, %fd3394, 0dC190EB4000000000, %fd7639;
	fma.rn.f64 	%fd3480, %fd3373, 0d416B120000000000, %fd7640;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9891, [retval0+0];
	
	//{
	}// Callseq End 138
	and.pred  	%p141, %p5049, %p4449;
	@!%p141 bra 	BB6_5197;
	bra.uni 	BB6_5196;

BB6_5196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7871}, %fd9891;
	}
	xor.b32  	%r7872, %r7871, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7873, %temp}, %fd9891;
	}
	mov.b64 	%fd9891, {%r7873, %r7872};

BB6_5197:
	@%p5051 bra 	BB6_5200;
	bra.uni 	BB6_5198;

BB6_5200:
	selp.b32	%r7874, %r200, 0, %p4449;
	or.b32  	%r7875, %r7874, 2146435072;
	setp.lt.s32	%p5359, %r160, 0;
	selp.b32	%r7876, %r7875, %r7874, %p5359;
	mov.u32 	%r7877, 0;
	mov.b64 	%fd9891, {%r7877, %r7876};
	bra.uni 	BB6_5201;

BB6_5198:
	setp.gt.s32	%p5356, %r200, -1;
	@%p5356 bra 	BB6_5201;

	cvt.rzi.f64.f64	%fd7643, %fd7287;
	setp.neu.f64	%p5357, %fd7643, 0d4000000000000000;
	selp.f64	%fd9891, 0dFFF8000000000000, %fd9891, %p5357;

BB6_5201:
	add.f64 	%fd9892, %fd3056, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7878}, %fd9892;
	}
	and.b32  	%r7879, %r7878, 2146435072;
	setp.ne.s32	%p5360, %r7879, 2146435072;
	@%p5360 bra 	BB6_5202;

	setp.gtu.f64	%p5361, %fd3280, 0d7FF0000000000000;
	@%p5361 bra 	BB6_5211;

	and.b32  	%r7880, %r160, 2147483647;
	setp.ne.s32	%p5362, %r7880, 2146435072;
	@%p5362 bra 	BB6_5206;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7881, %temp}, %fd7287;
	}
	setp.eq.s32	%p5363, %r7881, 0;
	@%p5363 bra 	BB6_5210;
	bra.uni 	BB6_5206;

BB6_5210:
	setp.gt.f64	%p5366, %fd3280, 0d3FF0000000000000;
	selp.b32	%r7890, 2146435072, 0, %p5366;
	xor.b32  	%r7891, %r7890, 2146435072;
	setp.lt.s32	%p5367, %r160, 0;
	selp.b32	%r7892, %r7891, %r7890, %p5367;
	setp.eq.f64	%p5368, %fd3056, 0dBFF0000000000000;
	selp.b32	%r7893, 1072693248, %r7892, %p5368;
	mov.u32 	%r7894, 0;
	mov.b64 	%fd9892, {%r7894, %r7893};
	bra.uni 	BB6_5211;

BB6_5202:
	mov.f64 	%fd9892, %fd9891;

BB6_5211:
	selp.f64	%fd7645, 0d3FF0000000000000, %fd9892, %p5081;
	fma.rn.f64 	%fd7646, %fd3480, %fd7645, %fd3470;
	div.rn.f64 	%fd7647, %fd7646, 0d40DB120000000000;
	div.rn.f64 	%fd7648, %fd3279, 0d40DB120000000000;
	sub.f64 	%fd9893, %fd7648, %fd7647;

BB6_5212:
	setp.eq.f64	%p5370, %fd2893, 0d3FF0000000000000;
	mov.f64 	%fd7649, 0d4008000000000000;
	div.rn.f64 	%fd7650, %fd7649, %fd9772;
	selp.f64	%fd7651, 0d4008000000000000, %fd7650, %p5370;
	fma.rn.f64 	%fd7652, %fd7651, %fd9893, %fd3044;
	mul.f64 	%fd3493, %fd25, %fd87;
	mul.f64 	%fd7653, %fd87, %fd3493;
	mul.f64 	%fd7654, %fd87, %fd7653;
	div.rn.f64 	%fd10237, %fd7652, %fd7654;
	@!%p101 bra 	BB6_5214;
	bra.uni 	BB6_5213;

BB6_5213:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7895}, %fd9895;
	}
	xor.b32  	%r7896, %r7895, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7897, %temp}, %fd9895;
	}
	mov.b64 	%fd9895, {%r7897, %r7896};

BB6_5214:
	setp.eq.f64	%p7258, %fd9, 0d0000000000000000;
	@%p7258 bra 	BB6_5217;
	bra.uni 	BB6_5215;

BB6_5217:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10695}, %fd9;
	}
	selp.b32	%r7898, %r10695, 0, %p4449;
	or.b32  	%r7899, %r7898, 2146435072;
	setp.lt.s32	%p5375, %r160, 0;
	selp.b32	%r7900, %r7899, %r7898, %p5375;
	mov.u32 	%r7901, 0;
	mov.b64 	%fd9895, {%r7901, %r7900};
	bra.uni 	BB6_5218;

BB6_5215:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10691}, %fd9;
	}
	setp.gt.s32	%p5372, %r10691, -1;
	@%p5372 bra 	BB6_5218;

	cvt.rzi.f64.f64	%fd7656, %fd7287;
	setp.neu.f64	%p5373, %fd7656, 0d4000000000000000;
	selp.f64	%fd9895, 0dFFF8000000000000, %fd9895, %p5373;

BB6_5218:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10693}, %fd16;
	}
	and.b32  	%r10692, %r10693, 2146435072;
	setp.ne.s32	%p7259, %r10692, 2146435072;
	@%p7259 bra 	BB6_5219;

	abs.f64 	%fd8675, %fd9;
	setp.gtu.f64	%p5377, %fd8675, 0d7FF0000000000000;
	mov.f64 	%fd9896, %fd16;
	@%p5377 bra 	BB6_5228;

	and.b32  	%r7902, %r160, 2147483647;
	setp.ne.s32	%p5378, %r7902, 2146435072;
	@%p5378 bra 	BB6_5223;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7903, %temp}, %fd7287;
	}
	setp.eq.s32	%p5379, %r7903, 0;
	@%p5379 bra 	BB6_5227;
	bra.uni 	BB6_5223;

BB6_5227:
	abs.f64 	%fd8676, %fd9;
	setp.eq.f64	%p5382, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p5383, %fd8676, 0d3FF0000000000000;
	selp.b32	%r7912, 2146435072, 0, %p5383;
	xor.b32  	%r7913, %r7912, 2146435072;
	setp.lt.s32	%p5384, %r160, 0;
	selp.b32	%r7914, %r7913, %r7912, %p5384;
	selp.b32	%r7915, 1072693248, %r7914, %p5382;
	mov.u32 	%r7916, 0;
	mov.b64 	%fd9896, {%r7916, %r7915};
	bra.uni 	BB6_5228;

BB6_5219:
	mov.f64 	%fd9896, %fd9895;

BB6_5228:
	setp.lt.f64	%p7263, %fd2976, 0d3FF0000000000000;
	setp.gt.f64	%p7262, %fd2976, 0d0000000000000000;
	and.pred  	%p7261, %p7262, %p7263;
	setp.eq.f64	%p7260, %fd9, 0d3FF0000000000000;
	rcp.rn.f64 	%fd7659, %fd9896;
	selp.f64	%fd3503, 0d3FF0000000000000, %fd7659, %p7260;
	mov.f64 	%fd9915, 0d0000000000000000;
	@!%p7261 bra 	BB6_5326;
	bra.uni 	BB6_5229;

BB6_5229:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r201}, %fd2976;
	}
	mov.f64 	%fd7660, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r202}, %fd7660;
	}
	bfe.u32 	%r7917, %r202, 20, 11;
	add.s32 	%r7918, %r7917, -1012;
	mov.u64 	%rd253, 4617315517961601024;
	shl.b64 	%rd89, %rd253, %r7918;
	setp.eq.s64	%p5386, %rd89, -9223372036854775808;
	abs.f64 	%fd3504, %fd2976;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3504;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7660;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9898, [retval0+0];
	
	//{
	}// Callseq End 139
	setp.lt.s32	%p5387, %r201, 0;
	and.pred  	%p142, %p5387, %p5386;
	@!%p142 bra 	BB6_5231;
	bra.uni 	BB6_5230;

BB6_5230:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7919}, %fd9898;
	}
	xor.b32  	%r7920, %r7919, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7921, %temp}, %fd9898;
	}
	mov.b64 	%fd9898, {%r7921, %r7920};

BB6_5231:
	setp.eq.f64	%p5388, %fd2976, 0d0000000000000000;
	@%p5388 bra 	BB6_5234;
	bra.uni 	BB6_5232;

BB6_5234:
	selp.b32	%r7922, %r201, 0, %p5386;
	or.b32  	%r7923, %r7922, 2146435072;
	setp.lt.s32	%p5392, %r202, 0;
	selp.b32	%r7924, %r7923, %r7922, %p5392;
	mov.u32 	%r7925, 0;
	mov.b64 	%fd9898, {%r7925, %r7924};
	bra.uni 	BB6_5235;

BB6_5232:
	setp.gt.s32	%p5389, %r201, -1;
	@%p5389 bra 	BB6_5235;

	cvt.rzi.f64.f64	%fd7662, %fd7660;
	setp.neu.f64	%p5390, %fd7662, 0d4014000000000000;
	selp.f64	%fd9898, 0dFFF8000000000000, %fd9898, %p5390;

BB6_5235:
	add.f64 	%fd9899, %fd2976, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7926}, %fd9899;
	}
	and.b32  	%r7927, %r7926, 2146435072;
	setp.ne.s32	%p5393, %r7927, 2146435072;
	@%p5393 bra 	BB6_5236;

	setp.gtu.f64	%p5394, %fd3504, 0d7FF0000000000000;
	@%p5394 bra 	BB6_5245;

	and.b32  	%r7928, %r202, 2147483647;
	setp.ne.s32	%p5395, %r7928, 2146435072;
	@%p5395 bra 	BB6_5240;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7929, %temp}, %fd7660;
	}
	setp.eq.s32	%p5396, %r7929, 0;
	@%p5396 bra 	BB6_5244;
	bra.uni 	BB6_5240;

BB6_5244:
	setp.gt.f64	%p5399, %fd3504, 0d3FF0000000000000;
	selp.b32	%r7938, 2146435072, 0, %p5399;
	xor.b32  	%r7939, %r7938, 2146435072;
	setp.lt.s32	%p5400, %r202, 0;
	selp.b32	%r7940, %r7939, %r7938, %p5400;
	setp.eq.f64	%p5401, %fd2976, 0dBFF0000000000000;
	selp.b32	%r7941, 1072693248, %r7940, %p5401;
	mov.u32 	%r7942, 0;
	mov.b64 	%fd9899, {%r7942, %r7941};
	bra.uni 	BB6_5245;

BB6_5236:
	mov.f64 	%fd9899, %fd9898;

BB6_5245:
	mov.f64 	%fd7664, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r203}, %fd7664;
	}
	bfe.u32 	%r7943, %r203, 20, 11;
	add.s32 	%r7944, %r7943, -1012;
	mov.u64 	%rd254, 4618441417868443648;
	shl.b64 	%rd90, %rd254, %r7944;
	setp.eq.s64	%p5402, %rd90, -9223372036854775808;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3504;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7664;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9901, [retval0+0];
	
	//{
	}// Callseq End 140
	and.pred  	%p143, %p5387, %p5402;
	@!%p143 bra 	BB6_5247;
	bra.uni 	BB6_5246;

BB6_5246:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7945}, %fd9901;
	}
	xor.b32  	%r7946, %r7945, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7947, %temp}, %fd9901;
	}
	mov.b64 	%fd9901, {%r7947, %r7946};

BB6_5247:
	@%p5388 bra 	BB6_5250;
	bra.uni 	BB6_5248;

BB6_5250:
	selp.b32	%r7948, %r201, 0, %p5402;
	or.b32  	%r7949, %r7948, 2146435072;
	setp.lt.s32	%p5408, %r203, 0;
	selp.b32	%r7950, %r7949, %r7948, %p5408;
	mov.u32 	%r7951, 0;
	mov.b64 	%fd9901, {%r7951, %r7950};
	bra.uni 	BB6_5251;

BB6_5248:
	setp.gt.s32	%p5405, %r201, -1;
	@%p5405 bra 	BB6_5251;

	cvt.rzi.f64.f64	%fd7666, %fd7664;
	setp.neu.f64	%p5406, %fd7666, 0d4018000000000000;
	selp.f64	%fd9901, 0dFFF8000000000000, %fd9901, %p5406;

BB6_5251:
	add.f64 	%fd9902, %fd2976, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7952}, %fd9902;
	}
	and.b32  	%r7953, %r7952, 2146435072;
	setp.ne.s32	%p5409, %r7953, 2146435072;
	@%p5409 bra 	BB6_5252;

	setp.gtu.f64	%p5410, %fd3504, 0d7FF0000000000000;
	@%p5410 bra 	BB6_5261;

	and.b32  	%r7954, %r203, 2147483647;
	setp.ne.s32	%p5411, %r7954, 2146435072;
	@%p5411 bra 	BB6_5256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7955, %temp}, %fd7664;
	}
	setp.eq.s32	%p5412, %r7955, 0;
	@%p5412 bra 	BB6_5260;
	bra.uni 	BB6_5256;

BB6_5260:
	setp.gt.f64	%p5415, %fd3504, 0d3FF0000000000000;
	selp.b32	%r7964, 2146435072, 0, %p5415;
	xor.b32  	%r7965, %r7964, 2146435072;
	setp.lt.s32	%p5416, %r203, 0;
	selp.b32	%r7966, %r7965, %r7964, %p5416;
	setp.eq.f64	%p5417, %fd2976, 0dBFF0000000000000;
	selp.b32	%r7967, 1072693248, %r7966, %p5417;
	mov.u32 	%r7968, 0;
	mov.b64 	%fd9902, {%r7968, %r7967};
	bra.uni 	BB6_5261;

BB6_5252:
	mov.f64 	%fd9902, %fd9901;

BB6_5261:
	mul.f64 	%fd7668, %fd9902, 0dC0B4000000000000;
	setp.eq.f64	%p5418, %fd2976, 0d3FF0000000000000;
	selp.f64	%fd7669, 0dC0B4000000000000, %fd7668, %p5418;
	mul.f64 	%fd7670, %fd9899, 0d4090000000000000;
	selp.f64	%fd7671, 0d4090000000000000, %fd7670, %p5418;
	add.f64 	%fd3525, %fd7671, %fd7669;
	mov.f64 	%fd7672, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd7672;
	}
	bfe.u32 	%r7969, %r204, 20, 11;
	add.s32 	%r7970, %r7969, -1012;
	mov.u64 	%rd255, 4619567317775286272;
	shl.b64 	%rd91, %rd255, %r7970;
	setp.eq.s64	%p5419, %rd91, -9223372036854775808;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3504;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7672;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9904, [retval0+0];
	
	//{
	}// Callseq End 141
	and.pred  	%p144, %p5387, %p5419;
	@!%p144 bra 	BB6_5263;
	bra.uni 	BB6_5262;

BB6_5262:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7971}, %fd9904;
	}
	xor.b32  	%r7972, %r7971, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7973, %temp}, %fd9904;
	}
	mov.b64 	%fd9904, {%r7973, %r7972};

BB6_5263:
	@%p5388 bra 	BB6_5266;
	bra.uni 	BB6_5264;

BB6_5266:
	selp.b32	%r7974, %r201, 0, %p5419;
	or.b32  	%r7975, %r7974, 2146435072;
	setp.lt.s32	%p5425, %r204, 0;
	selp.b32	%r7976, %r7975, %r7974, %p5425;
	mov.u32 	%r7977, 0;
	mov.b64 	%fd9904, {%r7977, %r7976};
	bra.uni 	BB6_5267;

BB6_5264:
	setp.gt.s32	%p5422, %r201, -1;
	@%p5422 bra 	BB6_5267;

	cvt.rzi.f64.f64	%fd7674, %fd7672;
	setp.neu.f64	%p5423, %fd7674, 0d401C000000000000;
	selp.f64	%fd9904, 0dFFF8000000000000, %fd9904, %p5423;

BB6_5267:
	add.f64 	%fd9905, %fd2976, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7978}, %fd9905;
	}
	and.b32  	%r7979, %r7978, 2146435072;
	setp.ne.s32	%p5426, %r7979, 2146435072;
	@%p5426 bra 	BB6_5268;

	setp.gtu.f64	%p5427, %fd3504, 0d7FF0000000000000;
	@%p5427 bra 	BB6_5277;

	and.b32  	%r7980, %r204, 2147483647;
	setp.ne.s32	%p5428, %r7980, 2146435072;
	@%p5428 bra 	BB6_5272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7981, %temp}, %fd7672;
	}
	setp.eq.s32	%p5429, %r7981, 0;
	@%p5429 bra 	BB6_5276;
	bra.uni 	BB6_5272;

BB6_5276:
	setp.gt.f64	%p5432, %fd3504, 0d3FF0000000000000;
	selp.b32	%r7990, 2146435072, 0, %p5432;
	xor.b32  	%r7991, %r7990, 2146435072;
	setp.lt.s32	%p5433, %r204, 0;
	selp.b32	%r7992, %r7991, %r7990, %p5433;
	setp.eq.f64	%p5434, %fd2976, 0dBFF0000000000000;
	selp.b32	%r7993, 1072693248, %r7992, %p5434;
	mov.u32 	%r7994, 0;
	mov.b64 	%fd9905, {%r7994, %r7993};
	bra.uni 	BB6_5277;

BB6_5268:
	mov.f64 	%fd9905, %fd9904;

BB6_5277:
	mul.f64 	%fd7676, %fd9905, 0d40C4000000000000;
	selp.f64	%fd7677, 0d40C4000000000000, %fd7676, %p5418;
	add.f64 	%fd3536, %fd3525, %fd7677;
	mov.f64 	%fd7678, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r205}, %fd7678;
	}
	bfe.u32 	%r7995, %r205, 20, 11;
	add.s32 	%r7996, %r7995, -1012;
	mov.u64 	%rd256, 4620693217682128896;
	shl.b64 	%rd92, %rd256, %r7996;
	setp.eq.s64	%p5436, %rd92, -9223372036854775808;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3504;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7678;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9907, [retval0+0];
	
	//{
	}// Callseq End 142
	and.pred  	%p145, %p5387, %p5436;
	@!%p145 bra 	BB6_5279;
	bra.uni 	BB6_5278;

BB6_5278:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7997}, %fd9907;
	}
	xor.b32  	%r7998, %r7997, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7999, %temp}, %fd9907;
	}
	mov.b64 	%fd9907, {%r7999, %r7998};

BB6_5279:
	@%p5388 bra 	BB6_5282;
	bra.uni 	BB6_5280;

BB6_5282:
	selp.b32	%r8000, %r201, 0, %p5436;
	or.b32  	%r8001, %r8000, 2146435072;
	setp.lt.s32	%p5442, %r205, 0;
	selp.b32	%r8002, %r8001, %r8000, %p5442;
	mov.u32 	%r8003, 0;
	mov.b64 	%fd9907, {%r8003, %r8002};
	bra.uni 	BB6_5283;

BB6_5280:
	setp.gt.s32	%p5439, %r201, -1;
	@%p5439 bra 	BB6_5283;

	cvt.rzi.f64.f64	%fd7680, %fd7678;
	setp.neu.f64	%p5440, %fd7680, 0d4020000000000000;
	selp.f64	%fd9907, 0dFFF8000000000000, %fd9907, %p5440;

BB6_5283:
	add.f64 	%fd9908, %fd2976, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8004}, %fd9908;
	}
	and.b32  	%r8005, %r8004, 2146435072;
	setp.ne.s32	%p5443, %r8005, 2146435072;
	@%p5443 bra 	BB6_5284;

	setp.gtu.f64	%p5444, %fd3504, 0d7FF0000000000000;
	@%p5444 bra 	BB6_5293;

	and.b32  	%r8006, %r205, 2147483647;
	setp.ne.s32	%p5445, %r8006, 2146435072;
	@%p5445 bra 	BB6_5288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8007, %temp}, %fd7678;
	}
	setp.eq.s32	%p5446, %r8007, 0;
	@%p5446 bra 	BB6_5292;
	bra.uni 	BB6_5288;

BB6_5292:
	setp.gt.f64	%p5449, %fd3504, 0d3FF0000000000000;
	selp.b32	%r8016, 2146435072, 0, %p5449;
	xor.b32  	%r8017, %r8016, 2146435072;
	setp.lt.s32	%p5450, %r205, 0;
	selp.b32	%r8018, %r8017, %r8016, %p5450;
	setp.eq.f64	%p5451, %fd2976, 0dBFF0000000000000;
	selp.b32	%r8019, 1072693248, %r8018, %p5451;
	mov.u32 	%r8020, 0;
	mov.b64 	%fd9908, {%r8020, %r8019};
	bra.uni 	BB6_5293;

BB6_5284:
	mov.f64 	%fd9908, %fd9907;

BB6_5293:
	mul.f64 	%fd7682, %fd9908, 0dC0C4000000000000;
	selp.f64	%fd7683, 0dC0C4000000000000, %fd7682, %p5418;
	add.f64 	%fd3547, %fd3536, %fd7683;
	mov.f64 	%fd7684, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r206}, %fd7684;
	}
	bfe.u32 	%r8021, %r206, 20, 11;
	add.s32 	%r8022, %r8021, -1012;
	mov.u64 	%rd257, 4621256167635550208;
	shl.b64 	%rd93, %rd257, %r8022;
	setp.eq.s64	%p5453, %rd93, -9223372036854775808;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3504;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7684;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9910, [retval0+0];
	
	//{
	}// Callseq End 143
	and.pred  	%p146, %p5387, %p5453;
	@!%p146 bra 	BB6_5295;
	bra.uni 	BB6_5294;

BB6_5294:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8023}, %fd9910;
	}
	xor.b32  	%r8024, %r8023, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8025, %temp}, %fd9910;
	}
	mov.b64 	%fd9910, {%r8025, %r8024};

BB6_5295:
	@%p5388 bra 	BB6_5298;
	bra.uni 	BB6_5296;

BB6_5298:
	selp.b32	%r8026, %r201, 0, %p5453;
	or.b32  	%r8027, %r8026, 2146435072;
	setp.lt.s32	%p5459, %r206, 0;
	selp.b32	%r8028, %r8027, %r8026, %p5459;
	mov.u32 	%r8029, 0;
	mov.b64 	%fd9910, {%r8029, %r8028};
	bra.uni 	BB6_5299;

BB6_5296:
	setp.gt.s32	%p5456, %r201, -1;
	@%p5456 bra 	BB6_5299;

	cvt.rzi.f64.f64	%fd7686, %fd7684;
	setp.neu.f64	%p5457, %fd7686, 0d4022000000000000;
	selp.f64	%fd9910, 0dFFF8000000000000, %fd9910, %p5457;

BB6_5299:
	add.f64 	%fd9911, %fd2976, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8030}, %fd9911;
	}
	and.b32  	%r8031, %r8030, 2146435072;
	setp.ne.s32	%p5460, %r8031, 2146435072;
	@%p5460 bra 	BB6_5300;

	setp.gtu.f64	%p5461, %fd3504, 0d7FF0000000000000;
	@%p5461 bra 	BB6_5309;

	and.b32  	%r8032, %r206, 2147483647;
	setp.ne.s32	%p5462, %r8032, 2146435072;
	@%p5462 bra 	BB6_5304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8033, %temp}, %fd7684;
	}
	setp.eq.s32	%p5463, %r8033, 0;
	@%p5463 bra 	BB6_5308;
	bra.uni 	BB6_5304;

BB6_5308:
	setp.gt.f64	%p5466, %fd3504, 0d3FF0000000000000;
	selp.b32	%r8042, 2146435072, 0, %p5466;
	xor.b32  	%r8043, %r8042, 2146435072;
	setp.lt.s32	%p5467, %r206, 0;
	selp.b32	%r8044, %r8043, %r8042, %p5467;
	setp.eq.f64	%p5468, %fd2976, 0dBFF0000000000000;
	selp.b32	%r8045, 1072693248, %r8044, %p5468;
	mov.u32 	%r8046, 0;
	mov.b64 	%fd9911, {%r8046, %r8045};
	bra.uni 	BB6_5309;

BB6_5300:
	mov.f64 	%fd9911, %fd9910;

BB6_5309:
	mul.f64 	%fd7688, %fd9911, 0d40B4000000000000;
	selp.f64	%fd7689, 0d40B4000000000000, %fd7688, %p5418;
	add.f64 	%fd3558, %fd3547, %fd7689;
	mov.f64 	%fd7690, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd7690;
	}
	bfe.u32 	%r8047, %r207, 20, 11;
	add.s32 	%r8048, %r8047, -1012;
	mov.u64 	%rd258, 4621819117588971520;
	shl.b64 	%rd94, %rd258, %r8048;
	setp.eq.s64	%p5470, %rd94, -9223372036854775808;
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3504;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7690;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9913, [retval0+0];
	
	//{
	}// Callseq End 144
	and.pred  	%p147, %p5387, %p5470;
	@!%p147 bra 	BB6_5311;
	bra.uni 	BB6_5310;

BB6_5310:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8049}, %fd9913;
	}
	xor.b32  	%r8050, %r8049, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8051, %temp}, %fd9913;
	}
	mov.b64 	%fd9913, {%r8051, %r8050};

BB6_5311:
	@%p5388 bra 	BB6_5314;
	bra.uni 	BB6_5312;

BB6_5314:
	selp.b32	%r8052, %r201, 0, %p5470;
	or.b32  	%r8053, %r8052, 2146435072;
	setp.lt.s32	%p5476, %r207, 0;
	selp.b32	%r8054, %r8053, %r8052, %p5476;
	mov.u32 	%r8055, 0;
	mov.b64 	%fd9913, {%r8055, %r8054};
	bra.uni 	BB6_5315;

BB6_5312:
	setp.gt.s32	%p5473, %r201, -1;
	@%p5473 bra 	BB6_5315;

	cvt.rzi.f64.f64	%fd7692, %fd7690;
	setp.neu.f64	%p5474, %fd7692, 0d4024000000000000;
	selp.f64	%fd9913, 0dFFF8000000000000, %fd9913, %p5474;

BB6_5315:
	add.f64 	%fd9914, %fd2976, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8056}, %fd9914;
	}
	and.b32  	%r8057, %r8056, 2146435072;
	setp.ne.s32	%p5477, %r8057, 2146435072;
	@%p5477 bra 	BB6_5316;

	setp.gtu.f64	%p5478, %fd3504, 0d7FF0000000000000;
	@%p5478 bra 	BB6_5325;

	and.b32  	%r8058, %r207, 2147483647;
	setp.ne.s32	%p5479, %r8058, 2146435072;
	@%p5479 bra 	BB6_5320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8059, %temp}, %fd7690;
	}
	setp.eq.s32	%p5480, %r8059, 0;
	@%p5480 bra 	BB6_5324;
	bra.uni 	BB6_5320;

BB6_5324:
	setp.gt.f64	%p5483, %fd3504, 0d3FF0000000000000;
	selp.b32	%r8068, 2146435072, 0, %p5483;
	xor.b32  	%r8069, %r8068, 2146435072;
	setp.lt.s32	%p5484, %r207, 0;
	selp.b32	%r8070, %r8069, %r8068, %p5484;
	setp.eq.f64	%p5485, %fd2976, 0dBFF0000000000000;
	selp.b32	%r8071, 1072693248, %r8070, %p5485;
	mov.u32 	%r8072, 0;
	mov.b64 	%fd9914, {%r8072, %r8071};
	bra.uni 	BB6_5325;

BB6_5316:
	mov.f64 	%fd9914, %fd9913;

BB6_5325:
	mul.f64 	%fd7694, %fd9914, 0dC090000000000000;
	selp.f64	%fd7695, 0dC090000000000000, %fd7694, %p5418;
	add.f64 	%fd9915, %fd3558, %fd7695;

BB6_5326:
	mul.f64 	%fd3571, %fd3503, %fd9915;
	@!%p109 bra 	BB6_5328;
	bra.uni 	BB6_5327;

BB6_5327:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8073}, %fd9917;
	}
	xor.b32  	%r8074, %r8073, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8075, %temp}, %fd9917;
	}
	mov.b64 	%fd9917, {%r8075, %r8074};

BB6_5328:
	mul.f64 	%fd8672, %fd8, %fd87;
	setp.eq.f64	%p7264, %fd8672, 0d0000000000000000;
	@%p7264 bra 	BB6_5331;
	bra.uni 	BB6_5329;

BB6_5331:
	selp.b32	%r8076, %r177, 0, %p4449;
	or.b32  	%r8077, %r8076, 2146435072;
	setp.lt.s32	%p5491, %r160, 0;
	selp.b32	%r8078, %r8077, %r8076, %p5491;
	mov.u32 	%r8079, 0;
	mov.b64 	%fd9917, {%r8079, %r8078};
	bra.uni 	BB6_5332;

BB6_5329:
	setp.gt.s32	%p5488, %r177, -1;
	@%p5488 bra 	BB6_5332;

	cvt.rzi.f64.f64	%fd7697, %fd7287;
	setp.neu.f64	%p5489, %fd7697, 0d4000000000000000;
	selp.f64	%fd9917, 0dFFF8000000000000, %fd9917, %p5489;

BB6_5332:
	@%p4697 bra 	BB6_5333;

	mul.f64 	%fd8674, %fd8, %fd87;
	add.f64 	%fd9918, %fd8674, 0d4000000000000000;
	setp.gtu.f64	%p5493, %fd3045, 0d7FF0000000000000;
	@%p5493 bra 	BB6_5342;

	and.b32  	%r8080, %r160, 2147483647;
	setp.ne.s32	%p5494, %r8080, 2146435072;
	@%p5494 bra 	BB6_5337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8081, %temp}, %fd7287;
	}
	setp.eq.s32	%p5495, %r8081, 0;
	@%p5495 bra 	BB6_5341;
	bra.uni 	BB6_5337;

BB6_5341:
	setp.gt.f64	%p5498, %fd3045, 0d3FF0000000000000;
	selp.b32	%r8090, 2146435072, 0, %p5498;
	xor.b32  	%r8091, %r8090, 2146435072;
	setp.lt.s32	%p5499, %r160, 0;
	selp.b32	%r8092, %r8091, %r8090, %p5499;
	setp.eq.f64	%p5500, %fd2893, 0dBFF0000000000000;
	selp.b32	%r8093, 1072693248, %r8092, %p5500;
	mov.u32 	%r8094, 0;
	mov.b64 	%fd9918, {%r8094, %r8093};
	bra.uni 	BB6_5342;

BB6_5333:
	mov.f64 	%fd9918, %fd9917;

BB6_5342:
	rcp.rn.f64 	%fd7700, %fd9918;
	selp.f64	%fd3581, 0d3FF0000000000000, %fd7700, %p5370;
	mov.f64 	%fd10039, 0d0000000000000000;
	@!%p110 bra 	BB6_5984;
	bra.uni 	BB6_5343;

BB6_5343:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r208}, %fd3057;
	}
	mov.f64 	%fd7701, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r209}, %fd7701;
	}
	bfe.u32 	%r8095, %r209, 20, 11;
	add.s32 	%r8096, %r8095, -1012;
	mov.u64 	%rd259, 4622382067542392832;
	shl.b64 	%rd95, %rd259, %r8096;
	setp.eq.s64	%p5502, %rd95, -9223372036854775808;
	abs.f64 	%fd3582, %fd3057;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7701;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9920, [retval0+0];
	
	//{
	}// Callseq End 145
	setp.lt.s32	%p5503, %r208, 0;
	and.pred  	%p148, %p5503, %p5502;
	@!%p148 bra 	BB6_5345;
	bra.uni 	BB6_5344;

BB6_5344:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8097}, %fd9920;
	}
	xor.b32  	%r8098, %r8097, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8099, %temp}, %fd9920;
	}
	mov.b64 	%fd9920, {%r8099, %r8098};

BB6_5345:
	setp.eq.f64	%p5504, %fd3057, 0d0000000000000000;
	@%p5504 bra 	BB6_5348;
	bra.uni 	BB6_5346;

BB6_5348:
	selp.b32	%r8100, %r208, 0, %p5502;
	or.b32  	%r8101, %r8100, 2146435072;
	setp.lt.s32	%p5508, %r209, 0;
	selp.b32	%r8102, %r8101, %r8100, %p5508;
	mov.u32 	%r8103, 0;
	mov.b64 	%fd9920, {%r8103, %r8102};
	bra.uni 	BB6_5349;

BB6_5346:
	setp.gt.s32	%p5505, %r208, -1;
	@%p5505 bra 	BB6_5349;

	cvt.rzi.f64.f64	%fd7703, %fd7701;
	setp.neu.f64	%p5506, %fd7703, 0d4026000000000000;
	selp.f64	%fd9920, 0dFFF8000000000000, %fd9920, %p5506;

BB6_5349:
	add.f64 	%fd9921, %fd3057, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8104}, %fd9921;
	}
	and.b32  	%r8105, %r8104, 2146435072;
	setp.ne.s32	%p5509, %r8105, 2146435072;
	@%p5509 bra 	BB6_5350;

	setp.gtu.f64	%p5510, %fd3582, 0d7FF0000000000000;
	@%p5510 bra 	BB6_5359;

	and.b32  	%r8106, %r209, 2147483647;
	setp.ne.s32	%p5511, %r8106, 2146435072;
	@%p5511 bra 	BB6_5354;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8107, %temp}, %fd7701;
	}
	setp.eq.s32	%p5512, %r8107, 0;
	@%p5512 bra 	BB6_5358;
	bra.uni 	BB6_5354;

BB6_5358:
	setp.gt.f64	%p5515, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8116, 2146435072, 0, %p5515;
	xor.b32  	%r8117, %r8116, 2146435072;
	setp.lt.s32	%p5516, %r209, 0;
	selp.b32	%r8118, %r8117, %r8116, %p5516;
	setp.eq.f64	%p5517, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8119, 1072693248, %r8118, %p5517;
	mov.u32 	%r8120, 0;
	mov.b64 	%fd9921, {%r8120, %r8119};
	bra.uni 	BB6_5359;

BB6_5350:
	mov.f64 	%fd9921, %fd9920;

BB6_5359:
	mov.f64 	%fd7705, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r210}, %fd7705;
	}
	bfe.u32 	%r8121, %r210, 20, 11;
	add.s32 	%r8122, %r8121, -1012;
	mov.u64 	%rd260, 4622945017495814144;
	shl.b64 	%rd96, %rd260, %r8122;
	setp.eq.s64	%p5518, %rd96, -9223372036854775808;
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7705;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9923, [retval0+0];
	
	//{
	}// Callseq End 146
	and.pred  	%p149, %p5503, %p5518;
	@!%p149 bra 	BB6_5361;
	bra.uni 	BB6_5360;

BB6_5360:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8123}, %fd9923;
	}
	xor.b32  	%r8124, %r8123, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8125, %temp}, %fd9923;
	}
	mov.b64 	%fd9923, {%r8125, %r8124};

BB6_5361:
	@%p5504 bra 	BB6_5364;
	bra.uni 	BB6_5362;

BB6_5364:
	selp.b32	%r8126, %r208, 0, %p5518;
	or.b32  	%r8127, %r8126, 2146435072;
	setp.lt.s32	%p5524, %r210, 0;
	selp.b32	%r8128, %r8127, %r8126, %p5524;
	mov.u32 	%r8129, 0;
	mov.b64 	%fd9923, {%r8129, %r8128};
	bra.uni 	BB6_5365;

BB6_5362:
	setp.gt.s32	%p5521, %r208, -1;
	@%p5521 bra 	BB6_5365;

	cvt.rzi.f64.f64	%fd7707, %fd7705;
	setp.neu.f64	%p5522, %fd7707, 0d4028000000000000;
	selp.f64	%fd9923, 0dFFF8000000000000, %fd9923, %p5522;

BB6_5365:
	add.f64 	%fd9924, %fd3057, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8130}, %fd9924;
	}
	and.b32  	%r8131, %r8130, 2146435072;
	setp.ne.s32	%p5525, %r8131, 2146435072;
	@%p5525 bra 	BB6_5366;

	setp.gtu.f64	%p5526, %fd3582, 0d7FF0000000000000;
	@%p5526 bra 	BB6_5375;

	and.b32  	%r8132, %r210, 2147483647;
	setp.ne.s32	%p5527, %r8132, 2146435072;
	@%p5527 bra 	BB6_5370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8133, %temp}, %fd7705;
	}
	setp.eq.s32	%p5528, %r8133, 0;
	@%p5528 bra 	BB6_5374;
	bra.uni 	BB6_5370;

BB6_5374:
	setp.gt.f64	%p5531, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8142, 2146435072, 0, %p5531;
	xor.b32  	%r8143, %r8142, 2146435072;
	setp.lt.s32	%p5532, %r210, 0;
	selp.b32	%r8144, %r8143, %r8142, %p5532;
	setp.eq.f64	%p5533, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8145, 1072693248, %r8144, %p5533;
	mov.u32 	%r8146, 0;
	mov.b64 	%fd9924, {%r8146, %r8145};
	bra.uni 	BB6_5375;

BB6_5366:
	mov.f64 	%fd9924, %fd9923;

BB6_5375:
	mul.f64 	%fd7709, %fd9924, 0dC1420C0000000000;
	setp.eq.f64	%p5534, %fd3057, 0d3FF0000000000000;
	selp.f64	%fd7710, 0dC1420C0000000000, %fd7709, %p5534;
	selp.f64	%fd7711, 0d3FF0000000000000, %fd9921, %p5534;
	fma.rn.f64 	%fd3603, %fd26, %fd7711, %fd7710;
	abs.f64 	%fd3604, %fd7;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9986, [retval0+0];
	
	//{
	}// Callseq End 147
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r211}, %fd7;
	}
	setp.lt.s32	%p5535, %r211, 0;
	and.pred  	%p150, %p5535, %p4449;
	mov.f64 	%fd9926, %fd9986;
	@!%p150 bra 	BB6_5377;
	bra.uni 	BB6_5376;

BB6_5376:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8147}, %fd9986;
	}
	xor.b32  	%r8148, %r8147, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8149, %temp}, %fd9986;
	}
	mov.b64 	%fd9926, {%r8149, %r8148};

BB6_5377:
	setp.eq.f64	%p5537, %fd7, 0d0000000000000000;
	@%p5537 bra 	BB6_5380;
	bra.uni 	BB6_5378;

BB6_5380:
	selp.b32	%r8150, %r211, 0, %p4449;
	or.b32  	%r8151, %r8150, 2146435072;
	setp.lt.s32	%p5541, %r160, 0;
	selp.b32	%r8152, %r8151, %r8150, %p5541;
	mov.u32 	%r8153, 0;
	mov.b64 	%fd9926, {%r8153, %r8152};
	bra.uni 	BB6_5381;

BB6_5378:
	setp.gt.s32	%p5538, %r211, -1;
	@%p5538 bra 	BB6_5381;

	cvt.rzi.f64.f64	%fd7714, %fd7287;
	setp.neu.f64	%p5539, %fd7714, 0d4000000000000000;
	selp.f64	%fd9926, 0dFFF8000000000000, %fd9926, %p5539;

BB6_5381:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8154}, %fd18;
	}
	and.b32  	%r212, %r8154, 2146435072;
	setp.ne.s32	%p5542, %r212, 2146435072;
	@%p5542 bra 	BB6_5382;

	setp.gtu.f64	%p5543, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd9927, %fd18;
	@%p5543 bra 	BB6_5391;

	and.b32  	%r8155, %r160, 2147483647;
	setp.ne.s32	%p5544, %r8155, 2146435072;
	@%p5544 bra 	BB6_5386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8156, %temp}, %fd7287;
	}
	setp.eq.s32	%p5545, %r8156, 0;
	@%p5545 bra 	BB6_5390;
	bra.uni 	BB6_5386;

BB6_5390:
	setp.eq.f64	%p5548, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5549, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8165, 2146435072, 0, %p5549;
	xor.b32  	%r8166, %r8165, 2146435072;
	setp.lt.s32	%p5550, %r160, 0;
	selp.b32	%r8167, %r8166, %r8165, %p5550;
	selp.b32	%r8168, 1072693248, %r8167, %p5548;
	mov.u32 	%r8169, 0;
	mov.b64 	%fd9927, {%r8169, %r8168};
	bra.uni 	BB6_5391;

BB6_5382:
	mov.f64 	%fd9927, %fd9926;

BB6_5391:
	setp.eq.f64	%p5551, %fd7, 0d3FF0000000000000;
	selp.f64	%fd3614, 0d3FF0000000000000, %fd9927, %p5551;
	fma.rn.f64 	%fd3615, %fd3614, 0dC19E744000000000, %fd27;
	mov.f64 	%fd7716, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r213}, %fd7716;
	}
	bfe.u32 	%r8170, %r213, 20, 11;
	add.s32 	%r8171, %r8170, -1012;
	mov.u64 	%rd261, 4621819117588971520;
	shl.b64 	%rd97, %rd261, %r8171;
	setp.eq.s64	%p5552, %rd97, -9223372036854775808;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7716;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9929, [retval0+0];
	
	//{
	}// Callseq End 148
	and.pred  	%p151, %p5503, %p5552;
	@!%p151 bra 	BB6_5393;
	bra.uni 	BB6_5392;

BB6_5392:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8172}, %fd9929;
	}
	xor.b32  	%r8173, %r8172, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8174, %temp}, %fd9929;
	}
	mov.b64 	%fd9929, {%r8174, %r8173};

BB6_5393:
	@%p5504 bra 	BB6_5396;
	bra.uni 	BB6_5394;

BB6_5396:
	selp.b32	%r8175, %r208, 0, %p5552;
	or.b32  	%r8176, %r8175, 2146435072;
	setp.lt.s32	%p5558, %r213, 0;
	selp.b32	%r8177, %r8176, %r8175, %p5558;
	mov.u32 	%r8178, 0;
	mov.b64 	%fd9929, {%r8178, %r8177};
	bra.uni 	BB6_5397;

BB6_5394:
	setp.gt.s32	%p5555, %r208, -1;
	@%p5555 bra 	BB6_5397;

	cvt.rzi.f64.f64	%fd7718, %fd7716;
	setp.neu.f64	%p5556, %fd7718, 0d4024000000000000;
	selp.f64	%fd9929, 0dFFF8000000000000, %fd9929, %p5556;

BB6_5397:
	add.f64 	%fd9930, %fd3057, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8179}, %fd9930;
	}
	and.b32  	%r8180, %r8179, 2146435072;
	setp.ne.s32	%p5559, %r8180, 2146435072;
	@%p5559 bra 	BB6_5398;

	setp.gtu.f64	%p5560, %fd3582, 0d7FF0000000000000;
	@%p5560 bra 	BB6_5407;

	and.b32  	%r8181, %r213, 2147483647;
	setp.ne.s32	%p5561, %r8181, 2146435072;
	@%p5561 bra 	BB6_5402;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8182, %temp}, %fd7716;
	}
	setp.eq.s32	%p5562, %r8182, 0;
	@%p5562 bra 	BB6_5406;
	bra.uni 	BB6_5402;

BB6_5406:
	setp.gt.f64	%p5565, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8191, 2146435072, 0, %p5565;
	xor.b32  	%r8192, %r8191, 2146435072;
	setp.lt.s32	%p5566, %r213, 0;
	selp.b32	%r8193, %r8192, %r8191, %p5566;
	setp.eq.f64	%p5567, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8194, 1072693248, %r8193, %p5567;
	mov.u32 	%r8195, 0;
	mov.b64 	%fd9930, {%r8195, %r8194};
	bra.uni 	BB6_5407;

BB6_5398:
	mov.f64 	%fd9930, %fd9929;

BB6_5407:
	selp.f64	%fd7720, 0d3FF0000000000000, %fd9930, %p5534;
	add.f64 	%fd7721, %fd3615, 0dC17B120000000000;
	fma.rn.f64 	%fd3626, %fd7721, %fd7720, %fd3603;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r214}, %fd7649;
	}
	bfe.u32 	%r8196, %r214, 20, 11;
	add.s32 	%r8197, %r8196, -1012;
	mov.u64 	%rd262, 4613937818241073152;
	shl.b64 	%rd98, %rd262, %r8197;
	setp.eq.s64	%p5569, %rd98, -9223372036854775808;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7649;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9992, [retval0+0];
	
	//{
	}// Callseq End 149
	and.pred  	%p152, %p5535, %p5569;
	mov.f64 	%fd9932, %fd9992;
	@!%p152 bra 	BB6_5409;
	bra.uni 	BB6_5408;

BB6_5408:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8198}, %fd9992;
	}
	xor.b32  	%r8199, %r8198, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8200, %temp}, %fd9992;
	}
	mov.b64 	%fd9932, {%r8200, %r8199};

BB6_5409:
	@%p5537 bra 	BB6_5412;
	bra.uni 	BB6_5410;

BB6_5412:
	selp.b32	%r8201, %r211, 0, %p5569;
	or.b32  	%r8202, %r8201, 2146435072;
	setp.lt.s32	%p5575, %r214, 0;
	selp.b32	%r8203, %r8202, %r8201, %p5575;
	mov.u32 	%r8204, 0;
	mov.b64 	%fd9932, {%r8204, %r8203};
	bra.uni 	BB6_5413;

BB6_5410:
	setp.gt.s32	%p5572, %r211, -1;
	@%p5572 bra 	BB6_5413;

	cvt.rzi.f64.f64	%fd7724, %fd7649;
	setp.neu.f64	%p5573, %fd7724, 0d4008000000000000;
	selp.f64	%fd9932, 0dFFF8000000000000, %fd9932, %p5573;

BB6_5413:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8205}, %fd33;
	}
	and.b32  	%r215, %r8205, 2146435072;
	setp.ne.s32	%p5576, %r215, 2146435072;
	@%p5576 bra 	BB6_5414;

	setp.gtu.f64	%p5577, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd9933, %fd33;
	@%p5577 bra 	BB6_5423;

	and.b32  	%r8206, %r214, 2147483647;
	setp.ne.s32	%p5578, %r8206, 2146435072;
	@%p5578 bra 	BB6_5418;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8207, %temp}, %fd7649;
	}
	setp.eq.s32	%p5579, %r8207, 0;
	@%p5579 bra 	BB6_5422;
	bra.uni 	BB6_5418;

BB6_5422:
	setp.eq.f64	%p5582, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5583, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8216, 2146435072, 0, %p5583;
	xor.b32  	%r8217, %r8216, 2146435072;
	setp.lt.s32	%p5584, %r214, 0;
	selp.b32	%r8218, %r8217, %r8216, %p5584;
	selp.b32	%r8219, 1072693248, %r8218, %p5582;
	mov.u32 	%r8220, 0;
	mov.b64 	%fd9933, {%r8220, %r8219};
	bra.uni 	BB6_5423;

BB6_5414:
	mov.f64 	%fd9933, %fd9932;

BB6_5423:
	selp.f64	%fd3636, 0d3FF0000000000000, %fd9933, %p5551;
	mov.f64 	%fd7726, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd7726;
	}
	bfe.u32 	%r8221, %r216, 20, 11;
	add.s32 	%r8222, %r8221, -1012;
	mov.u64 	%rd263, 4621256167635550208;
	shl.b64 	%rd99, %rd263, %r8222;
	setp.eq.s64	%p5586, %rd99, -9223372036854775808;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7726;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9935, [retval0+0];
	
	//{
	}// Callseq End 150
	and.pred  	%p153, %p5503, %p5586;
	@!%p153 bra 	BB6_5425;
	bra.uni 	BB6_5424;

BB6_5424:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8223}, %fd9935;
	}
	xor.b32  	%r8224, %r8223, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8225, %temp}, %fd9935;
	}
	mov.b64 	%fd9935, {%r8225, %r8224};

BB6_5425:
	@%p5504 bra 	BB6_5428;
	bra.uni 	BB6_5426;

BB6_5428:
	selp.b32	%r8226, %r208, 0, %p5586;
	or.b32  	%r8227, %r8226, 2146435072;
	setp.lt.s32	%p5592, %r216, 0;
	selp.b32	%r8228, %r8227, %r8226, %p5592;
	mov.u32 	%r8229, 0;
	mov.b64 	%fd9935, {%r8229, %r8228};
	bra.uni 	BB6_5429;

BB6_5426:
	setp.gt.s32	%p5589, %r208, -1;
	@%p5589 bra 	BB6_5429;

	cvt.rzi.f64.f64	%fd7728, %fd7726;
	setp.neu.f64	%p5590, %fd7728, 0d4022000000000000;
	selp.f64	%fd9935, 0dFFF8000000000000, %fd9935, %p5590;

BB6_5429:
	add.f64 	%fd9936, %fd3057, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8230}, %fd9936;
	}
	and.b32  	%r8231, %r8230, 2146435072;
	setp.ne.s32	%p5593, %r8231, 2146435072;
	@%p5593 bra 	BB6_5430;

	setp.gtu.f64	%p5594, %fd3582, 0d7FF0000000000000;
	@%p5594 bra 	BB6_5439;

	and.b32  	%r8232, %r216, 2147483647;
	setp.ne.s32	%p5595, %r8232, 2146435072;
	@%p5595 bra 	BB6_5434;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8233, %temp}, %fd7726;
	}
	setp.eq.s32	%p5596, %r8233, 0;
	@%p5596 bra 	BB6_5438;
	bra.uni 	BB6_5434;

BB6_5438:
	setp.gt.f64	%p5599, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8242, 2146435072, 0, %p5599;
	xor.b32  	%r8243, %r8242, 2146435072;
	setp.lt.s32	%p5600, %r216, 0;
	selp.b32	%r8244, %r8243, %r8242, %p5600;
	setp.eq.f64	%p5601, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8245, 1072693248, %r8244, %p5601;
	mov.u32 	%r8246, 0;
	mov.b64 	%fd9936, {%r8246, %r8245};
	bra.uni 	BB6_5439;

BB6_5430:
	mov.f64 	%fd9936, %fd9935;

BB6_5439:
	selp.f64	%fd7730, 0d3FF0000000000000, %fd9936, %p5534;
	mul.f64 	%fd7731, %fd3614, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd7732, %fd3636, 0d41B68F0000000000, %fd7731;
	sub.f64 	%fd7733, %fd7732, %fd28;
	add.f64 	%fd7734, %fd7733, 0dC17E140000000000;
	fma.rn.f64 	%fd3647, %fd7734, %fd7730, %fd3626;
	mov.f64 	%fd7735, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r217}, %fd7735;
	}
	bfe.u32 	%r8247, %r217, 20, 11;
	add.s32 	%r8248, %r8247, -1012;
	mov.u64 	%rd264, 4616189618054758400;
	shl.b64 	%rd100, %rd264, %r8248;
	setp.eq.s64	%p5603, %rd100, -9223372036854775808;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7735;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9998, [retval0+0];
	
	//{
	}// Callseq End 151
	and.pred  	%p154, %p5535, %p5603;
	mov.f64 	%fd9938, %fd9998;
	@!%p154 bra 	BB6_5441;
	bra.uni 	BB6_5440;

BB6_5440:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8249}, %fd9998;
	}
	xor.b32  	%r8250, %r8249, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8251, %temp}, %fd9998;
	}
	mov.b64 	%fd9938, {%r8251, %r8250};

BB6_5441:
	@%p5537 bra 	BB6_5444;
	bra.uni 	BB6_5442;

BB6_5444:
	selp.b32	%r8252, %r211, 0, %p5603;
	or.b32  	%r8253, %r8252, 2146435072;
	setp.lt.s32	%p5609, %r217, 0;
	selp.b32	%r8254, %r8253, %r8252, %p5609;
	mov.u32 	%r8255, 0;
	mov.b64 	%fd9938, {%r8255, %r8254};
	bra.uni 	BB6_5445;

BB6_5442:
	setp.gt.s32	%p5606, %r211, -1;
	@%p5606 bra 	BB6_5445;

	cvt.rzi.f64.f64	%fd7737, %fd7735;
	setp.neu.f64	%p5607, %fd7737, 0d4010000000000000;
	selp.f64	%fd9938, 0dFFF8000000000000, %fd9938, %p5607;

BB6_5445:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8256}, %fd19;
	}
	and.b32  	%r218, %r8256, 2146435072;
	setp.ne.s32	%p5610, %r218, 2146435072;
	@%p5610 bra 	BB6_5446;

	setp.gtu.f64	%p5611, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd9939, %fd19;
	@%p5611 bra 	BB6_5455;

	and.b32  	%r8257, %r217, 2147483647;
	setp.ne.s32	%p5612, %r8257, 2146435072;
	@%p5612 bra 	BB6_5450;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8258, %temp}, %fd7735;
	}
	setp.eq.s32	%p5613, %r8258, 0;
	@%p5613 bra 	BB6_5454;
	bra.uni 	BB6_5450;

BB6_5454:
	setp.eq.f64	%p5616, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5617, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8267, 2146435072, 0, %p5617;
	xor.b32  	%r8268, %r8267, 2146435072;
	setp.lt.s32	%p5618, %r217, 0;
	selp.b32	%r8269, %r8268, %r8267, %p5618;
	selp.b32	%r8270, 1072693248, %r8269, %p5616;
	mov.u32 	%r8271, 0;
	mov.b64 	%fd9939, {%r8271, %r8270};
	bra.uni 	BB6_5455;

BB6_5446:
	mov.f64 	%fd9939, %fd9938;

BB6_5455:
	selp.f64	%fd3657, 0d3FF0000000000000, %fd9939, %p5551;
	mul.f64 	%fd7739, %fd3657, 0dC1C634C400000000;
	fma.rn.f64 	%fd7740, %fd3636, 0d41D634C400000000, %fd7739;
	fma.rn.f64 	%fd7741, %fd3614, 0dC1CD9BB000000000, %fd7740;
	add.f64 	%fd3658, %fd29, %fd7741;
	mov.f64 	%fd7742, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd7742;
	}
	bfe.u32 	%r8272, %r219, 20, 11;
	add.s32 	%r8273, %r8272, -1012;
	mov.u64 	%rd265, 4620693217682128896;
	shl.b64 	%rd101, %rd265, %r8273;
	setp.eq.s64	%p5620, %rd101, -9223372036854775808;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7742;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9941, [retval0+0];
	
	//{
	}// Callseq End 152
	and.pred  	%p155, %p5503, %p5620;
	@!%p155 bra 	BB6_5457;
	bra.uni 	BB6_5456;

BB6_5456:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8274}, %fd9941;
	}
	xor.b32  	%r8275, %r8274, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8276, %temp}, %fd9941;
	}
	mov.b64 	%fd9941, {%r8276, %r8275};

BB6_5457:
	@%p5504 bra 	BB6_5460;
	bra.uni 	BB6_5458;

BB6_5460:
	selp.b32	%r8277, %r208, 0, %p5620;
	or.b32  	%r8278, %r8277, 2146435072;
	setp.lt.s32	%p5626, %r219, 0;
	selp.b32	%r8279, %r8278, %r8277, %p5626;
	mov.u32 	%r8280, 0;
	mov.b64 	%fd9941, {%r8280, %r8279};
	bra.uni 	BB6_5461;

BB6_5458:
	setp.gt.s32	%p5623, %r208, -1;
	@%p5623 bra 	BB6_5461;

	cvt.rzi.f64.f64	%fd7744, %fd7742;
	setp.neu.f64	%p5624, %fd7744, 0d4020000000000000;
	selp.f64	%fd9941, 0dFFF8000000000000, %fd9941, %p5624;

BB6_5461:
	add.f64 	%fd9942, %fd3057, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8281}, %fd9942;
	}
	and.b32  	%r8282, %r8281, 2146435072;
	setp.ne.s32	%p5627, %r8282, 2146435072;
	@%p5627 bra 	BB6_5462;

	setp.gtu.f64	%p5628, %fd3582, 0d7FF0000000000000;
	@%p5628 bra 	BB6_5471;

	and.b32  	%r8283, %r219, 2147483647;
	setp.ne.s32	%p5629, %r8283, 2146435072;
	@%p5629 bra 	BB6_5466;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8284, %temp}, %fd7742;
	}
	setp.eq.s32	%p5630, %r8284, 0;
	@%p5630 bra 	BB6_5470;
	bra.uni 	BB6_5466;

BB6_5470:
	setp.gt.f64	%p5633, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8293, 2146435072, 0, %p5633;
	xor.b32  	%r8294, %r8293, 2146435072;
	setp.lt.s32	%p5634, %r219, 0;
	selp.b32	%r8295, %r8294, %r8293, %p5634;
	setp.eq.f64	%p5635, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8296, 1072693248, %r8295, %p5635;
	mov.u32 	%r8297, 0;
	mov.b64 	%fd9942, {%r8297, %r8296};
	bra.uni 	BB6_5471;

BB6_5462:
	mov.f64 	%fd9942, %fd9941;

BB6_5471:
	selp.f64	%fd7746, 0d3FF0000000000000, %fd9942, %p5534;
	add.f64 	%fd7747, %fd3658, 0dC170EB4000000000;
	fma.rn.f64 	%fd3669, %fd7747, %fd7746, %fd3647;
	mov.f64 	%fd7748, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd7748;
	}
	bfe.u32 	%r8298, %r220, 20, 11;
	add.s32 	%r8299, %r8298, -1012;
	mov.u64 	%rd266, 4617315517961601024;
	shl.b64 	%rd102, %rd266, %r8299;
	setp.eq.s64	%p5637, %rd102, -9223372036854775808;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7748;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10004, [retval0+0];
	
	//{
	}// Callseq End 153
	and.pred  	%p156, %p5535, %p5637;
	mov.f64 	%fd9944, %fd10004;
	@!%p156 bra 	BB6_5473;
	bra.uni 	BB6_5472;

BB6_5472:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8300}, %fd10004;
	}
	xor.b32  	%r8301, %r8300, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8302, %temp}, %fd10004;
	}
	mov.b64 	%fd9944, {%r8302, %r8301};

BB6_5473:
	@%p5537 bra 	BB6_5476;
	bra.uni 	BB6_5474;

BB6_5476:
	selp.b32	%r8303, %r211, 0, %p5637;
	or.b32  	%r8304, %r8303, 2146435072;
	setp.lt.s32	%p5643, %r220, 0;
	selp.b32	%r8305, %r8304, %r8303, %p5643;
	mov.u32 	%r8306, 0;
	mov.b64 	%fd9944, {%r8306, %r8305};
	bra.uni 	BB6_5477;

BB6_5474:
	setp.gt.s32	%p5640, %r211, -1;
	@%p5640 bra 	BB6_5477;

	cvt.rzi.f64.f64	%fd7750, %fd7748;
	setp.neu.f64	%p5641, %fd7750, 0d4014000000000000;
	selp.f64	%fd9944, 0dFFF8000000000000, %fd9944, %p5641;

BB6_5477:
	add.f64 	%fd7751, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8307}, %fd7751;
	}
	and.b32  	%r221, %r8307, 2146435072;
	setp.ne.s32	%p5644, %r221, 2146435072;
	@%p5644 bra 	BB6_5478;

	setp.gtu.f64	%p5645, %fd3604, 0d7FF0000000000000;
	add.f64 	%fd9945, %fd7, 0d4014000000000000;
	@%p5645 bra 	BB6_5487;

	and.b32  	%r8308, %r220, 2147483647;
	setp.ne.s32	%p5646, %r8308, 2146435072;
	@%p5646 bra 	BB6_5482;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8309, %temp}, %fd7748;
	}
	setp.eq.s32	%p5647, %r8309, 0;
	@%p5647 bra 	BB6_5486;
	bra.uni 	BB6_5482;

BB6_5486:
	setp.eq.f64	%p5650, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5651, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8318, 2146435072, 0, %p5651;
	xor.b32  	%r8319, %r8318, 2146435072;
	setp.lt.s32	%p5652, %r220, 0;
	selp.b32	%r8320, %r8319, %r8318, %p5652;
	selp.b32	%r8321, 1072693248, %r8320, %p5650;
	mov.u32 	%r8322, 0;
	mov.b64 	%fd9945, {%r8322, %r8321};
	bra.uni 	BB6_5487;

BB6_5478:
	mov.f64 	%fd9945, %fd9944;

BB6_5487:
	selp.f64	%fd3680, 0d3FF0000000000000, %fd9945, %p5551;
	mov.f64 	%fd7753, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd7753;
	}
	bfe.u32 	%r8323, %r222, 20, 11;
	add.s32 	%r8324, %r8323, -1012;
	mov.u64 	%rd267, 4619567317775286272;
	shl.b64 	%rd103, %rd267, %r8324;
	setp.eq.s64	%p5654, %rd103, -9223372036854775808;
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7753;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9947, [retval0+0];
	
	//{
	}// Callseq End 154
	and.pred  	%p157, %p5503, %p5654;
	@!%p157 bra 	BB6_5489;
	bra.uni 	BB6_5488;

BB6_5488:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8325}, %fd9947;
	}
	xor.b32  	%r8326, %r8325, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8327, %temp}, %fd9947;
	}
	mov.b64 	%fd9947, {%r8327, %r8326};

BB6_5489:
	@%p5504 bra 	BB6_5492;
	bra.uni 	BB6_5490;

BB6_5492:
	selp.b32	%r8328, %r208, 0, %p5654;
	or.b32  	%r8329, %r8328, 2146435072;
	setp.lt.s32	%p5660, %r222, 0;
	selp.b32	%r8330, %r8329, %r8328, %p5660;
	mov.u32 	%r8331, 0;
	mov.b64 	%fd9947, {%r8331, %r8330};
	bra.uni 	BB6_5493;

BB6_5490:
	setp.gt.s32	%p5657, %r208, -1;
	@%p5657 bra 	BB6_5493;

	cvt.rzi.f64.f64	%fd7755, %fd7753;
	setp.neu.f64	%p5658, %fd7755, 0d401C000000000000;
	selp.f64	%fd9947, 0dFFF8000000000000, %fd9947, %p5658;

BB6_5493:
	add.f64 	%fd9948, %fd3057, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8332}, %fd9948;
	}
	and.b32  	%r8333, %r8332, 2146435072;
	setp.ne.s32	%p5661, %r8333, 2146435072;
	@%p5661 bra 	BB6_5494;

	setp.gtu.f64	%p5662, %fd3582, 0d7FF0000000000000;
	@%p5662 bra 	BB6_5503;

	and.b32  	%r8334, %r222, 2147483647;
	setp.ne.s32	%p5663, %r8334, 2146435072;
	@%p5663 bra 	BB6_5498;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8335, %temp}, %fd7753;
	}
	setp.eq.s32	%p5664, %r8335, 0;
	@%p5664 bra 	BB6_5502;
	bra.uni 	BB6_5498;

BB6_5502:
	setp.gt.f64	%p5667, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8344, 2146435072, 0, %p5667;
	xor.b32  	%r8345, %r8344, 2146435072;
	setp.lt.s32	%p5668, %r222, 0;
	selp.b32	%r8346, %r8345, %r8344, %p5668;
	setp.eq.f64	%p5669, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8347, 1072693248, %r8346, %p5669;
	mov.u32 	%r8348, 0;
	mov.b64 	%fd9948, {%r8348, %r8347};
	bra.uni 	BB6_5503;

BB6_5494:
	mov.f64 	%fd9948, %fd9947;

BB6_5503:
	selp.f64	%fd7757, 0d3FF0000000000000, %fd9948, %p5534;
	mul.f64 	%fd7758, %fd3657, 0dC1E308A800000000;
	fma.rn.f64 	%fd7759, %fd3680, 0d41CE744000000000, %fd7758;
	fma.rn.f64 	%fd7760, %fd3636, 0d41E0EB4000000000, %fd7759;
	fma.rn.f64 	%fd7761, %fd3614, 0dC1C960E000000000, %fd7760;
	sub.f64 	%fd7762, %fd7761, %fd30;
	add.f64 	%fd7763, %fd7762, 0dC14EF00000000000;
	fma.rn.f64 	%fd3691, %fd7763, %fd7757, %fd3669;
	mov.f64 	%fd7764, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd7764;
	}
	bfe.u32 	%r8349, %r223, 20, 11;
	add.s32 	%r8350, %r8349, -1012;
	mov.u64 	%rd268, 4618441417868443648;
	shl.b64 	%rd104, %rd268, %r8350;
	setp.eq.s64	%p5671, %rd104, -9223372036854775808;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7764;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10010, [retval0+0];
	
	//{
	}// Callseq End 155
	and.pred  	%p158, %p5535, %p5671;
	mov.f64 	%fd9950, %fd10010;
	@!%p158 bra 	BB6_5505;
	bra.uni 	BB6_5504;

BB6_5504:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8351}, %fd10010;
	}
	xor.b32  	%r8352, %r8351, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8353, %temp}, %fd10010;
	}
	mov.b64 	%fd9950, {%r8353, %r8352};

BB6_5505:
	@%p5537 bra 	BB6_5508;
	bra.uni 	BB6_5506;

BB6_5508:
	selp.b32	%r8354, %r211, 0, %p5671;
	or.b32  	%r8355, %r8354, 2146435072;
	setp.lt.s32	%p5677, %r223, 0;
	selp.b32	%r8356, %r8355, %r8354, %p5677;
	mov.u32 	%r8357, 0;
	mov.b64 	%fd9950, {%r8357, %r8356};
	bra.uni 	BB6_5509;

BB6_5506:
	setp.gt.s32	%p5674, %r211, -1;
	@%p5674 bra 	BB6_5509;

	cvt.rzi.f64.f64	%fd7766, %fd7764;
	setp.neu.f64	%p5675, %fd7766, 0d4018000000000000;
	selp.f64	%fd9950, 0dFFF8000000000000, %fd9950, %p5675;

BB6_5509:
	add.f64 	%fd7767, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8358}, %fd7767;
	}
	and.b32  	%r224, %r8358, 2146435072;
	setp.ne.s32	%p5678, %r224, 2146435072;
	@%p5678 bra 	BB6_5510;

	setp.gtu.f64	%p5679, %fd3604, 0d7FF0000000000000;
	add.f64 	%fd9951, %fd7, 0d4018000000000000;
	@%p5679 bra 	BB6_5519;

	and.b32  	%r8359, %r223, 2147483647;
	setp.ne.s32	%p5680, %r8359, 2146435072;
	@%p5680 bra 	BB6_5514;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8360, %temp}, %fd7764;
	}
	setp.eq.s32	%p5681, %r8360, 0;
	@%p5681 bra 	BB6_5518;
	bra.uni 	BB6_5514;

BB6_5518:
	setp.eq.f64	%p5684, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5685, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8369, 2146435072, 0, %p5685;
	xor.b32  	%r8370, %r8369, 2146435072;
	setp.lt.s32	%p5686, %r223, 0;
	selp.b32	%r8371, %r8370, %r8369, %p5686;
	selp.b32	%r8372, 1072693248, %r8371, %p5684;
	mov.u32 	%r8373, 0;
	mov.b64 	%fd9951, {%r8373, %r8372};
	bra.uni 	BB6_5519;

BB6_5510:
	mov.f64 	%fd9951, %fd9950;

BB6_5519:
	selp.f64	%fd3702, 0d3FF0000000000000, %fd9951, %p5551;
	mul.f64 	%fd7769, %fd3702, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd7770, %fd3680, 0d41E634C400000000, %fd7769;
	fma.rn.f64 	%fd7771, %fd3657, 0dC1E8AC6800000000, %fd7770;
	fma.rn.f64 	%fd7772, %fd3636, 0d41D8AC6800000000, %fd7771;
	fma.rn.f64 	%fd7773, %fd3614, 0dC1B5261000000000, %fd7772;
	add.f64 	%fd3703, %fd31, %fd7773;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7764;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9953, [retval0+0];
	
	//{
	}// Callseq End 156
	and.pred  	%p159, %p5503, %p5671;
	@!%p159 bra 	BB6_5521;
	bra.uni 	BB6_5520;

BB6_5520:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8374}, %fd9953;
	}
	xor.b32  	%r8375, %r8374, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8376, %temp}, %fd9953;
	}
	mov.b64 	%fd9953, {%r8376, %r8375};

BB6_5521:
	@%p5504 bra 	BB6_5524;
	bra.uni 	BB6_5522;

BB6_5524:
	selp.b32	%r8377, %r208, 0, %p5671;
	or.b32  	%r8378, %r8377, 2146435072;
	setp.lt.s32	%p5694, %r223, 0;
	selp.b32	%r8379, %r8378, %r8377, %p5694;
	mov.u32 	%r8380, 0;
	mov.b64 	%fd9953, {%r8380, %r8379};
	bra.uni 	BB6_5525;

BB6_5522:
	setp.gt.s32	%p5691, %r208, -1;
	@%p5691 bra 	BB6_5525;

	mov.f64 	%fd8902, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7776, %fd8902;
	setp.neu.f64	%p5692, %fd7776, 0d4018000000000000;
	selp.f64	%fd9953, 0dFFF8000000000000, %fd9953, %p5692;

BB6_5525:
	add.f64 	%fd9954, %fd3057, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8381}, %fd9954;
	}
	and.b32  	%r8382, %r8381, 2146435072;
	setp.ne.s32	%p5695, %r8382, 2146435072;
	@%p5695 bra 	BB6_5526;

	setp.gtu.f64	%p5696, %fd3582, 0d7FF0000000000000;
	@%p5696 bra 	BB6_5535;

	and.b32  	%r8383, %r223, 2147483647;
	setp.ne.s32	%p5697, %r8383, 2146435072;
	@%p5697 bra 	BB6_5530;

	mov.f64 	%fd8901, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8384, %temp}, %fd8901;
	}
	setp.eq.s32	%p5698, %r8384, 0;
	@%p5698 bra 	BB6_5534;
	bra.uni 	BB6_5530;

BB6_5534:
	setp.gt.f64	%p5701, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8393, 2146435072, 0, %p5701;
	xor.b32  	%r8394, %r8393, 2146435072;
	setp.lt.s32	%p5702, %r223, 0;
	selp.b32	%r8395, %r8394, %r8393, %p5702;
	setp.eq.f64	%p5703, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8396, 1072693248, %r8395, %p5703;
	mov.u32 	%r8397, 0;
	mov.b64 	%fd9954, {%r8397, %r8396};
	bra.uni 	BB6_5535;

BB6_5526:
	mov.f64 	%fd9954, %fd9953;

BB6_5535:
	mov.f64 	%fd8891, 0d401C000000000000;
	selp.f64	%fd7778, 0d3FF0000000000000, %fd9954, %p5534;
	fma.rn.f64 	%fd3714, %fd3703, %fd7778, %fd3691;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10016, [retval0+0];
	
	//{
	}// Callseq End 157
	and.pred  	%p160, %p5535, %p5654;
	mov.f64 	%fd9956, %fd10016;
	@!%p160 bra 	BB6_5537;
	bra.uni 	BB6_5536;

BB6_5536:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8398}, %fd10016;
	}
	xor.b32  	%r8399, %r8398, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8400, %temp}, %fd10016;
	}
	mov.b64 	%fd9956, {%r8400, %r8399};

BB6_5537:
	@%p5537 bra 	BB6_5540;
	bra.uni 	BB6_5538;

BB6_5540:
	selp.b32	%r8401, %r211, 0, %p5654;
	or.b32  	%r8402, %r8401, 2146435072;
	setp.lt.s32	%p5711, %r222, 0;
	selp.b32	%r8403, %r8402, %r8401, %p5711;
	mov.u32 	%r8404, 0;
	mov.b64 	%fd9956, {%r8404, %r8403};
	bra.uni 	BB6_5541;

BB6_5538:
	setp.gt.s32	%p5708, %r211, -1;
	@%p5708 bra 	BB6_5541;

	mov.f64 	%fd8900, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7781, %fd8900;
	setp.neu.f64	%p5709, %fd7781, 0d401C000000000000;
	selp.f64	%fd9956, 0dFFF8000000000000, %fd9956, %p5709;

BB6_5541:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8405}, %fd4756;
	}
	and.b32  	%r225, %r8405, 2146435072;
	setp.ne.s32	%p5712, %r225, 2146435072;
	@%p5712 bra 	BB6_5542;

	setp.gtu.f64	%p5713, %fd3604, 0d7FF0000000000000;
	add.f64 	%fd9957, %fd7, 0d401C000000000000;
	@%p5713 bra 	BB6_5551;

	and.b32  	%r8406, %r222, 2147483647;
	setp.ne.s32	%p5714, %r8406, 2146435072;
	@%p5714 bra 	BB6_5546;

	mov.f64 	%fd8899, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8407, %temp}, %fd8899;
	}
	setp.eq.s32	%p5715, %r8407, 0;
	@%p5715 bra 	BB6_5550;
	bra.uni 	BB6_5546;

BB6_5550:
	setp.eq.f64	%p5718, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5719, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8416, 2146435072, 0, %p5719;
	xor.b32  	%r8417, %r8416, 2146435072;
	setp.lt.s32	%p5720, %r222, 0;
	selp.b32	%r8418, %r8417, %r8416, %p5720;
	selp.b32	%r8419, 1072693248, %r8418, %p5718;
	mov.u32 	%r8420, 0;
	mov.b64 	%fd9957, {%r8420, %r8419};
	bra.uni 	BB6_5551;

BB6_5542:
	mov.f64 	%fd9957, %fd9956;

BB6_5551:
	mov.f64 	%fd8892, 0d4014000000000000;
	selp.f64	%fd3725, 0d3FF0000000000000, %fd9957, %p5551;
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9959, [retval0+0];
	
	//{
	}// Callseq End 158
	and.pred  	%p161, %p5503, %p5637;
	@!%p161 bra 	BB6_5553;
	bra.uni 	BB6_5552;

BB6_5552:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8421}, %fd9959;
	}
	xor.b32  	%r8422, %r8421, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8423, %temp}, %fd9959;
	}
	mov.b64 	%fd9959, {%r8423, %r8422};

BB6_5553:
	@%p5504 bra 	BB6_5556;
	bra.uni 	BB6_5554;

BB6_5556:
	selp.b32	%r8424, %r208, 0, %p5637;
	or.b32  	%r8425, %r8424, 2146435072;
	setp.lt.s32	%p5728, %r220, 0;
	selp.b32	%r8426, %r8425, %r8424, %p5728;
	mov.u32 	%r8427, 0;
	mov.b64 	%fd9959, {%r8427, %r8426};
	bra.uni 	BB6_5557;

BB6_5554:
	setp.gt.s32	%p5725, %r208, -1;
	@%p5725 bra 	BB6_5557;

	mov.f64 	%fd8898, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd7786, %fd8898;
	setp.neu.f64	%p5726, %fd7786, 0d4014000000000000;
	selp.f64	%fd9959, 0dFFF8000000000000, %fd9959, %p5726;

BB6_5557:
	add.f64 	%fd9960, %fd3057, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8428}, %fd9960;
	}
	and.b32  	%r8429, %r8428, 2146435072;
	setp.ne.s32	%p5729, %r8429, 2146435072;
	@%p5729 bra 	BB6_5558;

	setp.gtu.f64	%p5730, %fd3582, 0d7FF0000000000000;
	@%p5730 bra 	BB6_5567;

	and.b32  	%r8430, %r220, 2147483647;
	setp.ne.s32	%p5731, %r8430, 2146435072;
	@%p5731 bra 	BB6_5562;

	mov.f64 	%fd8897, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8431, %temp}, %fd8897;
	}
	setp.eq.s32	%p5732, %r8431, 0;
	@%p5732 bra 	BB6_5566;
	bra.uni 	BB6_5562;

BB6_5566:
	setp.gt.f64	%p5735, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8440, 2146435072, 0, %p5735;
	xor.b32  	%r8441, %r8440, 2146435072;
	setp.lt.s32	%p5736, %r220, 0;
	selp.b32	%r8442, %r8441, %r8440, %p5736;
	setp.eq.f64	%p5737, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8443, 1072693248, %r8442, %p5737;
	mov.u32 	%r8444, 0;
	mov.b64 	%fd9960, {%r8444, %r8443};
	bra.uni 	BB6_5567;

BB6_5558:
	mov.f64 	%fd9960, %fd9959;

BB6_5567:
	mov.f64 	%fd8893, 0d4020000000000000;
	selp.f64	%fd7788, 0d3FF0000000000000, %fd9960, %p5534;
	mul.f64 	%fd7789, %fd3702, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd7790, %fd3725, 0d41C44D8000000000, %fd7789;
	fma.rn.f64 	%fd7791, %fd3680, 0d41E7AFC000000000, %fd7790;
	fma.rn.f64 	%fd7792, %fd3657, 0dC1DD9BB000000000, %fd7791;
	fma.rn.f64 	%fd7793, %fd3636, 0d41C0EB4000000000, %fd7792;
	fma.rn.f64 	%fd7794, %fd3614, 0dC18B120000000000, %fd7793;
	fma.rn.f64 	%fd3736, %fd7794, %fd7788, %fd3714;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8893;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10022, [retval0+0];
	
	//{
	}// Callseq End 159
	and.pred  	%p162, %p5535, %p5620;
	mov.f64 	%fd9962, %fd10022;
	@!%p162 bra 	BB6_5569;
	bra.uni 	BB6_5568;

BB6_5568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8445}, %fd10022;
	}
	xor.b32  	%r8446, %r8445, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8447, %temp}, %fd10022;
	}
	mov.b64 	%fd9962, {%r8447, %r8446};

BB6_5569:
	@%p5537 bra 	BB6_5572;
	bra.uni 	BB6_5570;

BB6_5572:
	selp.b32	%r8448, %r211, 0, %p5620;
	or.b32  	%r8449, %r8448, 2146435072;
	setp.lt.s32	%p5745, %r219, 0;
	selp.b32	%r8450, %r8449, %r8448, %p5745;
	mov.u32 	%r8451, 0;
	mov.b64 	%fd9962, {%r8451, %r8450};
	bra.uni 	BB6_5573;

BB6_5570:
	setp.gt.s32	%p5742, %r211, -1;
	@%p5742 bra 	BB6_5573;

	mov.f64 	%fd8896, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd7797, %fd8896;
	setp.neu.f64	%p5743, %fd7797, 0d4020000000000000;
	selp.f64	%fd9962, 0dFFF8000000000000, %fd9962, %p5743;

BB6_5573:
	add.f64 	%fd7798, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8452}, %fd7798;
	}
	and.b32  	%r226, %r8452, 2146435072;
	setp.ne.s32	%p5746, %r226, 2146435072;
	@%p5746 bra 	BB6_5574;

	setp.gtu.f64	%p5747, %fd3604, 0d7FF0000000000000;
	add.f64 	%fd9963, %fd7, 0d4020000000000000;
	@%p5747 bra 	BB6_5583;

	and.b32  	%r8453, %r219, 2147483647;
	setp.ne.s32	%p5748, %r8453, 2146435072;
	@%p5748 bra 	BB6_5578;

	mov.f64 	%fd8895, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8454, %temp}, %fd8895;
	}
	setp.eq.s32	%p5749, %r8454, 0;
	@%p5749 bra 	BB6_5582;
	bra.uni 	BB6_5578;

BB6_5582:
	setp.eq.f64	%p5752, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5753, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8463, 2146435072, 0, %p5753;
	xor.b32  	%r8464, %r8463, 2146435072;
	setp.lt.s32	%p5754, %r219, 0;
	selp.b32	%r8465, %r8464, %r8463, %p5754;
	selp.b32	%r8466, 1072693248, %r8465, %p5752;
	mov.u32 	%r8467, 0;
	mov.b64 	%fd9963, {%r8467, %r8466};
	bra.uni 	BB6_5583;

BB6_5574:
	mov.f64 	%fd9963, %fd9962;

BB6_5583:
	mov.f64 	%fd8894, 0d4010000000000000;
	selp.f64	%fd3747, 0d3FF0000000000000, %fd9963, %p5551;
	mul.f64 	%fd7800, %fd3747, 0dC1B308A800000000;
	fma.rn.f64 	%fd7801, %fd3725, 0d41D308A800000000, %fd7800;
	fma.rn.f64 	%fd7802, %fd3702, 0dC1DD9BB000000000, %fd7801;
	fma.rn.f64 	%fd7803, %fd3680, 0d41D634C400000000, %fd7802;
	fma.rn.f64 	%fd7804, %fd3657, 0dC1BFB91800000000, %fd7803;
	fma.rn.f64 	%fd3748, %fd3636, 0d4190EB4000000000, %fd7804;
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8894;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9965, [retval0+0];
	
	//{
	}// Callseq End 160
	and.pred  	%p163, %p5503, %p5603;
	@!%p163 bra 	BB6_5585;
	bra.uni 	BB6_5584;

BB6_5584:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8468}, %fd9965;
	}
	xor.b32  	%r8469, %r8468, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8470, %temp}, %fd9965;
	}
	mov.b64 	%fd9965, {%r8470, %r8469};

BB6_5585:
	@%p5504 bra 	BB6_5588;
	bra.uni 	BB6_5586;

BB6_5588:
	selp.b32	%r8471, %r208, 0, %p5603;
	or.b32  	%r8472, %r8471, 2146435072;
	setp.lt.s32	%p5762, %r217, 0;
	selp.b32	%r8473, %r8472, %r8471, %p5762;
	mov.u32 	%r8474, 0;
	mov.b64 	%fd9965, {%r8474, %r8473};
	bra.uni 	BB6_5589;

BB6_5586:
	setp.gt.s32	%p5759, %r208, -1;
	@%p5759 bra 	BB6_5589;

	mov.f64 	%fd8880, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd7807, %fd8880;
	setp.neu.f64	%p5760, %fd7807, 0d4010000000000000;
	selp.f64	%fd9965, 0dFFF8000000000000, %fd9965, %p5760;

BB6_5589:
	add.f64 	%fd9966, %fd3057, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8475}, %fd9966;
	}
	and.b32  	%r8476, %r8475, 2146435072;
	setp.ne.s32	%p5763, %r8476, 2146435072;
	@%p5763 bra 	BB6_5590;

	setp.gtu.f64	%p5764, %fd3582, 0d7FF0000000000000;
	@%p5764 bra 	BB6_5599;

	and.b32  	%r8477, %r217, 2147483647;
	setp.ne.s32	%p5765, %r8477, 2146435072;
	@%p5765 bra 	BB6_5594;

	mov.f64 	%fd8879, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8478, %temp}, %fd8879;
	}
	setp.eq.s32	%p5766, %r8478, 0;
	@%p5766 bra 	BB6_5598;
	bra.uni 	BB6_5594;

BB6_5598:
	setp.gt.f64	%p5769, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8487, 2146435072, 0, %p5769;
	xor.b32  	%r8488, %r8487, 2146435072;
	setp.lt.s32	%p5770, %r217, 0;
	selp.b32	%r8489, %r8488, %r8487, %p5770;
	setp.eq.f64	%p5771, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8490, 1072693248, %r8489, %p5771;
	mov.u32 	%r8491, 0;
	mov.b64 	%fd9966, {%r8491, %r8490};
	bra.uni 	BB6_5599;

BB6_5590:
	mov.f64 	%fd9966, %fd9965;

BB6_5599:
	mov.f64 	%fd8826, 0d4022000000000000;
	selp.f64	%fd7809, 0d3FF0000000000000, %fd9966, %p5534;
	fma.rn.f64 	%fd3759, %fd3748, %fd7809, %fd3736;
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8826;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10028, [retval0+0];
	
	//{
	}// Callseq End 161
	and.pred  	%p164, %p5535, %p5586;
	mov.f64 	%fd9968, %fd10028;
	@!%p164 bra 	BB6_5601;
	bra.uni 	BB6_5600;

BB6_5600:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8492}, %fd10028;
	}
	xor.b32  	%r8493, %r8492, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8494, %temp}, %fd10028;
	}
	mov.b64 	%fd9968, {%r8494, %r8493};

BB6_5601:
	@%p5537 bra 	BB6_5604;
	bra.uni 	BB6_5602;

BB6_5604:
	selp.b32	%r8495, %r211, 0, %p5586;
	or.b32  	%r8496, %r8495, 2146435072;
	setp.lt.s32	%p5779, %r216, 0;
	selp.b32	%r8497, %r8496, %r8495, %p5779;
	mov.u32 	%r8498, 0;
	mov.b64 	%fd9968, {%r8498, %r8497};
	bra.uni 	BB6_5605;

BB6_5602:
	setp.gt.s32	%p5776, %r211, -1;
	@%p5776 bra 	BB6_5605;

	mov.f64 	%fd8878, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd7812, %fd8878;
	setp.neu.f64	%p5777, %fd7812, 0d4022000000000000;
	selp.f64	%fd9968, 0dFFF8000000000000, %fd9968, %p5777;

BB6_5605:
	add.f64 	%fd7813, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8499}, %fd7813;
	}
	and.b32  	%r227, %r8499, 2146435072;
	setp.ne.s32	%p5780, %r227, 2146435072;
	@%p5780 bra 	BB6_5606;

	setp.gtu.f64	%p5781, %fd3604, 0d7FF0000000000000;
	add.f64 	%fd9969, %fd7, 0d4022000000000000;
	@%p5781 bra 	BB6_5615;

	and.b32  	%r8500, %r216, 2147483647;
	setp.ne.s32	%p5782, %r8500, 2146435072;
	@%p5782 bra 	BB6_5610;

	mov.f64 	%fd8877, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8501, %temp}, %fd8877;
	}
	setp.eq.s32	%p5783, %r8501, 0;
	@%p5783 bra 	BB6_5614;
	bra.uni 	BB6_5610;

BB6_5614:
	setp.eq.f64	%p5786, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5787, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8510, 2146435072, 0, %p5787;
	xor.b32  	%r8511, %r8510, 2146435072;
	setp.lt.s32	%p5788, %r216, 0;
	selp.b32	%r8512, %r8511, %r8510, %p5788;
	selp.b32	%r8513, 1072693248, %r8512, %p5786;
	mov.u32 	%r8514, 0;
	mov.b64 	%fd9969, {%r8514, %r8513};
	bra.uni 	BB6_5615;

BB6_5606:
	mov.f64 	%fd9969, %fd9968;

BB6_5615:
	selp.f64	%fd3770, 0d3FF0000000000000, %fd9969, %p5551;
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7649;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9971, [retval0+0];
	
	//{
	}// Callseq End 162
	and.pred  	%p165, %p5503, %p5569;
	@!%p165 bra 	BB6_5617;
	bra.uni 	BB6_5616;

BB6_5616:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8515}, %fd9971;
	}
	xor.b32  	%r8516, %r8515, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8517, %temp}, %fd9971;
	}
	mov.b64 	%fd9971, {%r8517, %r8516};

BB6_5617:
	@%p5504 bra 	BB6_5620;
	bra.uni 	BB6_5618;

BB6_5620:
	selp.b32	%r8518, %r208, 0, %p5569;
	or.b32  	%r8519, %r8518, 2146435072;
	setp.lt.s32	%p5796, %r214, 0;
	selp.b32	%r8520, %r8519, %r8518, %p5796;
	mov.u32 	%r8521, 0;
	mov.b64 	%fd9971, {%r8521, %r8520};
	bra.uni 	BB6_5621;

BB6_5618:
	setp.gt.s32	%p5793, %r208, -1;
	@%p5793 bra 	BB6_5621;

	cvt.rzi.f64.f64	%fd7817, %fd7649;
	setp.neu.f64	%p5794, %fd7817, 0d4008000000000000;
	selp.f64	%fd9971, 0dFFF8000000000000, %fd9971, %p5794;

BB6_5621:
	add.f64 	%fd9972, %fd3057, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8522}, %fd9972;
	}
	and.b32  	%r8523, %r8522, 2146435072;
	setp.ne.s32	%p5797, %r8523, 2146435072;
	@%p5797 bra 	BB6_5622;

	setp.gtu.f64	%p5798, %fd3582, 0d7FF0000000000000;
	@%p5798 bra 	BB6_5631;

	and.b32  	%r8524, %r214, 2147483647;
	setp.ne.s32	%p5799, %r8524, 2146435072;
	@%p5799 bra 	BB6_5626;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8525, %temp}, %fd7649;
	}
	setp.eq.s32	%p5800, %r8525, 0;
	@%p5800 bra 	BB6_5630;
	bra.uni 	BB6_5626;

BB6_5630:
	setp.gt.f64	%p5803, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8534, 2146435072, 0, %p5803;
	xor.b32  	%r8535, %r8534, 2146435072;
	setp.lt.s32	%p5804, %r214, 0;
	selp.b32	%r8536, %r8535, %r8534, %p5804;
	setp.eq.f64	%p5805, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8537, 1072693248, %r8536, %p5805;
	mov.u32 	%r8538, 0;
	mov.b64 	%fd9972, {%r8538, %r8537};
	bra.uni 	BB6_5631;

BB6_5622:
	mov.f64 	%fd9972, %fd9971;

BB6_5631:
	mov.f64 	%fd8827, 0d4024000000000000;
	selp.f64	%fd7819, 0d3FF0000000000000, %fd9972, %p5534;
	mul.f64 	%fd7820, %fd3747, 0dC1B960E000000000;
	fma.rn.f64 	%fd7821, %fd3770, 0d41968F0000000000, %fd7820;
	fma.rn.f64 	%fd7822, %fd3725, 0d41C68F0000000000, %fd7821;
	fma.rn.f64 	%fd7823, %fd3702, 0dC1C3BD2000000000, %fd7822;
	fma.rn.f64 	%fd7824, %fd3680, 0d41B0EB4000000000, %fd7823;
	fma.rn.f64 	%fd7825, %fd3657, 0dC1868F0000000000, %fd7824;
	fma.rn.f64 	%fd3781, %fd7825, %fd7819, %fd3759;
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8827;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10034, [retval0+0];
	
	//{
	}// Callseq End 163
	and.pred  	%p166, %p5535, %p5552;
	mov.f64 	%fd9974, %fd10034;
	@!%p166 bra 	BB6_5633;
	bra.uni 	BB6_5632;

BB6_5632:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8539}, %fd10034;
	}
	xor.b32  	%r8540, %r8539, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8541, %temp}, %fd10034;
	}
	mov.b64 	%fd9974, {%r8541, %r8540};

BB6_5633:
	@%p5537 bra 	BB6_5636;
	bra.uni 	BB6_5634;

BB6_5636:
	selp.b32	%r8542, %r211, 0, %p5552;
	or.b32  	%r8543, %r8542, 2146435072;
	setp.lt.s32	%p5813, %r213, 0;
	selp.b32	%r8544, %r8543, %r8542, %p5813;
	mov.u32 	%r8545, 0;
	mov.b64 	%fd9974, {%r8545, %r8544};
	bra.uni 	BB6_5637;

BB6_5634:
	setp.gt.s32	%p5810, %r211, -1;
	@%p5810 bra 	BB6_5637;

	mov.f64 	%fd8876, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd7828, %fd8876;
	setp.neu.f64	%p5811, %fd7828, 0d4024000000000000;
	selp.f64	%fd9974, 0dFFF8000000000000, %fd9974, %p5811;

BB6_5637:
	add.f64 	%fd7829, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8546}, %fd7829;
	}
	and.b32  	%r228, %r8546, 2146435072;
	setp.ne.s32	%p5814, %r228, 2146435072;
	@%p5814 bra 	BB6_5638;

	setp.gtu.f64	%p5815, %fd3604, 0d7FF0000000000000;
	add.f64 	%fd9975, %fd7, 0d4024000000000000;
	@%p5815 bra 	BB6_5647;

	and.b32  	%r8547, %r213, 2147483647;
	setp.ne.s32	%p5816, %r8547, 2146435072;
	@%p5816 bra 	BB6_5642;

	mov.f64 	%fd8875, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8548, %temp}, %fd8875;
	}
	setp.eq.s32	%p5817, %r8548, 0;
	@%p5817 bra 	BB6_5646;
	bra.uni 	BB6_5642;

BB6_5646:
	setp.eq.f64	%p5820, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5821, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8557, 2146435072, 0, %p5821;
	xor.b32  	%r8558, %r8557, 2146435072;
	setp.lt.s32	%p5822, %r213, 0;
	selp.b32	%r8559, %r8558, %r8557, %p5822;
	selp.b32	%r8560, 1072693248, %r8559, %p5820;
	mov.u32 	%r8561, 0;
	mov.b64 	%fd9975, {%r8561, %r8560};
	bra.uni 	BB6_5647;

BB6_5638:
	mov.f64 	%fd9975, %fd9974;

BB6_5647:
	mul.f64 	%fd7831, %fd9975, 0dC16B120000000000;
	selp.f64	%fd7832, 0dC16B120000000000, %fd7831, %p5551;
	fma.rn.f64 	%fd7833, %fd3770, 0d4190EB4000000000, %fd7832;
	fma.rn.f64 	%fd7834, %fd3747, 0dC1A0EB4000000000, %fd7833;
	fma.rn.f64 	%fd7835, %fd3725, 0d41A0EB4000000000, %fd7834;
	fma.rn.f64 	%fd7836, %fd3702, 0dC190EB4000000000, %fd7835;
	fma.rn.f64 	%fd3792, %fd3680, 0d416B120000000000, %fd7836;
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3582;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9977, [retval0+0];
	
	//{
	}// Callseq End 164
	and.pred  	%p167, %p5503, %p4449;
	@!%p167 bra 	BB6_5649;
	bra.uni 	BB6_5648;

BB6_5648:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8562}, %fd9977;
	}
	xor.b32  	%r8563, %r8562, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8564, %temp}, %fd9977;
	}
	mov.b64 	%fd9977, {%r8564, %r8563};

BB6_5649:
	@%p5504 bra 	BB6_5652;
	bra.uni 	BB6_5650;

BB6_5652:
	selp.b32	%r8565, %r208, 0, %p4449;
	or.b32  	%r8566, %r8565, 2146435072;
	setp.lt.s32	%p5830, %r160, 0;
	selp.b32	%r8567, %r8566, %r8565, %p5830;
	mov.u32 	%r8568, 0;
	mov.b64 	%fd9977, {%r8568, %r8567};
	bra.uni 	BB6_5653;

BB6_5650:
	setp.gt.s32	%p5827, %r208, -1;
	@%p5827 bra 	BB6_5653;

	cvt.rzi.f64.f64	%fd7839, %fd7287;
	setp.neu.f64	%p5828, %fd7839, 0d4000000000000000;
	selp.f64	%fd9977, 0dFFF8000000000000, %fd9977, %p5828;

BB6_5653:
	add.f64 	%fd9978, %fd3057, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8569}, %fd9978;
	}
	and.b32  	%r8570, %r8569, 2146435072;
	setp.ne.s32	%p5831, %r8570, 2146435072;
	@%p5831 bra 	BB6_5654;

	setp.gtu.f64	%p5832, %fd3582, 0d7FF0000000000000;
	@%p5832 bra 	BB6_5663;

	and.b32  	%r8571, %r160, 2147483647;
	setp.ne.s32	%p5833, %r8571, 2146435072;
	@%p5833 bra 	BB6_5658;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8572, %temp}, %fd7287;
	}
	setp.eq.s32	%p5834, %r8572, 0;
	@%p5834 bra 	BB6_5662;
	bra.uni 	BB6_5658;

BB6_5662:
	setp.gt.f64	%p5837, %fd3582, 0d3FF0000000000000;
	selp.b32	%r8581, 2146435072, 0, %p5837;
	xor.b32  	%r8582, %r8581, 2146435072;
	setp.lt.s32	%p5838, %r160, 0;
	selp.b32	%r8583, %r8582, %r8581, %p5838;
	setp.eq.f64	%p5839, %fd3057, 0dBFF0000000000000;
	selp.b32	%r8584, 1072693248, %r8583, %p5839;
	mov.u32 	%r8585, 0;
	mov.b64 	%fd9978, {%r8585, %r8584};
	bra.uni 	BB6_5663;

BB6_5654:
	mov.f64 	%fd9978, %fd9977;

BB6_5663:
	mov.f64 	%fd8828, 0d4026000000000000;
	selp.f64	%fd7841, 0d3FF0000000000000, %fd9978, %p5534;
	fma.rn.f64 	%fd3803, %fd3792, %fd7841, %fd3781;
	abs.f64 	%fd3804, %fd3056;
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8828;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9980, [retval0+0];
	
	//{
	}// Callseq End 165
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd3056;
	}
	setp.lt.s32	%p5841, %r229, 0;
	and.pred  	%p168, %p5841, %p5502;
	@!%p168 bra 	BB6_5665;
	bra.uni 	BB6_5664;

BB6_5664:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8586}, %fd9980;
	}
	xor.b32  	%r8587, %r8586, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8588, %temp}, %fd9980;
	}
	mov.b64 	%fd9980, {%r8588, %r8587};

BB6_5665:
	setp.eq.f64	%p5843, %fd3056, 0d0000000000000000;
	@%p5843 bra 	BB6_5668;
	bra.uni 	BB6_5666;

BB6_5668:
	selp.b32	%r8589, %r229, 0, %p5502;
	or.b32  	%r8590, %r8589, 2146435072;
	setp.lt.s32	%p5847, %r209, 0;
	selp.b32	%r8591, %r8590, %r8589, %p5847;
	mov.u32 	%r8592, 0;
	mov.b64 	%fd9980, {%r8592, %r8591};
	bra.uni 	BB6_5669;

BB6_5666:
	setp.gt.s32	%p5844, %r229, -1;
	@%p5844 bra 	BB6_5669;

	mov.f64 	%fd8874, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd7844, %fd8874;
	setp.neu.f64	%p5845, %fd7844, 0d4026000000000000;
	selp.f64	%fd9980, 0dFFF8000000000000, %fd9980, %p5845;

BB6_5669:
	add.f64 	%fd9981, %fd3056, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8593}, %fd9981;
	}
	and.b32  	%r8594, %r8593, 2146435072;
	setp.ne.s32	%p5848, %r8594, 2146435072;
	@%p5848 bra 	BB6_5670;

	setp.gtu.f64	%p5849, %fd3804, 0d7FF0000000000000;
	@%p5849 bra 	BB6_5679;

	and.b32  	%r8595, %r209, 2147483647;
	setp.ne.s32	%p5850, %r8595, 2146435072;
	@%p5850 bra 	BB6_5674;

	mov.f64 	%fd8873, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8596, %temp}, %fd8873;
	}
	setp.eq.s32	%p5851, %r8596, 0;
	@%p5851 bra 	BB6_5678;
	bra.uni 	BB6_5674;

BB6_5678:
	setp.gt.f64	%p5854, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8605, 2146435072, 0, %p5854;
	xor.b32  	%r8606, %r8605, 2146435072;
	setp.lt.s32	%p5855, %r209, 0;
	selp.b32	%r8607, %r8606, %r8605, %p5855;
	setp.eq.f64	%p5856, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8608, 1072693248, %r8607, %p5856;
	mov.u32 	%r8609, 0;
	mov.b64 	%fd9981, {%r8609, %r8608};
	bra.uni 	BB6_5679;

BB6_5670:
	mov.f64 	%fd9981, %fd9980;

BB6_5679:
	mov.f64 	%fd8829, 0d4028000000000000;
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8829;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9983, [retval0+0];
	
	//{
	}// Callseq End 166
	and.pred  	%p169, %p5841, %p5518;
	@!%p169 bra 	BB6_5681;
	bra.uni 	BB6_5680;

BB6_5680:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8610}, %fd9983;
	}
	xor.b32  	%r8611, %r8610, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8612, %temp}, %fd9983;
	}
	mov.b64 	%fd9983, {%r8612, %r8611};

BB6_5681:
	@%p5843 bra 	BB6_5684;
	bra.uni 	BB6_5682;

BB6_5684:
	selp.b32	%r8613, %r229, 0, %p5518;
	or.b32  	%r8614, %r8613, 2146435072;
	setp.lt.s32	%p5863, %r210, 0;
	selp.b32	%r8615, %r8614, %r8613, %p5863;
	mov.u32 	%r8616, 0;
	mov.b64 	%fd9983, {%r8616, %r8615};
	bra.uni 	BB6_5685;

BB6_5682:
	setp.gt.s32	%p5860, %r229, -1;
	@%p5860 bra 	BB6_5685;

	mov.f64 	%fd8872, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd7848, %fd8872;
	setp.neu.f64	%p5861, %fd7848, 0d4028000000000000;
	selp.f64	%fd9983, 0dFFF8000000000000, %fd9983, %p5861;

BB6_5685:
	add.f64 	%fd9984, %fd3056, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8617}, %fd9984;
	}
	and.b32  	%r8618, %r8617, 2146435072;
	setp.ne.s32	%p5864, %r8618, 2146435072;
	@%p5864 bra 	BB6_5686;

	setp.gtu.f64	%p5865, %fd3804, 0d7FF0000000000000;
	@%p5865 bra 	BB6_5695;

	and.b32  	%r8619, %r210, 2147483647;
	setp.ne.s32	%p5866, %r8619, 2146435072;
	@%p5866 bra 	BB6_5690;

	mov.f64 	%fd8871, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8620, %temp}, %fd8871;
	}
	setp.eq.s32	%p5867, %r8620, 0;
	@%p5867 bra 	BB6_5694;
	bra.uni 	BB6_5690;

BB6_5694:
	setp.gt.f64	%p5870, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8629, 2146435072, 0, %p5870;
	xor.b32  	%r8630, %r8629, 2146435072;
	setp.lt.s32	%p5871, %r210, 0;
	selp.b32	%r8631, %r8630, %r8629, %p5871;
	setp.eq.f64	%p5872, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8632, 1072693248, %r8631, %p5872;
	mov.u32 	%r8633, 0;
	mov.b64 	%fd9984, {%r8633, %r8632};
	bra.uni 	BB6_5695;

BB6_5686:
	mov.f64 	%fd9984, %fd9983;

BB6_5695:
	mul.f64 	%fd7850, %fd9984, 0dC1420C0000000000;
	setp.eq.f64	%p5873, %fd3056, 0d3FF0000000000000;
	selp.f64	%fd7851, 0dC1420C0000000000, %fd7850, %p5873;
	selp.f64	%fd7852, 0d3FF0000000000000, %fd9981, %p5873;
	fma.rn.f64 	%fd3825, %fd26, %fd7852, %fd7851;
	@!%p150 bra 	BB6_5697;
	bra.uni 	BB6_5696;

BB6_5696:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8634}, %fd9986;
	}
	xor.b32  	%r8635, %r8634, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8636, %temp}, %fd9986;
	}
	mov.b64 	%fd9986, {%r8636, %r8635};

BB6_5697:
	@%p5537 bra 	BB6_5700;
	bra.uni 	BB6_5698;

BB6_5700:
	selp.b32	%r8637, %r211, 0, %p4449;
	or.b32  	%r8638, %r8637, 2146435072;
	setp.lt.s32	%p5878, %r160, 0;
	selp.b32	%r8639, %r8638, %r8637, %p5878;
	mov.u32 	%r8640, 0;
	mov.b64 	%fd9986, {%r8640, %r8639};
	bra.uni 	BB6_5701;

BB6_5698:
	setp.gt.s32	%p5875, %r211, -1;
	@%p5875 bra 	BB6_5701;

	cvt.rzi.f64.f64	%fd7854, %fd7287;
	setp.neu.f64	%p5876, %fd7854, 0d4000000000000000;
	selp.f64	%fd9986, 0dFFF8000000000000, %fd9986, %p5876;

BB6_5701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10702}, %fd18;
	}
	and.b32  	%r10701, %r10702, 2146435072;
	setp.ne.s32	%p7273, %r10701, 2146435072;
	@%p7273 bra 	BB6_5702;

	setp.gtu.f64	%p5880, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd9987, %fd18;
	@%p5880 bra 	BB6_5711;

	and.b32  	%r8641, %r160, 2147483647;
	setp.ne.s32	%p5881, %r8641, 2146435072;
	@%p5881 bra 	BB6_5706;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8642, %temp}, %fd7287;
	}
	setp.eq.s32	%p5882, %r8642, 0;
	@%p5882 bra 	BB6_5710;
	bra.uni 	BB6_5706;

BB6_5710:
	setp.eq.f64	%p5885, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5886, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8651, 2146435072, 0, %p5886;
	xor.b32  	%r8652, %r8651, 2146435072;
	setp.lt.s32	%p5887, %r160, 0;
	selp.b32	%r8653, %r8652, %r8651, %p5887;
	selp.b32	%r8654, 1072693248, %r8653, %p5885;
	mov.u32 	%r8655, 0;
	mov.b64 	%fd9987, {%r8655, %r8654};
	bra.uni 	BB6_5711;

BB6_5702:
	mov.f64 	%fd9987, %fd9986;

BB6_5711:
	mov.f64 	%fd8830, 0d4024000000000000;
	selp.f64	%fd3834, 0d3FF0000000000000, %fd9987, %p5551;
	fma.rn.f64 	%fd3835, %fd3834, 0dC19E744000000000, %fd27;
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8830;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9989, [retval0+0];
	
	//{
	}// Callseq End 167
	and.pred  	%p170, %p5841, %p5552;
	@!%p170 bra 	BB6_5713;
	bra.uni 	BB6_5712;

BB6_5712:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8656}, %fd9989;
	}
	xor.b32  	%r8657, %r8656, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8658, %temp}, %fd9989;
	}
	mov.b64 	%fd9989, {%r8658, %r8657};

BB6_5713:
	@%p5843 bra 	BB6_5716;
	bra.uni 	BB6_5714;

BB6_5716:
	selp.b32	%r8659, %r229, 0, %p5552;
	or.b32  	%r8660, %r8659, 2146435072;
	setp.lt.s32	%p5895, %r213, 0;
	selp.b32	%r8661, %r8660, %r8659, %p5895;
	mov.u32 	%r8662, 0;
	mov.b64 	%fd9989, {%r8662, %r8661};
	bra.uni 	BB6_5717;

BB6_5714:
	setp.gt.s32	%p5892, %r229, -1;
	@%p5892 bra 	BB6_5717;

	mov.f64 	%fd8870, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd7858, %fd8870;
	setp.neu.f64	%p5893, %fd7858, 0d4024000000000000;
	selp.f64	%fd9989, 0dFFF8000000000000, %fd9989, %p5893;

BB6_5717:
	add.f64 	%fd9990, %fd3056, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8663}, %fd9990;
	}
	and.b32  	%r8664, %r8663, 2146435072;
	setp.ne.s32	%p5896, %r8664, 2146435072;
	@%p5896 bra 	BB6_5718;

	setp.gtu.f64	%p5897, %fd3804, 0d7FF0000000000000;
	@%p5897 bra 	BB6_5727;

	and.b32  	%r8665, %r213, 2147483647;
	setp.ne.s32	%p5898, %r8665, 2146435072;
	@%p5898 bra 	BB6_5722;

	mov.f64 	%fd8869, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8666, %temp}, %fd8869;
	}
	setp.eq.s32	%p5899, %r8666, 0;
	@%p5899 bra 	BB6_5726;
	bra.uni 	BB6_5722;

BB6_5726:
	setp.gt.f64	%p5902, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8675, 2146435072, 0, %p5902;
	xor.b32  	%r8676, %r8675, 2146435072;
	setp.lt.s32	%p5903, %r213, 0;
	selp.b32	%r8677, %r8676, %r8675, %p5903;
	setp.eq.f64	%p5904, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8678, 1072693248, %r8677, %p5904;
	mov.u32 	%r8679, 0;
	mov.b64 	%fd9990, {%r8679, %r8678};
	bra.uni 	BB6_5727;

BB6_5718:
	mov.f64 	%fd9990, %fd9989;

BB6_5727:
	selp.f64	%fd7860, 0d3FF0000000000000, %fd9990, %p5873;
	add.f64 	%fd7861, %fd3835, 0dC17B120000000000;
	fma.rn.f64 	%fd3846, %fd7861, %fd7860, %fd3825;
	@!%p152 bra 	BB6_5729;
	bra.uni 	BB6_5728;

BB6_5728:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8680}, %fd9992;
	}
	xor.b32  	%r8681, %r8680, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8682, %temp}, %fd9992;
	}
	mov.b64 	%fd9992, {%r8682, %r8681};

BB6_5729:
	@%p5537 bra 	BB6_5732;
	bra.uni 	BB6_5730;

BB6_5732:
	selp.b32	%r8683, %r211, 0, %p5569;
	or.b32  	%r8684, %r8683, 2146435072;
	setp.lt.s32	%p5910, %r214, 0;
	selp.b32	%r8685, %r8684, %r8683, %p5910;
	mov.u32 	%r8686, 0;
	mov.b64 	%fd9992, {%r8686, %r8685};
	bra.uni 	BB6_5733;

BB6_5730:
	setp.gt.s32	%p5907, %r211, -1;
	@%p5907 bra 	BB6_5733;

	cvt.rzi.f64.f64	%fd7863, %fd7649;
	setp.neu.f64	%p5908, %fd7863, 0d4008000000000000;
	selp.f64	%fd9992, 0dFFF8000000000000, %fd9992, %p5908;

BB6_5733:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10704}, %fd33;
	}
	and.b32  	%r10703, %r10704, 2146435072;
	setp.ne.s32	%p7274, %r10703, 2146435072;
	@%p7274 bra 	BB6_5734;

	setp.gtu.f64	%p5912, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd9993, %fd33;
	@%p5912 bra 	BB6_5743;

	and.b32  	%r8687, %r214, 2147483647;
	setp.ne.s32	%p5913, %r8687, 2146435072;
	@%p5913 bra 	BB6_5738;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8688, %temp}, %fd7649;
	}
	setp.eq.s32	%p5914, %r8688, 0;
	@%p5914 bra 	BB6_5742;
	bra.uni 	BB6_5738;

BB6_5742:
	setp.eq.f64	%p5917, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5918, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8697, 2146435072, 0, %p5918;
	xor.b32  	%r8698, %r8697, 2146435072;
	setp.lt.s32	%p5919, %r214, 0;
	selp.b32	%r8699, %r8698, %r8697, %p5919;
	selp.b32	%r8700, 1072693248, %r8699, %p5917;
	mov.u32 	%r8701, 0;
	mov.b64 	%fd9993, {%r8701, %r8700};
	bra.uni 	BB6_5743;

BB6_5734:
	mov.f64 	%fd9993, %fd9992;

BB6_5743:
	mov.f64 	%fd8831, 0d4022000000000000;
	selp.f64	%fd3855, 0d3FF0000000000000, %fd9993, %p5551;
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8831;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9995, [retval0+0];
	
	//{
	}// Callseq End 168
	and.pred  	%p171, %p5841, %p5586;
	@!%p171 bra 	BB6_5745;
	bra.uni 	BB6_5744;

BB6_5744:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8702}, %fd9995;
	}
	xor.b32  	%r8703, %r8702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8704, %temp}, %fd9995;
	}
	mov.b64 	%fd9995, {%r8704, %r8703};

BB6_5745:
	@%p5843 bra 	BB6_5748;
	bra.uni 	BB6_5746;

BB6_5748:
	selp.b32	%r8705, %r229, 0, %p5586;
	or.b32  	%r8706, %r8705, 2146435072;
	setp.lt.s32	%p5927, %r216, 0;
	selp.b32	%r8707, %r8706, %r8705, %p5927;
	mov.u32 	%r8708, 0;
	mov.b64 	%fd9995, {%r8708, %r8707};
	bra.uni 	BB6_5749;

BB6_5746:
	setp.gt.s32	%p5924, %r229, -1;
	@%p5924 bra 	BB6_5749;

	mov.f64 	%fd8868, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd7867, %fd8868;
	setp.neu.f64	%p5925, %fd7867, 0d4022000000000000;
	selp.f64	%fd9995, 0dFFF8000000000000, %fd9995, %p5925;

BB6_5749:
	add.f64 	%fd9996, %fd3056, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8709}, %fd9996;
	}
	and.b32  	%r8710, %r8709, 2146435072;
	setp.ne.s32	%p5928, %r8710, 2146435072;
	@%p5928 bra 	BB6_5750;

	setp.gtu.f64	%p5929, %fd3804, 0d7FF0000000000000;
	@%p5929 bra 	BB6_5759;

	and.b32  	%r8711, %r216, 2147483647;
	setp.ne.s32	%p5930, %r8711, 2146435072;
	@%p5930 bra 	BB6_5754;

	mov.f64 	%fd8867, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8712, %temp}, %fd8867;
	}
	setp.eq.s32	%p5931, %r8712, 0;
	@%p5931 bra 	BB6_5758;
	bra.uni 	BB6_5754;

BB6_5758:
	setp.gt.f64	%p5934, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8721, 2146435072, 0, %p5934;
	xor.b32  	%r8722, %r8721, 2146435072;
	setp.lt.s32	%p5935, %r216, 0;
	selp.b32	%r8723, %r8722, %r8721, %p5935;
	setp.eq.f64	%p5936, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8724, 1072693248, %r8723, %p5936;
	mov.u32 	%r8725, 0;
	mov.b64 	%fd9996, {%r8725, %r8724};
	bra.uni 	BB6_5759;

BB6_5750:
	mov.f64 	%fd9996, %fd9995;

BB6_5759:
	selp.f64	%fd7869, 0d3FF0000000000000, %fd9996, %p5873;
	mul.f64 	%fd7870, %fd3834, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd7871, %fd3855, 0d41B68F0000000000, %fd7870;
	sub.f64 	%fd7872, %fd7871, %fd28;
	add.f64 	%fd7873, %fd7872, 0dC17E140000000000;
	fma.rn.f64 	%fd3866, %fd7873, %fd7869, %fd3846;
	@!%p154 bra 	BB6_5761;
	bra.uni 	BB6_5760;

BB6_5760:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8726}, %fd9998;
	}
	xor.b32  	%r8727, %r8726, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8728, %temp}, %fd9998;
	}
	mov.b64 	%fd9998, {%r8728, %r8727};

BB6_5761:
	@%p5537 bra 	BB6_5764;
	bra.uni 	BB6_5762;

BB6_5764:
	selp.b32	%r8729, %r211, 0, %p5603;
	or.b32  	%r8730, %r8729, 2146435072;
	setp.lt.s32	%p5942, %r217, 0;
	selp.b32	%r8731, %r8730, %r8729, %p5942;
	mov.u32 	%r8732, 0;
	mov.b64 	%fd9998, {%r8732, %r8731};
	bra.uni 	BB6_5765;

BB6_5762:
	setp.gt.s32	%p5939, %r211, -1;
	@%p5939 bra 	BB6_5765;

	mov.f64 	%fd8866, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd7875, %fd8866;
	setp.neu.f64	%p5940, %fd7875, 0d4010000000000000;
	selp.f64	%fd9998, 0dFFF8000000000000, %fd9998, %p5940;

BB6_5765:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10706}, %fd19;
	}
	and.b32  	%r10705, %r10706, 2146435072;
	setp.ne.s32	%p7275, %r10705, 2146435072;
	@%p7275 bra 	BB6_5766;

	setp.gtu.f64	%p5944, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd9999, %fd19;
	@%p5944 bra 	BB6_5775;

	and.b32  	%r8733, %r217, 2147483647;
	setp.ne.s32	%p5945, %r8733, 2146435072;
	@%p5945 bra 	BB6_5770;

	mov.f64 	%fd8865, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8734, %temp}, %fd8865;
	}
	setp.eq.s32	%p5946, %r8734, 0;
	@%p5946 bra 	BB6_5774;
	bra.uni 	BB6_5770;

BB6_5774:
	setp.eq.f64	%p5949, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5950, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8743, 2146435072, 0, %p5950;
	xor.b32  	%r8744, %r8743, 2146435072;
	setp.lt.s32	%p5951, %r217, 0;
	selp.b32	%r8745, %r8744, %r8743, %p5951;
	selp.b32	%r8746, 1072693248, %r8745, %p5949;
	mov.u32 	%r8747, 0;
	mov.b64 	%fd9999, {%r8747, %r8746};
	bra.uni 	BB6_5775;

BB6_5766:
	mov.f64 	%fd9999, %fd9998;

BB6_5775:
	mov.f64 	%fd8832, 0d4020000000000000;
	selp.f64	%fd3875, 0d3FF0000000000000, %fd9999, %p5551;
	mul.f64 	%fd7877, %fd3875, 0dC1C634C400000000;
	fma.rn.f64 	%fd7878, %fd3855, 0d41D634C400000000, %fd7877;
	fma.rn.f64 	%fd7879, %fd3834, 0dC1CD9BB000000000, %fd7878;
	add.f64 	%fd3876, %fd29, %fd7879;
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8832;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10001, [retval0+0];
	
	//{
	}// Callseq End 169
	and.pred  	%p172, %p5841, %p5620;
	@!%p172 bra 	BB6_5777;
	bra.uni 	BB6_5776;

BB6_5776:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8748}, %fd10001;
	}
	xor.b32  	%r8749, %r8748, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8750, %temp}, %fd10001;
	}
	mov.b64 	%fd10001, {%r8750, %r8749};

BB6_5777:
	@%p5843 bra 	BB6_5780;
	bra.uni 	BB6_5778;

BB6_5780:
	selp.b32	%r8751, %r229, 0, %p5620;
	or.b32  	%r8752, %r8751, 2146435072;
	setp.lt.s32	%p5959, %r219, 0;
	selp.b32	%r8753, %r8752, %r8751, %p5959;
	mov.u32 	%r8754, 0;
	mov.b64 	%fd10001, {%r8754, %r8753};
	bra.uni 	BB6_5781;

BB6_5778:
	setp.gt.s32	%p5956, %r229, -1;
	@%p5956 bra 	BB6_5781;

	mov.f64 	%fd8864, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd7882, %fd8864;
	setp.neu.f64	%p5957, %fd7882, 0d4020000000000000;
	selp.f64	%fd10001, 0dFFF8000000000000, %fd10001, %p5957;

BB6_5781:
	add.f64 	%fd10002, %fd3056, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8755}, %fd10002;
	}
	and.b32  	%r8756, %r8755, 2146435072;
	setp.ne.s32	%p5960, %r8756, 2146435072;
	@%p5960 bra 	BB6_5782;

	setp.gtu.f64	%p5961, %fd3804, 0d7FF0000000000000;
	@%p5961 bra 	BB6_5791;

	and.b32  	%r8757, %r219, 2147483647;
	setp.ne.s32	%p5962, %r8757, 2146435072;
	@%p5962 bra 	BB6_5786;

	mov.f64 	%fd8863, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8758, %temp}, %fd8863;
	}
	setp.eq.s32	%p5963, %r8758, 0;
	@%p5963 bra 	BB6_5790;
	bra.uni 	BB6_5786;

BB6_5790:
	setp.gt.f64	%p5966, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8767, 2146435072, 0, %p5966;
	xor.b32  	%r8768, %r8767, 2146435072;
	setp.lt.s32	%p5967, %r219, 0;
	selp.b32	%r8769, %r8768, %r8767, %p5967;
	setp.eq.f64	%p5968, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8770, 1072693248, %r8769, %p5968;
	mov.u32 	%r8771, 0;
	mov.b64 	%fd10002, {%r8771, %r8770};
	bra.uni 	BB6_5791;

BB6_5782:
	mov.f64 	%fd10002, %fd10001;

BB6_5791:
	selp.f64	%fd7884, 0d3FF0000000000000, %fd10002, %p5873;
	add.f64 	%fd7885, %fd3876, 0dC170EB4000000000;
	fma.rn.f64 	%fd3887, %fd7885, %fd7884, %fd3866;
	@!%p156 bra 	BB6_5793;
	bra.uni 	BB6_5792;

BB6_5792:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8772}, %fd10004;
	}
	xor.b32  	%r8773, %r8772, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8774, %temp}, %fd10004;
	}
	mov.b64 	%fd10004, {%r8774, %r8773};

BB6_5793:
	@%p5537 bra 	BB6_5796;
	bra.uni 	BB6_5794;

BB6_5796:
	selp.b32	%r8775, %r211, 0, %p5637;
	or.b32  	%r8776, %r8775, 2146435072;
	setp.lt.s32	%p5974, %r220, 0;
	selp.b32	%r8777, %r8776, %r8775, %p5974;
	mov.u32 	%r8778, 0;
	mov.b64 	%fd10004, {%r8778, %r8777};
	bra.uni 	BB6_5797;

BB6_5794:
	setp.gt.s32	%p5971, %r211, -1;
	@%p5971 bra 	BB6_5797;

	mov.f64 	%fd8862, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd7887, %fd8862;
	setp.neu.f64	%p5972, %fd7887, 0d4014000000000000;
	selp.f64	%fd10004, 0dFFF8000000000000, %fd10004, %p5972;

BB6_5797:
	add.f64 	%fd8833, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10708}, %fd8833;
	}
	and.b32  	%r10707, %r10708, 2146435072;
	setp.ne.s32	%p7276, %r10707, 2146435072;
	@%p7276 bra 	BB6_5798;

	add.f64 	%fd10005, %fd7, 0d4014000000000000;
	setp.gtu.f64	%p5976, %fd3604, 0d7FF0000000000000;
	@%p5976 bra 	BB6_5807;

	and.b32  	%r8779, %r220, 2147483647;
	setp.ne.s32	%p5977, %r8779, 2146435072;
	@%p5977 bra 	BB6_5802;

	mov.f64 	%fd8861, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8780, %temp}, %fd8861;
	}
	setp.eq.s32	%p5978, %r8780, 0;
	@%p5978 bra 	BB6_5806;
	bra.uni 	BB6_5802;

BB6_5806:
	setp.eq.f64	%p5981, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p5982, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8789, 2146435072, 0, %p5982;
	xor.b32  	%r8790, %r8789, 2146435072;
	setp.lt.s32	%p5983, %r220, 0;
	selp.b32	%r8791, %r8790, %r8789, %p5983;
	selp.b32	%r8792, 1072693248, %r8791, %p5981;
	mov.u32 	%r8793, 0;
	mov.b64 	%fd10005, {%r8793, %r8792};
	bra.uni 	BB6_5807;

BB6_5798:
	mov.f64 	%fd10005, %fd10004;

BB6_5807:
	mov.f64 	%fd8834, 0d401C000000000000;
	selp.f64	%fd3897, 0d3FF0000000000000, %fd10005, %p5551;
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8834;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10007, [retval0+0];
	
	//{
	}// Callseq End 170
	and.pred  	%p173, %p5841, %p5654;
	@!%p173 bra 	BB6_5809;
	bra.uni 	BB6_5808;

BB6_5808:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8794}, %fd10007;
	}
	xor.b32  	%r8795, %r8794, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8796, %temp}, %fd10007;
	}
	mov.b64 	%fd10007, {%r8796, %r8795};

BB6_5809:
	@%p5843 bra 	BB6_5812;
	bra.uni 	BB6_5810;

BB6_5812:
	selp.b32	%r8797, %r229, 0, %p5654;
	or.b32  	%r8798, %r8797, 2146435072;
	setp.lt.s32	%p5991, %r222, 0;
	selp.b32	%r8799, %r8798, %r8797, %p5991;
	mov.u32 	%r8800, 0;
	mov.b64 	%fd10007, {%r8800, %r8799};
	bra.uni 	BB6_5813;

BB6_5810:
	setp.gt.s32	%p5988, %r229, -1;
	@%p5988 bra 	BB6_5813;

	mov.f64 	%fd8859, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7891, %fd8859;
	setp.neu.f64	%p5989, %fd7891, 0d401C000000000000;
	selp.f64	%fd10007, 0dFFF8000000000000, %fd10007, %p5989;

BB6_5813:
	add.f64 	%fd10008, %fd3056, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8801}, %fd10008;
	}
	and.b32  	%r8802, %r8801, 2146435072;
	setp.ne.s32	%p5992, %r8802, 2146435072;
	@%p5992 bra 	BB6_5814;

	setp.gtu.f64	%p5993, %fd3804, 0d7FF0000000000000;
	@%p5993 bra 	BB6_5823;

	and.b32  	%r8803, %r222, 2147483647;
	setp.ne.s32	%p5994, %r8803, 2146435072;
	@%p5994 bra 	BB6_5818;

	mov.f64 	%fd8858, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8804, %temp}, %fd8858;
	}
	setp.eq.s32	%p5995, %r8804, 0;
	@%p5995 bra 	BB6_5822;
	bra.uni 	BB6_5818;

BB6_5822:
	setp.gt.f64	%p5998, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8813, 2146435072, 0, %p5998;
	xor.b32  	%r8814, %r8813, 2146435072;
	setp.lt.s32	%p5999, %r222, 0;
	selp.b32	%r8815, %r8814, %r8813, %p5999;
	setp.eq.f64	%p6000, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8816, 1072693248, %r8815, %p6000;
	mov.u32 	%r8817, 0;
	mov.b64 	%fd10008, {%r8817, %r8816};
	bra.uni 	BB6_5823;

BB6_5814:
	mov.f64 	%fd10008, %fd10007;

BB6_5823:
	selp.f64	%fd7893, 0d3FF0000000000000, %fd10008, %p5873;
	mul.f64 	%fd7894, %fd3875, 0dC1E308A800000000;
	fma.rn.f64 	%fd7895, %fd3897, 0d41CE744000000000, %fd7894;
	fma.rn.f64 	%fd7896, %fd3855, 0d41E0EB4000000000, %fd7895;
	fma.rn.f64 	%fd7897, %fd3834, 0dC1C960E000000000, %fd7896;
	sub.f64 	%fd7898, %fd7897, %fd30;
	add.f64 	%fd7899, %fd7898, 0dC14EF00000000000;
	fma.rn.f64 	%fd3908, %fd7899, %fd7893, %fd3887;
	@!%p158 bra 	BB6_5825;
	bra.uni 	BB6_5824;

BB6_5824:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8818}, %fd10010;
	}
	xor.b32  	%r8819, %r8818, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8820, %temp}, %fd10010;
	}
	mov.b64 	%fd10010, {%r8820, %r8819};

BB6_5825:
	@%p5537 bra 	BB6_5828;
	bra.uni 	BB6_5826;

BB6_5828:
	selp.b32	%r8821, %r211, 0, %p5671;
	or.b32  	%r8822, %r8821, 2146435072;
	setp.lt.s32	%p6006, %r223, 0;
	selp.b32	%r8823, %r8822, %r8821, %p6006;
	mov.u32 	%r8824, 0;
	mov.b64 	%fd10010, {%r8824, %r8823};
	bra.uni 	BB6_5829;

BB6_5826:
	setp.gt.s32	%p6003, %r211, -1;
	@%p6003 bra 	BB6_5829;

	mov.f64 	%fd8857, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7901, %fd8857;
	setp.neu.f64	%p6004, %fd7901, 0d4018000000000000;
	selp.f64	%fd10010, 0dFFF8000000000000, %fd10010, %p6004;

BB6_5829:
	add.f64 	%fd8835, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10710}, %fd8835;
	}
	and.b32  	%r10709, %r10710, 2146435072;
	setp.ne.s32	%p7277, %r10709, 2146435072;
	@%p7277 bra 	BB6_5830;

	add.f64 	%fd10011, %fd7, 0d4018000000000000;
	setp.gtu.f64	%p6008, %fd3604, 0d7FF0000000000000;
	@%p6008 bra 	BB6_5839;

	and.b32  	%r8825, %r223, 2147483647;
	setp.ne.s32	%p6009, %r8825, 2146435072;
	@%p6009 bra 	BB6_5834;

	mov.f64 	%fd8856, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8826, %temp}, %fd8856;
	}
	setp.eq.s32	%p6010, %r8826, 0;
	@%p6010 bra 	BB6_5838;
	bra.uni 	BB6_5834;

BB6_5838:
	setp.eq.f64	%p6013, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6014, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8835, 2146435072, 0, %p6014;
	xor.b32  	%r8836, %r8835, 2146435072;
	setp.lt.s32	%p6015, %r223, 0;
	selp.b32	%r8837, %r8836, %r8835, %p6015;
	selp.b32	%r8838, 1072693248, %r8837, %p6013;
	mov.u32 	%r8839, 0;
	mov.b64 	%fd10011, {%r8839, %r8838};
	bra.uni 	BB6_5839;

BB6_5830:
	mov.f64 	%fd10011, %fd10010;

BB6_5839:
	mov.f64 	%fd8836, 0d4018000000000000;
	selp.f64	%fd3918, 0d3FF0000000000000, %fd10011, %p5551;
	mul.f64 	%fd7903, %fd3918, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd7904, %fd3897, 0d41E634C400000000, %fd7903;
	fma.rn.f64 	%fd7905, %fd3875, 0dC1E8AC6800000000, %fd7904;
	fma.rn.f64 	%fd7906, %fd3855, 0d41D8AC6800000000, %fd7905;
	fma.rn.f64 	%fd7907, %fd3834, 0dC1B5261000000000, %fd7906;
	add.f64 	%fd3919, %fd31, %fd7907;
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8836;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10013, [retval0+0];
	
	//{
	}// Callseq End 171
	and.pred  	%p174, %p5841, %p5671;
	@!%p174 bra 	BB6_5841;
	bra.uni 	BB6_5840;

BB6_5840:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8840}, %fd10013;
	}
	xor.b32  	%r8841, %r8840, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8842, %temp}, %fd10013;
	}
	mov.b64 	%fd10013, {%r8842, %r8841};

BB6_5841:
	@%p5843 bra 	BB6_5844;
	bra.uni 	BB6_5842;

BB6_5844:
	selp.b32	%r8843, %r229, 0, %p5671;
	or.b32  	%r8844, %r8843, 2146435072;
	setp.lt.s32	%p6023, %r223, 0;
	selp.b32	%r8845, %r8844, %r8843, %p6023;
	mov.u32 	%r8846, 0;
	mov.b64 	%fd10013, {%r8846, %r8845};
	bra.uni 	BB6_5845;

BB6_5842:
	setp.gt.s32	%p6020, %r229, -1;
	@%p6020 bra 	BB6_5845;

	mov.f64 	%fd8854, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd7910, %fd8854;
	setp.neu.f64	%p6021, %fd7910, 0d4018000000000000;
	selp.f64	%fd10013, 0dFFF8000000000000, %fd10013, %p6021;

BB6_5845:
	add.f64 	%fd10014, %fd3056, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8847}, %fd10014;
	}
	and.b32  	%r8848, %r8847, 2146435072;
	setp.ne.s32	%p6024, %r8848, 2146435072;
	@%p6024 bra 	BB6_5846;

	setp.gtu.f64	%p6025, %fd3804, 0d7FF0000000000000;
	@%p6025 bra 	BB6_5855;

	and.b32  	%r8849, %r223, 2147483647;
	setp.ne.s32	%p6026, %r8849, 2146435072;
	@%p6026 bra 	BB6_5850;

	mov.f64 	%fd8853, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8850, %temp}, %fd8853;
	}
	setp.eq.s32	%p6027, %r8850, 0;
	@%p6027 bra 	BB6_5854;
	bra.uni 	BB6_5850;

BB6_5854:
	setp.gt.f64	%p6030, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8859, 2146435072, 0, %p6030;
	xor.b32  	%r8860, %r8859, 2146435072;
	setp.lt.s32	%p6031, %r223, 0;
	selp.b32	%r8861, %r8860, %r8859, %p6031;
	setp.eq.f64	%p6032, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8862, 1072693248, %r8861, %p6032;
	mov.u32 	%r8863, 0;
	mov.b64 	%fd10014, {%r8863, %r8862};
	bra.uni 	BB6_5855;

BB6_5846:
	mov.f64 	%fd10014, %fd10013;

BB6_5855:
	selp.f64	%fd7912, 0d3FF0000000000000, %fd10014, %p5873;
	fma.rn.f64 	%fd3930, %fd3919, %fd7912, %fd3908;
	@!%p160 bra 	BB6_5857;
	bra.uni 	BB6_5856;

BB6_5856:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8864}, %fd10016;
	}
	xor.b32  	%r8865, %r8864, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8866, %temp}, %fd10016;
	}
	mov.b64 	%fd10016, {%r8866, %r8865};

BB6_5857:
	@%p5537 bra 	BB6_5860;
	bra.uni 	BB6_5858;

BB6_5860:
	selp.b32	%r8867, %r211, 0, %p5654;
	or.b32  	%r8868, %r8867, 2146435072;
	setp.lt.s32	%p6038, %r222, 0;
	selp.b32	%r8869, %r8868, %r8867, %p6038;
	mov.u32 	%r8870, 0;
	mov.b64 	%fd10016, {%r8870, %r8869};
	bra.uni 	BB6_5861;

BB6_5858:
	setp.gt.s32	%p6035, %r211, -1;
	@%p6035 bra 	BB6_5861;

	mov.f64 	%fd8852, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd7914, %fd8852;
	setp.neu.f64	%p6036, %fd7914, 0d401C000000000000;
	selp.f64	%fd10016, 0dFFF8000000000000, %fd10016, %p6036;

BB6_5861:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10712}, %fd4756;
	}
	and.b32  	%r10711, %r10712, 2146435072;
	setp.ne.s32	%p7278, %r10711, 2146435072;
	@%p7278 bra 	BB6_5862;

	setp.gtu.f64	%p6040, %fd3604, 0d7FF0000000000000;
	mov.f64 	%fd10017, %fd4756;
	@%p6040 bra 	BB6_5871;

	and.b32  	%r8871, %r222, 2147483647;
	setp.ne.s32	%p6041, %r8871, 2146435072;
	@%p6041 bra 	BB6_5866;

	mov.f64 	%fd8851, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8872, %temp}, %fd8851;
	}
	setp.eq.s32	%p6042, %r8872, 0;
	@%p6042 bra 	BB6_5870;
	bra.uni 	BB6_5866;

BB6_5870:
	setp.eq.f64	%p6045, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6046, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8881, 2146435072, 0, %p6046;
	xor.b32  	%r8882, %r8881, 2146435072;
	setp.lt.s32	%p6047, %r222, 0;
	selp.b32	%r8883, %r8882, %r8881, %p6047;
	selp.b32	%r8884, 1072693248, %r8883, %p6045;
	mov.u32 	%r8885, 0;
	mov.b64 	%fd10017, {%r8885, %r8884};
	bra.uni 	BB6_5871;

BB6_5862:
	mov.f64 	%fd10017, %fd10016;

BB6_5871:
	mov.f64 	%fd8837, 0d4014000000000000;
	selp.f64	%fd3940, 0d3FF0000000000000, %fd10017, %p5551;
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8837;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10019, [retval0+0];
	
	//{
	}// Callseq End 172
	and.pred  	%p175, %p5841, %p5637;
	@!%p175 bra 	BB6_5873;
	bra.uni 	BB6_5872;

BB6_5872:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8886}, %fd10019;
	}
	xor.b32  	%r8887, %r8886, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8888, %temp}, %fd10019;
	}
	mov.b64 	%fd10019, {%r8888, %r8887};

BB6_5873:
	@%p5843 bra 	BB6_5876;
	bra.uni 	BB6_5874;

BB6_5876:
	selp.b32	%r8889, %r229, 0, %p5637;
	or.b32  	%r8890, %r8889, 2146435072;
	setp.lt.s32	%p6055, %r220, 0;
	selp.b32	%r8891, %r8890, %r8889, %p6055;
	mov.u32 	%r8892, 0;
	mov.b64 	%fd10019, {%r8892, %r8891};
	bra.uni 	BB6_5877;

BB6_5874:
	setp.gt.s32	%p6052, %r229, -1;
	@%p6052 bra 	BB6_5877;

	mov.f64 	%fd8850, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd7918, %fd8850;
	setp.neu.f64	%p6053, %fd7918, 0d4014000000000000;
	selp.f64	%fd10019, 0dFFF8000000000000, %fd10019, %p6053;

BB6_5877:
	add.f64 	%fd10020, %fd3056, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8893}, %fd10020;
	}
	and.b32  	%r8894, %r8893, 2146435072;
	setp.ne.s32	%p6056, %r8894, 2146435072;
	@%p6056 bra 	BB6_5878;

	setp.gtu.f64	%p6057, %fd3804, 0d7FF0000000000000;
	@%p6057 bra 	BB6_5887;

	and.b32  	%r8895, %r220, 2147483647;
	setp.ne.s32	%p6058, %r8895, 2146435072;
	@%p6058 bra 	BB6_5882;

	mov.f64 	%fd8849, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8896, %temp}, %fd8849;
	}
	setp.eq.s32	%p6059, %r8896, 0;
	@%p6059 bra 	BB6_5886;
	bra.uni 	BB6_5882;

BB6_5886:
	setp.gt.f64	%p6062, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8905, 2146435072, 0, %p6062;
	xor.b32  	%r8906, %r8905, 2146435072;
	setp.lt.s32	%p6063, %r220, 0;
	selp.b32	%r8907, %r8906, %r8905, %p6063;
	setp.eq.f64	%p6064, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8908, 1072693248, %r8907, %p6064;
	mov.u32 	%r8909, 0;
	mov.b64 	%fd10020, {%r8909, %r8908};
	bra.uni 	BB6_5887;

BB6_5878:
	mov.f64 	%fd10020, %fd10019;

BB6_5887:
	selp.f64	%fd7920, 0d3FF0000000000000, %fd10020, %p5873;
	mul.f64 	%fd7921, %fd3918, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd7922, %fd3940, 0d41C44D8000000000, %fd7921;
	fma.rn.f64 	%fd7923, %fd3897, 0d41E7AFC000000000, %fd7922;
	fma.rn.f64 	%fd7924, %fd3875, 0dC1DD9BB000000000, %fd7923;
	fma.rn.f64 	%fd7925, %fd3855, 0d41C0EB4000000000, %fd7924;
	fma.rn.f64 	%fd7926, %fd3834, 0dC18B120000000000, %fd7925;
	fma.rn.f64 	%fd3951, %fd7926, %fd7920, %fd3930;
	@!%p162 bra 	BB6_5889;
	bra.uni 	BB6_5888;

BB6_5888:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8910}, %fd10022;
	}
	xor.b32  	%r8911, %r8910, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8912, %temp}, %fd10022;
	}
	mov.b64 	%fd10022, {%r8912, %r8911};

BB6_5889:
	@%p5537 bra 	BB6_5892;
	bra.uni 	BB6_5890;

BB6_5892:
	selp.b32	%r8913, %r211, 0, %p5620;
	or.b32  	%r8914, %r8913, 2146435072;
	setp.lt.s32	%p6070, %r219, 0;
	selp.b32	%r8915, %r8914, %r8913, %p6070;
	mov.u32 	%r8916, 0;
	mov.b64 	%fd10022, {%r8916, %r8915};
	bra.uni 	BB6_5893;

BB6_5890:
	setp.gt.s32	%p6067, %r211, -1;
	@%p6067 bra 	BB6_5893;

	mov.f64 	%fd8848, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd7928, %fd8848;
	setp.neu.f64	%p6068, %fd7928, 0d4020000000000000;
	selp.f64	%fd10022, 0dFFF8000000000000, %fd10022, %p6068;

BB6_5893:
	add.f64 	%fd8838, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10714}, %fd8838;
	}
	and.b32  	%r10713, %r10714, 2146435072;
	setp.ne.s32	%p7279, %r10713, 2146435072;
	@%p7279 bra 	BB6_5894;

	add.f64 	%fd10023, %fd7, 0d4020000000000000;
	setp.gtu.f64	%p6072, %fd3604, 0d7FF0000000000000;
	@%p6072 bra 	BB6_5903;

	and.b32  	%r8917, %r219, 2147483647;
	setp.ne.s32	%p6073, %r8917, 2146435072;
	@%p6073 bra 	BB6_5898;

	mov.f64 	%fd8847, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8918, %temp}, %fd8847;
	}
	setp.eq.s32	%p6074, %r8918, 0;
	@%p6074 bra 	BB6_5902;
	bra.uni 	BB6_5898;

BB6_5902:
	setp.eq.f64	%p6077, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6078, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8927, 2146435072, 0, %p6078;
	xor.b32  	%r8928, %r8927, 2146435072;
	setp.lt.s32	%p6079, %r219, 0;
	selp.b32	%r8929, %r8928, %r8927, %p6079;
	selp.b32	%r8930, 1072693248, %r8929, %p6077;
	mov.u32 	%r8931, 0;
	mov.b64 	%fd10023, {%r8931, %r8930};
	bra.uni 	BB6_5903;

BB6_5894:
	mov.f64 	%fd10023, %fd10022;

BB6_5903:
	mov.f64 	%fd8839, 0d4010000000000000;
	selp.f64	%fd3961, 0d3FF0000000000000, %fd10023, %p5551;
	mul.f64 	%fd7930, %fd3961, 0dC1B308A800000000;
	fma.rn.f64 	%fd7931, %fd3940, 0d41D308A800000000, %fd7930;
	fma.rn.f64 	%fd7932, %fd3918, 0dC1DD9BB000000000, %fd7931;
	fma.rn.f64 	%fd7933, %fd3897, 0d41D634C400000000, %fd7932;
	fma.rn.f64 	%fd7934, %fd3875, 0dC1BFB91800000000, %fd7933;
	fma.rn.f64 	%fd3962, %fd3855, 0d4190EB4000000000, %fd7934;
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8839;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10025, [retval0+0];
	
	//{
	}// Callseq End 173
	and.pred  	%p176, %p5841, %p5603;
	@!%p176 bra 	BB6_5905;
	bra.uni 	BB6_5904;

BB6_5904:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8932}, %fd10025;
	}
	xor.b32  	%r8933, %r8932, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8934, %temp}, %fd10025;
	}
	mov.b64 	%fd10025, {%r8934, %r8933};

BB6_5905:
	@%p5843 bra 	BB6_5908;
	bra.uni 	BB6_5906;

BB6_5908:
	selp.b32	%r8935, %r229, 0, %p5603;
	or.b32  	%r8936, %r8935, 2146435072;
	setp.lt.s32	%p6087, %r217, 0;
	selp.b32	%r8937, %r8936, %r8935, %p6087;
	mov.u32 	%r8938, 0;
	mov.b64 	%fd10025, {%r8938, %r8937};
	bra.uni 	BB6_5909;

BB6_5906:
	setp.gt.s32	%p6084, %r229, -1;
	@%p6084 bra 	BB6_5909;

	mov.f64 	%fd8845, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd7937, %fd8845;
	setp.neu.f64	%p6085, %fd7937, 0d4010000000000000;
	selp.f64	%fd10025, 0dFFF8000000000000, %fd10025, %p6085;

BB6_5909:
	add.f64 	%fd10026, %fd3056, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8939}, %fd10026;
	}
	and.b32  	%r8940, %r8939, 2146435072;
	setp.ne.s32	%p6088, %r8940, 2146435072;
	@%p6088 bra 	BB6_5910;

	setp.gtu.f64	%p6089, %fd3804, 0d7FF0000000000000;
	@%p6089 bra 	BB6_5919;

	and.b32  	%r8941, %r217, 2147483647;
	setp.ne.s32	%p6090, %r8941, 2146435072;
	@%p6090 bra 	BB6_5914;

	mov.f64 	%fd8844, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8942, %temp}, %fd8844;
	}
	setp.eq.s32	%p6091, %r8942, 0;
	@%p6091 bra 	BB6_5918;
	bra.uni 	BB6_5914;

BB6_5918:
	setp.gt.f64	%p6094, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8951, 2146435072, 0, %p6094;
	xor.b32  	%r8952, %r8951, 2146435072;
	setp.lt.s32	%p6095, %r217, 0;
	selp.b32	%r8953, %r8952, %r8951, %p6095;
	setp.eq.f64	%p6096, %fd3056, 0dBFF0000000000000;
	selp.b32	%r8954, 1072693248, %r8953, %p6096;
	mov.u32 	%r8955, 0;
	mov.b64 	%fd10026, {%r8955, %r8954};
	bra.uni 	BB6_5919;

BB6_5910:
	mov.f64 	%fd10026, %fd10025;

BB6_5919:
	selp.f64	%fd7939, 0d3FF0000000000000, %fd10026, %p5873;
	fma.rn.f64 	%fd3973, %fd3962, %fd7939, %fd3951;
	@!%p164 bra 	BB6_5921;
	bra.uni 	BB6_5920;

BB6_5920:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8956}, %fd10028;
	}
	xor.b32  	%r8957, %r8956, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8958, %temp}, %fd10028;
	}
	mov.b64 	%fd10028, {%r8958, %r8957};

BB6_5921:
	@%p5537 bra 	BB6_5924;
	bra.uni 	BB6_5922;

BB6_5924:
	selp.b32	%r8959, %r211, 0, %p5586;
	or.b32  	%r8960, %r8959, 2146435072;
	setp.lt.s32	%p6102, %r216, 0;
	selp.b32	%r8961, %r8960, %r8959, %p6102;
	mov.u32 	%r8962, 0;
	mov.b64 	%fd10028, {%r8962, %r8961};
	bra.uni 	BB6_5925;

BB6_5922:
	setp.gt.s32	%p6099, %r211, -1;
	@%p6099 bra 	BB6_5925;

	mov.f64 	%fd8843, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd7941, %fd8843;
	setp.neu.f64	%p6100, %fd7941, 0d4022000000000000;
	selp.f64	%fd10028, 0dFFF8000000000000, %fd10028, %p6100;

BB6_5925:
	add.f64 	%fd8881, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10716}, %fd8881;
	}
	and.b32  	%r10715, %r10716, 2146435072;
	setp.ne.s32	%p7280, %r10715, 2146435072;
	@%p7280 bra 	BB6_5926;

	add.f64 	%fd10029, %fd7, 0d4022000000000000;
	setp.gtu.f64	%p6104, %fd3604, 0d7FF0000000000000;
	@%p6104 bra 	BB6_5935;

	and.b32  	%r8963, %r216, 2147483647;
	setp.ne.s32	%p6105, %r8963, 2146435072;
	@%p6105 bra 	BB6_5930;

	mov.f64 	%fd8842, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8964, %temp}, %fd8842;
	}
	setp.eq.s32	%p6106, %r8964, 0;
	@%p6106 bra 	BB6_5934;
	bra.uni 	BB6_5930;

BB6_5934:
	setp.eq.f64	%p6109, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6110, %fd3604, 0d3FF0000000000000;
	selp.b32	%r8973, 2146435072, 0, %p6110;
	xor.b32  	%r8974, %r8973, 2146435072;
	setp.lt.s32	%p6111, %r216, 0;
	selp.b32	%r8975, %r8974, %r8973, %p6111;
	selp.b32	%r8976, 1072693248, %r8975, %p6109;
	mov.u32 	%r8977, 0;
	mov.b64 	%fd10029, {%r8977, %r8976};
	bra.uni 	BB6_5935;

BB6_5926:
	mov.f64 	%fd10029, %fd10028;

BB6_5935:
	selp.f64	%fd3983, 0d3FF0000000000000, %fd10029, %p5551;
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7649;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10031, [retval0+0];
	
	//{
	}// Callseq End 174
	and.pred  	%p177, %p5841, %p5569;
	@!%p177 bra 	BB6_5937;
	bra.uni 	BB6_5936;

BB6_5936:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8978}, %fd10031;
	}
	xor.b32  	%r8979, %r8978, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8980, %temp}, %fd10031;
	}
	mov.b64 	%fd10031, {%r8980, %r8979};

BB6_5937:
	@%p5843 bra 	BB6_5940;
	bra.uni 	BB6_5938;

BB6_5940:
	selp.b32	%r8981, %r229, 0, %p5569;
	or.b32  	%r8982, %r8981, 2146435072;
	setp.lt.s32	%p6119, %r214, 0;
	selp.b32	%r8983, %r8982, %r8981, %p6119;
	mov.u32 	%r8984, 0;
	mov.b64 	%fd10031, {%r8984, %r8983};
	bra.uni 	BB6_5941;

BB6_5938:
	setp.gt.s32	%p6116, %r229, -1;
	@%p6116 bra 	BB6_5941;

	cvt.rzi.f64.f64	%fd7945, %fd7649;
	setp.neu.f64	%p6117, %fd7945, 0d4008000000000000;
	selp.f64	%fd10031, 0dFFF8000000000000, %fd10031, %p6117;

BB6_5941:
	add.f64 	%fd10032, %fd3056, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8985}, %fd10032;
	}
	and.b32  	%r8986, %r8985, 2146435072;
	setp.ne.s32	%p6120, %r8986, 2146435072;
	@%p6120 bra 	BB6_5942;

	setp.gtu.f64	%p6121, %fd3804, 0d7FF0000000000000;
	@%p6121 bra 	BB6_5951;

	and.b32  	%r8987, %r214, 2147483647;
	setp.ne.s32	%p6122, %r8987, 2146435072;
	@%p6122 bra 	BB6_5946;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8988, %temp}, %fd7649;
	}
	setp.eq.s32	%p6123, %r8988, 0;
	@%p6123 bra 	BB6_5950;
	bra.uni 	BB6_5946;

BB6_5950:
	setp.gt.f64	%p6126, %fd3804, 0d3FF0000000000000;
	selp.b32	%r8997, 2146435072, 0, %p6126;
	xor.b32  	%r8998, %r8997, 2146435072;
	setp.lt.s32	%p6127, %r214, 0;
	selp.b32	%r8999, %r8998, %r8997, %p6127;
	setp.eq.f64	%p6128, %fd3056, 0dBFF0000000000000;
	selp.b32	%r9000, 1072693248, %r8999, %p6128;
	mov.u32 	%r9001, 0;
	mov.b64 	%fd10032, {%r9001, %r9000};
	bra.uni 	BB6_5951;

BB6_5942:
	mov.f64 	%fd10032, %fd10031;

BB6_5951:
	selp.f64	%fd7947, 0d3FF0000000000000, %fd10032, %p5873;
	mul.f64 	%fd7948, %fd3961, 0dC1B960E000000000;
	fma.rn.f64 	%fd7949, %fd3983, 0d41968F0000000000, %fd7948;
	fma.rn.f64 	%fd7950, %fd3940, 0d41C68F0000000000, %fd7949;
	fma.rn.f64 	%fd7951, %fd3918, 0dC1C3BD2000000000, %fd7950;
	fma.rn.f64 	%fd7952, %fd3897, 0d41B0EB4000000000, %fd7951;
	fma.rn.f64 	%fd7953, %fd3875, 0dC1868F0000000000, %fd7952;
	fma.rn.f64 	%fd3994, %fd7953, %fd7947, %fd3973;
	@!%p166 bra 	BB6_5953;
	bra.uni 	BB6_5952;

BB6_5952:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9002}, %fd10034;
	}
	xor.b32  	%r9003, %r9002, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9004, %temp}, %fd10034;
	}
	mov.b64 	%fd10034, {%r9004, %r9003};

BB6_5953:
	@%p5537 bra 	BB6_5956;
	bra.uni 	BB6_5954;

BB6_5956:
	selp.b32	%r9005, %r211, 0, %p5552;
	or.b32  	%r9006, %r9005, 2146435072;
	setp.lt.s32	%p6134, %r213, 0;
	selp.b32	%r9007, %r9006, %r9005, %p6134;
	mov.u32 	%r9008, 0;
	mov.b64 	%fd10034, {%r9008, %r9007};
	bra.uni 	BB6_5957;

BB6_5954:
	setp.gt.s32	%p6131, %r211, -1;
	@%p6131 bra 	BB6_5957;

	mov.f64 	%fd8841, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd7955, %fd8841;
	setp.neu.f64	%p6132, %fd7955, 0d4024000000000000;
	selp.f64	%fd10034, 0dFFF8000000000000, %fd10034, %p6132;

BB6_5957:
	add.f64 	%fd8883, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10718}, %fd8883;
	}
	and.b32  	%r10717, %r10718, 2146435072;
	setp.ne.s32	%p7281, %r10717, 2146435072;
	@%p7281 bra 	BB6_5958;

	add.f64 	%fd10035, %fd7, 0d4024000000000000;
	setp.gtu.f64	%p6136, %fd3604, 0d7FF0000000000000;
	@%p6136 bra 	BB6_5967;

	and.b32  	%r9009, %r213, 2147483647;
	setp.ne.s32	%p6137, %r9009, 2146435072;
	@%p6137 bra 	BB6_5962;

	mov.f64 	%fd8840, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9010, %temp}, %fd8840;
	}
	setp.eq.s32	%p6138, %r9010, 0;
	@%p6138 bra 	BB6_5966;
	bra.uni 	BB6_5962;

BB6_5966:
	setp.eq.f64	%p6141, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6142, %fd3604, 0d3FF0000000000000;
	selp.b32	%r9019, 2146435072, 0, %p6142;
	xor.b32  	%r9020, %r9019, 2146435072;
	setp.lt.s32	%p6143, %r213, 0;
	selp.b32	%r9021, %r9020, %r9019, %p6143;
	selp.b32	%r9022, 1072693248, %r9021, %p6141;
	mov.u32 	%r9023, 0;
	mov.b64 	%fd10035, {%r9023, %r9022};
	bra.uni 	BB6_5967;

BB6_5958:
	mov.f64 	%fd10035, %fd10034;

BB6_5967:
	mul.f64 	%fd7957, %fd10035, 0dC16B120000000000;
	selp.f64	%fd7958, 0dC16B120000000000, %fd7957, %p5551;
	fma.rn.f64 	%fd7959, %fd3983, 0d4190EB4000000000, %fd7958;
	fma.rn.f64 	%fd7960, %fd3961, 0dC1A0EB4000000000, %fd7959;
	fma.rn.f64 	%fd7961, %fd3940, 0d41A0EB4000000000, %fd7960;
	fma.rn.f64 	%fd7962, %fd3918, 0dC190EB4000000000, %fd7961;
	fma.rn.f64 	%fd4004, %fd3897, 0d416B120000000000, %fd7962;
	// Callseq Start 175
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3804;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7287;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10037, [retval0+0];
	
	//{
	}// Callseq End 175
	and.pred  	%p178, %p5841, %p4449;
	@!%p178 bra 	BB6_5969;
	bra.uni 	BB6_5968;

BB6_5968:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9024}, %fd10037;
	}
	xor.b32  	%r9025, %r9024, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9026, %temp}, %fd10037;
	}
	mov.b64 	%fd10037, {%r9026, %r9025};

BB6_5969:
	@%p5843 bra 	BB6_5972;
	bra.uni 	BB6_5970;

BB6_5972:
	selp.b32	%r9027, %r229, 0, %p4449;
	or.b32  	%r9028, %r9027, 2146435072;
	setp.lt.s32	%p6151, %r160, 0;
	selp.b32	%r9029, %r9028, %r9027, %p6151;
	mov.u32 	%r9030, 0;
	mov.b64 	%fd10037, {%r9030, %r9029};
	bra.uni 	BB6_5973;

BB6_5970:
	setp.gt.s32	%p6148, %r229, -1;
	@%p6148 bra 	BB6_5973;

	cvt.rzi.f64.f64	%fd7965, %fd7287;
	setp.neu.f64	%p6149, %fd7965, 0d4000000000000000;
	selp.f64	%fd10037, 0dFFF8000000000000, %fd10037, %p6149;

BB6_5973:
	add.f64 	%fd10038, %fd3056, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9031}, %fd10038;
	}
	and.b32  	%r9032, %r9031, 2146435072;
	setp.ne.s32	%p6152, %r9032, 2146435072;
	@%p6152 bra 	BB6_5974;

	setp.gtu.f64	%p6153, %fd3804, 0d7FF0000000000000;
	@%p6153 bra 	BB6_5983;

	and.b32  	%r9033, %r160, 2147483647;
	setp.ne.s32	%p6154, %r9033, 2146435072;
	@%p6154 bra 	BB6_5978;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9034, %temp}, %fd7287;
	}
	setp.eq.s32	%p6155, %r9034, 0;
	@%p6155 bra 	BB6_5982;
	bra.uni 	BB6_5978;

BB6_5982:
	setp.gt.f64	%p6158, %fd3804, 0d3FF0000000000000;
	selp.b32	%r9043, 2146435072, 0, %p6158;
	xor.b32  	%r9044, %r9043, 2146435072;
	setp.lt.s32	%p6159, %r160, 0;
	selp.b32	%r9045, %r9044, %r9043, %p6159;
	setp.eq.f64	%p6160, %fd3056, 0dBFF0000000000000;
	selp.b32	%r9046, 1072693248, %r9045, %p6160;
	mov.u32 	%r9047, 0;
	mov.b64 	%fd10038, {%r9047, %r9046};
	bra.uni 	BB6_5983;

BB6_5974:
	mov.f64 	%fd10038, %fd10037;

BB6_5983:
	selp.f64	%fd7967, 0d3FF0000000000000, %fd10038, %p5873;
	fma.rn.f64 	%fd7968, %fd4004, %fd7967, %fd3994;
	div.rn.f64 	%fd7969, %fd7968, 0d40DB120000000000;
	div.rn.f64 	%fd7970, %fd3803, 0d40DB120000000000;
	sub.f64 	%fd10039, %fd7970, %fd7969;

BB6_5984:
	mul.f64 	%fd7971, %fd3581, %fd10039;
	sub.f64 	%fd7972, %fd3571, %fd7971;
	div.rn.f64 	%fd10238, %fd7972, %fd3493;
	bra.uni 	BB6_7019;

BB6_3717:
	and.b32  	%r5590, %r99, 2147483647;
	setp.ne.s32	%p3827, %r5590, 2146435072;
	@%p3827 bra 	BB6_3718;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5591, %temp}, %fd6;
	}
	setp.ne.s32	%p3828, %r5591, 0;
	mov.f64 	%fd9607, %fd9606;
	@%p3828 bra 	BB6_3722;

	shr.s32 	%r5592, %r100, 31;
	and.b32  	%r5593, %r5592, -2146435072;
	add.s32 	%r5594, %r5593, 2146435072;
	or.b32  	%r5595, %r5594, -2147483648;
	selp.b32	%r5596, %r5595, %r5594, %p65;
	mov.u32 	%r5597, 0;
	mov.b64 	%fd9607, {%r5597, %r5596};
	bra.uni 	BB6_3722;

BB6_27:
	and.b32  	%r335, %r14, 2147483647;
	setp.ne.s32	%p262, %r335, 2146435072;
	@%p262 bra 	BB6_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r336, %temp}, %fd88;
	}
	setp.ne.s32	%p263, %r336, 0;
	mov.f64 	%fd8905, %fd8904;
	@%p263 bra 	BB6_32;

	shr.s32 	%r337, %r15, 31;
	and.b32  	%r338, %r337, -2146435072;
	add.s32 	%r339, %r338, 2146435072;
	or.b32  	%r340, %r339, -2147483648;
	selp.b32	%r341, %r340, %r339, %p2;
	mov.u32 	%r342, 0;
	mov.b64 	%fd8905, {%r342, %r341};
	bra.uni 	BB6_32;

BB6_4337:
	and.b32  	%r6571, %r159, 2147483647;
	setp.ne.s32	%p4460, %r6571, 2146435072;
	@%p4460 bra 	BB6_4338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6572, %temp}, %fd6;
	}
	setp.ne.s32	%p4461, %r6572, 0;
	mov.f64 	%fd9728, %fd9727;
	@%p4461 bra 	BB6_4342;

	shr.s32 	%r6573, %r160, 31;
	and.b32  	%r6574, %r6573, -2146435072;
	add.s32 	%r6575, %r6574, 2146435072;
	or.b32  	%r6576, %r6575, -2147483648;
	selp.b32	%r6577, %r6576, %r6575, %p94;
	mov.u32 	%r6578, 0;
	mov.b64 	%fd9728, {%r6578, %r6577};
	bra.uni 	BB6_4342;

BB6_272:
	and.b32  	%r725, %r48, 2147483647;
	setp.ne.s32	%p510, %r725, 2146435072;
	@%p510 bra 	BB6_273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r726, %temp}, %fd6;
	}
	setp.ne.s32	%p511, %r726, 0;
	mov.f64 	%fd8955, %fd8954;
	@%p511 bra 	BB6_277;

	shr.s32 	%r727, %r47, 31;
	and.b32  	%r728, %r727, -2146435072;
	add.s32 	%r729, %r728, 2146435072;
	or.b32  	%r730, %r729, -2147483648;
	selp.b32	%r731, %r730, %r729, %p15;
	mov.u32 	%r732, 0;
	mov.b64 	%fd8955, {%r732, %r731};
	bra.uni 	BB6_277;

BB6_3733:
	and.b32  	%r5613, %r101, 2147483647;
	setp.ne.s32	%p3844, %r5613, 2146435072;
	@%p3844 bra 	BB6_3734;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5614, %temp}, %fd2429;
	}
	setp.ne.s32	%p3845, %r5614, 0;
	mov.f64 	%fd9610, %fd9609;
	@%p3845 bra 	BB6_3738;

	shr.s32 	%r5615, %r100, 31;
	and.b32  	%r5616, %r5615, -2146435072;
	add.s32 	%r5617, %r5616, 2146435072;
	or.b32  	%r5618, %r5617, -2147483648;
	selp.b32	%r5619, %r5618, %r5617, %p66;
	mov.u32 	%r5620, 0;
	mov.b64 	%fd9610, {%r5620, %r5619};
	bra.uni 	BB6_3738;

BB6_46:
	and.b32  	%r370, %r20, 2147483647;
	setp.ne.s32	%p282, %r370, 2146435072;
	@%p282 bra 	BB6_47;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd105;
	}
	setp.ne.s32	%p283, %r371, 0;
	mov.f64 	%fd8909, %fd8908;
	@%p283 bra 	BB6_51;

	shr.s32 	%r372, %r15, 31;
	and.b32  	%r373, %r372, -2146435072;
	add.s32 	%r374, %r373, 2146435072;
	or.b32  	%r375, %r374, -2147483648;
	selp.b32	%r376, %r375, %r374, %p3;
	mov.u32 	%r377, 0;
	mov.b64 	%fd8909, {%r377, %r376};
	bra.uni 	BB6_51;

BB6_288:
	and.b32  	%r749, %r49, 2147483647;
	setp.ne.s32	%p527, %r749, 2146435072;
	@%p527 bra 	BB6_289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r750, %temp}, %fd9;
	}
	setp.ne.s32	%p528, %r750, 0;
	mov.f64 	%fd8958, %fd8957;
	@%p528 bra 	BB6_293;

	shr.s32 	%r751, %r47, 31;
	and.b32  	%r752, %r751, -2146435072;
	add.s32 	%r753, %r752, 2146435072;
	or.b32  	%r754, %r753, -2147483648;
	selp.b32	%r755, %r754, %r753, %p16;
	mov.u32 	%r756, 0;
	mov.b64 	%fd8958, {%r756, %r755};
	bra.uni 	BB6_293;

BB6_3752:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10661}, %fd9;
	}
	and.b32  	%r5648, %r10661, 2147483647;
	setp.ne.s32	%p3864, %r5648, 2146435072;
	@%p3864 bra 	BB6_3753;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5649, %temp}, %fd9;
	}
	setp.ne.s32	%p3865, %r5649, 0;
	mov.f64 	%fd9614, %fd9613;
	@%p3865 bra 	BB6_3757;

	shr.s32 	%r5650, %r100, 31;
	and.b32  	%r5651, %r5650, -2146435072;
	add.s32 	%r5652, %r5651, 2146435072;
	or.b32  	%r5653, %r5652, -2147483648;
	selp.b32	%r5654, %r5653, %r5652, %p67;
	mov.u32 	%r5655, 0;
	mov.b64 	%fd9614, {%r5655, %r5654};
	bra.uni 	BB6_3757;

BB6_65:
	and.b32  	%r404, %r14, 2147483647;
	setp.ne.s32	%p300, %r404, 2146435072;
	@%p300 bra 	BB6_66;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r405, %temp}, %fd88;
	}
	setp.ne.s32	%p301, %r405, 0;
	mov.f64 	%fd8913, %fd8912;
	@%p301 bra 	BB6_70;

	shr.s32 	%r406, %r15, 31;
	and.b32  	%r407, %r406, -2146435072;
	add.s32 	%r408, %r407, 2146435072;
	or.b32  	%r409, %r408, -2147483648;
	selp.b32	%r410, %r409, %r408, %p2;
	mov.u32 	%r411, 0;
	mov.b64 	%fd8913, {%r411, %r410};
	bra.uni 	BB6_70;

BB6_3768:
	and.b32  	%r5671, %r108, 2147483647;
	setp.ne.s32	%p3881, %r5671, 2146435072;
	@%p3881 bra 	BB6_3769;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5672, %temp}, %fd2458;
	}
	setp.ne.s32	%p3882, %r5672, 0;
	mov.f64 	%fd9617, %fd9616;
	@%p3882 bra 	BB6_3773;

	shr.s32 	%r5673, %r100, 31;
	and.b32  	%r5674, %r5673, -2146435072;
	add.s32 	%r5675, %r5674, 2146435072;
	or.b32  	%r5676, %r5675, -2147483648;
	selp.b32	%r5677, %r5676, %r5675, %p68;
	mov.u32 	%r5678, 0;
	mov.b64 	%fd9617, {%r5678, %r5677};
	bra.uni 	BB6_3773;

BB6_84:
	and.b32  	%r439, %r28, 2147483647;
	setp.ne.s32	%p320, %r439, 2146435072;
	@%p320 bra 	BB6_85;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd8;
	}
	setp.ne.s32	%p321, %r440, 0;
	mov.f64 	%fd8917, %fd8916;
	@%p321 bra 	BB6_89;

	shr.s32 	%r441, %r15, 31;
	and.b32  	%r442, %r441, -2146435072;
	add.s32 	%r443, %r442, 2146435072;
	or.b32  	%r444, %r443, -2147483648;
	selp.b32	%r445, %r444, %r443, %p4;
	mov.u32 	%r446, 0;
	mov.b64 	%fd8917, {%r446, %r445};
	bra.uni 	BB6_89;

BB6_3787:
	and.b32  	%r5707, %r113, 2147483647;
	setp.ne.s32	%p3901, %r5707, 2146435072;
	@%p3901 bra 	BB6_3788;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5708, %temp}, %fd87;
	}
	setp.ne.s32	%p3902, %r5708, 0;
	mov.f64 	%fd9621, %fd9620;
	@%p3902 bra 	BB6_3792;

	shr.s32 	%r5709, %r100, 31;
	and.b32  	%r5710, %r5709, -2146435072;
	add.s32 	%r5711, %r5710, 2146435072;
	or.b32  	%r5712, %r5711, -2147483648;
	selp.b32	%r5713, %r5712, %r5711, %p69;
	mov.u32 	%r5714, 0;
	mov.b64 	%fd9621, {%r5714, %r5713};
	bra.uni 	BB6_3792;

BB6_100:
	and.b32  	%r465, %r31, 2147483647;
	setp.ne.s32	%p337, %r465, 2146435072;
	@%p337 bra 	BB6_101;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r466, %temp}, %fd6;
	}
	setp.ne.s32	%p338, %r466, 0;
	mov.f64 	%fd8920, %fd8919;
	@%p338 bra 	BB6_105;

	shr.s32 	%r467, %r30, 31;
	and.b32  	%r468, %r467, -2146435072;
	add.s32 	%r469, %r468, 2146435072;
	or.b32  	%r470, %r469, -2147483648;
	selp.b32	%r471, %r470, %r469, %p5;
	mov.u32 	%r472, 0;
	mov.b64 	%fd8920, {%r472, %r471};
	bra.uni 	BB6_105;

BB6_116:
	and.b32  	%r487, %r20, 2147483647;
	setp.ne.s32	%p352, %r487, 2146435072;
	@%p352 bra 	BB6_117;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r488, %temp}, %fd105;
	}
	setp.ne.s32	%p353, %r488, 0;
	mov.f64 	%fd8923, %fd8922;
	@%p353 bra 	BB6_121;

	shr.s32 	%r489, %r15, 31;
	and.b32  	%r490, %r489, -2146435072;
	add.s32 	%r491, %r490, 2146435072;
	or.b32  	%r492, %r491, -2147483648;
	selp.b32	%r493, %r492, %r491, %p3;
	mov.u32 	%r494, 0;
	mov.b64 	%fd8923, {%r494, %r493};
	bra.uni 	BB6_121;

BB6_135:
	and.b32  	%r521, %r28, 2147483647;
	setp.ne.s32	%p370, %r521, 2146435072;
	@%p370 bra 	BB6_136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r522, %temp}, %fd8;
	}
	setp.ne.s32	%p371, %r522, 0;
	mov.f64 	%fd8927, %fd8926;
	@%p371 bra 	BB6_140;

	shr.s32 	%r523, %r15, 31;
	and.b32  	%r524, %r523, -2146435072;
	add.s32 	%r525, %r524, 2146435072;
	or.b32  	%r526, %r525, -2147483648;
	selp.b32	%r527, %r526, %r525, %p4;
	mov.u32 	%r528, 0;
	mov.b64 	%fd8927, {%r528, %r527};
	bra.uni 	BB6_140;

BB6_151:
	and.b32  	%r545, %r35, 2147483647;
	setp.ne.s32	%p387, %r545, 2146435072;
	@%p387 bra 	BB6_152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r546, %temp}, %fd9;
	}
	setp.ne.s32	%p388, %r546, 0;
	mov.f64 	%fd8930, %fd8929;
	@%p388 bra 	BB6_156;

	shr.s32 	%r547, %r30, 31;
	and.b32  	%r548, %r547, -2146435072;
	add.s32 	%r549, %r548, 2146435072;
	or.b32  	%r550, %r549, -2147483648;
	selp.b32	%r551, %r550, %r549, %p6;
	mov.u32 	%r552, 0;
	mov.b64 	%fd8930, {%r552, %r551};
	bra.uni 	BB6_156;

BB6_4451:
	and.b32  	%r6750, %r168, 2147483647;
	setp.ne.s32	%p4581, %r6750, 2146435072;
	@%p4581 bra 	BB6_4452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6751, %temp}, %fd9;
	}
	setp.ne.s32	%p4582, %r6751, 0;
	mov.f64 	%fd9750, %fd9749;
	@%p4582 bra 	BB6_4456;

	shr.s32 	%r6752, %r160, 31;
	and.b32  	%r6753, %r6752, -2146435072;
	add.s32 	%r6754, %r6753, 2146435072;
	or.b32  	%r6755, %r6754, -2147483648;
	selp.b32	%r6756, %r6755, %r6754, %p101;
	mov.u32 	%r6757, 0;
	mov.b64 	%fd9750, {%r6757, %r6756};
	bra.uni 	BB6_4456;

BB6_4565:
	and.b32  	%r6929, %r177, 2147483647;
	setp.ne.s32	%p4701, %r6929, 2146435072;
	@%p4701 bra 	BB6_4566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6930, %temp}, %fd2893;
	}
	setp.ne.s32	%p4702, %r6930, 0;
	mov.f64 	%fd9772, %fd9771;
	@%p4702 bra 	BB6_4570;

	shr.s32 	%r6931, %r160, 31;
	and.b32  	%r6932, %r6931, -2146435072;
	add.s32 	%r6933, %r6932, 2146435072;
	or.b32  	%r6934, %r6933, -2147483648;
	selp.b32	%r6935, %r6934, %r6933, %p109;
	mov.u32 	%r6936, 0;
	mov.b64 	%fd9772, {%r6936, %r6935};
	bra.uni 	BB6_4570;

BB6_5223:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10694}, %fd9;
	}
	and.b32  	%r7904, %r10694, 2147483647;
	setp.ne.s32	%p5380, %r7904, 2146435072;
	@%p5380 bra 	BB6_5224;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7905, %temp}, %fd9;
	}
	setp.ne.s32	%p5381, %r7905, 0;
	mov.f64 	%fd9896, %fd9895;
	@%p5381 bra 	BB6_5228;

	shr.s32 	%r7906, %r160, 31;
	and.b32  	%r7907, %r7906, -2146435072;
	add.s32 	%r7908, %r7907, 2146435072;
	or.b32  	%r7909, %r7908, -2147483648;
	selp.b32	%r7910, %r7909, %r7908, %p101;
	mov.u32 	%r7911, 0;
	mov.b64 	%fd9896, {%r7911, %r7910};
	bra.uni 	BB6_5228;

BB6_5337:
	and.b32  	%r8082, %r177, 2147483647;
	setp.ne.s32	%p5496, %r8082, 2146435072;
	@%p5496 bra 	BB6_5338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r8083, %temp}, %fd2893;
	}
	setp.ne.s32	%p5497, %r8083, 0;
	mov.f64 	%fd9918, %fd9917;
	@%p5497 bra 	BB6_5342;

	shr.s32 	%r8084, %r160, 31;
	and.b32  	%r8085, %r8084, -2146435072;
	add.s32 	%r8086, %r8085, 2146435072;
	or.b32  	%r8087, %r8086, -2147483648;
	selp.b32	%r8088, %r8087, %r8086, %p109;
	mov.u32 	%r8089, 0;
	mov.b64 	%fd9918, {%r8089, %r8088};
	bra.uni 	BB6_5342;

BB6_297:
	setp.gt.s32	%p538, %r50, -1;
	@%p538 bra 	BB6_300;

	cvt.rzi.f64.f64	%fd5044, %fd5042;
	setp.neu.f64	%p539, %fd5044, 0d4008000000000000;
	selp.f64	%fd8960, 0dFFF8000000000000, %fd8960, %p539;

BB6_300:
	add.f64 	%fd8961, %fd317, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r771}, %fd8961;
	}
	and.b32  	%r772, %r771, 2146435072;
	setp.ne.s32	%p542, %r772, 2146435072;
	@%p542 bra 	BB6_301;

	setp.gtu.f64	%p543, %fd318, 0d7FF0000000000000;
	@%p543 bra 	BB6_310;

	and.b32  	%r773, %r51, 2147483647;
	setp.ne.s32	%p544, %r773, 2146435072;
	@%p544 bra 	BB6_305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r774, %temp}, %fd5042;
	}
	setp.eq.s32	%p545, %r774, 0;
	@%p545 bra 	BB6_309;
	bra.uni 	BB6_305;

BB6_309:
	setp.gt.f64	%p548, %fd318, 0d3FF0000000000000;
	selp.b32	%r783, 2146435072, 0, %p548;
	xor.b32  	%r784, %r783, 2146435072;
	setp.lt.s32	%p549, %r51, 0;
	selp.b32	%r785, %r784, %r783, %p549;
	setp.eq.f64	%p550, %fd317, 0dBFF0000000000000;
	selp.b32	%r786, 1072693248, %r785, %p550;
	mov.u32 	%r787, 0;
	mov.b64 	%fd8961, {%r787, %r786};
	bra.uni 	BB6_310;

BB6_3795:
	add.f64 	%fd9622, %fd2488, %fd2488;

BB6_3799:
	div.rn.f64 	%fd2494, %fd2429, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd2494;
	}
	and.b32  	%r118, %r117, 2147483647;
	setp.lt.u32	%p3913, %r118, 1072693248;
	@%p3913 bra 	BB6_3805;
	bra.uni 	BB6_3800;

BB6_3805:
	mul.f64 	%fd6638, %fd2494, %fd2494;
	mov.f64 	%fd6639, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd6640, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd6641, %fd6640, %fd6638, %fd6639;
	mov.f64 	%fd6642, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd6643, %fd6641, %fd6638, %fd6642;
	mov.f64 	%fd6644, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd6645, %fd6643, %fd6638, %fd6644;
	mov.f64 	%fd6646, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd6647, %fd6645, %fd6638, %fd6646;
	mov.f64 	%fd6648, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd6649, %fd6647, %fd6638, %fd6648;
	mov.f64 	%fd6650, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd6651, %fd6649, %fd6638, %fd6650;
	mov.f64 	%fd6652, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd6653, %fd6651, %fd6638, %fd6652;
	mov.f64 	%fd6654, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd6655, %fd6653, %fd6638, %fd6654;
	mov.f64 	%fd6656, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd6657, %fd6655, %fd6638, %fd6656;
	mov.f64 	%fd6658, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd6659, %fd6657, %fd6638, %fd6658;
	mov.f64 	%fd6660, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd6661, %fd6659, %fd6638, %fd6660;
	mul.f64 	%fd9623, %fd2494, %fd6661;
	bra.uni 	BB6_3806;

BB6_3800:
	setp.lt.u32	%p3914, %r118, 2146435072;
	@%p3914 bra 	BB6_3804;
	bra.uni 	BB6_3801;

BB6_3804:
	mov.f64 	%fd8656, 0d3FE000000000000B;
	mov.f64 	%fd8655, 0d3FC5555555555511;
	mov.f64 	%fd8654, 0d3FA55555555502A1;
	mov.f64 	%fd8653, 0d3F81111111122322;
	mov.f64 	%fd8652, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8651, 0d3F2A01A014761F65;
	mov.f64 	%fd8650, 0d3EFA01997C89EB71;
	mov.f64 	%fd8649, 0d3EC71DEE62401315;
	mov.f64 	%fd8648, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8647, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8646, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8645, 0dC338000000000000;
	mov.f64 	%fd8644, 0d4338000000000000;
	mov.f64 	%fd8643, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10657}, %fd2494;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10656, %temp}, %fd2494;
	}
	mov.b64 	%fd6560, {%r10656, %r118};
	mov.f64 	%fd6561, 0dBCF1384CE38C616A;
	mov.f64 	%fd6562, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd6563, %fd6562, %fd6560, %fd6561;
	mov.f64 	%fd6564, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd6565, %fd6563, %fd6560, %fd6564;
	mov.f64 	%fd6566, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd6567, %fd6565, %fd6560, %fd6566;
	mov.f64 	%fd6568, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd6569, %fd6567, %fd6560, %fd6568;
	mov.f64 	%fd6570, 0dBE0933832F358D51;
	fma.rn.f64 	%fd6571, %fd6569, %fd6560, %fd6570;
	mov.f64 	%fd6572, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd6573, %fd6571, %fd6560, %fd6572;
	mov.f64 	%fd6574, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd6575, %fd6573, %fd6560, %fd6574;
	mov.f64 	%fd6576, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd6577, %fd6575, %fd6560, %fd6576;
	mov.f64 	%fd6578, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd6579, %fd6577, %fd6560, %fd6578;
	mov.f64 	%fd6580, 0d3EE09F503825C543;
	fma.rn.f64 	%fd6581, %fd6579, %fd6560, %fd6580;
	mov.f64 	%fd6582, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd6583, %fd6581, %fd6560, %fd6582;
	mov.f64 	%fd6584, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd6585, %fd6583, %fd6560, %fd6584;
	mov.f64 	%fd6586, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd6587, %fd6585, %fd6560, %fd6586;
	mov.f64 	%fd6588, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd6589, %fd6587, %fd6560, %fd6588;
	mov.f64 	%fd6590, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd6591, %fd6589, %fd6560, %fd6590;
	mov.f64 	%fd6592, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd6593, %fd6591, %fd6560, %fd6592;
	mov.f64 	%fd6594, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd6595, %fd6593, %fd6560, %fd6594;
	mov.f64 	%fd6596, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd6597, %fd6595, %fd6560, %fd6596;
	mov.f64 	%fd6598, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd6599, %fd6597, %fd6560, %fd6598;
	mov.f64 	%fd6600, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd6601, %fd6599, %fd6560, %fd6600;
	mov.f64 	%fd6602, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd6603, %fd6601, %fd6560, %fd6602;
	mov.f64 	%fd6604, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd6605, %fd6603, %fd6560, %fd6604;
	fma.rn.f64 	%fd6608, %fd6605, %fd8643, %fd8644;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5737, %temp}, %fd6608;
	}
	add.rn.f64 	%fd6610, %fd6608, %fd8645;
	fma.rn.f64 	%fd6612, %fd6610, %fd8646, %fd6605;
	fma.rn.f64 	%fd6615, %fd8647, %fd6612, %fd8648;
	fma.rn.f64 	%fd6617, %fd6615, %fd6612, %fd8649;
	fma.rn.f64 	%fd6619, %fd6617, %fd6612, %fd8650;
	fma.rn.f64 	%fd6621, %fd6619, %fd6612, %fd8651;
	fma.rn.f64 	%fd6623, %fd6621, %fd6612, %fd8652;
	fma.rn.f64 	%fd6625, %fd6623, %fd6612, %fd8653;
	fma.rn.f64 	%fd6627, %fd6625, %fd6612, %fd8654;
	fma.rn.f64 	%fd6629, %fd6627, %fd6612, %fd8655;
	fma.rn.f64 	%fd6631, %fd6629, %fd6612, %fd8656;
	fma.rn.f64 	%fd6633, %fd6631, %fd6612, %fd6397;
	fma.rn.f64 	%fd6634, %fd6633, %fd6612, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5738}, %fd6634;
	}
	shl.b32 	%r5739, %r5737, 20;
	add.s32 	%r5740, %r5738, %r5739;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5741, %temp}, %fd6634;
	}
	mov.b64 	%fd6635, {%r5741, %r5740};
	sub.f64 	%fd6636, %fd6397, %fd6635;
	setp.gt.u32	%p3918, %r118, 1075294207;
	selp.f64	%fd6637, 0d3FF0000000000000, %fd6636, %p3918;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5742, %temp}, %fd6637;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5743}, %fd6637;
	}
	and.b32  	%r5744, %r10657, -2147483648;
	or.b32  	%r5745, %r5743, %r5744;
	mov.b64 	%fd9623, {%r5742, %r5745};
	bra.uni 	BB6_3806;

BB6_3801:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10654, %temp}, %fd2494;
	}
	setp.eq.s32	%p3915, %r118, 2146435072;
	setp.eq.s32	%p3916, %r10654, 0;
	and.pred  	%p3917, %p3915, %p3916;
	@%p3917 bra 	BB6_3803;
	bra.uni 	BB6_3802;

BB6_3803:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10655}, %fd2494;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5733, %temp}, %fd6397;
	}
	and.b32  	%r5734, %r10655, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5735}, %fd6397;
	}
	or.b32  	%r5736, %r5735, %r5734;
	mov.b64 	%fd9623, {%r5733, %r5736};
	bra.uni 	BB6_3806;

BB6_6004:
	setp.gt.s32	%p6185, %r232, -1;
	@%p6185 bra 	BB6_6007;

	cvt.rzi.f64.f64	%fd7981, %fd7979;
	setp.neu.f64	%p6186, %fd7981, 0d4008000000000000;
	selp.f64	%fd10044, 0dFFF8000000000000, %fd10044, %p6186;

BB6_6007:
	add.f64 	%fd10045, %fd4031, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9083}, %fd10045;
	}
	and.b32  	%r9084, %r9083, 2146435072;
	setp.ne.s32	%p6189, %r9084, 2146435072;
	@%p6189 bra 	BB6_6008;

	setp.gtu.f64	%p6190, %fd4032, 0d7FF0000000000000;
	@%p6190 bra 	BB6_6017;

	and.b32  	%r9085, %r233, 2147483647;
	setp.ne.s32	%p6191, %r9085, 2146435072;
	@%p6191 bra 	BB6_6012;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9086, %temp}, %fd7979;
	}
	setp.eq.s32	%p6192, %r9086, 0;
	@%p6192 bra 	BB6_6016;
	bra.uni 	BB6_6012;

BB6_6016:
	setp.gt.f64	%p6195, %fd4032, 0d3FF0000000000000;
	selp.b32	%r9095, 2146435072, 0, %p6195;
	xor.b32  	%r9096, %r9095, 2146435072;
	setp.lt.s32	%p6196, %r233, 0;
	selp.b32	%r9097, %r9096, %r9095, %p6196;
	setp.eq.f64	%p6197, %fd4031, 0dBFF0000000000000;
	selp.b32	%r9098, 1072693248, %r9097, %p6197;
	mov.u32 	%r9099, 0;
	mov.b64 	%fd10045, {%r9099, %r9098};
	bra.uni 	BB6_6017;

BB6_3951:
	setp.gt.s32	%p4059, %r137, -1;
	@%p4059 bra 	BB6_3954;

	cvt.rzi.f64.f64	%fd7095, %fd7093;
	setp.neu.f64	%p4060, %fd7095, 0d401C000000000000;
	selp.f64	%fd9653, 0dFFF8000000000000, %fd9653, %p4060;

BB6_3954:
	add.f64 	%fd9654, %fd2604, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5999}, %fd9654;
	}
	and.b32  	%r6000, %r5999, 2146435072;
	setp.ne.s32	%p4063, %r6000, 2146435072;
	@%p4063 bra 	BB6_3955;

	setp.gtu.f64	%p4064, %fd2605, 0d7FF0000000000000;
	@%p4064 bra 	BB6_3964;

	and.b32  	%r6001, %r138, 2147483647;
	setp.ne.s32	%p4065, %r6001, 2146435072;
	@%p4065 bra 	BB6_3959;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6002, %temp}, %fd7093;
	}
	setp.eq.s32	%p4066, %r6002, 0;
	@%p4066 bra 	BB6_3963;
	bra.uni 	BB6_3959;

BB6_3963:
	setp.gt.f64	%p4069, %fd2605, 0d3FF0000000000000;
	selp.b32	%r6011, 2146435072, 0, %p4069;
	xor.b32  	%r6012, %r6011, 2146435072;
	setp.lt.s32	%p4070, %r138, 0;
	selp.b32	%r6013, %r6012, %r6011, %p4070;
	setp.eq.f64	%p4071, %fd2604, 0dBFF0000000000000;
	selp.b32	%r6014, 1072693248, %r6013, %p4071;
	mov.u32 	%r6015, 0;
	mov.b64 	%fd9654, {%r6015, %r6014};
	bra.uni 	BB6_3964;

BB6_301:
	mov.f64 	%fd8961, %fd8960;

BB6_310:
	mov.f64 	%fd5046, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd5046;
	}
	bfe.u32 	%r788, %r52, 20, 11;
	add.s32 	%r789, %r788, -1012;
	mov.u64 	%rd185, 4616189618054758400;
	shl.b64 	%rd22, %rd185, %r789;
	setp.eq.s64	%p551, %rd22, -9223372036854775808;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd318;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5046;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8963, [retval0+0];
	
	//{
	}// Callseq End 21
	and.pred  	%p19, %p536, %p551;
	@!%p19 bra 	BB6_312;
	bra.uni 	BB6_311;

BB6_311:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r790}, %fd8963;
	}
	xor.b32  	%r791, %r790, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r792, %temp}, %fd8963;
	}
	mov.b64 	%fd8963, {%r792, %r791};

BB6_312:
	@%p537 bra 	BB6_315;
	bra.uni 	BB6_313;

BB6_315:
	selp.b32	%r793, %r50, 0, %p551;
	or.b32  	%r794, %r793, 2146435072;
	setp.lt.s32	%p557, %r52, 0;
	selp.b32	%r795, %r794, %r793, %p557;
	mov.u32 	%r796, 0;
	mov.b64 	%fd8963, {%r796, %r795};
	bra.uni 	BB6_316;

BB6_3802:
	add.f64 	%fd9623, %fd2494, %fd2494;

BB6_3806:
	sub.f64 	%fd2500, %fd9622, %fd9623;
	mov.f64 	%fd9625, %fd9642;
	@!%p68 bra 	BB6_3808;
	bra.uni 	BB6_3807;

BB6_3807:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5746}, %fd9642;
	}
	xor.b32  	%r5747, %r5746, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5748, %temp}, %fd9642;
	}
	mov.b64 	%fd9625, {%r5748, %r5747};

BB6_3808:
	@%p3872 bra 	BB6_3811;
	bra.uni 	BB6_3809;

BB6_3811:
	selp.b32	%r5749, %r108, 0, %p3816;
	or.b32  	%r5750, %r5749, 2146435072;
	setp.lt.s32	%p3923, %r100, 0;
	selp.b32	%r5751, %r5750, %r5749, %p3923;
	mov.u32 	%r5752, 0;
	mov.b64 	%fd9625, {%r5752, %r5751};
	bra.uni 	BB6_3812;

BB6_3809:
	setp.gt.s32	%p3920, %r108, -1;
	@%p3920 bra 	BB6_3812;

	cvt.rzi.f64.f64	%fd6663, %fd6357;
	setp.neu.f64	%p3921, %fd6663, 0d4000000000000000;
	selp.f64	%fd9625, 0dFFF8000000000000, %fd9625, %p3921;

BB6_3812:
	@%p3877 bra 	BB6_3813;

	add.f64 	%fd9626, %fd2458, 0d4000000000000000;
	abs.f64 	%fd8640, %fd2458;
	setp.gtu.f64	%p3925, %fd8640, 0d7FF0000000000000;
	@%p3925 bra 	BB6_3822;

	and.b32  	%r5753, %r100, 2147483647;
	setp.ne.s32	%p3926, %r5753, 2146435072;
	@%p3926 bra 	BB6_3817;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5754, %temp}, %fd6357;
	}
	setp.eq.s32	%p3927, %r5754, 0;
	@%p3927 bra 	BB6_3821;
	bra.uni 	BB6_3817;

BB6_3821:
	abs.f64 	%fd8642, %fd2458;
	setp.gt.f64	%p3930, %fd8642, 0d3FF0000000000000;
	selp.b32	%r5763, 2146435072, 0, %p3930;
	xor.b32  	%r5764, %r5763, 2146435072;
	setp.lt.s32	%p3931, %r100, 0;
	selp.b32	%r5765, %r5764, %r5763, %p3931;
	setp.eq.f64	%p3932, %fd2458, 0dBFF0000000000000;
	selp.b32	%r5766, 1072693248, %r5765, %p3932;
	mov.u32 	%r5767, 0;
	mov.b64 	%fd9626, {%r5767, %r5766};
	bra.uni 	BB6_3822;

BB6_3813:
	mov.f64 	%fd9626, %fd9625;

BB6_3822:
	mov.f64 	%fd8516, 0d3FE000000000000B;
	mov.f64 	%fd8515, 0d3FC5555555555511;
	mov.f64 	%fd8514, 0d3FA55555555502A1;
	mov.f64 	%fd8513, 0d3F81111111122322;
	mov.f64 	%fd8512, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8511, 0d3F2A01A014761F65;
	mov.f64 	%fd8510, 0d3EFA01997C89EB71;
	mov.f64 	%fd8509, 0d3EC71DEE62401315;
	mov.f64 	%fd8508, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8507, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8506, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8505, 0dC338000000000000;
	mov.f64 	%fd8504, 0d4338000000000000;
	mov.f64 	%fd8503, 0d3FF71547652B82FE;
	mov.f64 	%fd8427, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd6665, %fd9626;
	selp.f64	%fd6666, 0dBFF0000000000000, %fd6665, %p3886;
	div.rn.f64 	%fd2509, %fd6666, %fd42;
	fma.rn.f64 	%fd6669, %fd2509, %fd8503, %fd8504;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r120, %temp}, %fd6669;
	}
	add.rn.f64 	%fd6671, %fd6669, %fd8505;
	fma.rn.f64 	%fd6673, %fd6671, %fd8506, %fd2509;
	fma.rn.f64 	%fd6675, %fd6671, %fd8427, %fd6673;
	fma.rn.f64 	%fd6678, %fd8507, %fd6675, %fd8508;
	fma.rn.f64 	%fd6680, %fd6678, %fd6675, %fd8509;
	fma.rn.f64 	%fd6682, %fd6680, %fd6675, %fd8510;
	fma.rn.f64 	%fd6684, %fd6682, %fd6675, %fd8511;
	fma.rn.f64 	%fd6686, %fd6684, %fd6675, %fd8512;
	fma.rn.f64 	%fd6688, %fd6686, %fd6675, %fd8513;
	fma.rn.f64 	%fd6690, %fd6688, %fd6675, %fd8514;
	fma.rn.f64 	%fd6692, %fd6690, %fd6675, %fd8515;
	fma.rn.f64 	%fd6694, %fd6692, %fd6675, %fd8516;
	fma.rn.f64 	%fd6696, %fd6694, %fd6675, %fd6397;
	fma.rn.f64 	%fd6697, %fd6696, %fd6675, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd6697;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd6697;
	}
	shl.b32 	%r5768, %r120, 20;
	add.s32 	%r5769, %r122, %r5768;
	mov.b64 	%fd9627, {%r121, %r5769};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5770}, %fd2509;
	}
	mov.b32 	 %f18, %r5770;
	abs.f32 	%f7, %f18;
	setp.lt.f32	%p3934, %f7, 0f4086232B;
	@%p3934 bra 	BB6_3825;

	setp.lt.f64	%p3935, %fd2509, 0d0000000000000000;
	add.f64 	%fd6698, %fd2509, 0d7FF0000000000000;
	selp.f64	%fd9627, 0d0000000000000000, %fd6698, %p3935;
	setp.geu.f32	%p3936, %f7, 0f40874800;
	@%p3936 bra 	BB6_3825;

	shr.u32 	%r5771, %r120, 31;
	add.s32 	%r5772, %r120, %r5771;
	shr.s32 	%r5773, %r5772, 1;
	shl.b32 	%r5774, %r5773, 20;
	add.s32 	%r5775, %r5774, %r122;
	mov.b64 	%fd6699, {%r121, %r5775};
	sub.s32 	%r5776, %r120, %r5773;
	shl.b32 	%r5777, %r5776, 20;
	add.s32 	%r5778, %r5777, 1072693248;
	mov.u32 	%r5779, 0;
	mov.b64 	%fd6700, {%r5779, %r5778};
	mul.f64 	%fd9627, %fd6699, %fd6700;

BB6_3825:
	mov.f64 	%fd9629, %fd9646;
	@!%p66 bra 	BB6_3827;
	bra.uni 	BB6_3826;

BB6_3826:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5780}, %fd9646;
	}
	xor.b32  	%r5781, %r5780, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5782, %temp}, %fd9646;
	}
	mov.b64 	%fd9629, {%r5782, %r5781};

BB6_3827:
	@%p3835 bra 	BB6_3830;
	bra.uni 	BB6_3828;

BB6_3830:
	selp.b32	%r5783, %r101, 0, %p3816;
	or.b32  	%r5784, %r5783, 2146435072;
	setp.lt.s32	%p3941, %r100, 0;
	selp.b32	%r5785, %r5784, %r5783, %p3941;
	mov.u32 	%r5786, 0;
	mov.b64 	%fd9629, {%r5786, %r5785};
	bra.uni 	BB6_3831;

BB6_3828:
	setp.gt.s32	%p3938, %r101, -1;
	@%p3938 bra 	BB6_3831;

	cvt.rzi.f64.f64	%fd6702, %fd6357;
	setp.neu.f64	%p3939, %fd6702, 0d4000000000000000;
	selp.f64	%fd9629, 0dFFF8000000000000, %fd9629, %p3939;

BB6_3831:
	@%p3840 bra 	BB6_3832;

	setp.gtu.f64	%p3943, %fd2430, 0d7FF0000000000000;
	mov.f64 	%fd9630, %fd9647;
	@%p3943 bra 	BB6_3841;

	and.b32  	%r5787, %r100, 2147483647;
	setp.ne.s32	%p3944, %r5787, 2146435072;
	@%p3944 bra 	BB6_3836;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5788, %temp}, %fd6357;
	}
	setp.eq.s32	%p3945, %r5788, 0;
	@%p3945 bra 	BB6_3840;
	bra.uni 	BB6_3836;

BB6_3840:
	setp.gt.f64	%p3948, %fd2430, 0d3FF0000000000000;
	selp.b32	%r5797, 2146435072, 0, %p3948;
	xor.b32  	%r5798, %r5797, 2146435072;
	setp.lt.s32	%p3949, %r100, 0;
	selp.b32	%r5799, %r5798, %r5797, %p3949;
	setp.eq.f64	%p3950, %fd2429, 0dBFF0000000000000;
	selp.b32	%r5800, 1072693248, %r5799, %p3950;
	mov.u32 	%r5801, 0;
	mov.b64 	%fd9630, {%r5801, %r5800};
	bra.uni 	BB6_3841;

BB6_3832:
	mov.f64 	%fd9630, %fd9629;

BB6_3841:
	mov.f64 	%fd8530, 0d3FE000000000000B;
	mov.f64 	%fd8529, 0d3FC5555555555511;
	mov.f64 	%fd8528, 0d3FA55555555502A1;
	mov.f64 	%fd8527, 0d3F81111111122322;
	mov.f64 	%fd8526, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8525, 0d3F2A01A014761F65;
	mov.f64 	%fd8524, 0d3EFA01997C89EB71;
	mov.f64 	%fd8523, 0d3EC71DEE62401315;
	mov.f64 	%fd8522, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8521, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8520, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8519, 0dC338000000000000;
	mov.f64 	%fd8518, 0d4338000000000000;
	mov.f64 	%fd8517, 0d3FF71547652B82FE;
	mov.f64 	%fd8428, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd6704, %fd9630;
	selp.f64	%fd6705, 0dBFF0000000000000, %fd6704, %p3849;
	div.rn.f64 	%fd2522, %fd6705, %fd42;
	fma.rn.f64 	%fd6708, %fd2522, %fd8517, %fd8518;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd6708;
	}
	add.rn.f64 	%fd6710, %fd6708, %fd8519;
	fma.rn.f64 	%fd6712, %fd6710, %fd8520, %fd2522;
	fma.rn.f64 	%fd6714, %fd6710, %fd8428, %fd6712;
	fma.rn.f64 	%fd6717, %fd8521, %fd6714, %fd8522;
	fma.rn.f64 	%fd6719, %fd6717, %fd6714, %fd8523;
	fma.rn.f64 	%fd6721, %fd6719, %fd6714, %fd8524;
	fma.rn.f64 	%fd6723, %fd6721, %fd6714, %fd8525;
	fma.rn.f64 	%fd6725, %fd6723, %fd6714, %fd8526;
	fma.rn.f64 	%fd6727, %fd6725, %fd6714, %fd8527;
	fma.rn.f64 	%fd6729, %fd6727, %fd6714, %fd8528;
	fma.rn.f64 	%fd6731, %fd6729, %fd6714, %fd8529;
	fma.rn.f64 	%fd6733, %fd6731, %fd6714, %fd8530;
	fma.rn.f64 	%fd6735, %fd6733, %fd6714, %fd6397;
	fma.rn.f64 	%fd6736, %fd6735, %fd6714, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd6736;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd6736;
	}
	shl.b32 	%r5802, %r123, 20;
	add.s32 	%r5803, %r125, %r5802;
	mov.b64 	%fd9631, {%r124, %r5803};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5804}, %fd2522;
	}
	mov.b32 	 %f19, %r5804;
	abs.f32 	%f8, %f19;
	setp.lt.f32	%p3952, %f8, 0f4086232B;
	@%p3952 bra 	BB6_3844;

	setp.lt.f64	%p3953, %fd2522, 0d0000000000000000;
	add.f64 	%fd6737, %fd2522, 0d7FF0000000000000;
	selp.f64	%fd9631, 0d0000000000000000, %fd6737, %p3953;
	setp.geu.f32	%p3954, %f8, 0f40874800;
	@%p3954 bra 	BB6_3844;

	shr.u32 	%r5805, %r123, 31;
	add.s32 	%r5806, %r123, %r5805;
	shr.s32 	%r5807, %r5806, 1;
	shl.b32 	%r5808, %r5807, 20;
	add.s32 	%r5809, %r5808, %r125;
	mov.b64 	%fd6738, {%r124, %r5809};
	sub.s32 	%r5810, %r123, %r5807;
	shl.b32 	%r5811, %r5810, 20;
	add.s32 	%r5812, %r5811, 1072693248;
	mov.u32 	%r5813, 0;
	mov.b64 	%fd6739, {%r5813, %r5812};
	mul.f64 	%fd9631, %fd6738, %fd6739;

BB6_3844:
	sub.f64 	%fd6740, %fd9627, %fd9631;
	mul.f64 	%fd6741, %fd45, %fd6740;
	mul.f64 	%fd6742, %fd43, %fd2500;
	sub.f64 	%fd6743, %fd6742, %fd6741;
	mov.f64 	%fd6744, 0d4008000000000000;
	div.rn.f64 	%fd6745, %fd6744, %fd2487;
	fma.rn.f64 	%fd6746, %fd6745, %fd6743, %fd2475;
	mul.f64 	%fd2527, %fd25, %fd87;
	mul.f64 	%fd6747, %fd87, %fd2527;
	mul.f64 	%fd6748, %fd87, %fd6747;
	div.rn.f64 	%fd10237, %fd6746, %fd6748;
	@!%p67 bra 	BB6_3846;
	bra.uni 	BB6_3845;

BB6_3845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5814}, %fd9633;
	}
	xor.b32  	%r5815, %r5814, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5816, %temp}, %fd9633;
	}
	mov.b64 	%fd9633, {%r5816, %r5815};

BB6_3846:
	setp.eq.f64	%p7243, %fd9, 0d0000000000000000;
	@%p7243 bra 	BB6_3849;
	bra.uni 	BB6_3847;

BB6_3849:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10670}, %fd9;
	}
	selp.b32	%r5817, %r10670, 0, %p3816;
	or.b32  	%r5818, %r5817, 2146435072;
	setp.lt.s32	%p3959, %r100, 0;
	selp.b32	%r5819, %r5818, %r5817, %p3959;
	mov.u32 	%r5820, 0;
	mov.b64 	%fd9633, {%r5820, %r5819};
	bra.uni 	BB6_3850;

BB6_3847:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10629}, %fd9;
	}
	setp.gt.s32	%p3956, %r10629, -1;
	@%p3956 bra 	BB6_3850;

	cvt.rzi.f64.f64	%fd6750, %fd6357;
	setp.neu.f64	%p3957, %fd6750, 0d4000000000000000;
	selp.f64	%fd9633, 0dFFF8000000000000, %fd9633, %p3957;

BB6_3850:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10672}, %fd16;
	}
	and.b32  	%r10671, %r10672, 2146435072;
	setp.ne.s32	%p7248, %r10671, 2146435072;
	@%p7248 bra 	BB6_3851;

	abs.f64 	%fd8501, %fd9;
	setp.gtu.f64	%p3961, %fd8501, 0d7FF0000000000000;
	mov.f64 	%fd9634, %fd16;
	@%p3961 bra 	BB6_3860;

	and.b32  	%r5821, %r100, 2147483647;
	setp.ne.s32	%p3962, %r5821, 2146435072;
	@%p3962 bra 	BB6_3855;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5822, %temp}, %fd6357;
	}
	setp.eq.s32	%p3963, %r5822, 0;
	@%p3963 bra 	BB6_3859;
	bra.uni 	BB6_3855;

BB6_3859:
	abs.f64 	%fd8502, %fd9;
	setp.eq.f64	%p3966, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3967, %fd8502, 0d3FF0000000000000;
	selp.b32	%r5831, 2146435072, 0, %p3967;
	xor.b32  	%r5832, %r5831, 2146435072;
	setp.lt.s32	%p3968, %r100, 0;
	selp.b32	%r5833, %r5832, %r5831, %p3968;
	selp.b32	%r5834, 1072693248, %r5833, %p3966;
	mov.u32 	%r5835, 0;
	mov.b64 	%fd9634, {%r5835, %r5834};
	bra.uni 	BB6_3860;

BB6_3851:
	mov.f64 	%fd9634, %fd9633;

BB6_3860:
	setp.eq.f64	%p7244, %fd9, 0d3FF0000000000000;
	rcp.rn.f64 	%fd6752, %fd9634;
	selp.f64	%fd2537, 0d3FF0000000000000, %fd6752, %p7244;
	mov.f64 	%fd9636, %fd9642;
	@!%p68 bra 	BB6_3862;
	bra.uni 	BB6_3861;

BB6_3861:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5836}, %fd9642;
	}
	xor.b32  	%r5837, %r5836, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5838, %temp}, %fd9642;
	}
	mov.b64 	%fd9636, {%r5838, %r5837};

BB6_3862:
	@%p3872 bra 	BB6_3865;
	bra.uni 	BB6_3863;

BB6_3865:
	selp.b32	%r5839, %r108, 0, %p3816;
	or.b32  	%r5840, %r5839, 2146435072;
	setp.lt.s32	%p3974, %r100, 0;
	selp.b32	%r5841, %r5840, %r5839, %p3974;
	mov.u32 	%r5842, 0;
	mov.b64 	%fd9636, {%r5842, %r5841};
	bra.uni 	BB6_3866;

BB6_3863:
	setp.gt.s32	%p3971, %r108, -1;
	@%p3971 bra 	BB6_3866;

	cvt.rzi.f64.f64	%fd6754, %fd6357;
	setp.neu.f64	%p3972, %fd6754, 0d4000000000000000;
	selp.f64	%fd9636, 0dFFF8000000000000, %fd9636, %p3972;

BB6_3866:
	@%p3877 bra 	BB6_3867;

	add.f64 	%fd9637, %fd2458, 0d4000000000000000;
	abs.f64 	%fd8637, %fd2458;
	setp.gtu.f64	%p3976, %fd8637, 0d7FF0000000000000;
	@%p3976 bra 	BB6_3876;

	and.b32  	%r5843, %r100, 2147483647;
	setp.ne.s32	%p3977, %r5843, 2146435072;
	@%p3977 bra 	BB6_3871;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5844, %temp}, %fd6357;
	}
	setp.eq.s32	%p3978, %r5844, 0;
	@%p3978 bra 	BB6_3875;
	bra.uni 	BB6_3871;

BB6_3875:
	abs.f64 	%fd8639, %fd2458;
	setp.gt.f64	%p3981, %fd8639, 0d3FF0000000000000;
	selp.b32	%r5853, 2146435072, 0, %p3981;
	xor.b32  	%r5854, %r5853, 2146435072;
	setp.lt.s32	%p3982, %r100, 0;
	selp.b32	%r5855, %r5854, %r5853, %p3982;
	setp.eq.f64	%p3983, %fd2458, 0dBFF0000000000000;
	selp.b32	%r5856, 1072693248, %r5855, %p3983;
	mov.u32 	%r5857, 0;
	mov.b64 	%fd9637, {%r5857, %r5856};
	bra.uni 	BB6_3876;

BB6_3867:
	mov.f64 	%fd9637, %fd9636;

BB6_3876:
	mov.f64 	%fd8544, 0d3FE000000000000B;
	mov.f64 	%fd8543, 0d3FC5555555555511;
	mov.f64 	%fd8542, 0d3FA55555555502A1;
	mov.f64 	%fd8541, 0d3F81111111122322;
	mov.f64 	%fd8540, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8539, 0d3F2A01A014761F65;
	mov.f64 	%fd8538, 0d3EFA01997C89EB71;
	mov.f64 	%fd8537, 0d3EC71DEE62401315;
	mov.f64 	%fd8536, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8535, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8534, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8533, 0dC338000000000000;
	mov.f64 	%fd8532, 0d4338000000000000;
	mov.f64 	%fd8531, 0d3FF71547652B82FE;
	mov.f64 	%fd8429, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd6756, %fd9637;
	selp.f64	%fd6757, 0dBFF0000000000000, %fd6756, %p3886;
	div.rn.f64 	%fd2546, %fd6757, %fd42;
	fma.rn.f64 	%fd6760, %fd2546, %fd8531, %fd8532;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r126, %temp}, %fd6760;
	}
	add.rn.f64 	%fd6762, %fd6760, %fd8533;
	fma.rn.f64 	%fd6764, %fd6762, %fd8534, %fd2546;
	fma.rn.f64 	%fd6766, %fd6762, %fd8429, %fd6764;
	fma.rn.f64 	%fd6769, %fd8535, %fd6766, %fd8536;
	fma.rn.f64 	%fd6771, %fd6769, %fd6766, %fd8537;
	fma.rn.f64 	%fd6773, %fd6771, %fd6766, %fd8538;
	fma.rn.f64 	%fd6775, %fd6773, %fd6766, %fd8539;
	fma.rn.f64 	%fd6777, %fd6775, %fd6766, %fd8540;
	fma.rn.f64 	%fd6779, %fd6777, %fd6766, %fd8541;
	fma.rn.f64 	%fd6781, %fd6779, %fd6766, %fd8542;
	fma.rn.f64 	%fd6783, %fd6781, %fd6766, %fd8543;
	fma.rn.f64 	%fd6785, %fd6783, %fd6766, %fd8544;
	fma.rn.f64 	%fd6787, %fd6785, %fd6766, %fd6397;
	fma.rn.f64 	%fd6788, %fd6787, %fd6766, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r127, %temp}, %fd6788;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd6788;
	}
	shl.b32 	%r5858, %r126, 20;
	add.s32 	%r5859, %r128, %r5858;
	mov.b64 	%fd9638, {%r127, %r5859};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5860}, %fd2546;
	}
	mov.b32 	 %f20, %r5860;
	abs.f32 	%f9, %f20;
	setp.lt.f32	%p3985, %f9, 0f4086232B;
	@%p3985 bra 	BB6_3879;

	setp.lt.f64	%p3986, %fd2546, 0d0000000000000000;
	add.f64 	%fd6789, %fd2546, 0d7FF0000000000000;
	selp.f64	%fd9638, 0d0000000000000000, %fd6789, %p3986;
	setp.geu.f32	%p3987, %f9, 0f40874800;
	@%p3987 bra 	BB6_3879;

	shr.u32 	%r5861, %r126, 31;
	add.s32 	%r5862, %r126, %r5861;
	shr.s32 	%r5863, %r5862, 1;
	shl.b32 	%r5864, %r5863, 20;
	add.s32 	%r5865, %r5864, %r128;
	mov.b64 	%fd6790, {%r127, %r5865};
	sub.s32 	%r5866, %r126, %r5863;
	shl.b32 	%r5867, %r5866, 20;
	add.s32 	%r5868, %r5867, 1072693248;
	mov.u32 	%r5869, 0;
	mov.b64 	%fd6791, {%r5869, %r5868};
	mul.f64 	%fd9638, %fd6790, %fd6791;

BB6_3879:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10674}, %fd2488;
	}
	and.b32  	%r10673, %r10674, 2147483647;
	setp.lt.u32	%p7249, %r10673, 1072693248;
	mul.f64 	%fd6792, %fd41, %fd9638;
	mul.f64 	%fd2551, %fd2537, %fd6792;
	@%p7249 bra 	BB6_3885;
	bra.uni 	BB6_3880;

BB6_3885:
	mul.f64 	%fd6872, %fd2488, %fd2488;
	mov.f64 	%fd6873, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd6874, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd6875, %fd6874, %fd6872, %fd6873;
	mov.f64 	%fd6876, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd6877, %fd6875, %fd6872, %fd6876;
	mov.f64 	%fd6878, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd6879, %fd6877, %fd6872, %fd6878;
	mov.f64 	%fd6880, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd6881, %fd6879, %fd6872, %fd6880;
	mov.f64 	%fd6882, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd6883, %fd6881, %fd6872, %fd6882;
	mov.f64 	%fd6884, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd6885, %fd6883, %fd6872, %fd6884;
	mov.f64 	%fd6886, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd6887, %fd6885, %fd6872, %fd6886;
	mov.f64 	%fd6888, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd6889, %fd6887, %fd6872, %fd6888;
	mov.f64 	%fd6890, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd6891, %fd6889, %fd6872, %fd6890;
	mov.f64 	%fd6892, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd6893, %fd6891, %fd6872, %fd6892;
	mov.f64 	%fd6894, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd6895, %fd6893, %fd6872, %fd6894;
	mul.f64 	%fd9639, %fd2488, %fd6895;
	bra.uni 	BB6_3886;

BB6_3880:
	setp.lt.u32	%p3989, %r115, 2146435072;
	@%p3989 bra 	BB6_3884;
	bra.uni 	BB6_3881;

BB6_3884:
	mov.f64 	%fd8636, 0d3FE000000000000B;
	mov.f64 	%fd8635, 0d3FC5555555555511;
	mov.f64 	%fd8634, 0d3FA55555555502A1;
	mov.f64 	%fd8633, 0d3F81111111122322;
	mov.f64 	%fd8632, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8631, 0d3F2A01A014761F65;
	mov.f64 	%fd8630, 0d3EFA01997C89EB71;
	mov.f64 	%fd8629, 0d3EC71DEE62401315;
	mov.f64 	%fd8628, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8627, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8626, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8625, 0dC338000000000000;
	mov.f64 	%fd8624, 0d4338000000000000;
	mov.f64 	%fd8623, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10668}, %fd2488;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10667, %temp}, %fd2488;
	}
	mov.b64 	%fd6794, {%r10667, %r115};
	mov.f64 	%fd6795, 0dBCF1384CE38C616A;
	mov.f64 	%fd6796, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd6797, %fd6796, %fd6794, %fd6795;
	mov.f64 	%fd6798, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd6799, %fd6797, %fd6794, %fd6798;
	mov.f64 	%fd6800, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd6801, %fd6799, %fd6794, %fd6800;
	mov.f64 	%fd6802, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd6803, %fd6801, %fd6794, %fd6802;
	mov.f64 	%fd6804, 0dBE0933832F358D51;
	fma.rn.f64 	%fd6805, %fd6803, %fd6794, %fd6804;
	mov.f64 	%fd6806, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd6807, %fd6805, %fd6794, %fd6806;
	mov.f64 	%fd6808, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd6809, %fd6807, %fd6794, %fd6808;
	mov.f64 	%fd6810, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd6811, %fd6809, %fd6794, %fd6810;
	mov.f64 	%fd6812, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd6813, %fd6811, %fd6794, %fd6812;
	mov.f64 	%fd6814, 0d3EE09F503825C543;
	fma.rn.f64 	%fd6815, %fd6813, %fd6794, %fd6814;
	mov.f64 	%fd6816, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd6817, %fd6815, %fd6794, %fd6816;
	mov.f64 	%fd6818, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd6819, %fd6817, %fd6794, %fd6818;
	mov.f64 	%fd6820, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd6821, %fd6819, %fd6794, %fd6820;
	mov.f64 	%fd6822, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd6823, %fd6821, %fd6794, %fd6822;
	mov.f64 	%fd6824, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd6825, %fd6823, %fd6794, %fd6824;
	mov.f64 	%fd6826, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd6827, %fd6825, %fd6794, %fd6826;
	mov.f64 	%fd6828, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd6829, %fd6827, %fd6794, %fd6828;
	mov.f64 	%fd6830, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd6831, %fd6829, %fd6794, %fd6830;
	mov.f64 	%fd6832, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd6833, %fd6831, %fd6794, %fd6832;
	mov.f64 	%fd6834, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd6835, %fd6833, %fd6794, %fd6834;
	mov.f64 	%fd6836, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd6837, %fd6835, %fd6794, %fd6836;
	mov.f64 	%fd6838, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd6839, %fd6837, %fd6794, %fd6838;
	fma.rn.f64 	%fd6842, %fd6839, %fd8623, %fd8624;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5874, %temp}, %fd6842;
	}
	add.rn.f64 	%fd6844, %fd6842, %fd8625;
	fma.rn.f64 	%fd6846, %fd6844, %fd8626, %fd6839;
	fma.rn.f64 	%fd6849, %fd8627, %fd6846, %fd8628;
	fma.rn.f64 	%fd6851, %fd6849, %fd6846, %fd8629;
	fma.rn.f64 	%fd6853, %fd6851, %fd6846, %fd8630;
	fma.rn.f64 	%fd6855, %fd6853, %fd6846, %fd8631;
	fma.rn.f64 	%fd6857, %fd6855, %fd6846, %fd8632;
	fma.rn.f64 	%fd6859, %fd6857, %fd6846, %fd8633;
	fma.rn.f64 	%fd6861, %fd6859, %fd6846, %fd8634;
	fma.rn.f64 	%fd6863, %fd6861, %fd6846, %fd8635;
	fma.rn.f64 	%fd6865, %fd6863, %fd6846, %fd8636;
	fma.rn.f64 	%fd6867, %fd6865, %fd6846, %fd6397;
	fma.rn.f64 	%fd6868, %fd6867, %fd6846, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5875}, %fd6868;
	}
	shl.b32 	%r5876, %r5874, 20;
	add.s32 	%r5877, %r5875, %r5876;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5878, %temp}, %fd6868;
	}
	mov.b64 	%fd6869, {%r5878, %r5877};
	sub.f64 	%fd6870, %fd6397, %fd6869;
	setp.gt.u32	%p3993, %r115, 1075294207;
	selp.f64	%fd6871, 0d3FF0000000000000, %fd6870, %p3993;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5879, %temp}, %fd6871;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5880}, %fd6871;
	}
	and.b32  	%r5881, %r10668, -2147483648;
	or.b32  	%r5882, %r5880, %r5881;
	mov.b64 	%fd9639, {%r5879, %r5882};
	bra.uni 	BB6_3886;

BB6_3881:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10630, %temp}, %fd2488;
	}
	setp.eq.s32	%p3990, %r115, 2146435072;
	setp.eq.s32	%p3991, %r10630, 0;
	and.pred  	%p3992, %p3990, %p3991;
	@%p3992 bra 	BB6_3883;
	bra.uni 	BB6_3882;

BB6_3883:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10666}, %fd2488;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5870, %temp}, %fd6397;
	}
	and.b32  	%r5871, %r10666, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5872}, %fd6397;
	}
	or.b32  	%r5873, %r5872, %r5871;
	mov.b64 	%fd9639, {%r5870, %r5873};
	bra.uni 	BB6_3886;

BB6_3817:
	and.b32  	%r5755, %r108, 2147483647;
	setp.ne.s32	%p3928, %r5755, 2146435072;
	@%p3928 bra 	BB6_3818;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5756, %temp}, %fd2458;
	}
	setp.ne.s32	%p3929, %r5756, 0;
	mov.f64 	%fd9626, %fd9625;
	@%p3929 bra 	BB6_3822;

	shr.s32 	%r5757, %r100, 31;
	and.b32  	%r5758, %r5757, -2146435072;
	add.s32 	%r5759, %r5758, 2146435072;
	or.b32  	%r5760, %r5759, -2147483648;
	selp.b32	%r5761, %r5760, %r5759, %p68;
	mov.u32 	%r5762, 0;
	mov.b64 	%fd9626, {%r5762, %r5761};
	bra.uni 	BB6_3822;

BB6_3836:
	and.b32  	%r5789, %r101, 2147483647;
	setp.ne.s32	%p3946, %r5789, 2146435072;
	@%p3946 bra 	BB6_3837;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5790, %temp}, %fd2429;
	}
	setp.ne.s32	%p3947, %r5790, 0;
	mov.f64 	%fd9630, %fd9629;
	@%p3947 bra 	BB6_3841;

	shr.s32 	%r5791, %r100, 31;
	and.b32  	%r5792, %r5791, -2146435072;
	add.s32 	%r5793, %r5792, 2146435072;
	or.b32  	%r5794, %r5793, -2147483648;
	selp.b32	%r5795, %r5794, %r5793, %p66;
	mov.u32 	%r5796, 0;
	mov.b64 	%fd9630, {%r5796, %r5795};
	bra.uni 	BB6_3841;

BB6_3855:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10669}, %fd9;
	}
	and.b32  	%r5823, %r10669, 2147483647;
	setp.ne.s32	%p3964, %r5823, 2146435072;
	@%p3964 bra 	BB6_3856;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5824, %temp}, %fd9;
	}
	setp.ne.s32	%p3965, %r5824, 0;
	mov.f64 	%fd9634, %fd9633;
	@%p3965 bra 	BB6_3860;

	shr.s32 	%r5825, %r100, 31;
	and.b32  	%r5826, %r5825, -2146435072;
	add.s32 	%r5827, %r5826, 2146435072;
	or.b32  	%r5828, %r5827, -2147483648;
	selp.b32	%r5829, %r5828, %r5827, %p67;
	mov.u32 	%r5830, 0;
	mov.b64 	%fd9634, {%r5830, %r5829};
	bra.uni 	BB6_3860;

BB6_3871:
	and.b32  	%r5845, %r108, 2147483647;
	setp.ne.s32	%p3979, %r5845, 2146435072;
	@%p3979 bra 	BB6_3872;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5846, %temp}, %fd2458;
	}
	setp.ne.s32	%p3980, %r5846, 0;
	mov.f64 	%fd9637, %fd9636;
	@%p3980 bra 	BB6_3876;

	shr.s32 	%r5847, %r100, 31;
	and.b32  	%r5848, %r5847, -2146435072;
	add.s32 	%r5849, %r5848, 2146435072;
	or.b32  	%r5850, %r5849, -2147483648;
	selp.b32	%r5851, %r5850, %r5849, %p68;
	mov.u32 	%r5852, 0;
	mov.b64 	%fd9637, {%r5852, %r5851};
	bra.uni 	BB6_3876;

BB6_6008:
	mov.f64 	%fd10045, %fd10044;

BB6_6017:
	mov.f64 	%fd7983, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r234}, %fd7983;
	}
	bfe.u32 	%r9100, %r234, 20, 11;
	add.s32 	%r9101, %r9100, -1012;
	mov.u64 	%rd271, 4616189618054758400;
	shl.b64 	%rd107, %rd271, %r9101;
	setp.eq.s64	%p6198, %rd107, -9223372036854775808;
	// Callseq Start 178
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4032;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7983;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10047, [retval0+0];
	
	//{
	}// Callseq End 178
	and.pred  	%p181, %p6183, %p6198;
	@!%p181 bra 	BB6_6019;
	bra.uni 	BB6_6018;

BB6_6018:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9102}, %fd10047;
	}
	xor.b32  	%r9103, %r9102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9104, %temp}, %fd10047;
	}
	mov.b64 	%fd10047, {%r9104, %r9103};

BB6_6019:
	@%p6184 bra 	BB6_6022;
	bra.uni 	BB6_6020;

BB6_6022:
	selp.b32	%r9105, %r232, 0, %p6198;
	or.b32  	%r9106, %r9105, 2146435072;
	setp.lt.s32	%p6204, %r234, 0;
	selp.b32	%r9107, %r9106, %r9105, %p6204;
	mov.u32 	%r9108, 0;
	mov.b64 	%fd10047, {%r9108, %r9107};
	bra.uni 	BB6_6023;

BB6_3955:
	mov.f64 	%fd9654, %fd9653;

BB6_3964:
	mul.f64 	%fd7097, %fd9654, 0d40E9230000000000;
	setp.eq.f64	%p4072, %fd2604, 0d3FF0000000000000;
	selp.f64	%fd9655, 0d40E9230000000000, %fd7097, %p4072;

BB6_3965:
	mul.f64 	%fd2618, %fd2600, %fd9655;
	abs.f64 	%fd2619, %fd9;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2619;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7084;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9692, [retval0+0];
	
	//{
	}// Callseq End 73
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd9;
	}
	setp.lt.s32	%p4073, %r139, 0;
	and.pred  	%p72, %p4073, %p4036;
	mov.f64 	%fd9657, %fd9692;
	@!%p72 bra 	BB6_3967;
	bra.uni 	BB6_3966;

BB6_3966:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6016}, %fd9692;
	}
	xor.b32  	%r6017, %r6016, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6018, %temp}, %fd9692;
	}
	mov.b64 	%fd9657, {%r6018, %r6017};

BB6_3967:
	setp.eq.f64	%p4075, %fd9, 0d0000000000000000;
	@%p4075 bra 	BB6_3970;
	bra.uni 	BB6_3968;

BB6_3970:
	selp.b32	%r6019, %r139, 0, %p4036;
	or.b32  	%r6020, %r6019, 2146435072;
	setp.lt.s32	%p4079, %r136, 0;
	selp.b32	%r6021, %r6020, %r6019, %p4079;
	mov.u32 	%r6022, 0;
	mov.b64 	%fd9657, {%r6022, %r6021};
	bra.uni 	BB6_3971;

BB6_3968:
	setp.gt.s32	%p4076, %r139, -1;
	@%p4076 bra 	BB6_3971;

	cvt.rzi.f64.f64	%fd7100, %fd7084;
	setp.neu.f64	%p4077, %fd7100, 0d4000000000000000;
	selp.f64	%fd9657, 0dFFF8000000000000, %fd9657, %p4077;

BB6_3971:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6023}, %fd16;
	}
	and.b32  	%r140, %r6023, 2146435072;
	setp.ne.s32	%p4080, %r140, 2146435072;
	@%p4080 bra 	BB6_3972;

	setp.gtu.f64	%p4081, %fd2619, 0d7FF0000000000000;
	mov.f64 	%fd9658, %fd16;
	@%p4081 bra 	BB6_3981;

	and.b32  	%r6024, %r136, 2147483647;
	setp.ne.s32	%p4082, %r6024, 2146435072;
	@%p4082 bra 	BB6_3976;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6025, %temp}, %fd7084;
	}
	setp.eq.s32	%p4083, %r6025, 0;
	@%p4083 bra 	BB6_3980;
	bra.uni 	BB6_3976;

BB6_3980:
	setp.eq.f64	%p4086, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p4087, %fd2619, 0d3FF0000000000000;
	selp.b32	%r6034, 2146435072, 0, %p4087;
	xor.b32  	%r6035, %r6034, 2146435072;
	setp.lt.s32	%p4088, %r136, 0;
	selp.b32	%r6036, %r6035, %r6034, %p4088;
	selp.b32	%r6037, 1072693248, %r6036, %p4086;
	mov.u32 	%r6038, 0;
	mov.b64 	%fd9658, {%r6038, %r6037};
	bra.uni 	BB6_3981;

BB6_3972:
	mov.f64 	%fd9658, %fd9657;

BB6_3981:
	rcp.rn.f64 	%fd7103, %fd9658;
	setp.eq.f64	%p4089, %fd9, 0d3FF0000000000000;
	selp.f64	%fd2629, 0d3FF0000000000000, %fd7103, %p4089;
	div.rn.f64 	%fd2630, %fd2601, %fd9;
	sub.f64 	%fd2631, %fd7, %fd2630;
	setp.gt.f64	%p4090, %fd2631, 0d0000000000000000;
	setp.lt.f64	%p4091, %fd2631, 0d3FF0000000000000;
	and.pred  	%p73, %p4090, %p4091;
	mov.f64 	%fd9662, 0d0000000000000000;
	@!%p73 bra 	BB6_3999;
	bra.uni 	BB6_3982;

BB6_3982:
	mov.f64 	%fd7104, 0d3FF0000000000000;
	sub.f64 	%fd7105, %fd7104, %fd7;
	add.f64 	%fd7106, %fd7105, %fd2630;
	mul.f64 	%fd2632, %fd2631, %fd7106;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd2632;
	}
	mov.f64 	%fd7107, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd7107;
	}
	bfe.u32 	%r6039, %r142, 20, 11;
	add.s32 	%r6040, %r6039, -1012;
	mov.u64 	%rd220, 4619567317775286272;
	shl.b64 	%rd56, %rd220, %r6040;
	setp.eq.s64	%p4092, %rd56, -9223372036854775808;
	abs.f64 	%fd2633, %fd2632;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2633;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7107;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9660, [retval0+0];
	
	//{
	}// Callseq End 74
	setp.lt.s32	%p4093, %r141, 0;
	and.pred  	%p74, %p4093, %p4092;
	@!%p74 bra 	BB6_3984;
	bra.uni 	BB6_3983;

BB6_3983:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6041}, %fd9660;
	}
	xor.b32  	%r6042, %r6041, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6043, %temp}, %fd9660;
	}
	mov.b64 	%fd9660, {%r6043, %r6042};

BB6_3984:
	setp.eq.f64	%p4094, %fd2632, 0d0000000000000000;
	@%p4094 bra 	BB6_3987;
	bra.uni 	BB6_3985;

BB6_3987:
	selp.b32	%r6044, %r141, 0, %p4092;
	or.b32  	%r6045, %r6044, 2146435072;
	setp.lt.s32	%p4098, %r142, 0;
	selp.b32	%r6046, %r6045, %r6044, %p4098;
	mov.u32 	%r6047, 0;
	mov.b64 	%fd9660, {%r6047, %r6046};
	bra.uni 	BB6_3988;

BB6_313:
	setp.gt.s32	%p554, %r50, -1;
	@%p554 bra 	BB6_316;

	cvt.rzi.f64.f64	%fd5048, %fd5046;
	setp.neu.f64	%p555, %fd5048, 0d4010000000000000;
	selp.f64	%fd8963, 0dFFF8000000000000, %fd8963, %p555;

BB6_316:
	add.f64 	%fd8964, %fd317, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd8964;
	}
	and.b32  	%r798, %r797, 2146435072;
	setp.ne.s32	%p558, %r798, 2146435072;
	@%p558 bra 	BB6_317;

	setp.gtu.f64	%p559, %fd318, 0d7FF0000000000000;
	@%p559 bra 	BB6_326;

	and.b32  	%r799, %r52, 2147483647;
	setp.ne.s32	%p560, %r799, 2146435072;
	@%p560 bra 	BB6_321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r800, %temp}, %fd5046;
	}
	setp.eq.s32	%p561, %r800, 0;
	@%p561 bra 	BB6_325;
	bra.uni 	BB6_321;

BB6_325:
	setp.gt.f64	%p564, %fd318, 0d3FF0000000000000;
	selp.b32	%r809, 2146435072, 0, %p564;
	xor.b32  	%r810, %r809, 2146435072;
	setp.lt.s32	%p565, %r52, 0;
	selp.b32	%r811, %r810, %r809, %p565;
	setp.eq.f64	%p566, %fd317, 0dBFF0000000000000;
	selp.b32	%r812, 1072693248, %r811, %p566;
	mov.u32 	%r813, 0;
	mov.b64 	%fd8964, {%r813, %r812};
	bra.uni 	BB6_326;

BB6_3882:
	add.f64 	%fd9639, %fd2488, %fd2488;

BB6_3886:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10700}, %fd2494;
	}
	and.b32  	%r10699, %r10700, 2147483647;
	setp.lt.u32	%p7272, %r10699, 1072693248;
	@%p7272 bra 	BB6_3892;
	bra.uni 	BB6_3887;

BB6_3892:
	mul.f64 	%fd6975, %fd2494, %fd2494;
	mov.f64 	%fd6976, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd6977, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd6978, %fd6977, %fd6975, %fd6976;
	mov.f64 	%fd6979, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd6980, %fd6978, %fd6975, %fd6979;
	mov.f64 	%fd6981, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd6982, %fd6980, %fd6975, %fd6981;
	mov.f64 	%fd6983, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd6984, %fd6982, %fd6975, %fd6983;
	mov.f64 	%fd6985, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd6986, %fd6984, %fd6975, %fd6985;
	mov.f64 	%fd6987, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd6988, %fd6986, %fd6975, %fd6987;
	mov.f64 	%fd6989, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd6990, %fd6988, %fd6975, %fd6989;
	mov.f64 	%fd6991, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd6992, %fd6990, %fd6975, %fd6991;
	mov.f64 	%fd6993, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd6994, %fd6992, %fd6975, %fd6993;
	mov.f64 	%fd6995, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd6996, %fd6994, %fd6975, %fd6995;
	mov.f64 	%fd6997, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd6998, %fd6996, %fd6975, %fd6997;
	mul.f64 	%fd9640, %fd2494, %fd6998;
	bra.uni 	BB6_3893;

BB6_3887:
	setp.lt.u32	%p3995, %r118, 2146435072;
	@%p3995 bra 	BB6_3891;
	bra.uni 	BB6_3888;

BB6_3891:
	mov.f64 	%fd8622, 0d3FE000000000000B;
	mov.f64 	%fd8621, 0d3FC5555555555511;
	mov.f64 	%fd8620, 0d3FA55555555502A1;
	mov.f64 	%fd8619, 0d3F81111111122322;
	mov.f64 	%fd8618, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8617, 0d3F2A01A014761F65;
	mov.f64 	%fd8616, 0d3EFA01997C89EB71;
	mov.f64 	%fd8615, 0d3EC71DEE62401315;
	mov.f64 	%fd8614, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8613, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8612, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8611, 0dC338000000000000;
	mov.f64 	%fd8610, 0d4338000000000000;
	mov.f64 	%fd8609, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10665}, %fd2494;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10664, %temp}, %fd2494;
	}
	mov.b64 	%fd6897, {%r10664, %r118};
	mov.f64 	%fd6898, 0dBCF1384CE38C616A;
	mov.f64 	%fd6899, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd6900, %fd6899, %fd6897, %fd6898;
	mov.f64 	%fd6901, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd6902, %fd6900, %fd6897, %fd6901;
	mov.f64 	%fd6903, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd6904, %fd6902, %fd6897, %fd6903;
	mov.f64 	%fd6905, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd6906, %fd6904, %fd6897, %fd6905;
	mov.f64 	%fd6907, 0dBE0933832F358D51;
	fma.rn.f64 	%fd6908, %fd6906, %fd6897, %fd6907;
	mov.f64 	%fd6909, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd6910, %fd6908, %fd6897, %fd6909;
	mov.f64 	%fd6911, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd6912, %fd6910, %fd6897, %fd6911;
	mov.f64 	%fd6913, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd6914, %fd6912, %fd6897, %fd6913;
	mov.f64 	%fd6915, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd6916, %fd6914, %fd6897, %fd6915;
	mov.f64 	%fd6917, 0d3EE09F503825C543;
	fma.rn.f64 	%fd6918, %fd6916, %fd6897, %fd6917;
	mov.f64 	%fd6919, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd6920, %fd6918, %fd6897, %fd6919;
	mov.f64 	%fd6921, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd6922, %fd6920, %fd6897, %fd6921;
	mov.f64 	%fd6923, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd6924, %fd6922, %fd6897, %fd6923;
	mov.f64 	%fd6925, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd6926, %fd6924, %fd6897, %fd6925;
	mov.f64 	%fd6927, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd6928, %fd6926, %fd6897, %fd6927;
	mov.f64 	%fd6929, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd6930, %fd6928, %fd6897, %fd6929;
	mov.f64 	%fd6931, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd6932, %fd6930, %fd6897, %fd6931;
	mov.f64 	%fd6933, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd6934, %fd6932, %fd6897, %fd6933;
	mov.f64 	%fd6935, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd6936, %fd6934, %fd6897, %fd6935;
	mov.f64 	%fd6937, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd6938, %fd6936, %fd6897, %fd6937;
	mov.f64 	%fd6939, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd6940, %fd6938, %fd6897, %fd6939;
	mov.f64 	%fd6941, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd6942, %fd6940, %fd6897, %fd6941;
	fma.rn.f64 	%fd6945, %fd6942, %fd8609, %fd8610;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5887, %temp}, %fd6945;
	}
	add.rn.f64 	%fd6947, %fd6945, %fd8611;
	fma.rn.f64 	%fd6949, %fd6947, %fd8612, %fd6942;
	fma.rn.f64 	%fd6952, %fd8613, %fd6949, %fd8614;
	fma.rn.f64 	%fd6954, %fd6952, %fd6949, %fd8615;
	fma.rn.f64 	%fd6956, %fd6954, %fd6949, %fd8616;
	fma.rn.f64 	%fd6958, %fd6956, %fd6949, %fd8617;
	fma.rn.f64 	%fd6960, %fd6958, %fd6949, %fd8618;
	fma.rn.f64 	%fd6962, %fd6960, %fd6949, %fd8619;
	fma.rn.f64 	%fd6964, %fd6962, %fd6949, %fd8620;
	fma.rn.f64 	%fd6966, %fd6964, %fd6949, %fd8621;
	fma.rn.f64 	%fd6968, %fd6966, %fd6949, %fd8622;
	fma.rn.f64 	%fd6970, %fd6968, %fd6949, %fd6397;
	fma.rn.f64 	%fd6971, %fd6970, %fd6949, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5888}, %fd6971;
	}
	shl.b32 	%r5889, %r5887, 20;
	add.s32 	%r5890, %r5888, %r5889;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5891, %temp}, %fd6971;
	}
	mov.b64 	%fd6972, {%r5891, %r5890};
	sub.f64 	%fd6973, %fd6397, %fd6972;
	setp.gt.u32	%p3999, %r118, 1075294207;
	selp.f64	%fd6974, 0d3FF0000000000000, %fd6973, %p3999;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5892, %temp}, %fd6974;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5893}, %fd6974;
	}
	and.b32  	%r5894, %r10665, -2147483648;
	or.b32  	%r5895, %r5893, %r5894;
	mov.b64 	%fd9640, {%r5892, %r5895};
	bra.uni 	BB6_3893;

BB6_3888:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10631, %temp}, %fd2494;
	}
	setp.eq.s32	%p3996, %r118, 2146435072;
	setp.eq.s32	%p3997, %r10631, 0;
	and.pred  	%p3998, %p3996, %p3997;
	@%p3998 bra 	BB6_3890;
	bra.uni 	BB6_3889;

BB6_3890:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10663}, %fd2494;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5883, %temp}, %fd6397;
	}
	and.b32  	%r5884, %r10663, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5885}, %fd6397;
	}
	or.b32  	%r5886, %r5885, %r5884;
	mov.b64 	%fd9640, {%r5883, %r5886};
	bra.uni 	BB6_3893;

BB6_6020:
	setp.gt.s32	%p6201, %r232, -1;
	@%p6201 bra 	BB6_6023;

	cvt.rzi.f64.f64	%fd7985, %fd7983;
	setp.neu.f64	%p6202, %fd7985, 0d4010000000000000;
	selp.f64	%fd10047, 0dFFF8000000000000, %fd10047, %p6202;

BB6_6023:
	add.f64 	%fd10048, %fd4031, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9109}, %fd10048;
	}
	and.b32  	%r9110, %r9109, 2146435072;
	setp.ne.s32	%p6205, %r9110, 2146435072;
	@%p6205 bra 	BB6_6024;

	setp.gtu.f64	%p6206, %fd4032, 0d7FF0000000000000;
	@%p6206 bra 	BB6_6033;

	and.b32  	%r9111, %r234, 2147483647;
	setp.ne.s32	%p6207, %r9111, 2146435072;
	@%p6207 bra 	BB6_6028;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9112, %temp}, %fd7983;
	}
	setp.eq.s32	%p6208, %r9112, 0;
	@%p6208 bra 	BB6_6032;
	bra.uni 	BB6_6028;

BB6_6032:
	setp.gt.f64	%p6211, %fd4032, 0d3FF0000000000000;
	selp.b32	%r9121, 2146435072, 0, %p6211;
	xor.b32  	%r9122, %r9121, 2146435072;
	setp.lt.s32	%p6212, %r234, 0;
	selp.b32	%r9123, %r9122, %r9121, %p6212;
	setp.eq.f64	%p6213, %fd4031, 0dBFF0000000000000;
	selp.b32	%r9124, 1072693248, %r9123, %p6213;
	mov.u32 	%r9125, 0;
	mov.b64 	%fd10048, {%r9125, %r9124};
	bra.uni 	BB6_6033;

BB6_3985:
	setp.gt.s32	%p4095, %r141, -1;
	@%p4095 bra 	BB6_3988;

	cvt.rzi.f64.f64	%fd7109, %fd7107;
	setp.neu.f64	%p4096, %fd7109, 0d401C000000000000;
	selp.f64	%fd9660, 0dFFF8000000000000, %fd9660, %p4096;

BB6_3988:
	add.f64 	%fd9661, %fd2632, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6048}, %fd9661;
	}
	and.b32  	%r6049, %r6048, 2146435072;
	setp.ne.s32	%p4099, %r6049, 2146435072;
	@%p4099 bra 	BB6_3989;

	setp.gtu.f64	%p4100, %fd2633, 0d7FF0000000000000;
	@%p4100 bra 	BB6_3998;

	and.b32  	%r6050, %r142, 2147483647;
	setp.ne.s32	%p4101, %r6050, 2146435072;
	@%p4101 bra 	BB6_3993;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6051, %temp}, %fd7107;
	}
	setp.eq.s32	%p4102, %r6051, 0;
	@%p4102 bra 	BB6_3997;
	bra.uni 	BB6_3993;

BB6_3997:
	setp.gt.f64	%p4105, %fd2633, 0d3FF0000000000000;
	selp.b32	%r6060, 2146435072, 0, %p4105;
	xor.b32  	%r6061, %r6060, 2146435072;
	setp.lt.s32	%p4106, %r142, 0;
	selp.b32	%r6062, %r6061, %r6060, %p4106;
	setp.eq.f64	%p4107, %fd2632, 0dBFF0000000000000;
	selp.b32	%r6063, 1072693248, %r6062, %p4107;
	mov.u32 	%r6064, 0;
	mov.b64 	%fd9661, {%r6064, %r6063};
	bra.uni 	BB6_3998;

BB6_317:
	mov.f64 	%fd8964, %fd8963;

BB6_326:
	mul.f64 	%fd5050, %fd8964, 0dC0955B8000000000;
	setp.eq.f64	%p567, %fd317, 0d3FF0000000000000;
	selp.f64	%fd5051, 0dC0955B8000000000, %fd5050, %p567;
	mul.f64 	%fd5052, %fd8961, 0d4071160000000000;
	selp.f64	%fd5053, 0d4071160000000000, %fd5052, %p567;
	add.f64 	%fd339, %fd5053, %fd5051;
	mov.f64 	%fd5054, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd5054;
	}
	bfe.u32 	%r814, %r53, 20, 11;
	add.s32 	%r815, %r814, -1012;
	mov.u64 	%rd186, 4617315517961601024;
	shl.b64 	%rd23, %rd186, %r815;
	setp.eq.s64	%p568, %rd23, -9223372036854775808;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd318;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5054;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8966, [retval0+0];
	
	//{
	}// Callseq End 22
	and.pred  	%p20, %p536, %p568;
	@!%p20 bra 	BB6_328;
	bra.uni 	BB6_327;

BB6_327:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r816}, %fd8966;
	}
	xor.b32  	%r817, %r816, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r818, %temp}, %fd8966;
	}
	mov.b64 	%fd8966, {%r818, %r817};

BB6_328:
	@%p537 bra 	BB6_331;
	bra.uni 	BB6_329;

BB6_331:
	selp.b32	%r819, %r50, 0, %p568;
	or.b32  	%r820, %r819, 2146435072;
	setp.lt.s32	%p574, %r53, 0;
	selp.b32	%r821, %r820, %r819, %p574;
	mov.u32 	%r822, 0;
	mov.b64 	%fd8966, {%r822, %r821};
	bra.uni 	BB6_332;

BB6_3889:
	add.f64 	%fd9640, %fd2494, %fd2494;

BB6_3893:
	sub.f64 	%fd2562, %fd9639, %fd9640;
	@!%p68 bra 	BB6_3895;
	bra.uni 	BB6_3894;

BB6_3894:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5896}, %fd9642;
	}
	xor.b32  	%r5897, %r5896, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5898, %temp}, %fd9642;
	}
	mov.b64 	%fd9642, {%r5898, %r5897};

BB6_3895:
	@%p3872 bra 	BB6_3898;
	bra.uni 	BB6_3896;

BB6_3898:
	selp.b32	%r5899, %r108, 0, %p3816;
	or.b32  	%r5900, %r5899, 2146435072;
	setp.lt.s32	%p4004, %r100, 0;
	selp.b32	%r5901, %r5900, %r5899, %p4004;
	mov.u32 	%r5902, 0;
	mov.b64 	%fd9642, {%r5902, %r5901};
	bra.uni 	BB6_3899;

BB6_3896:
	setp.gt.s32	%p4001, %r108, -1;
	@%p4001 bra 	BB6_3899;

	cvt.rzi.f64.f64	%fd7000, %fd6357;
	setp.neu.f64	%p4002, %fd7000, 0d4000000000000000;
	selp.f64	%fd9642, 0dFFF8000000000000, %fd9642, %p4002;

BB6_3899:
	@%p3877 bra 	BB6_3900;

	add.f64 	%fd9643, %fd2458, 0d4000000000000000;
	abs.f64 	%fd8606, %fd2458;
	setp.gtu.f64	%p4006, %fd8606, 0d7FF0000000000000;
	@%p4006 bra 	BB6_3909;

	and.b32  	%r5903, %r100, 2147483647;
	setp.ne.s32	%p4007, %r5903, 2146435072;
	@%p4007 bra 	BB6_3904;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5904, %temp}, %fd6357;
	}
	setp.eq.s32	%p4008, %r5904, 0;
	@%p4008 bra 	BB6_3908;
	bra.uni 	BB6_3904;

BB6_3908:
	abs.f64 	%fd8608, %fd2458;
	setp.gt.f64	%p4011, %fd8608, 0d3FF0000000000000;
	selp.b32	%r5913, 2146435072, 0, %p4011;
	xor.b32  	%r5914, %r5913, 2146435072;
	setp.lt.s32	%p4012, %r100, 0;
	selp.b32	%r5915, %r5914, %r5913, %p4012;
	setp.eq.f64	%p4013, %fd2458, 0dBFF0000000000000;
	selp.b32	%r5916, 1072693248, %r5915, %p4013;
	mov.u32 	%r5917, 0;
	mov.b64 	%fd9643, {%r5917, %r5916};
	bra.uni 	BB6_3909;

BB6_3900:
	mov.f64 	%fd9643, %fd9642;

BB6_3909:
	mov.f64 	%fd8558, 0d3FE000000000000B;
	mov.f64 	%fd8557, 0d3FC5555555555511;
	mov.f64 	%fd8556, 0d3FA55555555502A1;
	mov.f64 	%fd8555, 0d3F81111111122322;
	mov.f64 	%fd8554, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8553, 0d3F2A01A014761F65;
	mov.f64 	%fd8552, 0d3EFA01997C89EB71;
	mov.f64 	%fd8551, 0d3EC71DEE62401315;
	mov.f64 	%fd8550, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8549, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8548, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8547, 0dC338000000000000;
	mov.f64 	%fd8546, 0d4338000000000000;
	mov.f64 	%fd8545, 0d3FF71547652B82FE;
	mov.f64 	%fd8430, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd7002, %fd9643;
	selp.f64	%fd7003, 0dBFF0000000000000, %fd7002, %p3886;
	div.rn.f64 	%fd2571, %fd7003, %fd42;
	fma.rn.f64 	%fd7006, %fd2571, %fd8545, %fd8546;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd7006;
	}
	add.rn.f64 	%fd7008, %fd7006, %fd8547;
	fma.rn.f64 	%fd7010, %fd7008, %fd8548, %fd2571;
	fma.rn.f64 	%fd7012, %fd7008, %fd8430, %fd7010;
	fma.rn.f64 	%fd7015, %fd8549, %fd7012, %fd8550;
	fma.rn.f64 	%fd7017, %fd7015, %fd7012, %fd8551;
	fma.rn.f64 	%fd7019, %fd7017, %fd7012, %fd8552;
	fma.rn.f64 	%fd7021, %fd7019, %fd7012, %fd8553;
	fma.rn.f64 	%fd7023, %fd7021, %fd7012, %fd8554;
	fma.rn.f64 	%fd7025, %fd7023, %fd7012, %fd8555;
	fma.rn.f64 	%fd7027, %fd7025, %fd7012, %fd8556;
	fma.rn.f64 	%fd7029, %fd7027, %fd7012, %fd8557;
	fma.rn.f64 	%fd7031, %fd7029, %fd7012, %fd8558;
	fma.rn.f64 	%fd7033, %fd7031, %fd7012, %fd6397;
	fma.rn.f64 	%fd7034, %fd7033, %fd7012, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r130, %temp}, %fd7034;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd7034;
	}
	shl.b32 	%r5918, %r129, 20;
	add.s32 	%r5919, %r131, %r5918;
	mov.b64 	%fd9644, {%r130, %r5919};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5920}, %fd2571;
	}
	mov.b32 	 %f21, %r5920;
	abs.f32 	%f10, %f21;
	setp.lt.f32	%p4015, %f10, 0f4086232B;
	@%p4015 bra 	BB6_3912;

	setp.lt.f64	%p4016, %fd2571, 0d0000000000000000;
	add.f64 	%fd7035, %fd2571, 0d7FF0000000000000;
	selp.f64	%fd9644, 0d0000000000000000, %fd7035, %p4016;
	setp.geu.f32	%p4017, %f10, 0f40874800;
	@%p4017 bra 	BB6_3912;

	shr.u32 	%r5921, %r129, 31;
	add.s32 	%r5922, %r129, %r5921;
	shr.s32 	%r5923, %r5922, 1;
	shl.b32 	%r5924, %r5923, 20;
	add.s32 	%r5925, %r5924, %r131;
	mov.b64 	%fd7036, {%r130, %r5925};
	sub.s32 	%r5926, %r129, %r5923;
	shl.b32 	%r5927, %r5926, 20;
	add.s32 	%r5928, %r5927, 1072693248;
	mov.u32 	%r5929, 0;
	mov.b64 	%fd7037, {%r5929, %r5928};
	mul.f64 	%fd9644, %fd7036, %fd7037;

BB6_3912:
	@!%p66 bra 	BB6_3914;
	bra.uni 	BB6_3913;

BB6_3913:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5930}, %fd9646;
	}
	xor.b32  	%r5931, %r5930, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5932, %temp}, %fd9646;
	}
	mov.b64 	%fd9646, {%r5932, %r5931};

BB6_3914:
	@%p3835 bra 	BB6_3917;
	bra.uni 	BB6_3915;

BB6_3917:
	selp.b32	%r5933, %r101, 0, %p3816;
	or.b32  	%r5934, %r5933, 2146435072;
	setp.lt.s32	%p4022, %r100, 0;
	selp.b32	%r5935, %r5934, %r5933, %p4022;
	mov.u32 	%r5936, 0;
	mov.b64 	%fd9646, {%r5936, %r5935};
	bra.uni 	BB6_3918;

BB6_3915:
	setp.gt.s32	%p4019, %r101, -1;
	@%p4019 bra 	BB6_3918;

	cvt.rzi.f64.f64	%fd7039, %fd6357;
	setp.neu.f64	%p4020, %fd7039, 0d4000000000000000;
	selp.f64	%fd9646, 0dFFF8000000000000, %fd9646, %p4020;

BB6_3918:
	@%p3840 bra 	BB6_3919;

	setp.gtu.f64	%p4024, %fd2430, 0d7FF0000000000000;
	@%p4024 bra 	BB6_3928;

	and.b32  	%r5937, %r100, 2147483647;
	setp.ne.s32	%p4025, %r5937, 2146435072;
	@%p4025 bra 	BB6_3923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5938, %temp}, %fd6357;
	}
	setp.eq.s32	%p4026, %r5938, 0;
	@%p4026 bra 	BB6_3927;
	bra.uni 	BB6_3923;

BB6_3927:
	setp.gt.f64	%p4029, %fd2430, 0d3FF0000000000000;
	selp.b32	%r5947, 2146435072, 0, %p4029;
	xor.b32  	%r5948, %r5947, 2146435072;
	setp.lt.s32	%p4030, %r100, 0;
	selp.b32	%r5949, %r5948, %r5947, %p4030;
	setp.eq.f64	%p4031, %fd2429, 0dBFF0000000000000;
	selp.b32	%r5950, 1072693248, %r5949, %p4031;
	mov.u32 	%r5951, 0;
	mov.b64 	%fd9647, {%r5951, %r5950};
	bra.uni 	BB6_3928;

BB6_3919:
	mov.f64 	%fd9647, %fd9646;

BB6_3928:
	mov.f64 	%fd8572, 0d3FE000000000000B;
	mov.f64 	%fd8571, 0d3FC5555555555511;
	mov.f64 	%fd8570, 0d3FA55555555502A1;
	mov.f64 	%fd8569, 0d3F81111111122322;
	mov.f64 	%fd8568, 0d3F56C16C1852B7AF;
	mov.f64 	%fd8567, 0d3F2A01A014761F65;
	mov.f64 	%fd8566, 0d3EFA01997C89EB71;
	mov.f64 	%fd8565, 0d3EC71DEE62401315;
	mov.f64 	%fd8564, 0d3E928AF3FCA213EA;
	mov.f64 	%fd8563, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd8562, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd8561, 0dC338000000000000;
	mov.f64 	%fd8560, 0d4338000000000000;
	mov.f64 	%fd8559, 0d3FF71547652B82FE;
	mov.f64 	%fd8431, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd7041, %fd9647;
	selp.f64	%fd7042, 0dBFF0000000000000, %fd7041, %p3849;
	div.rn.f64 	%fd2584, %fd7042, %fd42;
	fma.rn.f64 	%fd7045, %fd2584, %fd8559, %fd8560;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r132, %temp}, %fd7045;
	}
	add.rn.f64 	%fd7047, %fd7045, %fd8561;
	fma.rn.f64 	%fd7049, %fd7047, %fd8562, %fd2584;
	fma.rn.f64 	%fd7051, %fd7047, %fd8431, %fd7049;
	fma.rn.f64 	%fd7054, %fd8563, %fd7051, %fd8564;
	fma.rn.f64 	%fd7056, %fd7054, %fd7051, %fd8565;
	fma.rn.f64 	%fd7058, %fd7056, %fd7051, %fd8566;
	fma.rn.f64 	%fd7060, %fd7058, %fd7051, %fd8567;
	fma.rn.f64 	%fd7062, %fd7060, %fd7051, %fd8568;
	fma.rn.f64 	%fd7064, %fd7062, %fd7051, %fd8569;
	fma.rn.f64 	%fd7066, %fd7064, %fd7051, %fd8570;
	fma.rn.f64 	%fd7068, %fd7066, %fd7051, %fd8571;
	fma.rn.f64 	%fd7070, %fd7068, %fd7051, %fd8572;
	fma.rn.f64 	%fd7072, %fd7070, %fd7051, %fd6397;
	fma.rn.f64 	%fd7073, %fd7072, %fd7051, %fd6397;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r133, %temp}, %fd7073;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd7073;
	}
	shl.b32 	%r5952, %r132, 20;
	add.s32 	%r5953, %r134, %r5952;
	mov.b64 	%fd9648, {%r133, %r5953};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5954}, %fd2584;
	}
	mov.b32 	 %f22, %r5954;
	abs.f32 	%f11, %f22;
	setp.lt.f32	%p4033, %f11, 0f4086232B;
	@%p4033 bra 	BB6_3931;

	setp.lt.f64	%p4034, %fd2584, 0d0000000000000000;
	add.f64 	%fd7074, %fd2584, 0d7FF0000000000000;
	selp.f64	%fd9648, 0d0000000000000000, %fd7074, %p4034;
	setp.geu.f32	%p4035, %f11, 0f40874800;
	@%p4035 bra 	BB6_3931;

	shr.u32 	%r5955, %r132, 31;
	add.s32 	%r5956, %r132, %r5955;
	shr.s32 	%r5957, %r5956, 1;
	shl.b32 	%r5958, %r5957, 20;
	add.s32 	%r5959, %r5958, %r134;
	mov.b64 	%fd7075, {%r133, %r5959};
	sub.s32 	%r5960, %r132, %r5957;
	shl.b32 	%r5961, %r5960, 20;
	add.s32 	%r5962, %r5961, 1072693248;
	mov.u32 	%r5963, 0;
	mov.b64 	%fd7076, {%r5963, %r5962};
	mul.f64 	%fd9648, %fd7075, %fd7076;

BB6_3931:
	sub.f64 	%fd7077, %fd9644, %fd9648;
	mul.f64 	%fd7078, %fd45, %fd7077;
	mul.f64 	%fd7079, %fd43, %fd2562;
	sub.f64 	%fd7080, %fd7079, %fd7078;
	mov.f64 	%fd7081, 0dBFF0000000000000;
	div.rn.f64 	%fd7082, %fd7081, %fd2487;
	fma.rn.f64 	%fd7083, %fd7082, %fd7080, %fd2551;
	div.rn.f64 	%fd10238, %fd7083, %fd2527;
	bra.uni 	BB6_7019;

BB6_3904:
	and.b32  	%r5905, %r108, 2147483647;
	setp.ne.s32	%p4009, %r5905, 2146435072;
	@%p4009 bra 	BB6_3905;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5906, %temp}, %fd2458;
	}
	setp.ne.s32	%p4010, %r5906, 0;
	mov.f64 	%fd9643, %fd9642;
	@%p4010 bra 	BB6_3909;

	shr.s32 	%r5907, %r100, 31;
	and.b32  	%r5908, %r5907, -2146435072;
	add.s32 	%r5909, %r5908, 2146435072;
	or.b32  	%r5910, %r5909, -2147483648;
	selp.b32	%r5911, %r5910, %r5909, %p68;
	mov.u32 	%r5912, 0;
	mov.b64 	%fd9643, {%r5912, %r5911};
	bra.uni 	BB6_3909;

BB6_3923:
	and.b32  	%r5939, %r101, 2147483647;
	setp.ne.s32	%p4027, %r5939, 2146435072;
	@%p4027 bra 	BB6_3924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5940, %temp}, %fd2429;
	}
	setp.ne.s32	%p4028, %r5940, 0;
	mov.f64 	%fd9647, %fd9646;
	@%p4028 bra 	BB6_3928;

	shr.s32 	%r5941, %r100, 31;
	and.b32  	%r5942, %r5941, -2146435072;
	add.s32 	%r5943, %r5942, 2146435072;
	or.b32  	%r5944, %r5943, -2147483648;
	selp.b32	%r5945, %r5944, %r5943, %p66;
	mov.u32 	%r5946, 0;
	mov.b64 	%fd9647, {%r5946, %r5945};
	bra.uni 	BB6_3928;

BB6_6024:
	mov.f64 	%fd10048, %fd10047;

BB6_6033:
	mul.f64 	%fd7987, %fd10048, 0dC0955B8000000000;
	setp.eq.f64	%p6214, %fd4031, 0d3FF0000000000000;
	selp.f64	%fd7988, 0dC0955B8000000000, %fd7987, %p6214;
	mul.f64 	%fd7989, %fd10045, 0d4071160000000000;
	selp.f64	%fd7990, 0d4071160000000000, %fd7989, %p6214;
	add.f64 	%fd4053, %fd7990, %fd7988;
	mov.f64 	%fd7991, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd7991;
	}
	bfe.u32 	%r9126, %r235, 20, 11;
	add.s32 	%r9127, %r9126, -1012;
	mov.u64 	%rd272, 4617315517961601024;
	shl.b64 	%rd108, %rd272, %r9127;
	setp.eq.s64	%p6215, %rd108, -9223372036854775808;
	// Callseq Start 179
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4032;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7991;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10050, [retval0+0];
	
	//{
	}// Callseq End 179
	and.pred  	%p182, %p6183, %p6215;
	@!%p182 bra 	BB6_6035;
	bra.uni 	BB6_6034;

BB6_6034:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9128}, %fd10050;
	}
	xor.b32  	%r9129, %r9128, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9130, %temp}, %fd10050;
	}
	mov.b64 	%fd10050, {%r9130, %r9129};

BB6_6035:
	@%p6184 bra 	BB6_6038;
	bra.uni 	BB6_6036;

BB6_6038:
	selp.b32	%r9131, %r232, 0, %p6215;
	or.b32  	%r9132, %r9131, 2146435072;
	setp.lt.s32	%p6221, %r235, 0;
	selp.b32	%r9133, %r9132, %r9131, %p6221;
	mov.u32 	%r9134, 0;
	mov.b64 	%fd10050, {%r9134, %r9133};
	bra.uni 	BB6_6039;

BB6_3989:
	mov.f64 	%fd9661, %fd9660;

BB6_3998:
	mul.f64 	%fd7111, %fd9661, 0d40E9230000000000;
	setp.eq.f64	%p4108, %fd2632, 0d3FF0000000000000;
	selp.f64	%fd9662, 0d40E9230000000000, %fd7111, %p4108;

BB6_3999:
	mul.f64 	%fd7112, %fd2629, %fd9662;
	sub.f64 	%fd2646, %fd2618, %fd7112;
	abs.f64 	%fd2647, %fd2601;
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2647;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7084;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9699, [retval0+0];
	
	//{
	}// Callseq End 75
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd2601;
	}
	setp.lt.s32	%p4109, %r143, 0;
	and.pred  	%p75, %p4109, %p4036;
	mov.f64 	%fd9664, %fd9699;
	@!%p75 bra 	BB6_4001;
	bra.uni 	BB6_4000;

BB6_4000:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6065}, %fd9699;
	}
	xor.b32  	%r6066, %r6065, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6067, %temp}, %fd9699;
	}
	mov.b64 	%fd9664, {%r6067, %r6066};

BB6_4001:
	setp.eq.f64	%p4111, %fd2601, 0d0000000000000000;
	@%p4111 bra 	BB6_4004;
	bra.uni 	BB6_4002;

BB6_4004:
	selp.b32	%r6068, %r143, 0, %p4036;
	or.b32  	%r6069, %r6068, 2146435072;
	setp.lt.s32	%p4115, %r136, 0;
	selp.b32	%r6070, %r6069, %r6068, %p4115;
	mov.u32 	%r6071, 0;
	mov.b64 	%fd9664, {%r6071, %r6070};
	bra.uni 	BB6_4005;

BB6_4002:
	setp.gt.s32	%p4112, %r143, -1;
	@%p4112 bra 	BB6_4005;

	cvt.rzi.f64.f64	%fd7115, %fd7084;
	setp.neu.f64	%p4113, %fd7115, 0d4000000000000000;
	selp.f64	%fd9664, 0dFFF8000000000000, %fd9664, %p4113;

BB6_4005:
	add.f64 	%fd9700, %fd2601, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6072}, %fd9700;
	}
	and.b32  	%r144, %r6072, 2146435072;
	setp.ne.s32	%p4116, %r144, 2146435072;
	@%p4116 bra 	BB6_4006;

	setp.gtu.f64	%p4117, %fd2647, 0d7FF0000000000000;
	mov.f64 	%fd9665, %fd9700;
	@%p4117 bra 	BB6_4015;

	and.b32  	%r6073, %r136, 2147483647;
	setp.ne.s32	%p4118, %r6073, 2146435072;
	@%p4118 bra 	BB6_4010;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6074, %temp}, %fd7084;
	}
	setp.eq.s32	%p4119, %r6074, 0;
	@%p4119 bra 	BB6_4014;
	bra.uni 	BB6_4010;

BB6_4014:
	setp.gt.f64	%p4122, %fd2647, 0d3FF0000000000000;
	selp.b32	%r6083, 2146435072, 0, %p4122;
	xor.b32  	%r6084, %r6083, 2146435072;
	setp.lt.s32	%p4123, %r136, 0;
	selp.b32	%r6085, %r6084, %r6083, %p4123;
	setp.eq.f64	%p4124, %fd2601, 0dBFF0000000000000;
	selp.b32	%r6086, 1072693248, %r6085, %p4124;
	mov.u32 	%r6087, 0;
	mov.b64 	%fd9665, {%r6087, %r6086};
	bra.uni 	BB6_4015;

BB6_4006:
	mov.f64 	%fd9665, %fd9664;

BB6_4015:
	add.f64 	%fd7118, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4125, %fd2602, %fd7118;
	selp.f64	%fd2658, %fd2602, %fd7118, %p4125;
	setp.lt.f64	%p4126, %fd2630, %fd7;
	selp.f64	%fd2659, %fd2630, %fd7, %p4126;
	setp.lt.f64	%p4127, %fd2658, %fd7;
	setp.gt.f64	%p4128, %fd2659, %fd7118;
	and.pred  	%p76, %p4127, %p4128;
	mov.f64 	%fd9690, 0d0000000000000000;
	@!%p76 bra 	BB6_4145;
	bra.uni 	BB6_4016;

BB6_4016:
	sub.f64 	%fd2660, %fd7, %fd2659;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd2660;
	}
	mov.f64 	%fd7119, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd7119;
	}
	bfe.u32 	%r6088, %r146, 20, 11;
	add.s32 	%r6089, %r6088, -1012;
	mov.u64 	%rd221, 4620693217682128896;
	shl.b64 	%rd57, %rd221, %r6089;
	setp.eq.s64	%p4129, %rd57, -9223372036854775808;
	abs.f64 	%fd2661, %fd2660;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2661;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9667, [retval0+0];
	
	//{
	}// Callseq End 76
	setp.lt.s32	%p4130, %r145, 0;
	and.pred  	%p77, %p4130, %p4129;
	@!%p77 bra 	BB6_4018;
	bra.uni 	BB6_4017;

BB6_4017:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6090}, %fd9667;
	}
	xor.b32  	%r6091, %r6090, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6092, %temp}, %fd9667;
	}
	mov.b64 	%fd9667, {%r6092, %r6091};

BB6_4018:
	setp.eq.f64	%p4131, %fd2660, 0d0000000000000000;
	@%p4131 bra 	BB6_4021;
	bra.uni 	BB6_4019;

BB6_4021:
	selp.b32	%r6093, %r145, 0, %p4129;
	or.b32  	%r6094, %r6093, 2146435072;
	setp.lt.s32	%p4135, %r146, 0;
	selp.b32	%r6095, %r6094, %r6093, %p4135;
	mov.u32 	%r6096, 0;
	mov.b64 	%fd9667, {%r6096, %r6095};
	bra.uni 	BB6_4022;

BB6_329:
	setp.gt.s32	%p571, %r50, -1;
	@%p571 bra 	BB6_332;

	cvt.rzi.f64.f64	%fd5056, %fd5054;
	setp.neu.f64	%p572, %fd5056, 0d4014000000000000;
	selp.f64	%fd8966, 0dFFF8000000000000, %fd8966, %p572;

BB6_332:
	add.f64 	%fd8967, %fd317, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r823}, %fd8967;
	}
	and.b32  	%r824, %r823, 2146435072;
	setp.ne.s32	%p575, %r824, 2146435072;
	@%p575 bra 	BB6_333;

	setp.gtu.f64	%p576, %fd318, 0d7FF0000000000000;
	@%p576 bra 	BB6_342;

	and.b32  	%r825, %r53, 2147483647;
	setp.ne.s32	%p577, %r825, 2146435072;
	@%p577 bra 	BB6_337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r826, %temp}, %fd5054;
	}
	setp.eq.s32	%p578, %r826, 0;
	@%p578 bra 	BB6_341;
	bra.uni 	BB6_337;

BB6_341:
	setp.gt.f64	%p581, %fd318, 0d3FF0000000000000;
	selp.b32	%r835, 2146435072, 0, %p581;
	xor.b32  	%r836, %r835, 2146435072;
	setp.lt.s32	%p582, %r53, 0;
	selp.b32	%r837, %r836, %r835, %p582;
	setp.eq.f64	%p583, %fd317, 0dBFF0000000000000;
	selp.b32	%r838, 1072693248, %r837, %p583;
	mov.u32 	%r839, 0;
	mov.b64 	%fd8967, {%r839, %r838};
	bra.uni 	BB6_342;

BB6_6036:
	setp.gt.s32	%p6218, %r232, -1;
	@%p6218 bra 	BB6_6039;

	cvt.rzi.f64.f64	%fd7993, %fd7991;
	setp.neu.f64	%p6219, %fd7993, 0d4014000000000000;
	selp.f64	%fd10050, 0dFFF8000000000000, %fd10050, %p6219;

BB6_6039:
	add.f64 	%fd10051, %fd4031, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9135}, %fd10051;
	}
	and.b32  	%r9136, %r9135, 2146435072;
	setp.ne.s32	%p6222, %r9136, 2146435072;
	@%p6222 bra 	BB6_6040;

	setp.gtu.f64	%p6223, %fd4032, 0d7FF0000000000000;
	@%p6223 bra 	BB6_6049;

	and.b32  	%r9137, %r235, 2147483647;
	setp.ne.s32	%p6224, %r9137, 2146435072;
	@%p6224 bra 	BB6_6044;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9138, %temp}, %fd7991;
	}
	setp.eq.s32	%p6225, %r9138, 0;
	@%p6225 bra 	BB6_6048;
	bra.uni 	BB6_6044;

BB6_6048:
	setp.gt.f64	%p6228, %fd4032, 0d3FF0000000000000;
	selp.b32	%r9147, 2146435072, 0, %p6228;
	xor.b32  	%r9148, %r9147, 2146435072;
	setp.lt.s32	%p6229, %r235, 0;
	selp.b32	%r9149, %r9148, %r9147, %p6229;
	setp.eq.f64	%p6230, %fd4031, 0dBFF0000000000000;
	selp.b32	%r9150, 1072693248, %r9149, %p6230;
	mov.u32 	%r9151, 0;
	mov.b64 	%fd10051, {%r9151, %r9150};
	bra.uni 	BB6_6049;

BB6_4019:
	setp.gt.s32	%p4132, %r145, -1;
	@%p4132 bra 	BB6_4022;

	cvt.rzi.f64.f64	%fd7121, %fd7119;
	setp.neu.f64	%p4133, %fd7121, 0d4020000000000000;
	selp.f64	%fd9667, 0dFFF8000000000000, %fd9667, %p4133;

BB6_4022:
	add.f64 	%fd9668, %fd2660, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6097}, %fd9668;
	}
	and.b32  	%r6098, %r6097, 2146435072;
	setp.ne.s32	%p4136, %r6098, 2146435072;
	@%p4136 bra 	BB6_4023;

	setp.gtu.f64	%p4137, %fd2661, 0d7FF0000000000000;
	@%p4137 bra 	BB6_4032;

	and.b32  	%r6099, %r146, 2147483647;
	setp.ne.s32	%p4138, %r6099, 2146435072;
	@%p4138 bra 	BB6_4027;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6100, %temp}, %fd7119;
	}
	setp.eq.s32	%p4139, %r6100, 0;
	@%p4139 bra 	BB6_4031;
	bra.uni 	BB6_4027;

BB6_4031:
	setp.gt.f64	%p4142, %fd2661, 0d3FF0000000000000;
	selp.b32	%r6109, 2146435072, 0, %p4142;
	xor.b32  	%r6110, %r6109, 2146435072;
	setp.lt.s32	%p4143, %r146, 0;
	selp.b32	%r6111, %r6110, %r6109, %p4143;
	setp.eq.f64	%p4144, %fd2660, 0dBFF0000000000000;
	selp.b32	%r6112, 1072693248, %r6111, %p4144;
	mov.u32 	%r6113, 0;
	mov.b64 	%fd9668, {%r6113, %r6112};
	bra.uni 	BB6_4032;

BB6_333:
	mov.f64 	%fd8967, %fd8966;

BB6_342:
	mul.f64 	%fd5058, %fd8967, 0d40A338C000000000;
	selp.f64	%fd5059, 0d40A338C000000000, %fd5058, %p567;
	add.f64 	%fd350, %fd339, %fd5059;
	mov.f64 	%fd5060, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd5060;
	}
	bfe.u32 	%r840, %r54, 20, 11;
	add.s32 	%r841, %r840, -1012;
	mov.u64 	%rd187, 4618441417868443648;
	shl.b64 	%rd24, %rd187, %r841;
	setp.eq.s64	%p585, %rd24, -9223372036854775808;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd318;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5060;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8969, [retval0+0];
	
	//{
	}// Callseq End 23
	and.pred  	%p21, %p536, %p585;
	@!%p21 bra 	BB6_344;
	bra.uni 	BB6_343;

BB6_343:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r842}, %fd8969;
	}
	xor.b32  	%r843, %r842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r844, %temp}, %fd8969;
	}
	mov.b64 	%fd8969, {%r844, %r843};

BB6_344:
	@%p537 bra 	BB6_347;
	bra.uni 	BB6_345;

BB6_347:
	selp.b32	%r845, %r50, 0, %p585;
	or.b32  	%r846, %r845, 2146435072;
	setp.lt.s32	%p591, %r54, 0;
	selp.b32	%r847, %r846, %r845, %p591;
	mov.u32 	%r848, 0;
	mov.b64 	%fd8969, {%r848, %r847};
	bra.uni 	BB6_348;

BB6_6040:
	mov.f64 	%fd10051, %fd10050;

BB6_6049:
	mul.f64 	%fd7995, %fd10051, 0d40A338C000000000;
	selp.f64	%fd7996, 0d40A338C000000000, %fd7995, %p6214;
	add.f64 	%fd4064, %fd4053, %fd7996;
	mov.f64 	%fd7997, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r236}, %fd7997;
	}
	bfe.u32 	%r9152, %r236, 20, 11;
	add.s32 	%r9153, %r9152, -1012;
	mov.u64 	%rd273, 4618441417868443648;
	shl.b64 	%rd109, %rd273, %r9153;
	setp.eq.s64	%p6232, %rd109, -9223372036854775808;
	// Callseq Start 180
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4032;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7997;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10053, [retval0+0];
	
	//{
	}// Callseq End 180
	and.pred  	%p183, %p6183, %p6232;
	@!%p183 bra 	BB6_6051;
	bra.uni 	BB6_6050;

BB6_6050:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9154}, %fd10053;
	}
	xor.b32  	%r9155, %r9154, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9156, %temp}, %fd10053;
	}
	mov.b64 	%fd10053, {%r9156, %r9155};

BB6_6051:
	@%p6184 bra 	BB6_6054;
	bra.uni 	BB6_6052;

BB6_6054:
	selp.b32	%r9157, %r232, 0, %p6232;
	or.b32  	%r9158, %r9157, 2146435072;
	setp.lt.s32	%p6238, %r236, 0;
	selp.b32	%r9159, %r9158, %r9157, %p6238;
	mov.u32 	%r9160, 0;
	mov.b64 	%fd10053, {%r9160, %r9159};
	bra.uni 	BB6_6055;

BB6_4023:
	mov.f64 	%fd9668, %fd9667;

BB6_4032:
	setp.eq.f64	%p4145, %fd2660, 0d3FF0000000000000;
	selp.f64	%fd2672, 0d3FF0000000000000, %fd9668, %p4145;
	mov.f64 	%fd7123, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd7123;
	}
	bfe.u32 	%r6114, %r147, 20, 11;
	add.s32 	%r6115, %r6114, -1012;
	mov.u64 	%rd222, 4619567317775286272;
	shl.b64 	%rd58, %rd222, %r6115;
	setp.eq.s64	%p4146, %rd58, -9223372036854775808;
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2661;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7123;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9670, [retval0+0];
	
	//{
	}// Callseq End 77
	and.pred  	%p78, %p4130, %p4146;
	@!%p78 bra 	BB6_4034;
	bra.uni 	BB6_4033;

BB6_4033:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6116}, %fd9670;
	}
	xor.b32  	%r6117, %r6116, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6118, %temp}, %fd9670;
	}
	mov.b64 	%fd9670, {%r6118, %r6117};

BB6_4034:
	@%p4131 bra 	BB6_4037;
	bra.uni 	BB6_4035;

BB6_4037:
	selp.b32	%r6119, %r145, 0, %p4146;
	or.b32  	%r6120, %r6119, 2146435072;
	setp.lt.s32	%p4152, %r147, 0;
	selp.b32	%r6121, %r6120, %r6119, %p4152;
	mov.u32 	%r6122, 0;
	mov.b64 	%fd9670, {%r6122, %r6121};
	bra.uni 	BB6_4038;

BB6_345:
	setp.gt.s32	%p588, %r50, -1;
	@%p588 bra 	BB6_348;

	cvt.rzi.f64.f64	%fd5062, %fd5060;
	setp.neu.f64	%p589, %fd5062, 0d4018000000000000;
	selp.f64	%fd8969, 0dFFF8000000000000, %fd8969, %p589;

BB6_348:
	add.f64 	%fd8970, %fd317, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r849}, %fd8970;
	}
	and.b32  	%r850, %r849, 2146435072;
	setp.ne.s32	%p592, %r850, 2146435072;
	@%p592 bra 	BB6_349;

	setp.gtu.f64	%p593, %fd318, 0d7FF0000000000000;
	@%p593 bra 	BB6_358;

	and.b32  	%r851, %r54, 2147483647;
	setp.ne.s32	%p594, %r851, 2146435072;
	@%p594 bra 	BB6_353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r852, %temp}, %fd5060;
	}
	setp.eq.s32	%p595, %r852, 0;
	@%p595 bra 	BB6_357;
	bra.uni 	BB6_353;

BB6_357:
	setp.gt.f64	%p598, %fd318, 0d3FF0000000000000;
	selp.b32	%r861, 2146435072, 0, %p598;
	xor.b32  	%r862, %r861, 2146435072;
	setp.lt.s32	%p599, %r54, 0;
	selp.b32	%r863, %r862, %r861, %p599;
	setp.eq.f64	%p600, %fd317, 0dBFF0000000000000;
	selp.b32	%r864, 1072693248, %r863, %p600;
	mov.u32 	%r865, 0;
	mov.b64 	%fd8970, {%r865, %r864};
	bra.uni 	BB6_358;

BB6_6052:
	setp.gt.s32	%p6235, %r232, -1;
	@%p6235 bra 	BB6_6055;

	cvt.rzi.f64.f64	%fd7999, %fd7997;
	setp.neu.f64	%p6236, %fd7999, 0d4018000000000000;
	selp.f64	%fd10053, 0dFFF8000000000000, %fd10053, %p6236;

BB6_6055:
	add.f64 	%fd10054, %fd4031, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9161}, %fd10054;
	}
	and.b32  	%r9162, %r9161, 2146435072;
	setp.ne.s32	%p6239, %r9162, 2146435072;
	@%p6239 bra 	BB6_6056;

	setp.gtu.f64	%p6240, %fd4032, 0d7FF0000000000000;
	@%p6240 bra 	BB6_6065;

	and.b32  	%r9163, %r236, 2147483647;
	setp.ne.s32	%p6241, %r9163, 2146435072;
	@%p6241 bra 	BB6_6060;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9164, %temp}, %fd7997;
	}
	setp.eq.s32	%p6242, %r9164, 0;
	@%p6242 bra 	BB6_6064;
	bra.uni 	BB6_6060;

BB6_6064:
	setp.gt.f64	%p6245, %fd4032, 0d3FF0000000000000;
	selp.b32	%r9173, 2146435072, 0, %p6245;
	xor.b32  	%r9174, %r9173, 2146435072;
	setp.lt.s32	%p6246, %r236, 0;
	selp.b32	%r9175, %r9174, %r9173, %p6246;
	setp.eq.f64	%p6247, %fd4031, 0dBFF0000000000000;
	selp.b32	%r9176, 1072693248, %r9175, %p6247;
	mov.u32 	%r9177, 0;
	mov.b64 	%fd10054, {%r9177, %r9176};
	bra.uni 	BB6_6065;

BB6_4035:
	setp.gt.s32	%p4149, %r145, -1;
	@%p4149 bra 	BB6_4038;

	cvt.rzi.f64.f64	%fd7125, %fd7123;
	setp.neu.f64	%p4150, %fd7125, 0d401C000000000000;
	selp.f64	%fd9670, 0dFFF8000000000000, %fd9670, %p4150;

BB6_4038:
	add.f64 	%fd9671, %fd2660, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6123}, %fd9671;
	}
	and.b32  	%r6124, %r6123, 2146435072;
	setp.ne.s32	%p4153, %r6124, 2146435072;
	@%p4153 bra 	BB6_4039;

	setp.gtu.f64	%p4154, %fd2661, 0d7FF0000000000000;
	@%p4154 bra 	BB6_4048;

	and.b32  	%r6125, %r147, 2147483647;
	setp.ne.s32	%p4155, %r6125, 2146435072;
	@%p4155 bra 	BB6_4043;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6126, %temp}, %fd7123;
	}
	setp.eq.s32	%p4156, %r6126, 0;
	@%p4156 bra 	BB6_4047;
	bra.uni 	BB6_4043;

BB6_4047:
	setp.gt.f64	%p4159, %fd2661, 0d3FF0000000000000;
	selp.b32	%r6135, 2146435072, 0, %p4159;
	xor.b32  	%r6136, %r6135, 2146435072;
	setp.lt.s32	%p4160, %r147, 0;
	selp.b32	%r6137, %r6136, %r6135, %p4160;
	setp.eq.f64	%p4161, %fd2660, 0dBFF0000000000000;
	selp.b32	%r6138, 1072693248, %r6137, %p4161;
	mov.u32 	%r6139, 0;
	mov.b64 	%fd9671, {%r6139, %r6138};
	bra.uni 	BB6_4048;

BB6_349:
	mov.f64 	%fd8970, %fd8969;

BB6_358:
	mul.f64 	%fd5064, %fd8970, 0dC09DE68000000000;
	selp.f64	%fd5065, 0dC09DE68000000000, %fd5064, %p567;
	add.f64 	%fd361, %fd350, %fd5065;
	mov.f64 	%fd5066, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd5066;
	}
	bfe.u32 	%r866, %r55, 20, 11;
	add.s32 	%r867, %r866, -1012;
	mov.u64 	%rd188, 4619567317775286272;
	shl.b64 	%rd25, %rd188, %r867;
	setp.eq.s64	%p602, %rd25, -9223372036854775808;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd318;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5066;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8972, [retval0+0];
	
	//{
	}// Callseq End 24
	and.pred  	%p22, %p536, %p602;
	@!%p22 bra 	BB6_360;
	bra.uni 	BB6_359;

BB6_359:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r868}, %fd8972;
	}
	xor.b32  	%r869, %r868, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r870, %temp}, %fd8972;
	}
	mov.b64 	%fd8972, {%r870, %r869};

BB6_360:
	@%p537 bra 	BB6_363;
	bra.uni 	BB6_361;

BB6_363:
	selp.b32	%r871, %r50, 0, %p602;
	or.b32  	%r872, %r871, 2146435072;
	setp.lt.s32	%p608, %r55, 0;
	selp.b32	%r873, %r872, %r871, %p608;
	mov.u32 	%r874, 0;
	mov.b64 	%fd8972, {%r874, %r873};
	bra.uni 	BB6_364;

BB6_6056:
	mov.f64 	%fd10054, %fd10053;

BB6_6065:
	mul.f64 	%fd8001, %fd10054, 0dC09DE68000000000;
	selp.f64	%fd8002, 0dC09DE68000000000, %fd8001, %p6214;
	add.f64 	%fd4075, %fd4064, %fd8002;
	mov.f64 	%fd8003, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd8003;
	}
	bfe.u32 	%r9178, %r237, 20, 11;
	add.s32 	%r9179, %r9178, -1012;
	mov.u64 	%rd274, 4619567317775286272;
	shl.b64 	%rd110, %rd274, %r9179;
	setp.eq.s64	%p6249, %rd110, -9223372036854775808;
	// Callseq Start 181
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4032;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8003;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10056, [retval0+0];
	
	//{
	}// Callseq End 181
	and.pred  	%p184, %p6183, %p6249;
	@!%p184 bra 	BB6_6067;
	bra.uni 	BB6_6066;

BB6_6066:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9180}, %fd10056;
	}
	xor.b32  	%r9181, %r9180, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9182, %temp}, %fd10056;
	}
	mov.b64 	%fd10056, {%r9182, %r9181};

BB6_6067:
	@%p6184 bra 	BB6_6070;
	bra.uni 	BB6_6068;

BB6_6070:
	selp.b32	%r9183, %r232, 0, %p6249;
	or.b32  	%r9184, %r9183, 2146435072;
	setp.lt.s32	%p6255, %r237, 0;
	selp.b32	%r9185, %r9184, %r9183, %p6255;
	mov.u32 	%r9186, 0;
	mov.b64 	%fd10056, {%r9186, %r9185};
	bra.uni 	BB6_6071;

BB6_4039:
	mov.f64 	%fd9671, %fd9670;

BB6_4048:
	selp.f64	%fd7127, 0d3FF0000000000000, %fd9671, %p4145;
	mul.f64 	%fd7128, %fd32, %fd7127;
	fma.rn.f64 	%fd2683, %fd2672, 0dC0A9230000000000, %fd7128;
	mov.f64 	%fd7129, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd7129;
	}
	bfe.u32 	%r6140, %r148, 20, 11;
	add.s32 	%r6141, %r6140, -1012;
	mov.u64 	%rd223, 4618441417868443648;
	shl.b64 	%rd59, %rd223, %r6141;
	setp.eq.s64	%p4163, %rd59, -9223372036854775808;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2661;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7129;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9673, [retval0+0];
	
	//{
	}// Callseq End 78
	and.pred  	%p79, %p4130, %p4163;
	@!%p79 bra 	BB6_4050;
	bra.uni 	BB6_4049;

BB6_4049:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6142}, %fd9673;
	}
	xor.b32  	%r6143, %r6142, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6144, %temp}, %fd9673;
	}
	mov.b64 	%fd9673, {%r6144, %r6143};

BB6_4050:
	@%p4131 bra 	BB6_4053;
	bra.uni 	BB6_4051;

BB6_4053:
	selp.b32	%r6145, %r145, 0, %p4163;
	or.b32  	%r6146, %r6145, 2146435072;
	setp.lt.s32	%p4169, %r148, 0;
	selp.b32	%r6147, %r6146, %r6145, %p4169;
	mov.u32 	%r6148, 0;
	mov.b64 	%fd9673, {%r6148, %r6147};
	bra.uni 	BB6_4054;

BB6_361:
	setp.gt.s32	%p605, %r50, -1;
	@%p605 bra 	BB6_364;

	cvt.rzi.f64.f64	%fd5068, %fd5066;
	setp.neu.f64	%p606, %fd5068, 0d401C000000000000;
	selp.f64	%fd8972, 0dFFF8000000000000, %fd8972, %p606;

BB6_364:
	add.f64 	%fd8973, %fd317, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r875}, %fd8973;
	}
	and.b32  	%r876, %r875, 2146435072;
	setp.ne.s32	%p609, %r876, 2146435072;
	@%p609 bra 	BB6_365;

	setp.gtu.f64	%p610, %fd318, 0d7FF0000000000000;
	@%p610 bra 	BB6_374;

	and.b32  	%r877, %r55, 2147483647;
	setp.ne.s32	%p611, %r877, 2146435072;
	@%p611 bra 	BB6_369;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r878, %temp}, %fd5066;
	}
	setp.eq.s32	%p612, %r878, 0;
	@%p612 bra 	BB6_373;
	bra.uni 	BB6_369;

BB6_373:
	setp.gt.f64	%p615, %fd318, 0d3FF0000000000000;
	selp.b32	%r887, 2146435072, 0, %p615;
	xor.b32  	%r888, %r887, 2146435072;
	setp.lt.s32	%p616, %r55, 0;
	selp.b32	%r889, %r888, %r887, %p616;
	setp.eq.f64	%p617, %fd317, 0dBFF0000000000000;
	selp.b32	%r890, 1072693248, %r889, %p617;
	mov.u32 	%r891, 0;
	mov.b64 	%fd8973, {%r891, %r890};
	bra.uni 	BB6_374;

BB6_6068:
	setp.gt.s32	%p6252, %r232, -1;
	@%p6252 bra 	BB6_6071;

	cvt.rzi.f64.f64	%fd8005, %fd8003;
	setp.neu.f64	%p6253, %fd8005, 0d401C000000000000;
	selp.f64	%fd10056, 0dFFF8000000000000, %fd10056, %p6253;

BB6_6071:
	add.f64 	%fd10057, %fd4031, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9187}, %fd10057;
	}
	and.b32  	%r9188, %r9187, 2146435072;
	setp.ne.s32	%p6256, %r9188, 2146435072;
	@%p6256 bra 	BB6_6072;

	setp.gtu.f64	%p6257, %fd4032, 0d7FF0000000000000;
	@%p6257 bra 	BB6_6081;

	and.b32  	%r9189, %r237, 2147483647;
	setp.ne.s32	%p6258, %r9189, 2146435072;
	@%p6258 bra 	BB6_6076;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9190, %temp}, %fd8003;
	}
	setp.eq.s32	%p6259, %r9190, 0;
	@%p6259 bra 	BB6_6080;
	bra.uni 	BB6_6076;

BB6_6080:
	setp.gt.f64	%p6262, %fd4032, 0d3FF0000000000000;
	selp.b32	%r9199, 2146435072, 0, %p6262;
	xor.b32  	%r9200, %r9199, 2146435072;
	setp.lt.s32	%p6263, %r237, 0;
	selp.b32	%r9201, %r9200, %r9199, %p6263;
	setp.eq.f64	%p6264, %fd4031, 0dBFF0000000000000;
	selp.b32	%r9202, 1072693248, %r9201, %p6264;
	mov.u32 	%r9203, 0;
	mov.b64 	%fd10057, {%r9203, %r9202};
	bra.uni 	BB6_6081;

BB6_4051:
	setp.gt.s32	%p4166, %r145, -1;
	@%p4166 bra 	BB6_4054;

	cvt.rzi.f64.f64	%fd7131, %fd7129;
	setp.neu.f64	%p4167, %fd7131, 0d4018000000000000;
	selp.f64	%fd9673, 0dFFF8000000000000, %fd9673, %p4167;

BB6_4054:
	add.f64 	%fd9674, %fd2660, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6149}, %fd9674;
	}
	and.b32  	%r6150, %r6149, 2146435072;
	setp.ne.s32	%p4170, %r6150, 2146435072;
	@%p4170 bra 	BB6_4055;

	setp.gtu.f64	%p4171, %fd2661, 0d7FF0000000000000;
	@%p4171 bra 	BB6_4064;

	and.b32  	%r6151, %r148, 2147483647;
	setp.ne.s32	%p4172, %r6151, 2146435072;
	@%p4172 bra 	BB6_4059;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6152, %temp}, %fd7129;
	}
	setp.eq.s32	%p4173, %r6152, 0;
	@%p4173 bra 	BB6_4063;
	bra.uni 	BB6_4059;

BB6_4063:
	setp.gt.f64	%p4176, %fd2661, 0d3FF0000000000000;
	selp.b32	%r6161, 2146435072, 0, %p4176;
	xor.b32  	%r6162, %r6161, 2146435072;
	setp.lt.s32	%p4177, %r148, 0;
	selp.b32	%r6163, %r6162, %r6161, %p4177;
	setp.eq.f64	%p4178, %fd2660, 0dBFF0000000000000;
	selp.b32	%r6164, 1072693248, %r6163, %p4178;
	mov.u32 	%r6165, 0;
	mov.b64 	%fd9674, {%r6165, %r6164};
	bra.uni 	BB6_4064;

BB6_365:
	mov.f64 	%fd8973, %fd8972;

BB6_374:
	mul.f64 	%fd5070, %fd8973, 0d4081160000000000;
	selp.f64	%fd5071, 0d4081160000000000, %fd5070, %p567;
	add.f64 	%fd9096, %fd361, %fd5071;

BB6_375:
	div.rn.f64 	%fd374, %fd87, %fd9;
	sub.f64 	%fd375, %fd7, %fd374;
	setp.gt.f64	%p619, %fd375, 0d0000000000000000;
	setp.lt.f64	%p620, %fd375, 0d3FF0000000000000;
	and.pred  	%p23, %p619, %p620;
	mov.f64 	%fd9097, %fd9073;
	@!%p23 bra 	BB6_457;
	bra.uni 	BB6_376;

BB6_376:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd375;
	}
	mov.f64 	%fd5073, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd5073;
	}
	bfe.u32 	%r892, %r57, 20, 11;
	add.s32 	%r893, %r892, -1012;
	mov.u64 	%rd189, 4613937818241073152;
	shl.b64 	%rd26, %rd189, %r893;
	setp.eq.s64	%p621, %rd26, -9223372036854775808;
	abs.f64 	%fd376, %fd375;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5073;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8976, [retval0+0];
	
	//{
	}// Callseq End 25
	setp.lt.s32	%p622, %r56, 0;
	and.pred  	%p24, %p622, %p621;
	@!%p24 bra 	BB6_378;
	bra.uni 	BB6_377;

BB6_377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r894}, %fd8976;
	}
	xor.b32  	%r895, %r894, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r896, %temp}, %fd8976;
	}
	mov.b64 	%fd8976, {%r896, %r895};

BB6_378:
	setp.eq.f64	%p623, %fd375, 0d0000000000000000;
	@%p623 bra 	BB6_381;
	bra.uni 	BB6_379;

BB6_381:
	selp.b32	%r897, %r56, 0, %p621;
	or.b32  	%r898, %r897, 2146435072;
	setp.lt.s32	%p627, %r57, 0;
	selp.b32	%r899, %r898, %r897, %p627;
	mov.u32 	%r900, 0;
	mov.b64 	%fd8976, {%r900, %r899};
	bra.uni 	BB6_382;

BB6_6072:
	mov.f64 	%fd10057, %fd10056;

BB6_6081:
	mul.f64 	%fd8007, %fd10057, 0d4081160000000000;
	selp.f64	%fd8008, 0d4081160000000000, %fd8007, %p6214;
	add.f64 	%fd10058, %fd4075, %fd8008;

BB6_6082:
	mul.f64 	%fd4088, %fd4028, %fd10058;
	abs.f64 	%fd4089, %fd9;
	// Callseq Start 182
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4089;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10149, [retval0+0];
	
	//{
	}// Callseq End 182
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd9;
	}
	setp.lt.s32	%p6266, %r238, 0;
	and.pred  	%p185, %p6266, %p6162;
	mov.f64 	%fd10060, %fd10149;
	@!%p185 bra 	BB6_6084;
	bra.uni 	BB6_6083;

BB6_6083:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9204}, %fd10149;
	}
	xor.b32  	%r9205, %r9204, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9206, %temp}, %fd10149;
	}
	mov.b64 	%fd10060, {%r9206, %r9205};

BB6_6084:
	setp.eq.f64	%p6268, %fd9, 0d0000000000000000;
	@%p6268 bra 	BB6_6087;
	bra.uni 	BB6_6085;

BB6_6087:
	selp.b32	%r9207, %r238, 0, %p6162;
	or.b32  	%r9208, %r9207, 2146435072;
	setp.lt.s32	%p6272, %r231, 0;
	selp.b32	%r9209, %r9208, %r9207, %p6272;
	mov.u32 	%r9210, 0;
	mov.b64 	%fd10060, {%r9210, %r9209};
	bra.uni 	BB6_6088;

BB6_6085:
	setp.gt.s32	%p6269, %r238, -1;
	@%p6269 bra 	BB6_6088;

	cvt.rzi.f64.f64	%fd8011, %fd7973;
	setp.neu.f64	%p6270, %fd8011, 0d4000000000000000;
	selp.f64	%fd10060, 0dFFF8000000000000, %fd10060, %p6270;

BB6_6088:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9211}, %fd16;
	}
	and.b32  	%r239, %r9211, 2146435072;
	setp.ne.s32	%p6273, %r239, 2146435072;
	@%p6273 bra 	BB6_6089;

	setp.gtu.f64	%p6274, %fd4089, 0d7FF0000000000000;
	mov.f64 	%fd10061, %fd16;
	@%p6274 bra 	BB6_6098;

	and.b32  	%r9212, %r231, 2147483647;
	setp.ne.s32	%p6275, %r9212, 2146435072;
	@%p6275 bra 	BB6_6093;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9213, %temp}, %fd7973;
	}
	setp.eq.s32	%p6276, %r9213, 0;
	@%p6276 bra 	BB6_6097;
	bra.uni 	BB6_6093;

BB6_6097:
	setp.eq.f64	%p6279, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p6280, %fd4089, 0d3FF0000000000000;
	selp.b32	%r9222, 2146435072, 0, %p6280;
	xor.b32  	%r9223, %r9222, 2146435072;
	setp.lt.s32	%p6281, %r231, 0;
	selp.b32	%r9224, %r9223, %r9222, %p6281;
	selp.b32	%r9225, 1072693248, %r9224, %p6279;
	mov.u32 	%r9226, 0;
	mov.b64 	%fd10061, {%r9226, %r9225};
	bra.uni 	BB6_6098;

BB6_6089:
	mov.f64 	%fd10061, %fd10060;

BB6_6098:
	rcp.rn.f64 	%fd8014, %fd10061;
	setp.eq.f64	%p6282, %fd9, 0d3FF0000000000000;
	selp.f64	%fd4099, 0d3FF0000000000000, %fd8014, %p6282;
	div.rn.f64 	%fd4100, %fd4029, %fd9;
	sub.f64 	%fd4101, %fd7, %fd4100;
	setp.gt.f64	%p6283, %fd4101, 0d0000000000000000;
	setp.lt.f64	%p6284, %fd4101, 0d3FF0000000000000;
	and.pred  	%p186, %p6283, %p6284;
	mov.f64 	%fd10077, 0d0000000000000000;
	@!%p186 bra 	BB6_6180;
	bra.uni 	BB6_6099;

BB6_6099:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd4101;
	}
	mov.f64 	%fd8015, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd8015;
	}
	bfe.u32 	%r9227, %r241, 20, 11;
	add.s32 	%r9228, %r9227, -1012;
	mov.u64 	%rd275, 4613937818241073152;
	shl.b64 	%rd111, %rd275, %r9228;
	setp.eq.s64	%p6285, %rd111, -9223372036854775808;
	abs.f64 	%fd4102, %fd4101;
	// Callseq Start 183
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8015;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10063, [retval0+0];
	
	//{
	}// Callseq End 183
	setp.lt.s32	%p6286, %r240, 0;
	and.pred  	%p187, %p6286, %p6285;
	@!%p187 bra 	BB6_6101;
	bra.uni 	BB6_6100;

BB6_6100:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9229}, %fd10063;
	}
	xor.b32  	%r9230, %r9229, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9231, %temp}, %fd10063;
	}
	mov.b64 	%fd10063, {%r9231, %r9230};

BB6_6101:
	setp.eq.f64	%p6287, %fd4101, 0d0000000000000000;
	@%p6287 bra 	BB6_6104;
	bra.uni 	BB6_6102;

BB6_6104:
	selp.b32	%r9232, %r240, 0, %p6285;
	or.b32  	%r9233, %r9232, 2146435072;
	setp.lt.s32	%p6291, %r241, 0;
	selp.b32	%r9234, %r9233, %r9232, %p6291;
	mov.u32 	%r9235, 0;
	mov.b64 	%fd10063, {%r9235, %r9234};
	bra.uni 	BB6_6105;

BB6_4055:
	mov.f64 	%fd9674, %fd9673;

BB6_4064:
	selp.f64	%fd7133, 0d3FF0000000000000, %fd9674, %p4145;
	mul.f64 	%fd7134, %fd34, %fd7133;
	sub.f64 	%fd2694, %fd2683, %fd7134;
	mov.f64 	%fd7135, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd7135;
	}
	bfe.u32 	%r6166, %r149, 20, 11;
	add.s32 	%r6167, %r6166, -1012;
	mov.u64 	%rd224, 4617315517961601024;
	shl.b64 	%rd60, %rd224, %r6167;
	setp.eq.s64	%p4180, %rd60, -9223372036854775808;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2661;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9676, [retval0+0];
	
	//{
	}// Callseq End 79
	and.pred  	%p80, %p4130, %p4180;
	@!%p80 bra 	BB6_4066;
	bra.uni 	BB6_4065;

BB6_4065:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6168}, %fd9676;
	}
	xor.b32  	%r6169, %r6168, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6170, %temp}, %fd9676;
	}
	mov.b64 	%fd9676, {%r6170, %r6169};

BB6_4066:
	@%p4131 bra 	BB6_4069;
	bra.uni 	BB6_4067;

BB6_4069:
	selp.b32	%r6171, %r145, 0, %p4180;
	or.b32  	%r6172, %r6171, 2146435072;
	setp.lt.s32	%p4186, %r149, 0;
	selp.b32	%r6173, %r6172, %r6171, %p4186;
	mov.u32 	%r6174, 0;
	mov.b64 	%fd9676, {%r6174, %r6173};
	bra.uni 	BB6_4070;

BB6_379:
	setp.gt.s32	%p624, %r56, -1;
	@%p624 bra 	BB6_382;

	cvt.rzi.f64.f64	%fd5075, %fd5073;
	setp.neu.f64	%p625, %fd5075, 0d4008000000000000;
	selp.f64	%fd8976, 0dFFF8000000000000, %fd8976, %p625;

BB6_382:
	add.f64 	%fd8977, %fd375, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r901}, %fd8977;
	}
	and.b32  	%r902, %r901, 2146435072;
	setp.ne.s32	%p628, %r902, 2146435072;
	@%p628 bra 	BB6_383;

	setp.gtu.f64	%p629, %fd376, 0d7FF0000000000000;
	@%p629 bra 	BB6_392;

	and.b32  	%r903, %r57, 2147483647;
	setp.ne.s32	%p630, %r903, 2146435072;
	@%p630 bra 	BB6_387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r904, %temp}, %fd5073;
	}
	setp.eq.s32	%p631, %r904, 0;
	@%p631 bra 	BB6_391;
	bra.uni 	BB6_387;

BB6_391:
	setp.gt.f64	%p634, %fd376, 0d3FF0000000000000;
	selp.b32	%r913, 2146435072, 0, %p634;
	xor.b32  	%r914, %r913, 2146435072;
	setp.lt.s32	%p635, %r57, 0;
	selp.b32	%r915, %r914, %r913, %p635;
	setp.eq.f64	%p636, %fd375, 0dBFF0000000000000;
	selp.b32	%r916, 1072693248, %r915, %p636;
	mov.u32 	%r917, 0;
	mov.b64 	%fd8977, {%r917, %r916};
	bra.uni 	BB6_392;

BB6_6102:
	setp.gt.s32	%p6288, %r240, -1;
	@%p6288 bra 	BB6_6105;

	cvt.rzi.f64.f64	%fd8017, %fd8015;
	setp.neu.f64	%p6289, %fd8017, 0d4008000000000000;
	selp.f64	%fd10063, 0dFFF8000000000000, %fd10063, %p6289;

BB6_6105:
	add.f64 	%fd10064, %fd4101, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9236}, %fd10064;
	}
	and.b32  	%r9237, %r9236, 2146435072;
	setp.ne.s32	%p6292, %r9237, 2146435072;
	@%p6292 bra 	BB6_6106;

	setp.gtu.f64	%p6293, %fd4102, 0d7FF0000000000000;
	@%p6293 bra 	BB6_6115;

	and.b32  	%r9238, %r241, 2147483647;
	setp.ne.s32	%p6294, %r9238, 2146435072;
	@%p6294 bra 	BB6_6110;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9239, %temp}, %fd8015;
	}
	setp.eq.s32	%p6295, %r9239, 0;
	@%p6295 bra 	BB6_6114;
	bra.uni 	BB6_6110;

BB6_6114:
	setp.gt.f64	%p6298, %fd4102, 0d3FF0000000000000;
	selp.b32	%r9248, 2146435072, 0, %p6298;
	xor.b32  	%r9249, %r9248, 2146435072;
	setp.lt.s32	%p6299, %r241, 0;
	selp.b32	%r9250, %r9249, %r9248, %p6299;
	setp.eq.f64	%p6300, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9251, 1072693248, %r9250, %p6300;
	mov.u32 	%r9252, 0;
	mov.b64 	%fd10064, {%r9252, %r9251};
	bra.uni 	BB6_6115;

BB6_4067:
	setp.gt.s32	%p4183, %r145, -1;
	@%p4183 bra 	BB6_4070;

	cvt.rzi.f64.f64	%fd7137, %fd7135;
	setp.neu.f64	%p4184, %fd7137, 0d4014000000000000;
	selp.f64	%fd9676, 0dFFF8000000000000, %fd9676, %p4184;

BB6_4070:
	add.f64 	%fd9677, %fd2660, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6175}, %fd9677;
	}
	and.b32  	%r6176, %r6175, 2146435072;
	setp.ne.s32	%p4187, %r6176, 2146435072;
	@%p4187 bra 	BB6_4071;

	setp.gtu.f64	%p4188, %fd2661, 0d7FF0000000000000;
	@%p4188 bra 	BB6_4080;

	and.b32  	%r6177, %r149, 2147483647;
	setp.ne.s32	%p4189, %r6177, 2146435072;
	@%p4189 bra 	BB6_4075;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6178, %temp}, %fd7135;
	}
	setp.eq.s32	%p4190, %r6178, 0;
	@%p4190 bra 	BB6_4079;
	bra.uni 	BB6_4075;

BB6_4079:
	setp.gt.f64	%p4193, %fd2661, 0d3FF0000000000000;
	selp.b32	%r6187, 2146435072, 0, %p4193;
	xor.b32  	%r6188, %r6187, 2146435072;
	setp.lt.s32	%p4194, %r149, 0;
	selp.b32	%r6189, %r6188, %r6187, %p4194;
	setp.eq.f64	%p4195, %fd2660, 0dBFF0000000000000;
	selp.b32	%r6190, 1072693248, %r6189, %p4195;
	mov.u32 	%r6191, 0;
	mov.b64 	%fd9677, {%r6191, %r6190};
	bra.uni 	BB6_4080;

BB6_383:
	mov.f64 	%fd8977, %fd8976;

BB6_392:
	mov.f64 	%fd5077, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd5077;
	}
	bfe.u32 	%r918, %r58, 20, 11;
	add.s32 	%r919, %r918, -1012;
	mov.u64 	%rd190, 4616189618054758400;
	shl.b64 	%rd27, %rd190, %r919;
	setp.eq.s64	%p637, %rd27, -9223372036854775808;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5077;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8979, [retval0+0];
	
	//{
	}// Callseq End 26
	and.pred  	%p25, %p622, %p637;
	@!%p25 bra 	BB6_394;
	bra.uni 	BB6_393;

BB6_393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r920}, %fd8979;
	}
	xor.b32  	%r921, %r920, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r922, %temp}, %fd8979;
	}
	mov.b64 	%fd8979, {%r922, %r921};

BB6_394:
	@%p623 bra 	BB6_397;
	bra.uni 	BB6_395;

BB6_397:
	selp.b32	%r923, %r56, 0, %p637;
	or.b32  	%r924, %r923, 2146435072;
	setp.lt.s32	%p643, %r58, 0;
	selp.b32	%r925, %r924, %r923, %p643;
	mov.u32 	%r926, 0;
	mov.b64 	%fd8979, {%r926, %r925};
	bra.uni 	BB6_398;

BB6_6106:
	mov.f64 	%fd10064, %fd10063;

BB6_6115:
	mov.f64 	%fd8019, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r242}, %fd8019;
	}
	bfe.u32 	%r9253, %r242, 20, 11;
	add.s32 	%r9254, %r9253, -1012;
	mov.u64 	%rd276, 4616189618054758400;
	shl.b64 	%rd112, %rd276, %r9254;
	setp.eq.s64	%p6301, %rd112, -9223372036854775808;
	// Callseq Start 184
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8019;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10066, [retval0+0];
	
	//{
	}// Callseq End 184
	and.pred  	%p188, %p6286, %p6301;
	@!%p188 bra 	BB6_6117;
	bra.uni 	BB6_6116;

BB6_6116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9255}, %fd10066;
	}
	xor.b32  	%r9256, %r9255, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9257, %temp}, %fd10066;
	}
	mov.b64 	%fd10066, {%r9257, %r9256};

BB6_6117:
	@%p6287 bra 	BB6_6120;
	bra.uni 	BB6_6118;

BB6_6120:
	selp.b32	%r9258, %r240, 0, %p6301;
	or.b32  	%r9259, %r9258, 2146435072;
	setp.lt.s32	%p6307, %r242, 0;
	selp.b32	%r9260, %r9259, %r9258, %p6307;
	mov.u32 	%r9261, 0;
	mov.b64 	%fd10066, {%r9261, %r9260};
	bra.uni 	BB6_6121;

BB6_4071:
	mov.f64 	%fd9677, %fd9676;

BB6_4080:
	selp.f64	%fd7139, 0d3FF0000000000000, %fd9677, %p4145;
	fma.rn.f64 	%fd7140, %fd35, %fd7139, %fd2694;
	mul.f64 	%fd7141, %fd36, %fd2660;
	mul.f64 	%fd7142, %fd2660, %fd7141;
	mul.f64 	%fd7143, %fd2660, %fd7142;
	mul.f64 	%fd7144, %fd2660, %fd7143;
	sub.f64 	%fd7145, %fd7140, %fd7144;
	mul.f64 	%fd7146, %fd37, %fd2660;
	mul.f64 	%fd7147, %fd2660, %fd7146;
	fma.rn.f64 	%fd7148, %fd2660, %fd7147, %fd7145;
	mul.f64 	%fd7149, %fd38, %fd2660;
	mul.f64 	%fd7150, %fd2660, %fd7149;
	sub.f64 	%fd7151, %fd7148, %fd7150;
	fma.rn.f64 	%fd7152, %fd39, %fd2660, %fd7151;
	sub.f64 	%fd7153, %fd7152, %fd40;
	mul.f64 	%fd2705, %fd2672, %fd7153;
	sub.f64 	%fd2706, %fd7, %fd2658;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd2706;
	}
	abs.f64 	%fd2707, %fd2706;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2707;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9679, [retval0+0];
	
	//{
	}// Callseq End 80
	setp.lt.s32	%p4197, %r150, 0;
	and.pred  	%p81, %p4197, %p4129;
	@!%p81 bra 	BB6_4082;
	bra.uni 	BB6_4081;

BB6_4081:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6192}, %fd9679;
	}
	xor.b32  	%r6193, %r6192, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6194, %temp}, %fd9679;
	}
	mov.b64 	%fd9679, {%r6194, %r6193};

BB6_4082:
	setp.eq.f64	%p4199, %fd2706, 0d0000000000000000;
	@%p4199 bra 	BB6_4085;
	bra.uni 	BB6_4083;

BB6_4085:
	selp.b32	%r6195, %r150, 0, %p4129;
	or.b32  	%r6196, %r6195, 2146435072;
	setp.lt.s32	%p4203, %r146, 0;
	selp.b32	%r6197, %r6196, %r6195, %p4203;
	mov.u32 	%r6198, 0;
	mov.b64 	%fd9679, {%r6198, %r6197};
	bra.uni 	BB6_4086;

BB6_395:
	setp.gt.s32	%p640, %r56, -1;
	@%p640 bra 	BB6_398;

	cvt.rzi.f64.f64	%fd5079, %fd5077;
	setp.neu.f64	%p641, %fd5079, 0d4010000000000000;
	selp.f64	%fd8979, 0dFFF8000000000000, %fd8979, %p641;

BB6_398:
	add.f64 	%fd8980, %fd375, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r927}, %fd8980;
	}
	and.b32  	%r928, %r927, 2146435072;
	setp.ne.s32	%p644, %r928, 2146435072;
	@%p644 bra 	BB6_399;

	setp.gtu.f64	%p645, %fd376, 0d7FF0000000000000;
	@%p645 bra 	BB6_408;

	and.b32  	%r929, %r58, 2147483647;
	setp.ne.s32	%p646, %r929, 2146435072;
	@%p646 bra 	BB6_403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r930, %temp}, %fd5077;
	}
	setp.eq.s32	%p647, %r930, 0;
	@%p647 bra 	BB6_407;
	bra.uni 	BB6_403;

BB6_407:
	setp.gt.f64	%p650, %fd376, 0d3FF0000000000000;
	selp.b32	%r939, 2146435072, 0, %p650;
	xor.b32  	%r940, %r939, 2146435072;
	setp.lt.s32	%p651, %r58, 0;
	selp.b32	%r941, %r940, %r939, %p651;
	setp.eq.f64	%p652, %fd375, 0dBFF0000000000000;
	selp.b32	%r942, 1072693248, %r941, %p652;
	mov.u32 	%r943, 0;
	mov.b64 	%fd8980, {%r943, %r942};
	bra.uni 	BB6_408;

BB6_6118:
	setp.gt.s32	%p6304, %r240, -1;
	@%p6304 bra 	BB6_6121;

	cvt.rzi.f64.f64	%fd8021, %fd8019;
	setp.neu.f64	%p6305, %fd8021, 0d4010000000000000;
	selp.f64	%fd10066, 0dFFF8000000000000, %fd10066, %p6305;

BB6_6121:
	add.f64 	%fd10067, %fd4101, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9262}, %fd10067;
	}
	and.b32  	%r9263, %r9262, 2146435072;
	setp.ne.s32	%p6308, %r9263, 2146435072;
	@%p6308 bra 	BB6_6122;

	setp.gtu.f64	%p6309, %fd4102, 0d7FF0000000000000;
	@%p6309 bra 	BB6_6131;

	and.b32  	%r9264, %r242, 2147483647;
	setp.ne.s32	%p6310, %r9264, 2146435072;
	@%p6310 bra 	BB6_6126;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9265, %temp}, %fd8019;
	}
	setp.eq.s32	%p6311, %r9265, 0;
	@%p6311 bra 	BB6_6130;
	bra.uni 	BB6_6126;

BB6_6130:
	setp.gt.f64	%p6314, %fd4102, 0d3FF0000000000000;
	selp.b32	%r9274, 2146435072, 0, %p6314;
	xor.b32  	%r9275, %r9274, 2146435072;
	setp.lt.s32	%p6315, %r242, 0;
	selp.b32	%r9276, %r9275, %r9274, %p6315;
	setp.eq.f64	%p6316, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9277, 1072693248, %r9276, %p6316;
	mov.u32 	%r9278, 0;
	mov.b64 	%fd10067, {%r9278, %r9277};
	bra.uni 	BB6_6131;

BB6_4083:
	setp.gt.s32	%p4200, %r150, -1;
	@%p4200 bra 	BB6_4086;

	cvt.rzi.f64.f64	%fd7156, %fd7119;
	setp.neu.f64	%p4201, %fd7156, 0d4020000000000000;
	selp.f64	%fd9679, 0dFFF8000000000000, %fd9679, %p4201;

BB6_4086:
	add.f64 	%fd9680, %fd2706, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6199}, %fd9680;
	}
	and.b32  	%r6200, %r6199, 2146435072;
	setp.ne.s32	%p4204, %r6200, 2146435072;
	@%p4204 bra 	BB6_4087;

	setp.gtu.f64	%p4205, %fd2707, 0d7FF0000000000000;
	@%p4205 bra 	BB6_4096;

	and.b32  	%r6201, %r146, 2147483647;
	setp.ne.s32	%p4206, %r6201, 2146435072;
	@%p4206 bra 	BB6_4091;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6202, %temp}, %fd7119;
	}
	setp.eq.s32	%p4207, %r6202, 0;
	@%p4207 bra 	BB6_4095;
	bra.uni 	BB6_4091;

BB6_4095:
	setp.gt.f64	%p4210, %fd2707, 0d3FF0000000000000;
	selp.b32	%r6211, 2146435072, 0, %p4210;
	xor.b32  	%r6212, %r6211, 2146435072;
	setp.lt.s32	%p4211, %r146, 0;
	selp.b32	%r6213, %r6212, %r6211, %p4211;
	setp.eq.f64	%p4212, %fd2706, 0dBFF0000000000000;
	selp.b32	%r6214, 1072693248, %r6213, %p4212;
	mov.u32 	%r6215, 0;
	mov.b64 	%fd9680, {%r6215, %r6214};
	bra.uni 	BB6_4096;

BB6_399:
	mov.f64 	%fd8980, %fd8979;

BB6_408:
	mul.f64 	%fd5081, %fd8980, 0dC0955B8000000000;
	setp.eq.f64	%p653, %fd375, 0d3FF0000000000000;
	selp.f64	%fd5082, 0dC0955B8000000000, %fd5081, %p653;
	mul.f64 	%fd5083, %fd8977, 0d4071160000000000;
	selp.f64	%fd5084, 0d4071160000000000, %fd5083, %p653;
	add.f64 	%fd397, %fd5084, %fd5082;
	mov.f64 	%fd5085, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd5085;
	}
	bfe.u32 	%r944, %r59, 20, 11;
	add.s32 	%r945, %r944, -1012;
	mov.u64 	%rd191, 4617315517961601024;
	shl.b64 	%rd28, %rd191, %r945;
	setp.eq.s64	%p654, %rd28, -9223372036854775808;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5085;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8982, [retval0+0];
	
	//{
	}// Callseq End 27
	and.pred  	%p26, %p622, %p654;
	@!%p26 bra 	BB6_410;
	bra.uni 	BB6_409;

BB6_409:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r946}, %fd8982;
	}
	xor.b32  	%r947, %r946, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r948, %temp}, %fd8982;
	}
	mov.b64 	%fd8982, {%r948, %r947};

BB6_410:
	@%p623 bra 	BB6_413;
	bra.uni 	BB6_411;

BB6_413:
	selp.b32	%r949, %r56, 0, %p654;
	or.b32  	%r950, %r949, 2146435072;
	setp.lt.s32	%p660, %r59, 0;
	selp.b32	%r951, %r950, %r949, %p660;
	mov.u32 	%r952, 0;
	mov.b64 	%fd8982, {%r952, %r951};
	bra.uni 	BB6_414;

BB6_6122:
	mov.f64 	%fd10067, %fd10066;

BB6_6131:
	mul.f64 	%fd8023, %fd10067, 0dC0955B8000000000;
	setp.eq.f64	%p6317, %fd4101, 0d3FF0000000000000;
	selp.f64	%fd8024, 0dC0955B8000000000, %fd8023, %p6317;
	mul.f64 	%fd8025, %fd10064, 0d4071160000000000;
	selp.f64	%fd8026, 0d4071160000000000, %fd8025, %p6317;
	add.f64 	%fd4123, %fd8026, %fd8024;
	mov.f64 	%fd8027, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r243}, %fd8027;
	}
	bfe.u32 	%r9279, %r243, 20, 11;
	add.s32 	%r9280, %r9279, -1012;
	mov.u64 	%rd277, 4617315517961601024;
	shl.b64 	%rd113, %rd277, %r9280;
	setp.eq.s64	%p6318, %rd113, -9223372036854775808;
	// Callseq Start 185
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8027;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10069, [retval0+0];
	
	//{
	}// Callseq End 185
	and.pred  	%p189, %p6286, %p6318;
	@!%p189 bra 	BB6_6133;
	bra.uni 	BB6_6132;

BB6_6132:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9281}, %fd10069;
	}
	xor.b32  	%r9282, %r9281, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9283, %temp}, %fd10069;
	}
	mov.b64 	%fd10069, {%r9283, %r9282};

BB6_6133:
	@%p6287 bra 	BB6_6136;
	bra.uni 	BB6_6134;

BB6_6136:
	selp.b32	%r9284, %r240, 0, %p6318;
	or.b32  	%r9285, %r9284, 2146435072;
	setp.lt.s32	%p6324, %r243, 0;
	selp.b32	%r9286, %r9285, %r9284, %p6324;
	mov.u32 	%r9287, 0;
	mov.b64 	%fd10069, {%r9287, %r9286};
	bra.uni 	BB6_6137;

BB6_4087:
	mov.f64 	%fd9680, %fd9679;

BB6_4096:
	setp.eq.f64	%p4213, %fd2706, 0d3FF0000000000000;
	selp.f64	%fd2718, 0d3FF0000000000000, %fd9680, %p4213;
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2707;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7123;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9682, [retval0+0];
	
	//{
	}// Callseq End 81
	and.pred  	%p82, %p4197, %p4146;
	@!%p82 bra 	BB6_4098;
	bra.uni 	BB6_4097;

BB6_4097:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6216}, %fd9682;
	}
	xor.b32  	%r6217, %r6216, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6218, %temp}, %fd9682;
	}
	mov.b64 	%fd9682, {%r6218, %r6217};

BB6_4098:
	@%p4199 bra 	BB6_4101;
	bra.uni 	BB6_4099;

BB6_4101:
	selp.b32	%r6219, %r150, 0, %p4146;
	or.b32  	%r6220, %r6219, 2146435072;
	setp.lt.s32	%p4220, %r147, 0;
	selp.b32	%r6221, %r6220, %r6219, %p4220;
	mov.u32 	%r6222, 0;
	mov.b64 	%fd9682, {%r6222, %r6221};
	bra.uni 	BB6_4102;

BB6_411:
	setp.gt.s32	%p657, %r56, -1;
	@%p657 bra 	BB6_414;

	cvt.rzi.f64.f64	%fd5087, %fd5085;
	setp.neu.f64	%p658, %fd5087, 0d4014000000000000;
	selp.f64	%fd8982, 0dFFF8000000000000, %fd8982, %p658;

BB6_414:
	add.f64 	%fd8983, %fd375, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r953}, %fd8983;
	}
	and.b32  	%r954, %r953, 2146435072;
	setp.ne.s32	%p661, %r954, 2146435072;
	@%p661 bra 	BB6_415;

	setp.gtu.f64	%p662, %fd376, 0d7FF0000000000000;
	@%p662 bra 	BB6_424;

	and.b32  	%r955, %r59, 2147483647;
	setp.ne.s32	%p663, %r955, 2146435072;
	@%p663 bra 	BB6_419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r956, %temp}, %fd5085;
	}
	setp.eq.s32	%p664, %r956, 0;
	@%p664 bra 	BB6_423;
	bra.uni 	BB6_419;

BB6_423:
	setp.gt.f64	%p667, %fd376, 0d3FF0000000000000;
	selp.b32	%r965, 2146435072, 0, %p667;
	xor.b32  	%r966, %r965, 2146435072;
	setp.lt.s32	%p668, %r59, 0;
	selp.b32	%r967, %r966, %r965, %p668;
	setp.eq.f64	%p669, %fd375, 0dBFF0000000000000;
	selp.b32	%r968, 1072693248, %r967, %p669;
	mov.u32 	%r969, 0;
	mov.b64 	%fd8983, {%r969, %r968};
	bra.uni 	BB6_424;

BB6_6134:
	setp.gt.s32	%p6321, %r240, -1;
	@%p6321 bra 	BB6_6137;

	cvt.rzi.f64.f64	%fd8029, %fd8027;
	setp.neu.f64	%p6322, %fd8029, 0d4014000000000000;
	selp.f64	%fd10069, 0dFFF8000000000000, %fd10069, %p6322;

BB6_6137:
	add.f64 	%fd10070, %fd4101, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9288}, %fd10070;
	}
	and.b32  	%r9289, %r9288, 2146435072;
	setp.ne.s32	%p6325, %r9289, 2146435072;
	@%p6325 bra 	BB6_6138;

	setp.gtu.f64	%p6326, %fd4102, 0d7FF0000000000000;
	@%p6326 bra 	BB6_6147;

	and.b32  	%r9290, %r243, 2147483647;
	setp.ne.s32	%p6327, %r9290, 2146435072;
	@%p6327 bra 	BB6_6142;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9291, %temp}, %fd8027;
	}
	setp.eq.s32	%p6328, %r9291, 0;
	@%p6328 bra 	BB6_6146;
	bra.uni 	BB6_6142;

BB6_6146:
	setp.gt.f64	%p6331, %fd4102, 0d3FF0000000000000;
	selp.b32	%r9300, 2146435072, 0, %p6331;
	xor.b32  	%r9301, %r9300, 2146435072;
	setp.lt.s32	%p6332, %r243, 0;
	selp.b32	%r9302, %r9301, %r9300, %p6332;
	setp.eq.f64	%p6333, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9303, 1072693248, %r9302, %p6333;
	mov.u32 	%r9304, 0;
	mov.b64 	%fd10070, {%r9304, %r9303};
	bra.uni 	BB6_6147;

BB6_4099:
	setp.gt.s32	%p4217, %r150, -1;
	@%p4217 bra 	BB6_4102;

	cvt.rzi.f64.f64	%fd7160, %fd7123;
	setp.neu.f64	%p4218, %fd7160, 0d401C000000000000;
	selp.f64	%fd9682, 0dFFF8000000000000, %fd9682, %p4218;

BB6_4102:
	add.f64 	%fd9683, %fd2706, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6223}, %fd9683;
	}
	and.b32  	%r6224, %r6223, 2146435072;
	setp.ne.s32	%p4221, %r6224, 2146435072;
	@%p4221 bra 	BB6_4103;

	setp.gtu.f64	%p4222, %fd2707, 0d7FF0000000000000;
	@%p4222 bra 	BB6_4112;

	and.b32  	%r6225, %r147, 2147483647;
	setp.ne.s32	%p4223, %r6225, 2146435072;
	@%p4223 bra 	BB6_4107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6226, %temp}, %fd7123;
	}
	setp.eq.s32	%p4224, %r6226, 0;
	@%p4224 bra 	BB6_4111;
	bra.uni 	BB6_4107;

BB6_4111:
	setp.gt.f64	%p4227, %fd2707, 0d3FF0000000000000;
	selp.b32	%r6235, 2146435072, 0, %p4227;
	xor.b32  	%r6236, %r6235, 2146435072;
	setp.lt.s32	%p4228, %r147, 0;
	selp.b32	%r6237, %r6236, %r6235, %p4228;
	setp.eq.f64	%p4229, %fd2706, 0dBFF0000000000000;
	selp.b32	%r6238, 1072693248, %r6237, %p4229;
	mov.u32 	%r6239, 0;
	mov.b64 	%fd9683, {%r6239, %r6238};
	bra.uni 	BB6_4112;

BB6_415:
	mov.f64 	%fd8983, %fd8982;

BB6_424:
	mul.f64 	%fd5089, %fd8983, 0d40A338C000000000;
	selp.f64	%fd5090, 0d40A338C000000000, %fd5089, %p653;
	add.f64 	%fd408, %fd397, %fd5090;
	mov.f64 	%fd5091, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd5091;
	}
	bfe.u32 	%r970, %r60, 20, 11;
	add.s32 	%r971, %r970, -1012;
	mov.u64 	%rd192, 4618441417868443648;
	shl.b64 	%rd29, %rd192, %r971;
	setp.eq.s64	%p671, %rd29, -9223372036854775808;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5091;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8985, [retval0+0];
	
	//{
	}// Callseq End 28
	and.pred  	%p27, %p622, %p671;
	@!%p27 bra 	BB6_426;
	bra.uni 	BB6_425;

BB6_425:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r972}, %fd8985;
	}
	xor.b32  	%r973, %r972, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r974, %temp}, %fd8985;
	}
	mov.b64 	%fd8985, {%r974, %r973};

BB6_426:
	@%p623 bra 	BB6_429;
	bra.uni 	BB6_427;

BB6_429:
	selp.b32	%r975, %r56, 0, %p671;
	or.b32  	%r976, %r975, 2146435072;
	setp.lt.s32	%p677, %r60, 0;
	selp.b32	%r977, %r976, %r975, %p677;
	mov.u32 	%r978, 0;
	mov.b64 	%fd8985, {%r978, %r977};
	bra.uni 	BB6_430;

BB6_6138:
	mov.f64 	%fd10070, %fd10069;

BB6_6147:
	mul.f64 	%fd8031, %fd10070, 0d40A338C000000000;
	selp.f64	%fd8032, 0d40A338C000000000, %fd8031, %p6317;
	add.f64 	%fd4134, %fd4123, %fd8032;
	mov.f64 	%fd8033, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r244}, %fd8033;
	}
	bfe.u32 	%r9305, %r244, 20, 11;
	add.s32 	%r9306, %r9305, -1012;
	mov.u64 	%rd278, 4618441417868443648;
	shl.b64 	%rd114, %rd278, %r9306;
	setp.eq.s64	%p6335, %rd114, -9223372036854775808;
	// Callseq Start 186
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10072, [retval0+0];
	
	//{
	}// Callseq End 186
	and.pred  	%p190, %p6286, %p6335;
	@!%p190 bra 	BB6_6149;
	bra.uni 	BB6_6148;

BB6_6148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9307}, %fd10072;
	}
	xor.b32  	%r9308, %r9307, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9309, %temp}, %fd10072;
	}
	mov.b64 	%fd10072, {%r9309, %r9308};

BB6_6149:
	@%p6287 bra 	BB6_6152;
	bra.uni 	BB6_6150;

BB6_6152:
	selp.b32	%r9310, %r240, 0, %p6335;
	or.b32  	%r9311, %r9310, 2146435072;
	setp.lt.s32	%p6341, %r244, 0;
	selp.b32	%r9312, %r9311, %r9310, %p6341;
	mov.u32 	%r9313, 0;
	mov.b64 	%fd10072, {%r9313, %r9312};
	bra.uni 	BB6_6153;

BB6_4103:
	mov.f64 	%fd9683, %fd9682;

BB6_4112:
	selp.f64	%fd7162, 0d3FF0000000000000, %fd9683, %p4213;
	mul.f64 	%fd7163, %fd32, %fd7162;
	fma.rn.f64 	%fd2729, %fd2718, 0dC0A9230000000000, %fd7163;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2707;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7129;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9685, [retval0+0];
	
	//{
	}// Callseq End 82
	and.pred  	%p83, %p4197, %p4163;
	@!%p83 bra 	BB6_4114;
	bra.uni 	BB6_4113;

BB6_4113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6240}, %fd9685;
	}
	xor.b32  	%r6241, %r6240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6242, %temp}, %fd9685;
	}
	mov.b64 	%fd9685, {%r6242, %r6241};

BB6_4114:
	@%p4199 bra 	BB6_4117;
	bra.uni 	BB6_4115;

BB6_4117:
	selp.b32	%r6243, %r150, 0, %p4163;
	or.b32  	%r6244, %r6243, 2146435072;
	setp.lt.s32	%p4237, %r148, 0;
	selp.b32	%r6245, %r6244, %r6243, %p4237;
	mov.u32 	%r6246, 0;
	mov.b64 	%fd9685, {%r6246, %r6245};
	bra.uni 	BB6_4118;

BB6_427:
	setp.gt.s32	%p674, %r56, -1;
	@%p674 bra 	BB6_430;

	cvt.rzi.f64.f64	%fd5093, %fd5091;
	setp.neu.f64	%p675, %fd5093, 0d4018000000000000;
	selp.f64	%fd8985, 0dFFF8000000000000, %fd8985, %p675;

BB6_430:
	add.f64 	%fd8986, %fd375, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r979}, %fd8986;
	}
	and.b32  	%r980, %r979, 2146435072;
	setp.ne.s32	%p678, %r980, 2146435072;
	@%p678 bra 	BB6_431;

	setp.gtu.f64	%p679, %fd376, 0d7FF0000000000000;
	@%p679 bra 	BB6_440;

	and.b32  	%r981, %r60, 2147483647;
	setp.ne.s32	%p680, %r981, 2146435072;
	@%p680 bra 	BB6_435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r982, %temp}, %fd5091;
	}
	setp.eq.s32	%p681, %r982, 0;
	@%p681 bra 	BB6_439;
	bra.uni 	BB6_435;

BB6_439:
	setp.gt.f64	%p684, %fd376, 0d3FF0000000000000;
	selp.b32	%r991, 2146435072, 0, %p684;
	xor.b32  	%r992, %r991, 2146435072;
	setp.lt.s32	%p685, %r60, 0;
	selp.b32	%r993, %r992, %r991, %p685;
	setp.eq.f64	%p686, %fd375, 0dBFF0000000000000;
	selp.b32	%r994, 1072693248, %r993, %p686;
	mov.u32 	%r995, 0;
	mov.b64 	%fd8986, {%r995, %r994};
	bra.uni 	BB6_440;

BB6_6150:
	setp.gt.s32	%p6338, %r240, -1;
	@%p6338 bra 	BB6_6153;

	cvt.rzi.f64.f64	%fd8035, %fd8033;
	setp.neu.f64	%p6339, %fd8035, 0d4018000000000000;
	selp.f64	%fd10072, 0dFFF8000000000000, %fd10072, %p6339;

BB6_6153:
	add.f64 	%fd10073, %fd4101, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9314}, %fd10073;
	}
	and.b32  	%r9315, %r9314, 2146435072;
	setp.ne.s32	%p6342, %r9315, 2146435072;
	@%p6342 bra 	BB6_6154;

	setp.gtu.f64	%p6343, %fd4102, 0d7FF0000000000000;
	@%p6343 bra 	BB6_6163;

	and.b32  	%r9316, %r244, 2147483647;
	setp.ne.s32	%p6344, %r9316, 2146435072;
	@%p6344 bra 	BB6_6158;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9317, %temp}, %fd8033;
	}
	setp.eq.s32	%p6345, %r9317, 0;
	@%p6345 bra 	BB6_6162;
	bra.uni 	BB6_6158;

BB6_6162:
	setp.gt.f64	%p6348, %fd4102, 0d3FF0000000000000;
	selp.b32	%r9326, 2146435072, 0, %p6348;
	xor.b32  	%r9327, %r9326, 2146435072;
	setp.lt.s32	%p6349, %r244, 0;
	selp.b32	%r9328, %r9327, %r9326, %p6349;
	setp.eq.f64	%p6350, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9329, 1072693248, %r9328, %p6350;
	mov.u32 	%r9330, 0;
	mov.b64 	%fd10073, {%r9330, %r9329};
	bra.uni 	BB6_6163;

BB6_4115:
	setp.gt.s32	%p4234, %r150, -1;
	@%p4234 bra 	BB6_4118;

	cvt.rzi.f64.f64	%fd7166, %fd7129;
	setp.neu.f64	%p4235, %fd7166, 0d4018000000000000;
	selp.f64	%fd9685, 0dFFF8000000000000, %fd9685, %p4235;

BB6_4118:
	add.f64 	%fd9686, %fd2706, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6247}, %fd9686;
	}
	and.b32  	%r6248, %r6247, 2146435072;
	setp.ne.s32	%p4238, %r6248, 2146435072;
	@%p4238 bra 	BB6_4119;

	setp.gtu.f64	%p4239, %fd2707, 0d7FF0000000000000;
	@%p4239 bra 	BB6_4128;

	and.b32  	%r6249, %r148, 2147483647;
	setp.ne.s32	%p4240, %r6249, 2146435072;
	@%p4240 bra 	BB6_4123;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6250, %temp}, %fd7129;
	}
	setp.eq.s32	%p4241, %r6250, 0;
	@%p4241 bra 	BB6_4127;
	bra.uni 	BB6_4123;

BB6_4127:
	setp.gt.f64	%p4244, %fd2707, 0d3FF0000000000000;
	selp.b32	%r6259, 2146435072, 0, %p4244;
	xor.b32  	%r6260, %r6259, 2146435072;
	setp.lt.s32	%p4245, %r148, 0;
	selp.b32	%r6261, %r6260, %r6259, %p4245;
	setp.eq.f64	%p4246, %fd2706, 0dBFF0000000000000;
	selp.b32	%r6262, 1072693248, %r6261, %p4246;
	mov.u32 	%r6263, 0;
	mov.b64 	%fd9686, {%r6263, %r6262};
	bra.uni 	BB6_4128;

BB6_431:
	mov.f64 	%fd8986, %fd8985;

BB6_440:
	mul.f64 	%fd5095, %fd8986, 0dC09DE68000000000;
	selp.f64	%fd5096, 0dC09DE68000000000, %fd5095, %p653;
	add.f64 	%fd419, %fd408, %fd5096;
	mov.f64 	%fd5097, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd5097;
	}
	bfe.u32 	%r996, %r61, 20, 11;
	add.s32 	%r997, %r996, -1012;
	mov.u64 	%rd193, 4619567317775286272;
	shl.b64 	%rd30, %rd193, %r997;
	setp.eq.s64	%p688, %rd30, -9223372036854775808;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5097;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8988, [retval0+0];
	
	//{
	}// Callseq End 29
	and.pred  	%p28, %p622, %p688;
	@!%p28 bra 	BB6_442;
	bra.uni 	BB6_441;

BB6_441:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r998}, %fd8988;
	}
	xor.b32  	%r999, %r998, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1000, %temp}, %fd8988;
	}
	mov.b64 	%fd8988, {%r1000, %r999};

BB6_442:
	@%p623 bra 	BB6_445;
	bra.uni 	BB6_443;

BB6_445:
	selp.b32	%r1001, %r56, 0, %p688;
	or.b32  	%r1002, %r1001, 2146435072;
	setp.lt.s32	%p694, %r61, 0;
	selp.b32	%r1003, %r1002, %r1001, %p694;
	mov.u32 	%r1004, 0;
	mov.b64 	%fd8988, {%r1004, %r1003};
	bra.uni 	BB6_446;

BB6_6154:
	mov.f64 	%fd10073, %fd10072;

BB6_6163:
	mul.f64 	%fd8037, %fd10073, 0dC09DE68000000000;
	selp.f64	%fd8038, 0dC09DE68000000000, %fd8037, %p6317;
	add.f64 	%fd4145, %fd4134, %fd8038;
	mov.f64 	%fd8039, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd8039;
	}
	bfe.u32 	%r9331, %r245, 20, 11;
	add.s32 	%r9332, %r9331, -1012;
	mov.u64 	%rd279, 4619567317775286272;
	shl.b64 	%rd115, %rd279, %r9332;
	setp.eq.s64	%p6352, %rd115, -9223372036854775808;
	// Callseq Start 187
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8039;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10075, [retval0+0];
	
	//{
	}// Callseq End 187
	and.pred  	%p191, %p6286, %p6352;
	@!%p191 bra 	BB6_6165;
	bra.uni 	BB6_6164;

BB6_6164:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9333}, %fd10075;
	}
	xor.b32  	%r9334, %r9333, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9335, %temp}, %fd10075;
	}
	mov.b64 	%fd10075, {%r9335, %r9334};

BB6_6165:
	@%p6287 bra 	BB6_6168;
	bra.uni 	BB6_6166;

BB6_6168:
	selp.b32	%r9336, %r240, 0, %p6352;
	or.b32  	%r9337, %r9336, 2146435072;
	setp.lt.s32	%p6358, %r245, 0;
	selp.b32	%r9338, %r9337, %r9336, %p6358;
	mov.u32 	%r9339, 0;
	mov.b64 	%fd10075, {%r9339, %r9338};
	bra.uni 	BB6_6169;

BB6_4119:
	mov.f64 	%fd9686, %fd9685;

BB6_4128:
	selp.f64	%fd7168, 0d3FF0000000000000, %fd9686, %p4213;
	mul.f64 	%fd7169, %fd34, %fd7168;
	sub.f64 	%fd2740, %fd2729, %fd7169;
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2707;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9688, [retval0+0];
	
	//{
	}// Callseq End 83
	and.pred  	%p84, %p4197, %p4180;
	@!%p84 bra 	BB6_4130;
	bra.uni 	BB6_4129;

BB6_4129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6264}, %fd9688;
	}
	xor.b32  	%r6265, %r6264, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6266, %temp}, %fd9688;
	}
	mov.b64 	%fd9688, {%r6266, %r6265};

BB6_4130:
	@%p4199 bra 	BB6_4133;
	bra.uni 	BB6_4131;

BB6_4133:
	selp.b32	%r6267, %r150, 0, %p4180;
	or.b32  	%r6268, %r6267, 2146435072;
	setp.lt.s32	%p4254, %r149, 0;
	selp.b32	%r6269, %r6268, %r6267, %p4254;
	mov.u32 	%r6270, 0;
	mov.b64 	%fd9688, {%r6270, %r6269};
	bra.uni 	BB6_4134;

BB6_443:
	setp.gt.s32	%p691, %r56, -1;
	@%p691 bra 	BB6_446;

	cvt.rzi.f64.f64	%fd5099, %fd5097;
	setp.neu.f64	%p692, %fd5099, 0d401C000000000000;
	selp.f64	%fd8988, 0dFFF8000000000000, %fd8988, %p692;

BB6_446:
	add.f64 	%fd8989, %fd375, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1005}, %fd8989;
	}
	and.b32  	%r1006, %r1005, 2146435072;
	setp.ne.s32	%p695, %r1006, 2146435072;
	@%p695 bra 	BB6_447;

	setp.gtu.f64	%p696, %fd376, 0d7FF0000000000000;
	@%p696 bra 	BB6_456;

	and.b32  	%r1007, %r61, 2147483647;
	setp.ne.s32	%p697, %r1007, 2146435072;
	@%p697 bra 	BB6_451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1008, %temp}, %fd5097;
	}
	setp.eq.s32	%p698, %r1008, 0;
	@%p698 bra 	BB6_455;
	bra.uni 	BB6_451;

BB6_455:
	setp.gt.f64	%p701, %fd376, 0d3FF0000000000000;
	selp.b32	%r1017, 2146435072, 0, %p701;
	xor.b32  	%r1018, %r1017, 2146435072;
	setp.lt.s32	%p702, %r61, 0;
	selp.b32	%r1019, %r1018, %r1017, %p702;
	setp.eq.f64	%p703, %fd375, 0dBFF0000000000000;
	selp.b32	%r1020, 1072693248, %r1019, %p703;
	mov.u32 	%r1021, 0;
	mov.b64 	%fd8989, {%r1021, %r1020};
	bra.uni 	BB6_456;

BB6_6166:
	setp.gt.s32	%p6355, %r240, -1;
	@%p6355 bra 	BB6_6169;

	cvt.rzi.f64.f64	%fd8041, %fd8039;
	setp.neu.f64	%p6356, %fd8041, 0d401C000000000000;
	selp.f64	%fd10075, 0dFFF8000000000000, %fd10075, %p6356;

BB6_6169:
	add.f64 	%fd10076, %fd4101, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9340}, %fd10076;
	}
	and.b32  	%r9341, %r9340, 2146435072;
	setp.ne.s32	%p6359, %r9341, 2146435072;
	@%p6359 bra 	BB6_6170;

	setp.gtu.f64	%p6360, %fd4102, 0d7FF0000000000000;
	@%p6360 bra 	BB6_6179;

	and.b32  	%r9342, %r245, 2147483647;
	setp.ne.s32	%p6361, %r9342, 2146435072;
	@%p6361 bra 	BB6_6174;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9343, %temp}, %fd8039;
	}
	setp.eq.s32	%p6362, %r9343, 0;
	@%p6362 bra 	BB6_6178;
	bra.uni 	BB6_6174;

BB6_6178:
	setp.gt.f64	%p6365, %fd4102, 0d3FF0000000000000;
	selp.b32	%r9352, 2146435072, 0, %p6365;
	xor.b32  	%r9353, %r9352, 2146435072;
	setp.lt.s32	%p6366, %r245, 0;
	selp.b32	%r9354, %r9353, %r9352, %p6366;
	setp.eq.f64	%p6367, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9355, 1072693248, %r9354, %p6367;
	mov.u32 	%r9356, 0;
	mov.b64 	%fd10076, {%r9356, %r9355};
	bra.uni 	BB6_6179;

BB6_4131:
	setp.gt.s32	%p4251, %r150, -1;
	@%p4251 bra 	BB6_4134;

	cvt.rzi.f64.f64	%fd7172, %fd7135;
	setp.neu.f64	%p4252, %fd7172, 0d4014000000000000;
	selp.f64	%fd9688, 0dFFF8000000000000, %fd9688, %p4252;

BB6_4134:
	add.f64 	%fd9689, %fd2706, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6271}, %fd9689;
	}
	and.b32  	%r6272, %r6271, 2146435072;
	setp.ne.s32	%p4255, %r6272, 2146435072;
	@%p4255 bra 	BB6_4135;

	setp.gtu.f64	%p4256, %fd2707, 0d7FF0000000000000;
	@%p4256 bra 	BB6_4144;

	and.b32  	%r6273, %r149, 2147483647;
	setp.ne.s32	%p4257, %r6273, 2146435072;
	@%p4257 bra 	BB6_4139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6274, %temp}, %fd7135;
	}
	setp.eq.s32	%p4258, %r6274, 0;
	@%p4258 bra 	BB6_4143;
	bra.uni 	BB6_4139;

BB6_4143:
	setp.gt.f64	%p4261, %fd2707, 0d3FF0000000000000;
	selp.b32	%r6283, 2146435072, 0, %p4261;
	xor.b32  	%r6284, %r6283, 2146435072;
	setp.lt.s32	%p4262, %r149, 0;
	selp.b32	%r6285, %r6284, %r6283, %p4262;
	setp.eq.f64	%p4263, %fd2706, 0dBFF0000000000000;
	selp.b32	%r6286, 1072693248, %r6285, %p4263;
	mov.u32 	%r6287, 0;
	mov.b64 	%fd9689, {%r6287, %r6286};
	bra.uni 	BB6_4144;

BB6_447:
	mov.f64 	%fd8989, %fd8988;

BB6_456:
	mul.f64 	%fd5101, %fd8989, 0d4081160000000000;
	selp.f64	%fd5102, 0d4081160000000000, %fd5101, %p653;
	add.f64 	%fd9097, %fd419, %fd5102;

BB6_457:
	add.f64 	%fd5104, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p705, %fd316, %fd5104;
	selp.f64	%fd432, %fd316, %fd5104, %p705;
	setp.lt.f64	%p706, %fd374, %fd7;
	selp.f64	%fd433, %fd374, %fd7, %p706;
	setp.lt.f64	%p707, %fd432, %fd7;
	setp.gt.f64	%p708, %fd433, %fd5104;
	and.pred  	%p709, %p707, %p708;
	mov.f64 	%fd9098, %fd9073;
	@!%p709 bra 	BB6_811;
	bra.uni 	BB6_458;

BB6_458:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd7;
	}
	mov.f64 	%fd5105, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd5105;
	}
	bfe.u32 	%r1022, %r63, 20, 11;
	add.s32 	%r1023, %r1022, -1012;
	mov.u64 	%rd194, 4613937818241073152;
	shl.b64 	%rd31, %rd194, %r1023;
	setp.eq.s64	%p710, %rd31, -9223372036854775808;
	abs.f64 	%fd434, %fd7;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5105;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9025, [retval0+0];
	
	//{
	}// Callseq End 30
	setp.lt.s32	%p711, %r62, 0;
	and.pred  	%p29, %p711, %p710;
	mov.f64 	%fd8992, %fd9025;
	@!%p29 bra 	BB6_460;
	bra.uni 	BB6_459;

BB6_459:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1024}, %fd9025;
	}
	xor.b32  	%r1025, %r1024, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1026, %temp}, %fd9025;
	}
	mov.b64 	%fd8992, {%r1026, %r1025};

BB6_460:
	setp.eq.f64	%p712, %fd7, 0d0000000000000000;
	@%p712 bra 	BB6_463;
	bra.uni 	BB6_461;

BB6_463:
	selp.b32	%r1027, %r62, 0, %p710;
	or.b32  	%r1028, %r1027, 2146435072;
	setp.lt.s32	%p716, %r63, 0;
	selp.b32	%r1029, %r1028, %r1027, %p716;
	mov.u32 	%r1030, 0;
	mov.b64 	%fd8992, {%r1030, %r1029};
	bra.uni 	BB6_464;

BB6_6170:
	mov.f64 	%fd10076, %fd10075;

BB6_6179:
	mul.f64 	%fd8043, %fd10076, 0d4081160000000000;
	selp.f64	%fd8044, 0d4081160000000000, %fd8043, %p6317;
	add.f64 	%fd10077, %fd4145, %fd8044;

BB6_6180:
	mul.f64 	%fd8045, %fd4099, %fd10077;
	sub.f64 	%fd4158, %fd4088, %fd8045;
	abs.f64 	%fd4159, %fd4029;
	// Callseq Start 188
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4159;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10168, [retval0+0];
	
	//{
	}// Callseq End 188
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r246}, %fd4029;
	}
	setp.lt.s32	%p6369, %r246, 0;
	and.pred  	%p192, %p6369, %p6162;
	mov.f64 	%fd10079, %fd10168;
	@!%p192 bra 	BB6_6182;
	bra.uni 	BB6_6181;

BB6_6181:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9357}, %fd10168;
	}
	xor.b32  	%r9358, %r9357, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9359, %temp}, %fd10168;
	}
	mov.b64 	%fd10079, {%r9359, %r9358};

BB6_6182:
	setp.eq.f64	%p6371, %fd4029, 0d0000000000000000;
	@%p6371 bra 	BB6_6185;
	bra.uni 	BB6_6183;

BB6_6185:
	selp.b32	%r9360, %r246, 0, %p6162;
	or.b32  	%r9361, %r9360, 2146435072;
	setp.lt.s32	%p6375, %r231, 0;
	selp.b32	%r9362, %r9361, %r9360, %p6375;
	mov.u32 	%r9363, 0;
	mov.b64 	%fd10079, {%r9363, %r9362};
	bra.uni 	BB6_6186;

BB6_6183:
	setp.gt.s32	%p6372, %r246, -1;
	@%p6372 bra 	BB6_6186;

	cvt.rzi.f64.f64	%fd8048, %fd7973;
	setp.neu.f64	%p6373, %fd8048, 0d4000000000000000;
	selp.f64	%fd10079, 0dFFF8000000000000, %fd10079, %p6373;

BB6_6186:
	add.f64 	%fd10169, %fd4029, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9364}, %fd10169;
	}
	and.b32  	%r247, %r9364, 2146435072;
	setp.ne.s32	%p6376, %r247, 2146435072;
	@%p6376 bra 	BB6_6187;

	setp.gtu.f64	%p6377, %fd4159, 0d7FF0000000000000;
	mov.f64 	%fd10080, %fd10169;
	@%p6377 bra 	BB6_6196;

	and.b32  	%r9365, %r231, 2147483647;
	setp.ne.s32	%p6378, %r9365, 2146435072;
	@%p6378 bra 	BB6_6191;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9366, %temp}, %fd7973;
	}
	setp.eq.s32	%p6379, %r9366, 0;
	@%p6379 bra 	BB6_6195;
	bra.uni 	BB6_6191;

BB6_6195:
	setp.gt.f64	%p6382, %fd4159, 0d3FF0000000000000;
	selp.b32	%r9375, 2146435072, 0, %p6382;
	xor.b32  	%r9376, %r9375, 2146435072;
	setp.lt.s32	%p6383, %r231, 0;
	selp.b32	%r9377, %r9376, %r9375, %p6383;
	setp.eq.f64	%p6384, %fd4029, 0dBFF0000000000000;
	selp.b32	%r9378, 1072693248, %r9377, %p6384;
	mov.u32 	%r9379, 0;
	mov.b64 	%fd10080, {%r9379, %r9378};
	bra.uni 	BB6_6196;

BB6_6187:
	mov.f64 	%fd10080, %fd10079;

BB6_6196:
	add.f64 	%fd8051, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6385, %fd4030, %fd8051;
	selp.f64	%fd4170, %fd4030, %fd8051, %p6385;
	setp.lt.f64	%p6386, %fd4100, %fd7;
	selp.f64	%fd4171, %fd4100, %fd7, %p6386;
	setp.lt.f64	%p6387, %fd4170, %fd7;
	setp.gt.f64	%p6388, %fd4171, %fd8051;
	and.pred  	%p193, %p6387, %p6388;
	mov.f64 	%fd10147, 0d0000000000000000;
	@!%p193 bra 	BB6_6550;
	bra.uni 	BB6_6197;

BB6_6197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd7;
	}
	mov.f64 	%fd8052, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd8052;
	}
	bfe.u32 	%r9380, %r249, 20, 11;
	add.s32 	%r9381, %r9380, -1012;
	mov.u64 	%rd280, 4613937818241073152;
	shl.b64 	%rd116, %rd280, %r9381;
	setp.eq.s64	%p6389, %rd116, -9223372036854775808;
	abs.f64 	%fd4172, %fd7;
	// Callseq Start 189
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4172;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8052;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10115, [retval0+0];
	
	//{
	}// Callseq End 189
	setp.lt.s32	%p6390, %r248, 0;
	and.pred  	%p194, %p6390, %p6389;
	mov.f64 	%fd10082, %fd10115;
	@!%p194 bra 	BB6_6199;
	bra.uni 	BB6_6198;

BB6_6198:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9382}, %fd10115;
	}
	xor.b32  	%r9383, %r9382, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9384, %temp}, %fd10115;
	}
	mov.b64 	%fd10082, {%r9384, %r9383};

BB6_6199:
	setp.eq.f64	%p6391, %fd7, 0d0000000000000000;
	@%p6391 bra 	BB6_6202;
	bra.uni 	BB6_6200;

BB6_6202:
	selp.b32	%r9385, %r248, 0, %p6389;
	or.b32  	%r9386, %r9385, 2146435072;
	setp.lt.s32	%p6395, %r249, 0;
	selp.b32	%r9387, %r9386, %r9385, %p6395;
	mov.u32 	%r9388, 0;
	mov.b64 	%fd10082, {%r9388, %r9387};
	bra.uni 	BB6_6203;

BB6_4135:
	mov.f64 	%fd9689, %fd9688;

BB6_4144:
	selp.f64	%fd7174, 0d3FF0000000000000, %fd9689, %p4213;
	fma.rn.f64 	%fd7175, %fd35, %fd7174, %fd2740;
	mul.f64 	%fd7176, %fd36, %fd2706;
	mul.f64 	%fd7177, %fd2706, %fd7176;
	mul.f64 	%fd7178, %fd2706, %fd7177;
	mul.f64 	%fd7179, %fd2706, %fd7178;
	sub.f64 	%fd7180, %fd7175, %fd7179;
	mul.f64 	%fd7181, %fd37, %fd2706;
	mul.f64 	%fd7182, %fd2706, %fd7181;
	fma.rn.f64 	%fd7183, %fd2706, %fd7182, %fd7180;
	mul.f64 	%fd7184, %fd38, %fd2706;
	mul.f64 	%fd7185, %fd2706, %fd7184;
	sub.f64 	%fd7186, %fd7183, %fd7185;
	fma.rn.f64 	%fd7187, %fd39, %fd2706, %fd7186;
	sub.f64 	%fd7188, %fd7187, %fd40;
	mul.f64 	%fd7189, %fd2718, %fd7188;
	sub.f64 	%fd9690, %fd2705, %fd7189;

BB6_4145:
	setp.eq.f64	%p4265, %fd2601, 0d3FF0000000000000;
	mov.f64 	%fd7190, 0d4008000000000000;
	div.rn.f64 	%fd7191, %fd7190, %fd9665;
	selp.f64	%fd7192, 0d4008000000000000, %fd7191, %p4265;
	fma.rn.f64 	%fd7193, %fd7192, %fd9690, %fd2646;
	mul.f64 	%fd2753, %fd25, %fd87;
	mul.f64 	%fd7194, %fd87, %fd2753;
	mul.f64 	%fd7195, %fd87, %fd7194;
	div.rn.f64 	%fd10237, %fd7193, %fd7195;
	@!%p72 bra 	BB6_4147;
	bra.uni 	BB6_4146;

BB6_4146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6288}, %fd9692;
	}
	xor.b32  	%r6289, %r6288, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6290, %temp}, %fd9692;
	}
	mov.b64 	%fd9692, {%r6290, %r6289};

BB6_4147:
	@%p4075 bra 	BB6_4150;
	bra.uni 	BB6_4148;

BB6_4150:
	selp.b32	%r6291, %r139, 0, %p4036;
	or.b32  	%r6292, %r6291, 2146435072;
	setp.lt.s32	%p4270, %r136, 0;
	selp.b32	%r6293, %r6292, %r6291, %p4270;
	mov.u32 	%r6294, 0;
	mov.b64 	%fd9692, {%r6294, %r6293};
	bra.uni 	BB6_4151;

BB6_4148:
	setp.gt.s32	%p4267, %r139, -1;
	@%p4267 bra 	BB6_4151;

	cvt.rzi.f64.f64	%fd7197, %fd7084;
	setp.neu.f64	%p4268, %fd7197, 0d4000000000000000;
	selp.f64	%fd9692, 0dFFF8000000000000, %fd9692, %p4268;

BB6_4151:
	@%p4080 bra 	BB6_4152;

	setp.gtu.f64	%p4272, %fd2619, 0d7FF0000000000000;
	mov.f64 	%fd9693, %fd16;
	@%p4272 bra 	BB6_4161;

	and.b32  	%r6295, %r136, 2147483647;
	setp.ne.s32	%p4273, %r6295, 2146435072;
	@%p4273 bra 	BB6_4156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6296, %temp}, %fd7084;
	}
	setp.eq.s32	%p4274, %r6296, 0;
	@%p4274 bra 	BB6_4160;
	bra.uni 	BB6_4156;

BB6_4160:
	setp.eq.f64	%p4277, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p4278, %fd2619, 0d3FF0000000000000;
	selp.b32	%r6305, 2146435072, 0, %p4278;
	xor.b32  	%r6306, %r6305, 2146435072;
	setp.lt.s32	%p4279, %r136, 0;
	selp.b32	%r6307, %r6306, %r6305, %p4279;
	selp.b32	%r6308, 1072693248, %r6307, %p4277;
	mov.u32 	%r6309, 0;
	mov.b64 	%fd9693, {%r6309, %r6308};
	bra.uni 	BB6_4161;

BB6_4152:
	mov.f64 	%fd9693, %fd9692;

BB6_4161:
	rcp.rn.f64 	%fd7200, %fd9693;
	selp.f64	%fd2763, 0d3FF0000000000000, %fd7200, %p4089;
	mov.f64 	%fd9697, 0d0000000000000000;
	@!%p73 bra 	BB6_4179;
	bra.uni 	BB6_4162;

BB6_4162:
	mov.f64 	%fd7201, 0d3FF0000000000000;
	sub.f64 	%fd7202, %fd7201, %fd7;
	add.f64 	%fd7203, %fd7202, %fd2630;
	mul.f64 	%fd2764, %fd2631, %fd7203;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd2764;
	}
	mov.f64 	%fd7204, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd7204;
	}
	bfe.u32 	%r6310, %r152, 20, 11;
	add.s32 	%r6311, %r6310, -1012;
	mov.u64 	%rd225, 4619567317775286272;
	shl.b64 	%rd61, %rd225, %r6311;
	setp.eq.s64	%p4281, %rd61, -9223372036854775808;
	abs.f64 	%fd2765, %fd2764;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2765;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7204;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9695, [retval0+0];
	
	//{
	}// Callseq End 84
	setp.lt.s32	%p4282, %r151, 0;
	and.pred  	%p85, %p4282, %p4281;
	@!%p85 bra 	BB6_4164;
	bra.uni 	BB6_4163;

BB6_4163:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6312}, %fd9695;
	}
	xor.b32  	%r6313, %r6312, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6314, %temp}, %fd9695;
	}
	mov.b64 	%fd9695, {%r6314, %r6313};

BB6_4164:
	setp.eq.f64	%p4283, %fd2764, 0d0000000000000000;
	@%p4283 bra 	BB6_4167;
	bra.uni 	BB6_4165;

BB6_4167:
	selp.b32	%r6315, %r151, 0, %p4281;
	or.b32  	%r6316, %r6315, 2146435072;
	setp.lt.s32	%p4287, %r152, 0;
	selp.b32	%r6317, %r6316, %r6315, %p4287;
	mov.u32 	%r6318, 0;
	mov.b64 	%fd9695, {%r6318, %r6317};
	bra.uni 	BB6_4168;

BB6_461:
	setp.gt.s32	%p713, %r62, -1;
	@%p713 bra 	BB6_464;

	cvt.rzi.f64.f64	%fd5107, %fd5105;
	setp.neu.f64	%p714, %fd5107, 0d4008000000000000;
	selp.f64	%fd8992, 0dFFF8000000000000, %fd8992, %p714;

BB6_464:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1031}, %fd33;
	}
	and.b32  	%r64, %r1031, 2146435072;
	setp.ne.s32	%p717, %r64, 2146435072;
	@%p717 bra 	BB6_465;

	setp.gtu.f64	%p718, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd8993, %fd33;
	@%p718 bra 	BB6_474;

	and.b32  	%r1032, %r63, 2147483647;
	setp.ne.s32	%p719, %r1032, 2146435072;
	@%p719 bra 	BB6_469;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1033, %temp}, %fd5105;
	}
	setp.eq.s32	%p720, %r1033, 0;
	@%p720 bra 	BB6_473;
	bra.uni 	BB6_469;

BB6_473:
	setp.eq.f64	%p723, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p724, %fd434, 0d3FF0000000000000;
	selp.b32	%r1042, 2146435072, 0, %p724;
	xor.b32  	%r1043, %r1042, 2146435072;
	setp.lt.s32	%p725, %r63, 0;
	selp.b32	%r1044, %r1043, %r1042, %p725;
	selp.b32	%r1045, 1072693248, %r1044, %p723;
	mov.u32 	%r1046, 0;
	mov.b64 	%fd8993, {%r1046, %r1045};
	bra.uni 	BB6_474;

BB6_6200:
	setp.gt.s32	%p6392, %r248, -1;
	@%p6392 bra 	BB6_6203;

	cvt.rzi.f64.f64	%fd8054, %fd8052;
	setp.neu.f64	%p6393, %fd8054, 0d4008000000000000;
	selp.f64	%fd10082, 0dFFF8000000000000, %fd10082, %p6393;

BB6_6203:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9389}, %fd33;
	}
	and.b32  	%r250, %r9389, 2146435072;
	setp.ne.s32	%p6396, %r250, 2146435072;
	@%p6396 bra 	BB6_6204;

	setp.gtu.f64	%p6397, %fd4172, 0d7FF0000000000000;
	mov.f64 	%fd10083, %fd33;
	@%p6397 bra 	BB6_6213;

	and.b32  	%r9390, %r249, 2147483647;
	setp.ne.s32	%p6398, %r9390, 2146435072;
	@%p6398 bra 	BB6_6208;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9391, %temp}, %fd8052;
	}
	setp.eq.s32	%p6399, %r9391, 0;
	@%p6399 bra 	BB6_6212;
	bra.uni 	BB6_6208;

BB6_6212:
	setp.eq.f64	%p6402, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6403, %fd4172, 0d3FF0000000000000;
	selp.b32	%r9400, 2146435072, 0, %p6403;
	xor.b32  	%r9401, %r9400, 2146435072;
	setp.lt.s32	%p6404, %r249, 0;
	selp.b32	%r9402, %r9401, %r9400, %p6404;
	selp.b32	%r9403, 1072693248, %r9402, %p6402;
	mov.u32 	%r9404, 0;
	mov.b64 	%fd10083, {%r9404, %r9403};
	bra.uni 	BB6_6213;

BB6_4165:
	setp.gt.s32	%p4284, %r151, -1;
	@%p4284 bra 	BB6_4168;

	cvt.rzi.f64.f64	%fd7206, %fd7204;
	setp.neu.f64	%p4285, %fd7206, 0d401C000000000000;
	selp.f64	%fd9695, 0dFFF8000000000000, %fd9695, %p4285;

BB6_4168:
	add.f64 	%fd9696, %fd2764, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6319}, %fd9696;
	}
	and.b32  	%r6320, %r6319, 2146435072;
	setp.ne.s32	%p4288, %r6320, 2146435072;
	@%p4288 bra 	BB6_4169;

	setp.gtu.f64	%p4289, %fd2765, 0d7FF0000000000000;
	@%p4289 bra 	BB6_4178;

	and.b32  	%r6321, %r152, 2147483647;
	setp.ne.s32	%p4290, %r6321, 2146435072;
	@%p4290 bra 	BB6_4173;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6322, %temp}, %fd7204;
	}
	setp.eq.s32	%p4291, %r6322, 0;
	@%p4291 bra 	BB6_4177;
	bra.uni 	BB6_4173;

BB6_4177:
	setp.gt.f64	%p4294, %fd2765, 0d3FF0000000000000;
	selp.b32	%r6331, 2146435072, 0, %p4294;
	xor.b32  	%r6332, %r6331, 2146435072;
	setp.lt.s32	%p4295, %r152, 0;
	selp.b32	%r6333, %r6332, %r6331, %p4295;
	setp.eq.f64	%p4296, %fd2764, 0dBFF0000000000000;
	selp.b32	%r6334, 1072693248, %r6333, %p4296;
	mov.u32 	%r6335, 0;
	mov.b64 	%fd9696, {%r6335, %r6334};
	bra.uni 	BB6_4178;

BB6_465:
	mov.f64 	%fd8993, %fd8992;

BB6_474:
	setp.eq.f64	%p726, %fd7, 0d3FF0000000000000;
	selp.f64	%fd444, 0d3FF0000000000000, %fd8993, %p726;
	mov.f64 	%fd5109, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd5109;
	}
	bfe.u32 	%r1047, %r65, 20, 11;
	add.s32 	%r1048, %r1047, -1012;
	mov.u64 	%rd195, 4611686018427387904;
	shl.b64 	%rd32, %rd195, %r1048;
	setp.eq.s64	%p727, %rd32, -9223372036854775808;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5109;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9028, [retval0+0];
	
	//{
	}// Callseq End 31
	and.pred  	%p30, %p711, %p727;
	mov.f64 	%fd8995, %fd9028;
	@!%p30 bra 	BB6_476;
	bra.uni 	BB6_475;

BB6_475:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1049}, %fd9028;
	}
	xor.b32  	%r1050, %r1049, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1051, %temp}, %fd9028;
	}
	mov.b64 	%fd8995, {%r1051, %r1050};

BB6_476:
	@%p712 bra 	BB6_479;
	bra.uni 	BB6_477;

BB6_479:
	selp.b32	%r1052, %r62, 0, %p727;
	or.b32  	%r1053, %r1052, 2146435072;
	setp.lt.s32	%p733, %r65, 0;
	selp.b32	%r1054, %r1053, %r1052, %p733;
	mov.u32 	%r1055, 0;
	mov.b64 	%fd8995, {%r1055, %r1054};
	bra.uni 	BB6_480;

BB6_6204:
	mov.f64 	%fd10083, %fd10082;

BB6_6213:
	setp.eq.f64	%p6405, %fd7, 0d3FF0000000000000;
	selp.f64	%fd4182, 0d3FF0000000000000, %fd10083, %p6405;
	// Callseq Start 190
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4172;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10118, [retval0+0];
	
	//{
	}// Callseq End 190
	and.pred  	%p195, %p6390, %p6162;
	mov.f64 	%fd10085, %fd10118;
	@!%p195 bra 	BB6_6215;
	bra.uni 	BB6_6214;

BB6_6214:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9405}, %fd10118;
	}
	xor.b32  	%r9406, %r9405, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9407, %temp}, %fd10118;
	}
	mov.b64 	%fd10085, {%r9407, %r9406};

BB6_6215:
	@%p6391 bra 	BB6_6218;
	bra.uni 	BB6_6216;

BB6_6218:
	selp.b32	%r9408, %r248, 0, %p6162;
	or.b32  	%r9409, %r9408, 2146435072;
	setp.lt.s32	%p6412, %r231, 0;
	selp.b32	%r9410, %r9409, %r9408, %p6412;
	mov.u32 	%r9411, 0;
	mov.b64 	%fd10085, {%r9411, %r9410};
	bra.uni 	BB6_6219;

BB6_4169:
	mov.f64 	%fd9696, %fd9695;

BB6_4178:
	mul.f64 	%fd7208, %fd9696, 0d40E9230000000000;
	setp.eq.f64	%p4297, %fd2764, 0d3FF0000000000000;
	selp.f64	%fd9697, 0d40E9230000000000, %fd7208, %p4297;

BB6_4179:
	mul.f64 	%fd2778, %fd2763, %fd9697;
	@!%p75 bra 	BB6_4181;
	bra.uni 	BB6_4180;

BB6_4180:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6336}, %fd9699;
	}
	xor.b32  	%r6337, %r6336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6338, %temp}, %fd9699;
	}
	mov.b64 	%fd9699, {%r6338, %r6337};

BB6_4181:
	@%p4111 bra 	BB6_4184;
	bra.uni 	BB6_4182;

BB6_4184:
	selp.b32	%r6339, %r143, 0, %p4036;
	or.b32  	%r6340, %r6339, 2146435072;
	setp.lt.s32	%p4302, %r136, 0;
	selp.b32	%r6341, %r6340, %r6339, %p4302;
	mov.u32 	%r6342, 0;
	mov.b64 	%fd9699, {%r6342, %r6341};
	bra.uni 	BB6_4185;

BB6_4182:
	setp.gt.s32	%p4299, %r143, -1;
	@%p4299 bra 	BB6_4185;

	cvt.rzi.f64.f64	%fd7210, %fd7084;
	setp.neu.f64	%p4300, %fd7210, 0d4000000000000000;
	selp.f64	%fd9699, 0dFFF8000000000000, %fd9699, %p4300;

BB6_4185:
	@%p4116 bra 	BB6_4186;

	setp.gtu.f64	%p4304, %fd2647, 0d7FF0000000000000;
	@%p4304 bra 	BB6_4195;

	and.b32  	%r6343, %r136, 2147483647;
	setp.ne.s32	%p4305, %r6343, 2146435072;
	@%p4305 bra 	BB6_4190;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6344, %temp}, %fd7084;
	}
	setp.eq.s32	%p4306, %r6344, 0;
	@%p4306 bra 	BB6_4194;
	bra.uni 	BB6_4190;

BB6_4194:
	setp.gt.f64	%p4309, %fd2647, 0d3FF0000000000000;
	selp.b32	%r6353, 2146435072, 0, %p4309;
	xor.b32  	%r6354, %r6353, 2146435072;
	setp.lt.s32	%p4310, %r136, 0;
	selp.b32	%r6355, %r6354, %r6353, %p4310;
	setp.eq.f64	%p4311, %fd2601, 0dBFF0000000000000;
	selp.b32	%r6356, 1072693248, %r6355, %p4311;
	mov.u32 	%r6357, 0;
	mov.b64 	%fd9700, {%r6357, %r6356};
	bra.uni 	BB6_4195;

BB6_4186:
	mov.f64 	%fd9700, %fd9699;

BB6_4195:
	rcp.rn.f64 	%fd7213, %fd9700;
	selp.f64	%fd2787, 0d3FF0000000000000, %fd7213, %p4265;
	mov.f64 	%fd9725, 0d0000000000000000;
	@!%p76 bra 	BB6_4325;
	bra.uni 	BB6_4196;

BB6_4196:
	sub.f64 	%fd2788, %fd7, %fd2659;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd2788;
	}
	mov.f64 	%fd7214, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd7214;
	}
	bfe.u32 	%r6358, %r154, 20, 11;
	add.s32 	%r6359, %r6358, -1012;
	mov.u64 	%rd226, 4620693217682128896;
	shl.b64 	%rd62, %rd226, %r6359;
	setp.eq.s64	%p4313, %rd62, -9223372036854775808;
	abs.f64 	%fd2789, %fd2788;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2789;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7214;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9702, [retval0+0];
	
	//{
	}// Callseq End 85
	setp.lt.s32	%p4314, %r153, 0;
	and.pred  	%p86, %p4314, %p4313;
	@!%p86 bra 	BB6_4198;
	bra.uni 	BB6_4197;

BB6_4197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6360}, %fd9702;
	}
	xor.b32  	%r6361, %r6360, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6362, %temp}, %fd9702;
	}
	mov.b64 	%fd9702, {%r6362, %r6361};

BB6_4198:
	setp.eq.f64	%p4315, %fd2788, 0d0000000000000000;
	@%p4315 bra 	BB6_4201;
	bra.uni 	BB6_4199;

BB6_4201:
	selp.b32	%r6363, %r153, 0, %p4313;
	or.b32  	%r6364, %r6363, 2146435072;
	setp.lt.s32	%p4319, %r154, 0;
	selp.b32	%r6365, %r6364, %r6363, %p4319;
	mov.u32 	%r6366, 0;
	mov.b64 	%fd9702, {%r6366, %r6365};
	bra.uni 	BB6_4202;

BB6_477:
	setp.gt.s32	%p730, %r62, -1;
	@%p730 bra 	BB6_480;

	cvt.rzi.f64.f64	%fd5111, %fd5109;
	setp.neu.f64	%p731, %fd5111, 0d4000000000000000;
	selp.f64	%fd8995, 0dFFF8000000000000, %fd8995, %p731;

BB6_480:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1056}, %fd18;
	}
	and.b32  	%r66, %r1056, 2146435072;
	setp.ne.s32	%p734, %r66, 2146435072;
	@%p734 bra 	BB6_481;

	setp.gtu.f64	%p735, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd8996, %fd18;
	@%p735 bra 	BB6_490;

	and.b32  	%r1057, %r65, 2147483647;
	setp.ne.s32	%p736, %r1057, 2146435072;
	@%p736 bra 	BB6_485;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1058, %temp}, %fd5109;
	}
	setp.eq.s32	%p737, %r1058, 0;
	@%p737 bra 	BB6_489;
	bra.uni 	BB6_485;

BB6_489:
	setp.eq.f64	%p740, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p741, %fd434, 0d3FF0000000000000;
	selp.b32	%r1067, 2146435072, 0, %p741;
	xor.b32  	%r1068, %r1067, 2146435072;
	setp.lt.s32	%p742, %r65, 0;
	selp.b32	%r1069, %r1068, %r1067, %p742;
	selp.b32	%r1070, 1072693248, %r1069, %p740;
	mov.u32 	%r1071, 0;
	mov.b64 	%fd8996, {%r1071, %r1070};
	bra.uni 	BB6_490;

BB6_6216:
	setp.gt.s32	%p6409, %r248, -1;
	@%p6409 bra 	BB6_6219;

	cvt.rzi.f64.f64	%fd8058, %fd7973;
	setp.neu.f64	%p6410, %fd8058, 0d4000000000000000;
	selp.f64	%fd10085, 0dFFF8000000000000, %fd10085, %p6410;

BB6_6219:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9412}, %fd18;
	}
	and.b32  	%r251, %r9412, 2146435072;
	setp.ne.s32	%p6413, %r251, 2146435072;
	@%p6413 bra 	BB6_6220;

	setp.gtu.f64	%p6414, %fd4172, 0d7FF0000000000000;
	mov.f64 	%fd10086, %fd18;
	@%p6414 bra 	BB6_6229;

	and.b32  	%r9413, %r231, 2147483647;
	setp.ne.s32	%p6415, %r9413, 2146435072;
	@%p6415 bra 	BB6_6224;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9414, %temp}, %fd7973;
	}
	setp.eq.s32	%p6416, %r9414, 0;
	@%p6416 bra 	BB6_6228;
	bra.uni 	BB6_6224;

BB6_6228:
	setp.eq.f64	%p6419, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6420, %fd4172, 0d3FF0000000000000;
	selp.b32	%r9423, 2146435072, 0, %p6420;
	xor.b32  	%r9424, %r9423, 2146435072;
	setp.lt.s32	%p6421, %r231, 0;
	selp.b32	%r9425, %r9424, %r9423, %p6421;
	selp.b32	%r9426, 1072693248, %r9425, %p6419;
	mov.u32 	%r9427, 0;
	mov.b64 	%fd10086, {%r9427, %r9426};
	bra.uni 	BB6_6229;

BB6_4199:
	setp.gt.s32	%p4316, %r153, -1;
	@%p4316 bra 	BB6_4202;

	cvt.rzi.f64.f64	%fd7216, %fd7214;
	setp.neu.f64	%p4317, %fd7216, 0d4020000000000000;
	selp.f64	%fd9702, 0dFFF8000000000000, %fd9702, %p4317;

BB6_4202:
	add.f64 	%fd9703, %fd2788, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6367}, %fd9703;
	}
	and.b32  	%r6368, %r6367, 2146435072;
	setp.ne.s32	%p4320, %r6368, 2146435072;
	@%p4320 bra 	BB6_4203;

	setp.gtu.f64	%p4321, %fd2789, 0d7FF0000000000000;
	@%p4321 bra 	BB6_4212;

	and.b32  	%r6369, %r154, 2147483647;
	setp.ne.s32	%p4322, %r6369, 2146435072;
	@%p4322 bra 	BB6_4207;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6370, %temp}, %fd7214;
	}
	setp.eq.s32	%p4323, %r6370, 0;
	@%p4323 bra 	BB6_4211;
	bra.uni 	BB6_4207;

BB6_4211:
	setp.gt.f64	%p4326, %fd2789, 0d3FF0000000000000;
	selp.b32	%r6379, 2146435072, 0, %p4326;
	xor.b32  	%r6380, %r6379, 2146435072;
	setp.lt.s32	%p4327, %r154, 0;
	selp.b32	%r6381, %r6380, %r6379, %p4327;
	setp.eq.f64	%p4328, %fd2788, 0dBFF0000000000000;
	selp.b32	%r6382, 1072693248, %r6381, %p4328;
	mov.u32 	%r6383, 0;
	mov.b64 	%fd9703, {%r6383, %r6382};
	bra.uni 	BB6_4212;

BB6_481:
	mov.f64 	%fd8996, %fd8995;

BB6_490:
	selp.f64	%fd454, 0d3FF0000000000000, %fd8996, %p726;
	fma.rn.f64 	%fd5113, %fd454, 0d40A338C000000000, %fd17;
	fma.rn.f64 	%fd455, %fd444, 0dC09DE68000000000, %fd5113;
	mov.f64 	%fd5114, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd5114;
	}
	bfe.u32 	%r1072, %r67, 20, 11;
	add.s32 	%r1073, %r1072, -1012;
	mov.u64 	%rd196, 4616189618054758400;
	shl.b64 	%rd33, %rd196, %r1073;
	setp.eq.s64	%p744, %rd33, -9223372036854775808;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5114;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9031, [retval0+0];
	
	//{
	}// Callseq End 32
	and.pred  	%p31, %p711, %p744;
	mov.f64 	%fd8998, %fd9031;
	@!%p31 bra 	BB6_492;
	bra.uni 	BB6_491;

BB6_491:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1074}, %fd9031;
	}
	xor.b32  	%r1075, %r1074, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1076, %temp}, %fd9031;
	}
	mov.b64 	%fd8998, {%r1076, %r1075};

BB6_492:
	@%p712 bra 	BB6_495;
	bra.uni 	BB6_493;

BB6_495:
	selp.b32	%r1077, %r62, 0, %p744;
	or.b32  	%r1078, %r1077, 2146435072;
	setp.lt.s32	%p750, %r67, 0;
	selp.b32	%r1079, %r1078, %r1077, %p750;
	mov.u32 	%r1080, 0;
	mov.b64 	%fd8998, {%r1080, %r1079};
	bra.uni 	BB6_496;

BB6_6220:
	mov.f64 	%fd10086, %fd10085;

BB6_6229:
	selp.f64	%fd4192, 0d3FF0000000000000, %fd10086, %p6405;
	fma.rn.f64 	%fd8060, %fd4192, 0d40A338C000000000, %fd17;
	fma.rn.f64 	%fd4193, %fd4182, 0dC09DE68000000000, %fd8060;
	mov.f64 	%fd8061, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r252}, %fd8061;
	}
	bfe.u32 	%r9428, %r252, 20, 11;
	add.s32 	%r9429, %r9428, -1012;
	mov.u64 	%rd281, 4616189618054758400;
	shl.b64 	%rd117, %rd281, %r9429;
	setp.eq.s64	%p6423, %rd117, -9223372036854775808;
	// Callseq Start 191
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4172;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8061;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10121, [retval0+0];
	
	//{
	}// Callseq End 191
	and.pred  	%p196, %p6390, %p6423;
	mov.f64 	%fd10088, %fd10121;
	@!%p196 bra 	BB6_6231;
	bra.uni 	BB6_6230;

BB6_6230:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9430}, %fd10121;
	}
	xor.b32  	%r9431, %r9430, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9432, %temp}, %fd10121;
	}
	mov.b64 	%fd10088, {%r9432, %r9431};

BB6_6231:
	@%p6391 bra 	BB6_6234;
	bra.uni 	BB6_6232;

BB6_6234:
	selp.b32	%r9433, %r248, 0, %p6423;
	or.b32  	%r9434, %r9433, 2146435072;
	setp.lt.s32	%p6429, %r252, 0;
	selp.b32	%r9435, %r9434, %r9433, %p6429;
	mov.u32 	%r9436, 0;
	mov.b64 	%fd10088, {%r9436, %r9435};
	bra.uni 	BB6_6235;

BB6_4203:
	mov.f64 	%fd9703, %fd9702;

BB6_4212:
	setp.eq.f64	%p4329, %fd2788, 0d3FF0000000000000;
	selp.f64	%fd2800, 0d3FF0000000000000, %fd9703, %p4329;
	mov.f64 	%fd7218, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd7218;
	}
	bfe.u32 	%r6384, %r155, 20, 11;
	add.s32 	%r6385, %r6384, -1012;
	mov.u64 	%rd227, 4619567317775286272;
	shl.b64 	%rd63, %rd227, %r6385;
	setp.eq.s64	%p4330, %rd63, -9223372036854775808;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2789;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9705, [retval0+0];
	
	//{
	}// Callseq End 86
	and.pred  	%p87, %p4314, %p4330;
	@!%p87 bra 	BB6_4214;
	bra.uni 	BB6_4213;

BB6_4213:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6386}, %fd9705;
	}
	xor.b32  	%r6387, %r6386, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6388, %temp}, %fd9705;
	}
	mov.b64 	%fd9705, {%r6388, %r6387};

BB6_4214:
	@%p4315 bra 	BB6_4217;
	bra.uni 	BB6_4215;

BB6_4217:
	selp.b32	%r6389, %r153, 0, %p4330;
	or.b32  	%r6390, %r6389, 2146435072;
	setp.lt.s32	%p4336, %r155, 0;
	selp.b32	%r6391, %r6390, %r6389, %p4336;
	mov.u32 	%r6392, 0;
	mov.b64 	%fd9705, {%r6392, %r6391};
	bra.uni 	BB6_4218;

BB6_493:
	setp.gt.s32	%p747, %r62, -1;
	@%p747 bra 	BB6_496;

	cvt.rzi.f64.f64	%fd5116, %fd5114;
	setp.neu.f64	%p748, %fd5116, 0d4010000000000000;
	selp.f64	%fd8998, 0dFFF8000000000000, %fd8998, %p748;

BB6_496:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1081}, %fd19;
	}
	and.b32  	%r68, %r1081, 2146435072;
	setp.ne.s32	%p751, %r68, 2146435072;
	@%p751 bra 	BB6_497;

	setp.gtu.f64	%p752, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd8999, %fd19;
	@%p752 bra 	BB6_506;

	and.b32  	%r1082, %r67, 2147483647;
	setp.ne.s32	%p753, %r1082, 2146435072;
	@%p753 bra 	BB6_501;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1083, %temp}, %fd5114;
	}
	setp.eq.s32	%p754, %r1083, 0;
	@%p754 bra 	BB6_505;
	bra.uni 	BB6_501;

BB6_505:
	setp.eq.f64	%p757, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p758, %fd434, 0d3FF0000000000000;
	selp.b32	%r1092, 2146435072, 0, %p758;
	xor.b32  	%r1093, %r1092, 2146435072;
	setp.lt.s32	%p759, %r67, 0;
	selp.b32	%r1094, %r1093, %r1092, %p759;
	selp.b32	%r1095, 1072693248, %r1094, %p757;
	mov.u32 	%r1096, 0;
	mov.b64 	%fd8999, {%r1096, %r1095};
	bra.uni 	BB6_506;

BB6_6232:
	setp.gt.s32	%p6426, %r248, -1;
	@%p6426 bra 	BB6_6235;

	cvt.rzi.f64.f64	%fd8063, %fd8061;
	setp.neu.f64	%p6427, %fd8063, 0d4010000000000000;
	selp.f64	%fd10088, 0dFFF8000000000000, %fd10088, %p6427;

BB6_6235:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9437}, %fd19;
	}
	and.b32  	%r253, %r9437, 2146435072;
	setp.ne.s32	%p6430, %r253, 2146435072;
	@%p6430 bra 	BB6_6236;

	setp.gtu.f64	%p6431, %fd4172, 0d7FF0000000000000;
	mov.f64 	%fd10089, %fd19;
	@%p6431 bra 	BB6_6245;

	and.b32  	%r9438, %r252, 2147483647;
	setp.ne.s32	%p6432, %r9438, 2146435072;
	@%p6432 bra 	BB6_6240;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9439, %temp}, %fd8061;
	}
	setp.eq.s32	%p6433, %r9439, 0;
	@%p6433 bra 	BB6_6244;
	bra.uni 	BB6_6240;

BB6_6244:
	setp.eq.f64	%p6436, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6437, %fd4172, 0d3FF0000000000000;
	selp.b32	%r9448, 2146435072, 0, %p6437;
	xor.b32  	%r9449, %r9448, 2146435072;
	setp.lt.s32	%p6438, %r252, 0;
	selp.b32	%r9450, %r9449, %r9448, %p6438;
	selp.b32	%r9451, 1072693248, %r9450, %p6436;
	mov.u32 	%r9452, 0;
	mov.b64 	%fd10089, {%r9452, %r9451};
	bra.uni 	BB6_6245;

BB6_4215:
	setp.gt.s32	%p4333, %r153, -1;
	@%p4333 bra 	BB6_4218;

	cvt.rzi.f64.f64	%fd7220, %fd7218;
	setp.neu.f64	%p4334, %fd7220, 0d401C000000000000;
	selp.f64	%fd9705, 0dFFF8000000000000, %fd9705, %p4334;

BB6_4218:
	add.f64 	%fd9706, %fd2788, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6393}, %fd9706;
	}
	and.b32  	%r6394, %r6393, 2146435072;
	setp.ne.s32	%p4337, %r6394, 2146435072;
	@%p4337 bra 	BB6_4219;

	setp.gtu.f64	%p4338, %fd2789, 0d7FF0000000000000;
	@%p4338 bra 	BB6_4228;

	and.b32  	%r6395, %r155, 2147483647;
	setp.ne.s32	%p4339, %r6395, 2146435072;
	@%p4339 bra 	BB6_4223;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6396, %temp}, %fd7218;
	}
	setp.eq.s32	%p4340, %r6396, 0;
	@%p4340 bra 	BB6_4227;
	bra.uni 	BB6_4223;

BB6_4227:
	setp.gt.f64	%p4343, %fd2789, 0d3FF0000000000000;
	selp.b32	%r6405, 2146435072, 0, %p4343;
	xor.b32  	%r6406, %r6405, 2146435072;
	setp.lt.s32	%p4344, %r155, 0;
	selp.b32	%r6407, %r6406, %r6405, %p4344;
	setp.eq.f64	%p4345, %fd2788, 0dBFF0000000000000;
	selp.b32	%r6408, 1072693248, %r6407, %p4345;
	mov.u32 	%r6409, 0;
	mov.b64 	%fd9706, {%r6409, %r6408};
	bra.uni 	BB6_4228;

BB6_497:
	mov.f64 	%fd8999, %fd8998;

BB6_506:
	selp.f64	%fd465, 0d3FF0000000000000, %fd8999, %p726;
	fma.rn.f64 	%fd466, %fd465, 0d4081160000000000, %fd455;
	abs.f64 	%fd467, %fd433;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5109;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9001, [retval0+0];
	
	//{
	}// Callseq End 33
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd433;
	}
	setp.lt.s32	%p761, %r69, 0;
	and.pred  	%p32, %p761, %p727;
	@!%p32 bra 	BB6_508;
	bra.uni 	BB6_507;

BB6_507:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1097}, %fd9001;
	}
	xor.b32  	%r1098, %r1097, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1099, %temp}, %fd9001;
	}
	mov.b64 	%fd9001, {%r1099, %r1098};

BB6_508:
	setp.eq.f64	%p763, %fd433, 0d0000000000000000;
	@%p763 bra 	BB6_511;
	bra.uni 	BB6_509;

BB6_511:
	selp.b32	%r1100, %r69, 0, %p727;
	or.b32  	%r1101, %r1100, 2146435072;
	setp.lt.s32	%p767, %r65, 0;
	selp.b32	%r1102, %r1101, %r1100, %p767;
	mov.u32 	%r1103, 0;
	mov.b64 	%fd9001, {%r1103, %r1102};
	bra.uni 	BB6_512;

BB6_6236:
	mov.f64 	%fd10089, %fd10088;

BB6_6245:
	selp.f64	%fd4203, 0d3FF0000000000000, %fd10089, %p6405;
	fma.rn.f64 	%fd4204, %fd4203, 0d4081160000000000, %fd4193;
	abs.f64 	%fd4205, %fd4171;
	// Callseq Start 192
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10091, [retval0+0];
	
	//{
	}// Callseq End 192
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r254}, %fd4171;
	}
	setp.lt.s32	%p6440, %r254, 0;
	and.pred  	%p197, %p6440, %p6162;
	@!%p197 bra 	BB6_6247;
	bra.uni 	BB6_6246;

BB6_6246:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9453}, %fd10091;
	}
	xor.b32  	%r9454, %r9453, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9455, %temp}, %fd10091;
	}
	mov.b64 	%fd10091, {%r9455, %r9454};

BB6_6247:
	setp.eq.f64	%p6442, %fd4171, 0d0000000000000000;
	@%p6442 bra 	BB6_6250;
	bra.uni 	BB6_6248;

BB6_6250:
	selp.b32	%r9456, %r254, 0, %p6162;
	or.b32  	%r9457, %r9456, 2146435072;
	setp.lt.s32	%p6446, %r231, 0;
	selp.b32	%r9458, %r9457, %r9456, %p6446;
	mov.u32 	%r9459, 0;
	mov.b64 	%fd10091, {%r9459, %r9458};
	bra.uni 	BB6_6251;

BB6_4219:
	mov.f64 	%fd9706, %fd9705;

BB6_4228:
	selp.f64	%fd7222, 0d3FF0000000000000, %fd9706, %p4329;
	mul.f64 	%fd7223, %fd32, %fd7222;
	fma.rn.f64 	%fd2811, %fd2800, 0dC0A9230000000000, %fd7223;
	mov.f64 	%fd7224, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd7224;
	}
	bfe.u32 	%r6410, %r156, 20, 11;
	add.s32 	%r6411, %r6410, -1012;
	mov.u64 	%rd228, 4618441417868443648;
	shl.b64 	%rd64, %rd228, %r6411;
	setp.eq.s64	%p4347, %rd64, -9223372036854775808;
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2789;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7224;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9708, [retval0+0];
	
	//{
	}// Callseq End 87
	and.pred  	%p88, %p4314, %p4347;
	@!%p88 bra 	BB6_4230;
	bra.uni 	BB6_4229;

BB6_4229:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6412}, %fd9708;
	}
	xor.b32  	%r6413, %r6412, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6414, %temp}, %fd9708;
	}
	mov.b64 	%fd9708, {%r6414, %r6413};

BB6_4230:
	@%p4315 bra 	BB6_4233;
	bra.uni 	BB6_4231;

BB6_4233:
	selp.b32	%r6415, %r153, 0, %p4347;
	or.b32  	%r6416, %r6415, 2146435072;
	setp.lt.s32	%p4353, %r156, 0;
	selp.b32	%r6417, %r6416, %r6415, %p4353;
	mov.u32 	%r6418, 0;
	mov.b64 	%fd9708, {%r6418, %r6417};
	bra.uni 	BB6_4234;

BB6_509:
	setp.gt.s32	%p764, %r69, -1;
	@%p764 bra 	BB6_512;

	cvt.rzi.f64.f64	%fd5120, %fd5109;
	setp.neu.f64	%p765, %fd5120, 0d4000000000000000;
	selp.f64	%fd9001, 0dFFF8000000000000, %fd9001, %p765;

BB6_512:
	add.f64 	%fd9002, %fd433, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1104}, %fd9002;
	}
	and.b32  	%r1105, %r1104, 2146435072;
	setp.ne.s32	%p768, %r1105, 2146435072;
	@%p768 bra 	BB6_513;

	setp.gtu.f64	%p769, %fd467, 0d7FF0000000000000;
	@%p769 bra 	BB6_522;

	and.b32  	%r1106, %r65, 2147483647;
	setp.ne.s32	%p770, %r1106, 2146435072;
	@%p770 bra 	BB6_517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1107, %temp}, %fd5109;
	}
	setp.eq.s32	%p771, %r1107, 0;
	@%p771 bra 	BB6_521;
	bra.uni 	BB6_517;

BB6_521:
	setp.gt.f64	%p774, %fd467, 0d3FF0000000000000;
	selp.b32	%r1116, 2146435072, 0, %p774;
	xor.b32  	%r1117, %r1116, 2146435072;
	setp.lt.s32	%p775, %r65, 0;
	selp.b32	%r1118, %r1117, %r1116, %p775;
	setp.eq.f64	%p776, %fd433, 0dBFF0000000000000;
	selp.b32	%r1119, 1072693248, %r1118, %p776;
	mov.u32 	%r1120, 0;
	mov.b64 	%fd9002, {%r1120, %r1119};
	bra.uni 	BB6_522;

BB6_6248:
	setp.gt.s32	%p6443, %r254, -1;
	@%p6443 bra 	BB6_6251;

	cvt.rzi.f64.f64	%fd8067, %fd7973;
	setp.neu.f64	%p6444, %fd8067, 0d4000000000000000;
	selp.f64	%fd10091, 0dFFF8000000000000, %fd10091, %p6444;

BB6_6251:
	add.f64 	%fd10092, %fd4171, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9460}, %fd10092;
	}
	and.b32  	%r9461, %r9460, 2146435072;
	setp.ne.s32	%p6447, %r9461, 2146435072;
	@%p6447 bra 	BB6_6252;

	setp.gtu.f64	%p6448, %fd4205, 0d7FF0000000000000;
	@%p6448 bra 	BB6_6261;

	and.b32  	%r9462, %r231, 2147483647;
	setp.ne.s32	%p6449, %r9462, 2146435072;
	@%p6449 bra 	BB6_6256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9463, %temp}, %fd7973;
	}
	setp.eq.s32	%p6450, %r9463, 0;
	@%p6450 bra 	BB6_6260;
	bra.uni 	BB6_6256;

BB6_6260:
	setp.gt.f64	%p6453, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9472, 2146435072, 0, %p6453;
	xor.b32  	%r9473, %r9472, 2146435072;
	setp.lt.s32	%p6454, %r231, 0;
	selp.b32	%r9474, %r9473, %r9472, %p6454;
	setp.eq.f64	%p6455, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9475, 1072693248, %r9474, %p6455;
	mov.u32 	%r9476, 0;
	mov.b64 	%fd10092, {%r9476, %r9475};
	bra.uni 	BB6_6261;

BB6_4231:
	setp.gt.s32	%p4350, %r153, -1;
	@%p4350 bra 	BB6_4234;

	cvt.rzi.f64.f64	%fd7226, %fd7224;
	setp.neu.f64	%p4351, %fd7226, 0d4018000000000000;
	selp.f64	%fd9708, 0dFFF8000000000000, %fd9708, %p4351;

BB6_4234:
	add.f64 	%fd9709, %fd2788, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6419}, %fd9709;
	}
	and.b32  	%r6420, %r6419, 2146435072;
	setp.ne.s32	%p4354, %r6420, 2146435072;
	@%p4354 bra 	BB6_4235;

	setp.gtu.f64	%p4355, %fd2789, 0d7FF0000000000000;
	@%p4355 bra 	BB6_4244;

	and.b32  	%r6421, %r156, 2147483647;
	setp.ne.s32	%p4356, %r6421, 2146435072;
	@%p4356 bra 	BB6_4239;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6422, %temp}, %fd7224;
	}
	setp.eq.s32	%p4357, %r6422, 0;
	@%p4357 bra 	BB6_4243;
	bra.uni 	BB6_4239;

BB6_4243:
	setp.gt.f64	%p4360, %fd2789, 0d3FF0000000000000;
	selp.b32	%r6431, 2146435072, 0, %p4360;
	xor.b32  	%r6432, %r6431, 2146435072;
	setp.lt.s32	%p4361, %r156, 0;
	selp.b32	%r6433, %r6432, %r6431, %p4361;
	setp.eq.f64	%p4362, %fd2788, 0dBFF0000000000000;
	selp.b32	%r6434, 1072693248, %r6433, %p4362;
	mov.u32 	%r6435, 0;
	mov.b64 	%fd9709, {%r6435, %r6434};
	bra.uni 	BB6_4244;

BB6_513:
	mov.f64 	%fd9002, %fd9001;

BB6_522:
	setp.eq.f64	%p777, %fd433, 0d3FF0000000000000;
	selp.f64	%fd5122, 0d3FF0000000000000, %fd9002, %p777;
	mul.f64 	%fd5123, %fd444, %fd466;
	mul.f64 	%fd478, %fd5123, %fd5122;
	add.f64 	%fd5124, %fd20, 0d4089A10000000000;
	fma.rn.f64 	%fd5125, %fd454, 0d40C806F000000000, %fd5124;
	fma.rn.f64 	%fd5126, %fd444, 0dC0C66CE000000000, %fd5125;
	fma.rn.f64 	%fd479, %fd465, 0d40ADE68000000000, %fd5126;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5105;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9004, [retval0+0];
	
	//{
	}// Callseq End 34
	and.pred  	%p33, %p761, %p710;
	@!%p33 bra 	BB6_524;
	bra.uni 	BB6_523;

BB6_523:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1121}, %fd9004;
	}
	xor.b32  	%r1122, %r1121, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1123, %temp}, %fd9004;
	}
	mov.b64 	%fd9004, {%r1123, %r1122};

BB6_524:
	@%p763 bra 	BB6_527;
	bra.uni 	BB6_525;

BB6_527:
	selp.b32	%r1124, %r69, 0, %p710;
	or.b32  	%r1125, %r1124, 2146435072;
	setp.lt.s32	%p784, %r63, 0;
	selp.b32	%r1126, %r1125, %r1124, %p784;
	mov.u32 	%r1127, 0;
	mov.b64 	%fd9004, {%r1127, %r1126};
	bra.uni 	BB6_528;

BB6_6252:
	mov.f64 	%fd10092, %fd10091;

BB6_6261:
	setp.eq.f64	%p6456, %fd4171, 0d3FF0000000000000;
	selp.f64	%fd8069, 0d3FF0000000000000, %fd10092, %p6456;
	mul.f64 	%fd8070, %fd4182, %fd4204;
	mul.f64 	%fd4216, %fd8070, %fd8069;
	add.f64 	%fd8071, %fd20, 0d4089A10000000000;
	fma.rn.f64 	%fd8072, %fd4192, 0d40C806F000000000, %fd8071;
	fma.rn.f64 	%fd8073, %fd4182, 0dC0C66CE000000000, %fd8072;
	fma.rn.f64 	%fd4217, %fd4203, 0d40ADE68000000000, %fd8073;
	// Callseq Start 193
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8052;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10094, [retval0+0];
	
	//{
	}// Callseq End 193
	and.pred  	%p198, %p6440, %p6389;
	@!%p198 bra 	BB6_6263;
	bra.uni 	BB6_6262;

BB6_6262:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9477}, %fd10094;
	}
	xor.b32  	%r9478, %r9477, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9479, %temp}, %fd10094;
	}
	mov.b64 	%fd10094, {%r9479, %r9478};

BB6_6263:
	@%p6442 bra 	BB6_6266;
	bra.uni 	BB6_6264;

BB6_6266:
	selp.b32	%r9480, %r254, 0, %p6389;
	or.b32  	%r9481, %r9480, 2146435072;
	setp.lt.s32	%p6463, %r249, 0;
	selp.b32	%r9482, %r9481, %r9480, %p6463;
	mov.u32 	%r9483, 0;
	mov.b64 	%fd10094, {%r9483, %r9482};
	bra.uni 	BB6_6267;

BB6_4235:
	mov.f64 	%fd9709, %fd9708;

BB6_4244:
	selp.f64	%fd7228, 0d3FF0000000000000, %fd9709, %p4329;
	mul.f64 	%fd7229, %fd34, %fd7228;
	sub.f64 	%fd2822, %fd2811, %fd7229;
	mov.f64 	%fd7230, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd7230;
	}
	bfe.u32 	%r6436, %r157, 20, 11;
	add.s32 	%r6437, %r6436, -1012;
	mov.u64 	%rd229, 4617315517961601024;
	shl.b64 	%rd65, %rd229, %r6437;
	setp.eq.s64	%p4364, %rd65, -9223372036854775808;
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2789;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7230;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9711, [retval0+0];
	
	//{
	}// Callseq End 88
	and.pred  	%p89, %p4314, %p4364;
	@!%p89 bra 	BB6_4246;
	bra.uni 	BB6_4245;

BB6_4245:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6438}, %fd9711;
	}
	xor.b32  	%r6439, %r6438, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6440, %temp}, %fd9711;
	}
	mov.b64 	%fd9711, {%r6440, %r6439};

BB6_4246:
	@%p4315 bra 	BB6_4249;
	bra.uni 	BB6_4247;

BB6_4249:
	selp.b32	%r6441, %r153, 0, %p4364;
	or.b32  	%r6442, %r6441, 2146435072;
	setp.lt.s32	%p4370, %r157, 0;
	selp.b32	%r6443, %r6442, %r6441, %p4370;
	mov.u32 	%r6444, 0;
	mov.b64 	%fd9711, {%r6444, %r6443};
	bra.uni 	BB6_4250;

BB6_525:
	setp.gt.s32	%p781, %r69, -1;
	@%p781 bra 	BB6_528;

	cvt.rzi.f64.f64	%fd5129, %fd5105;
	setp.neu.f64	%p782, %fd5129, 0d4008000000000000;
	selp.f64	%fd9004, 0dFFF8000000000000, %fd9004, %p782;

BB6_528:
	add.f64 	%fd9005, %fd433, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1128}, %fd9005;
	}
	and.b32  	%r1129, %r1128, 2146435072;
	setp.ne.s32	%p785, %r1129, 2146435072;
	@%p785 bra 	BB6_529;

	setp.gtu.f64	%p786, %fd467, 0d7FF0000000000000;
	@%p786 bra 	BB6_538;

	and.b32  	%r1130, %r63, 2147483647;
	setp.ne.s32	%p787, %r1130, 2146435072;
	@%p787 bra 	BB6_533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1131, %temp}, %fd5105;
	}
	setp.eq.s32	%p788, %r1131, 0;
	@%p788 bra 	BB6_537;
	bra.uni 	BB6_533;

BB6_537:
	setp.gt.f64	%p791, %fd467, 0d3FF0000000000000;
	selp.b32	%r1140, 2146435072, 0, %p791;
	xor.b32  	%r1141, %r1140, 2146435072;
	setp.lt.s32	%p792, %r63, 0;
	selp.b32	%r1142, %r1141, %r1140, %p792;
	setp.eq.f64	%p793, %fd433, 0dBFF0000000000000;
	selp.b32	%r1143, 1072693248, %r1142, %p793;
	mov.u32 	%r1144, 0;
	mov.b64 	%fd9005, {%r1144, %r1143};
	bra.uni 	BB6_538;

BB6_6264:
	setp.gt.s32	%p6460, %r254, -1;
	@%p6460 bra 	BB6_6267;

	cvt.rzi.f64.f64	%fd8076, %fd8052;
	setp.neu.f64	%p6461, %fd8076, 0d4008000000000000;
	selp.f64	%fd10094, 0dFFF8000000000000, %fd10094, %p6461;

BB6_6267:
	add.f64 	%fd10095, %fd4171, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9484}, %fd10095;
	}
	and.b32  	%r9485, %r9484, 2146435072;
	setp.ne.s32	%p6464, %r9485, 2146435072;
	@%p6464 bra 	BB6_6268;

	setp.gtu.f64	%p6465, %fd4205, 0d7FF0000000000000;
	@%p6465 bra 	BB6_6277;

	and.b32  	%r9486, %r249, 2147483647;
	setp.ne.s32	%p6466, %r9486, 2146435072;
	@%p6466 bra 	BB6_6272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9487, %temp}, %fd8052;
	}
	setp.eq.s32	%p6467, %r9487, 0;
	@%p6467 bra 	BB6_6276;
	bra.uni 	BB6_6272;

BB6_6276:
	setp.gt.f64	%p6470, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9496, 2146435072, 0, %p6470;
	xor.b32  	%r9497, %r9496, 2146435072;
	setp.lt.s32	%p6471, %r249, 0;
	selp.b32	%r9498, %r9497, %r9496, %p6471;
	setp.eq.f64	%p6472, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9499, 1072693248, %r9498, %p6472;
	mov.u32 	%r9500, 0;
	mov.b64 	%fd10095, {%r9500, %r9499};
	bra.uni 	BB6_6277;

BB6_4247:
	setp.gt.s32	%p4367, %r153, -1;
	@%p4367 bra 	BB6_4250;

	cvt.rzi.f64.f64	%fd7232, %fd7230;
	setp.neu.f64	%p4368, %fd7232, 0d4014000000000000;
	selp.f64	%fd9711, 0dFFF8000000000000, %fd9711, %p4368;

BB6_4250:
	add.f64 	%fd9712, %fd2788, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6445}, %fd9712;
	}
	and.b32  	%r6446, %r6445, 2146435072;
	setp.ne.s32	%p4371, %r6446, 2146435072;
	@%p4371 bra 	BB6_4251;

	setp.gtu.f64	%p4372, %fd2789, 0d7FF0000000000000;
	@%p4372 bra 	BB6_4260;

	and.b32  	%r6447, %r157, 2147483647;
	setp.ne.s32	%p4373, %r6447, 2146435072;
	@%p4373 bra 	BB6_4255;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6448, %temp}, %fd7230;
	}
	setp.eq.s32	%p4374, %r6448, 0;
	@%p4374 bra 	BB6_4259;
	bra.uni 	BB6_4255;

BB6_4259:
	setp.gt.f64	%p4377, %fd2789, 0d3FF0000000000000;
	selp.b32	%r6457, 2146435072, 0, %p4377;
	xor.b32  	%r6458, %r6457, 2146435072;
	setp.lt.s32	%p4378, %r157, 0;
	selp.b32	%r6459, %r6458, %r6457, %p4378;
	setp.eq.f64	%p4379, %fd2788, 0dBFF0000000000000;
	selp.b32	%r6460, 1072693248, %r6459, %p4379;
	mov.u32 	%r6461, 0;
	mov.b64 	%fd9712, {%r6461, %r6460};
	bra.uni 	BB6_4260;

BB6_529:
	mov.f64 	%fd9005, %fd9004;

BB6_538:
	selp.f64	%fd5131, 0d3FF0000000000000, %fd9005, %p777;
	mul.f64 	%fd5132, %fd454, %fd479;
	mul.f64 	%fd5133, %fd5132, %fd5131;
	div.rn.f64 	%fd5134, %fd5133, 0dC008000000000000;
	fma.rn.f64 	%fd490, %fd478, 0d3FE0000000000000, %fd5134;
	mul.f64 	%fd491, %fd454, 0d40D806F000000000;
	add.f64 	%fd5135, %fd21, %fd491;
	fma.rn.f64 	%fd5136, %fd444, 0dC0DC081800000000, %fd5135;
	fma.rn.f64 	%fd5137, %fd465, 0d40C66CE000000000, %fd5136;
	mul.f64 	%fd492, %fd7, %fd5137;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5114;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9007, [retval0+0];
	
	//{
	}// Callseq End 35
	and.pred  	%p34, %p761, %p744;
	@!%p34 bra 	BB6_540;
	bra.uni 	BB6_539;

BB6_539:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1145}, %fd9007;
	}
	xor.b32  	%r1146, %r1145, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1147, %temp}, %fd9007;
	}
	mov.b64 	%fd9007, {%r1147, %r1146};

BB6_540:
	@%p763 bra 	BB6_543;
	bra.uni 	BB6_541;

BB6_543:
	selp.b32	%r1148, %r69, 0, %p744;
	or.b32  	%r1149, %r1148, 2146435072;
	setp.lt.s32	%p801, %r67, 0;
	selp.b32	%r1150, %r1149, %r1148, %p801;
	mov.u32 	%r1151, 0;
	mov.b64 	%fd9007, {%r1151, %r1150};
	bra.uni 	BB6_544;

BB6_6268:
	mov.f64 	%fd10095, %fd10094;

BB6_6277:
	selp.f64	%fd8078, 0d3FF0000000000000, %fd10095, %p6456;
	mul.f64 	%fd8079, %fd4192, %fd4217;
	mul.f64 	%fd8080, %fd8079, %fd8078;
	div.rn.f64 	%fd8081, %fd8080, 0dC008000000000000;
	fma.rn.f64 	%fd4228, %fd4216, 0d3FE0000000000000, %fd8081;
	mul.f64 	%fd4229, %fd4192, 0d40D806F000000000;
	add.f64 	%fd8082, %fd21, %fd4229;
	fma.rn.f64 	%fd8083, %fd4182, 0dC0DC081800000000, %fd8082;
	fma.rn.f64 	%fd8084, %fd4203, 0d40C66CE000000000, %fd8083;
	mul.f64 	%fd4230, %fd7, %fd8084;
	// Callseq Start 194
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8061;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10097, [retval0+0];
	
	//{
	}// Callseq End 194
	and.pred  	%p199, %p6440, %p6423;
	@!%p199 bra 	BB6_6279;
	bra.uni 	BB6_6278;

BB6_6278:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9501}, %fd10097;
	}
	xor.b32  	%r9502, %r9501, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9503, %temp}, %fd10097;
	}
	mov.b64 	%fd10097, {%r9503, %r9502};

BB6_6279:
	@%p6442 bra 	BB6_6282;
	bra.uni 	BB6_6280;

BB6_6282:
	selp.b32	%r9504, %r254, 0, %p6423;
	or.b32  	%r9505, %r9504, 2146435072;
	setp.lt.s32	%p6480, %r252, 0;
	selp.b32	%r9506, %r9505, %r9504, %p6480;
	mov.u32 	%r9507, 0;
	mov.b64 	%fd10097, {%r9507, %r9506};
	bra.uni 	BB6_6283;

BB6_4251:
	mov.f64 	%fd9712, %fd9711;

BB6_4260:
	selp.f64	%fd7234, 0d3FF0000000000000, %fd9712, %p4329;
	fma.rn.f64 	%fd7235, %fd35, %fd7234, %fd2822;
	mul.f64 	%fd7236, %fd36, %fd2788;
	mul.f64 	%fd7237, %fd2788, %fd7236;
	mul.f64 	%fd7238, %fd2788, %fd7237;
	mul.f64 	%fd7239, %fd2788, %fd7238;
	sub.f64 	%fd7240, %fd7235, %fd7239;
	mul.f64 	%fd7241, %fd37, %fd2788;
	mul.f64 	%fd7242, %fd2788, %fd7241;
	fma.rn.f64 	%fd7243, %fd2788, %fd7242, %fd7240;
	mul.f64 	%fd7244, %fd38, %fd2788;
	mul.f64 	%fd7245, %fd2788, %fd7244;
	sub.f64 	%fd7246, %fd7243, %fd7245;
	fma.rn.f64 	%fd7247, %fd39, %fd2788, %fd7246;
	sub.f64 	%fd7248, %fd7247, %fd40;
	mul.f64 	%fd2833, %fd2800, %fd7248;
	sub.f64 	%fd2834, %fd7, %fd2658;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd2834;
	}
	abs.f64 	%fd2835, %fd2834;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2835;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7214;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9714, [retval0+0];
	
	//{
	}// Callseq End 89
	setp.lt.s32	%p4381, %r158, 0;
	and.pred  	%p90, %p4381, %p4313;
	@!%p90 bra 	BB6_4262;
	bra.uni 	BB6_4261;

BB6_4261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6462}, %fd9714;
	}
	xor.b32  	%r6463, %r6462, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6464, %temp}, %fd9714;
	}
	mov.b64 	%fd9714, {%r6464, %r6463};

BB6_4262:
	setp.eq.f64	%p4383, %fd2834, 0d0000000000000000;
	@%p4383 bra 	BB6_4265;
	bra.uni 	BB6_4263;

BB6_4265:
	selp.b32	%r6465, %r158, 0, %p4313;
	or.b32  	%r6466, %r6465, 2146435072;
	setp.lt.s32	%p4387, %r154, 0;
	selp.b32	%r6467, %r6466, %r6465, %p4387;
	mov.u32 	%r6468, 0;
	mov.b64 	%fd9714, {%r6468, %r6467};
	bra.uni 	BB6_4266;

BB6_541:
	setp.gt.s32	%p798, %r69, -1;
	@%p798 bra 	BB6_544;

	cvt.rzi.f64.f64	%fd5140, %fd5114;
	setp.neu.f64	%p799, %fd5140, 0d4010000000000000;
	selp.f64	%fd9007, 0dFFF8000000000000, %fd9007, %p799;

BB6_544:
	add.f64 	%fd9008, %fd433, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1152}, %fd9008;
	}
	and.b32  	%r1153, %r1152, 2146435072;
	setp.ne.s32	%p802, %r1153, 2146435072;
	@%p802 bra 	BB6_545;

	setp.gtu.f64	%p803, %fd467, 0d7FF0000000000000;
	@%p803 bra 	BB6_554;

	and.b32  	%r1154, %r67, 2147483647;
	setp.ne.s32	%p804, %r1154, 2146435072;
	@%p804 bra 	BB6_549;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1155, %temp}, %fd5114;
	}
	setp.eq.s32	%p805, %r1155, 0;
	@%p805 bra 	BB6_553;
	bra.uni 	BB6_549;

BB6_553:
	setp.gt.f64	%p808, %fd467, 0d3FF0000000000000;
	selp.b32	%r1164, 2146435072, 0, %p808;
	xor.b32  	%r1165, %r1164, 2146435072;
	setp.lt.s32	%p809, %r67, 0;
	selp.b32	%r1166, %r1165, %r1164, %p809;
	setp.eq.f64	%p810, %fd433, 0dBFF0000000000000;
	selp.b32	%r1167, 1072693248, %r1166, %p810;
	mov.u32 	%r1168, 0;
	mov.b64 	%fd9008, {%r1168, %r1167};
	bra.uni 	BB6_554;

BB6_6280:
	setp.gt.s32	%p6477, %r254, -1;
	@%p6477 bra 	BB6_6283;

	cvt.rzi.f64.f64	%fd8087, %fd8061;
	setp.neu.f64	%p6478, %fd8087, 0d4010000000000000;
	selp.f64	%fd10097, 0dFFF8000000000000, %fd10097, %p6478;

BB6_6283:
	add.f64 	%fd10098, %fd4171, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9508}, %fd10098;
	}
	and.b32  	%r9509, %r9508, 2146435072;
	setp.ne.s32	%p6481, %r9509, 2146435072;
	@%p6481 bra 	BB6_6284;

	setp.gtu.f64	%p6482, %fd4205, 0d7FF0000000000000;
	@%p6482 bra 	BB6_6293;

	and.b32  	%r9510, %r252, 2147483647;
	setp.ne.s32	%p6483, %r9510, 2146435072;
	@%p6483 bra 	BB6_6288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9511, %temp}, %fd8061;
	}
	setp.eq.s32	%p6484, %r9511, 0;
	@%p6484 bra 	BB6_6292;
	bra.uni 	BB6_6288;

BB6_6292:
	setp.gt.f64	%p6487, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9520, 2146435072, 0, %p6487;
	xor.b32  	%r9521, %r9520, 2146435072;
	setp.lt.s32	%p6488, %r252, 0;
	selp.b32	%r9522, %r9521, %r9520, %p6488;
	setp.eq.f64	%p6489, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9523, 1072693248, %r9522, %p6489;
	mov.u32 	%r9524, 0;
	mov.b64 	%fd10098, {%r9524, %r9523};
	bra.uni 	BB6_6293;

BB6_4263:
	setp.gt.s32	%p4384, %r158, -1;
	@%p4384 bra 	BB6_4266;

	cvt.rzi.f64.f64	%fd7251, %fd7214;
	setp.neu.f64	%p4385, %fd7251, 0d4020000000000000;
	selp.f64	%fd9714, 0dFFF8000000000000, %fd9714, %p4385;

BB6_4266:
	add.f64 	%fd9715, %fd2834, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6469}, %fd9715;
	}
	and.b32  	%r6470, %r6469, 2146435072;
	setp.ne.s32	%p4388, %r6470, 2146435072;
	@%p4388 bra 	BB6_4267;

	setp.gtu.f64	%p4389, %fd2835, 0d7FF0000000000000;
	@%p4389 bra 	BB6_4276;

	and.b32  	%r6471, %r154, 2147483647;
	setp.ne.s32	%p4390, %r6471, 2146435072;
	@%p4390 bra 	BB6_4271;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6472, %temp}, %fd7214;
	}
	setp.eq.s32	%p4391, %r6472, 0;
	@%p4391 bra 	BB6_4275;
	bra.uni 	BB6_4271;

BB6_4275:
	setp.gt.f64	%p4394, %fd2835, 0d3FF0000000000000;
	selp.b32	%r6481, 2146435072, 0, %p4394;
	xor.b32  	%r6482, %r6481, 2146435072;
	setp.lt.s32	%p4395, %r154, 0;
	selp.b32	%r6483, %r6482, %r6481, %p4395;
	setp.eq.f64	%p4396, %fd2834, 0dBFF0000000000000;
	selp.b32	%r6484, 1072693248, %r6483, %p4396;
	mov.u32 	%r6485, 0;
	mov.b64 	%fd9715, {%r6485, %r6484};
	bra.uni 	BB6_4276;

BB6_545:
	mov.f64 	%fd9008, %fd9007;

BB6_554:
	selp.f64	%fd5142, 0d3FF0000000000000, %fd9008, %p777;
	mul.f64 	%fd5143, %fd492, %fd5142;
	fma.rn.f64 	%fd503, %fd5143, 0d3FD0000000000000, %fd490;
	mov.f64 	%fd5144, 0dC071160000000000;
	sub.f64 	%fd5145, %fd5144, %fd20;
	sub.f64 	%fd5146, %fd5145, %fd491;
	fma.rn.f64 	%fd5147, %fd444, 0d40E2B01000000000, %fd5146;
	fma.rn.f64 	%fd504, %fd465, 0dC0D2B01000000000, %fd5147;
	mov.f64 	%fd5148, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd5148;
	}
	bfe.u32 	%r1169, %r70, 20, 11;
	add.s32 	%r1170, %r1169, -1012;
	mov.u64 	%rd197, 4617315517961601024;
	shl.b64 	%rd34, %rd197, %r1170;
	setp.eq.s64	%p812, %rd34, -9223372036854775808;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5148;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9010, [retval0+0];
	
	//{
	}// Callseq End 36
	and.pred  	%p35, %p761, %p812;
	@!%p35 bra 	BB6_556;
	bra.uni 	BB6_555;

BB6_555:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1171}, %fd9010;
	}
	xor.b32  	%r1172, %r1171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1173, %temp}, %fd9010;
	}
	mov.b64 	%fd9010, {%r1173, %r1172};

BB6_556:
	@%p763 bra 	BB6_559;
	bra.uni 	BB6_557;

BB6_559:
	selp.b32	%r1174, %r69, 0, %p812;
	or.b32  	%r1175, %r1174, 2146435072;
	setp.lt.s32	%p818, %r70, 0;
	selp.b32	%r1176, %r1175, %r1174, %p818;
	mov.u32 	%r1177, 0;
	mov.b64 	%fd9010, {%r1177, %r1176};
	bra.uni 	BB6_560;

BB6_6284:
	mov.f64 	%fd10098, %fd10097;

BB6_6293:
	selp.f64	%fd8089, 0d3FF0000000000000, %fd10098, %p6456;
	mul.f64 	%fd8090, %fd4230, %fd8089;
	fma.rn.f64 	%fd4241, %fd8090, 0d3FD0000000000000, %fd4228;
	mov.f64 	%fd8091, 0dC071160000000000;
	sub.f64 	%fd8092, %fd8091, %fd20;
	sub.f64 	%fd8093, %fd8092, %fd4229;
	fma.rn.f64 	%fd8094, %fd4182, 0d40E2B01000000000, %fd8093;
	fma.rn.f64 	%fd4242, %fd4203, 0dC0D2B01000000000, %fd8094;
	mov.f64 	%fd8095, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd8095;
	}
	bfe.u32 	%r9525, %r255, 20, 11;
	add.s32 	%r9526, %r9525, -1012;
	mov.u64 	%rd282, 4617315517961601024;
	shl.b64 	%rd118, %rd282, %r9526;
	setp.eq.s64	%p6491, %rd118, -9223372036854775808;
	// Callseq Start 195
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8095;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10100, [retval0+0];
	
	//{
	}// Callseq End 195
	and.pred  	%p200, %p6440, %p6491;
	@!%p200 bra 	BB6_6295;
	bra.uni 	BB6_6294;

BB6_6294:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9527}, %fd10100;
	}
	xor.b32  	%r9528, %r9527, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9529, %temp}, %fd10100;
	}
	mov.b64 	%fd10100, {%r9529, %r9528};

BB6_6295:
	@%p6442 bra 	BB6_6298;
	bra.uni 	BB6_6296;

BB6_6298:
	selp.b32	%r9530, %r254, 0, %p6491;
	or.b32  	%r9531, %r9530, 2146435072;
	setp.lt.s32	%p6497, %r255, 0;
	selp.b32	%r9532, %r9531, %r9530, %p6497;
	mov.u32 	%r9533, 0;
	mov.b64 	%fd10100, {%r9533, %r9532};
	bra.uni 	BB6_6299;

BB6_4267:
	mov.f64 	%fd9715, %fd9714;

BB6_4276:
	setp.eq.f64	%p4397, %fd2834, 0d3FF0000000000000;
	selp.f64	%fd2846, 0d3FF0000000000000, %fd9715, %p4397;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2835;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9717, [retval0+0];
	
	//{
	}// Callseq End 90
	and.pred  	%p91, %p4381, %p4330;
	@!%p91 bra 	BB6_4278;
	bra.uni 	BB6_4277;

BB6_4277:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6486}, %fd9717;
	}
	xor.b32  	%r6487, %r6486, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6488, %temp}, %fd9717;
	}
	mov.b64 	%fd9717, {%r6488, %r6487};

BB6_4278:
	@%p4383 bra 	BB6_4281;
	bra.uni 	BB6_4279;

BB6_4281:
	selp.b32	%r6489, %r158, 0, %p4330;
	or.b32  	%r6490, %r6489, 2146435072;
	setp.lt.s32	%p4404, %r155, 0;
	selp.b32	%r6491, %r6490, %r6489, %p4404;
	mov.u32 	%r6492, 0;
	mov.b64 	%fd9717, {%r6492, %r6491};
	bra.uni 	BB6_4282;

BB6_557:
	setp.gt.s32	%p815, %r69, -1;
	@%p815 bra 	BB6_560;

	cvt.rzi.f64.f64	%fd5150, %fd5148;
	setp.neu.f64	%p816, %fd5150, 0d4014000000000000;
	selp.f64	%fd9010, 0dFFF8000000000000, %fd9010, %p816;

BB6_560:
	add.f64 	%fd9011, %fd433, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1178}, %fd9011;
	}
	and.b32  	%r1179, %r1178, 2146435072;
	setp.ne.s32	%p819, %r1179, 2146435072;
	@%p819 bra 	BB6_561;

	setp.gtu.f64	%p820, %fd467, 0d7FF0000000000000;
	@%p820 bra 	BB6_570;

	and.b32  	%r1180, %r70, 2147483647;
	setp.ne.s32	%p821, %r1180, 2146435072;
	@%p821 bra 	BB6_565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1181, %temp}, %fd5148;
	}
	setp.eq.s32	%p822, %r1181, 0;
	@%p822 bra 	BB6_569;
	bra.uni 	BB6_565;

BB6_569:
	setp.gt.f64	%p825, %fd467, 0d3FF0000000000000;
	selp.b32	%r1190, 2146435072, 0, %p825;
	xor.b32  	%r1191, %r1190, 2146435072;
	setp.lt.s32	%p826, %r70, 0;
	selp.b32	%r1192, %r1191, %r1190, %p826;
	setp.eq.f64	%p827, %fd433, 0dBFF0000000000000;
	selp.b32	%r1193, 1072693248, %r1192, %p827;
	mov.u32 	%r1194, 0;
	mov.b64 	%fd9011, {%r1194, %r1193};
	bra.uni 	BB6_570;

BB6_6296:
	setp.gt.s32	%p6494, %r254, -1;
	@%p6494 bra 	BB6_6299;

	cvt.rzi.f64.f64	%fd8097, %fd8095;
	setp.neu.f64	%p6495, %fd8097, 0d4014000000000000;
	selp.f64	%fd10100, 0dFFF8000000000000, %fd10100, %p6495;

BB6_6299:
	add.f64 	%fd10101, %fd4171, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9534}, %fd10101;
	}
	and.b32  	%r9535, %r9534, 2146435072;
	setp.ne.s32	%p6498, %r9535, 2146435072;
	@%p6498 bra 	BB6_6300;

	setp.gtu.f64	%p6499, %fd4205, 0d7FF0000000000000;
	@%p6499 bra 	BB6_6309;

	and.b32  	%r9536, %r255, 2147483647;
	setp.ne.s32	%p6500, %r9536, 2146435072;
	@%p6500 bra 	BB6_6304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9537, %temp}, %fd8095;
	}
	setp.eq.s32	%p6501, %r9537, 0;
	@%p6501 bra 	BB6_6308;
	bra.uni 	BB6_6304;

BB6_6308:
	setp.gt.f64	%p6504, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9546, 2146435072, 0, %p6504;
	xor.b32  	%r9547, %r9546, 2146435072;
	setp.lt.s32	%p6505, %r255, 0;
	selp.b32	%r9548, %r9547, %r9546, %p6505;
	setp.eq.f64	%p6506, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9549, 1072693248, %r9548, %p6506;
	mov.u32 	%r9550, 0;
	mov.b64 	%fd10101, {%r9550, %r9549};
	bra.uni 	BB6_6309;

BB6_4279:
	setp.gt.s32	%p4401, %r158, -1;
	@%p4401 bra 	BB6_4282;

	cvt.rzi.f64.f64	%fd7255, %fd7218;
	setp.neu.f64	%p4402, %fd7255, 0d401C000000000000;
	selp.f64	%fd9717, 0dFFF8000000000000, %fd9717, %p4402;

BB6_4282:
	add.f64 	%fd9718, %fd2834, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6493}, %fd9718;
	}
	and.b32  	%r6494, %r6493, 2146435072;
	setp.ne.s32	%p4405, %r6494, 2146435072;
	@%p4405 bra 	BB6_4283;

	setp.gtu.f64	%p4406, %fd2835, 0d7FF0000000000000;
	@%p4406 bra 	BB6_4292;

	and.b32  	%r6495, %r155, 2147483647;
	setp.ne.s32	%p4407, %r6495, 2146435072;
	@%p4407 bra 	BB6_4287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6496, %temp}, %fd7218;
	}
	setp.eq.s32	%p4408, %r6496, 0;
	@%p4408 bra 	BB6_4291;
	bra.uni 	BB6_4287;

BB6_4291:
	setp.gt.f64	%p4411, %fd2835, 0d3FF0000000000000;
	selp.b32	%r6505, 2146435072, 0, %p4411;
	xor.b32  	%r6506, %r6505, 2146435072;
	setp.lt.s32	%p4412, %r155, 0;
	selp.b32	%r6507, %r6506, %r6505, %p4412;
	setp.eq.f64	%p4413, %fd2834, 0dBFF0000000000000;
	selp.b32	%r6508, 1072693248, %r6507, %p4413;
	mov.u32 	%r6509, 0;
	mov.b64 	%fd9718, {%r6509, %r6508};
	bra.uni 	BB6_4292;

BB6_561:
	mov.f64 	%fd9011, %fd9010;

BB6_570:
	selp.f64	%fd5152, 0d3FF0000000000000, %fd9011, %p777;
	mul.f64 	%fd5153, %fd504, %fd5152;
	div.rn.f64 	%fd5154, %fd5153, 0d4014000000000000;
	add.f64 	%fd515, %fd503, %fd5154;
	fma.rn.f64 	%fd5155, %fd454, 0dC0DC081800000000, %fd22;
	fma.rn.f64 	%fd516, %fd444, 0d40D2B01000000000, %fd5155;
	mov.f64 	%fd5156, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd5156;
	}
	bfe.u32 	%r1195, %r71, 20, 11;
	add.s32 	%r1196, %r1195, -1012;
	mov.u64 	%rd198, 4618441417868443648;
	shl.b64 	%rd35, %rd198, %r1196;
	setp.eq.s64	%p829, %rd35, -9223372036854775808;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5156;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9013, [retval0+0];
	
	//{
	}// Callseq End 37
	and.pred  	%p36, %p761, %p829;
	@!%p36 bra 	BB6_572;
	bra.uni 	BB6_571;

BB6_571:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1197}, %fd9013;
	}
	xor.b32  	%r1198, %r1197, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1199, %temp}, %fd9013;
	}
	mov.b64 	%fd9013, {%r1199, %r1198};

BB6_572:
	@%p763 bra 	BB6_575;
	bra.uni 	BB6_573;

BB6_575:
	selp.b32	%r1200, %r69, 0, %p829;
	or.b32  	%r1201, %r1200, 2146435072;
	setp.lt.s32	%p835, %r71, 0;
	selp.b32	%r1202, %r1201, %r1200, %p835;
	mov.u32 	%r1203, 0;
	mov.b64 	%fd9013, {%r1203, %r1202};
	bra.uni 	BB6_576;

BB6_6300:
	mov.f64 	%fd10101, %fd10100;

BB6_6309:
	selp.f64	%fd8099, 0d3FF0000000000000, %fd10101, %p6456;
	mul.f64 	%fd8100, %fd4242, %fd8099;
	div.rn.f64 	%fd8101, %fd8100, 0d4014000000000000;
	add.f64 	%fd4253, %fd4241, %fd8101;
	fma.rn.f64 	%fd8102, %fd4192, 0dC0DC081800000000, %fd22;
	fma.rn.f64 	%fd4254, %fd4182, 0d40D2B01000000000, %fd8102;
	mov.f64 	%fd8103, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd8103;
	}
	bfe.u32 	%r9551, %r256, 20, 11;
	add.s32 	%r9552, %r9551, -1012;
	mov.u64 	%rd283, 4618441417868443648;
	shl.b64 	%rd119, %rd283, %r9552;
	setp.eq.s64	%p6508, %rd119, -9223372036854775808;
	// Callseq Start 196
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8103;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10103, [retval0+0];
	
	//{
	}// Callseq End 196
	and.pred  	%p201, %p6440, %p6508;
	@!%p201 bra 	BB6_6311;
	bra.uni 	BB6_6310;

BB6_6310:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9553}, %fd10103;
	}
	xor.b32  	%r9554, %r9553, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9555, %temp}, %fd10103;
	}
	mov.b64 	%fd10103, {%r9555, %r9554};

BB6_6311:
	@%p6442 bra 	BB6_6314;
	bra.uni 	BB6_6312;

BB6_6314:
	selp.b32	%r9556, %r254, 0, %p6508;
	or.b32  	%r9557, %r9556, 2146435072;
	setp.lt.s32	%p6514, %r256, 0;
	selp.b32	%r9558, %r9557, %r9556, %p6514;
	mov.u32 	%r9559, 0;
	mov.b64 	%fd10103, {%r9559, %r9558};
	bra.uni 	BB6_6315;

BB6_4283:
	mov.f64 	%fd9718, %fd9717;

BB6_4292:
	selp.f64	%fd7257, 0d3FF0000000000000, %fd9718, %p4397;
	mul.f64 	%fd7258, %fd32, %fd7257;
	fma.rn.f64 	%fd2857, %fd2846, 0dC0A9230000000000, %fd7258;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2835;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7224;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9720, [retval0+0];
	
	//{
	}// Callseq End 91
	and.pred  	%p92, %p4381, %p4347;
	@!%p92 bra 	BB6_4294;
	bra.uni 	BB6_4293;

BB6_4293:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6510}, %fd9720;
	}
	xor.b32  	%r6511, %r6510, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6512, %temp}, %fd9720;
	}
	mov.b64 	%fd9720, {%r6512, %r6511};

BB6_4294:
	@%p4383 bra 	BB6_4297;
	bra.uni 	BB6_4295;

BB6_4297:
	selp.b32	%r6513, %r158, 0, %p4347;
	or.b32  	%r6514, %r6513, 2146435072;
	setp.lt.s32	%p4421, %r156, 0;
	selp.b32	%r6515, %r6514, %r6513, %p4421;
	mov.u32 	%r6516, 0;
	mov.b64 	%fd9720, {%r6516, %r6515};
	bra.uni 	BB6_4298;

BB6_573:
	setp.gt.s32	%p832, %r69, -1;
	@%p832 bra 	BB6_576;

	cvt.rzi.f64.f64	%fd5158, %fd5156;
	setp.neu.f64	%p833, %fd5158, 0d4018000000000000;
	selp.f64	%fd9013, 0dFFF8000000000000, %fd9013, %p833;

BB6_576:
	add.f64 	%fd9014, %fd433, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1204}, %fd9014;
	}
	and.b32  	%r1205, %r1204, 2146435072;
	setp.ne.s32	%p836, %r1205, 2146435072;
	@%p836 bra 	BB6_577;

	setp.gtu.f64	%p837, %fd467, 0d7FF0000000000000;
	@%p837 bra 	BB6_586;

	and.b32  	%r1206, %r71, 2147483647;
	setp.ne.s32	%p838, %r1206, 2146435072;
	@%p838 bra 	BB6_581;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1207, %temp}, %fd5156;
	}
	setp.eq.s32	%p839, %r1207, 0;
	@%p839 bra 	BB6_585;
	bra.uni 	BB6_581;

BB6_585:
	setp.gt.f64	%p842, %fd467, 0d3FF0000000000000;
	selp.b32	%r1216, 2146435072, 0, %p842;
	xor.b32  	%r1217, %r1216, 2146435072;
	setp.lt.s32	%p843, %r71, 0;
	selp.b32	%r1218, %r1217, %r1216, %p843;
	setp.eq.f64	%p844, %fd433, 0dBFF0000000000000;
	selp.b32	%r1219, 1072693248, %r1218, %p844;
	mov.u32 	%r1220, 0;
	mov.b64 	%fd9014, {%r1220, %r1219};
	bra.uni 	BB6_586;

BB6_6312:
	setp.gt.s32	%p6511, %r254, -1;
	@%p6511 bra 	BB6_6315;

	cvt.rzi.f64.f64	%fd8105, %fd8103;
	setp.neu.f64	%p6512, %fd8105, 0d4018000000000000;
	selp.f64	%fd10103, 0dFFF8000000000000, %fd10103, %p6512;

BB6_6315:
	add.f64 	%fd10104, %fd4171, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9560}, %fd10104;
	}
	and.b32  	%r9561, %r9560, 2146435072;
	setp.ne.s32	%p6515, %r9561, 2146435072;
	@%p6515 bra 	BB6_6316;

	setp.gtu.f64	%p6516, %fd4205, 0d7FF0000000000000;
	@%p6516 bra 	BB6_6325;

	and.b32  	%r9562, %r256, 2147483647;
	setp.ne.s32	%p6517, %r9562, 2146435072;
	@%p6517 bra 	BB6_6320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9563, %temp}, %fd8103;
	}
	setp.eq.s32	%p6518, %r9563, 0;
	@%p6518 bra 	BB6_6324;
	bra.uni 	BB6_6320;

BB6_6324:
	setp.gt.f64	%p6521, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9572, 2146435072, 0, %p6521;
	xor.b32  	%r9573, %r9572, 2146435072;
	setp.lt.s32	%p6522, %r256, 0;
	selp.b32	%r9574, %r9573, %r9572, %p6522;
	setp.eq.f64	%p6523, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9575, 1072693248, %r9574, %p6523;
	mov.u32 	%r9576, 0;
	mov.b64 	%fd10104, {%r9576, %r9575};
	bra.uni 	BB6_6325;

BB6_4295:
	setp.gt.s32	%p4418, %r158, -1;
	@%p4418 bra 	BB6_4298;

	cvt.rzi.f64.f64	%fd7261, %fd7224;
	setp.neu.f64	%p4419, %fd7261, 0d4018000000000000;
	selp.f64	%fd9720, 0dFFF8000000000000, %fd9720, %p4419;

BB6_4298:
	add.f64 	%fd9721, %fd2834, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6517}, %fd9721;
	}
	and.b32  	%r6518, %r6517, 2146435072;
	setp.ne.s32	%p4422, %r6518, 2146435072;
	@%p4422 bra 	BB6_4299;

	setp.gtu.f64	%p4423, %fd2835, 0d7FF0000000000000;
	@%p4423 bra 	BB6_4308;

	and.b32  	%r6519, %r156, 2147483647;
	setp.ne.s32	%p4424, %r6519, 2146435072;
	@%p4424 bra 	BB6_4303;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6520, %temp}, %fd7224;
	}
	setp.eq.s32	%p4425, %r6520, 0;
	@%p4425 bra 	BB6_4307;
	bra.uni 	BB6_4303;

BB6_4307:
	setp.gt.f64	%p4428, %fd2835, 0d3FF0000000000000;
	selp.b32	%r6529, 2146435072, 0, %p4428;
	xor.b32  	%r6530, %r6529, 2146435072;
	setp.lt.s32	%p4429, %r156, 0;
	selp.b32	%r6531, %r6530, %r6529, %p4429;
	setp.eq.f64	%p4430, %fd2834, 0dBFF0000000000000;
	selp.b32	%r6532, 1072693248, %r6531, %p4430;
	mov.u32 	%r6533, 0;
	mov.b64 	%fd9721, {%r6533, %r6532};
	bra.uni 	BB6_4308;

BB6_577:
	mov.f64 	%fd9014, %fd9013;

BB6_586:
	selp.f64	%fd5160, 0d3FF0000000000000, %fd9014, %p777;
	mul.f64 	%fd5161, %fd516, %fd5160;
	div.rn.f64 	%fd5162, %fd5161, 0d4018000000000000;
	add.f64 	%fd527, %fd515, %fd5162;
	mov.f64 	%fd5163, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd5163;
	}
	bfe.u32 	%r1221, %r72, 20, 11;
	add.s32 	%r1222, %r1221, -1012;
	mov.u64 	%rd199, 4619567317775286272;
	shl.b64 	%rd36, %rd199, %r1222;
	setp.eq.s64	%p846, %rd36, -9223372036854775808;
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5163;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9016, [retval0+0];
	
	//{
	}// Callseq End 38
	and.pred  	%p37, %p761, %p846;
	@!%p37 bra 	BB6_588;
	bra.uni 	BB6_587;

BB6_587:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1223}, %fd9016;
	}
	xor.b32  	%r1224, %r1223, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1225, %temp}, %fd9016;
	}
	mov.b64 	%fd9016, {%r1225, %r1224};

BB6_588:
	@%p763 bra 	BB6_591;
	bra.uni 	BB6_589;

BB6_591:
	selp.b32	%r1226, %r69, 0, %p846;
	or.b32  	%r1227, %r1226, 2146435072;
	setp.lt.s32	%p852, %r72, 0;
	selp.b32	%r1228, %r1227, %r1226, %p852;
	mov.u32 	%r1229, 0;
	mov.b64 	%fd9016, {%r1229, %r1228};
	bra.uni 	BB6_592;

BB6_6316:
	mov.f64 	%fd10104, %fd10103;

BB6_6325:
	selp.f64	%fd8107, 0d3FF0000000000000, %fd10104, %p6456;
	mul.f64 	%fd8108, %fd4254, %fd8107;
	div.rn.f64 	%fd8109, %fd8108, 0d4018000000000000;
	add.f64 	%fd4265, %fd4253, %fd8109;
	mov.f64 	%fd8110, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r257}, %fd8110;
	}
	bfe.u32 	%r9577, %r257, 20, 11;
	add.s32 	%r9578, %r9577, -1012;
	mov.u64 	%rd284, 4619567317775286272;
	shl.b64 	%rd120, %rd284, %r9578;
	setp.eq.s64	%p6525, %rd120, -9223372036854775808;
	// Callseq Start 197
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10106, [retval0+0];
	
	//{
	}// Callseq End 197
	and.pred  	%p202, %p6440, %p6525;
	@!%p202 bra 	BB6_6327;
	bra.uni 	BB6_6326;

BB6_6326:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9579}, %fd10106;
	}
	xor.b32  	%r9580, %r9579, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9581, %temp}, %fd10106;
	}
	mov.b64 	%fd10106, {%r9581, %r9580};

BB6_6327:
	@%p6442 bra 	BB6_6330;
	bra.uni 	BB6_6328;

BB6_6330:
	selp.b32	%r9582, %r254, 0, %p6525;
	or.b32  	%r9583, %r9582, 2146435072;
	setp.lt.s32	%p6531, %r257, 0;
	selp.b32	%r9584, %r9583, %r9582, %p6531;
	mov.u32 	%r9585, 0;
	mov.b64 	%fd10106, {%r9585, %r9584};
	bra.uni 	BB6_6331;

BB6_4299:
	mov.f64 	%fd9721, %fd9720;

BB6_4308:
	selp.f64	%fd7263, 0d3FF0000000000000, %fd9721, %p4397;
	mul.f64 	%fd7264, %fd34, %fd7263;
	sub.f64 	%fd2868, %fd2857, %fd7264;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2835;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7230;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9723, [retval0+0];
	
	//{
	}// Callseq End 92
	and.pred  	%p93, %p4381, %p4364;
	@!%p93 bra 	BB6_4310;
	bra.uni 	BB6_4309;

BB6_4309:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6534}, %fd9723;
	}
	xor.b32  	%r6535, %r6534, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6536, %temp}, %fd9723;
	}
	mov.b64 	%fd9723, {%r6536, %r6535};

BB6_4310:
	@%p4383 bra 	BB6_4313;
	bra.uni 	BB6_4311;

BB6_4313:
	selp.b32	%r6537, %r158, 0, %p4364;
	or.b32  	%r6538, %r6537, 2146435072;
	setp.lt.s32	%p4438, %r157, 0;
	selp.b32	%r6539, %r6538, %r6537, %p4438;
	mov.u32 	%r6540, 0;
	mov.b64 	%fd9723, {%r6540, %r6539};
	bra.uni 	BB6_4314;

BB6_589:
	setp.gt.s32	%p849, %r69, -1;
	@%p849 bra 	BB6_592;

	cvt.rzi.f64.f64	%fd5165, %fd5163;
	setp.neu.f64	%p850, %fd5165, 0d401C000000000000;
	selp.f64	%fd9016, 0dFFF8000000000000, %fd9016, %p850;

BB6_592:
	add.f64 	%fd9017, %fd433, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1230}, %fd9017;
	}
	and.b32  	%r1231, %r1230, 2146435072;
	setp.ne.s32	%p853, %r1231, 2146435072;
	@%p853 bra 	BB6_593;

	setp.gtu.f64	%p854, %fd467, 0d7FF0000000000000;
	@%p854 bra 	BB6_602;

	and.b32  	%r1232, %r72, 2147483647;
	setp.ne.s32	%p855, %r1232, 2146435072;
	@%p855 bra 	BB6_597;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1233, %temp}, %fd5163;
	}
	setp.eq.s32	%p856, %r1233, 0;
	@%p856 bra 	BB6_601;
	bra.uni 	BB6_597;

BB6_601:
	setp.gt.f64	%p859, %fd467, 0d3FF0000000000000;
	selp.b32	%r1242, 2146435072, 0, %p859;
	xor.b32  	%r1243, %r1242, 2146435072;
	setp.lt.s32	%p860, %r72, 0;
	selp.b32	%r1244, %r1243, %r1242, %p860;
	setp.eq.f64	%p861, %fd433, 0dBFF0000000000000;
	selp.b32	%r1245, 1072693248, %r1244, %p861;
	mov.u32 	%r1246, 0;
	mov.b64 	%fd9017, {%r1246, %r1245};
	bra.uni 	BB6_602;

BB6_6328:
	setp.gt.s32	%p6528, %r254, -1;
	@%p6528 bra 	BB6_6331;

	cvt.rzi.f64.f64	%fd8112, %fd8110;
	setp.neu.f64	%p6529, %fd8112, 0d401C000000000000;
	selp.f64	%fd10106, 0dFFF8000000000000, %fd10106, %p6529;

BB6_6331:
	add.f64 	%fd10107, %fd4171, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9586}, %fd10107;
	}
	and.b32  	%r9587, %r9586, 2146435072;
	setp.ne.s32	%p6532, %r9587, 2146435072;
	@%p6532 bra 	BB6_6332;

	setp.gtu.f64	%p6533, %fd4205, 0d7FF0000000000000;
	@%p6533 bra 	BB6_6341;

	and.b32  	%r9588, %r257, 2147483647;
	setp.ne.s32	%p6534, %r9588, 2146435072;
	@%p6534 bra 	BB6_6336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9589, %temp}, %fd8110;
	}
	setp.eq.s32	%p6535, %r9589, 0;
	@%p6535 bra 	BB6_6340;
	bra.uni 	BB6_6336;

BB6_6340:
	setp.gt.f64	%p6538, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9598, 2146435072, 0, %p6538;
	xor.b32  	%r9599, %r9598, 2146435072;
	setp.lt.s32	%p6539, %r257, 0;
	selp.b32	%r9600, %r9599, %r9598, %p6539;
	setp.eq.f64	%p6540, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9601, 1072693248, %r9600, %p6540;
	mov.u32 	%r9602, 0;
	mov.b64 	%fd10107, {%r9602, %r9601};
	bra.uni 	BB6_6341;

BB6_4311:
	setp.gt.s32	%p4435, %r158, -1;
	@%p4435 bra 	BB6_4314;

	cvt.rzi.f64.f64	%fd7267, %fd7230;
	setp.neu.f64	%p4436, %fd7267, 0d4014000000000000;
	selp.f64	%fd9723, 0dFFF8000000000000, %fd9723, %p4436;

BB6_4314:
	add.f64 	%fd9724, %fd2834, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6541}, %fd9724;
	}
	and.b32  	%r6542, %r6541, 2146435072;
	setp.ne.s32	%p4439, %r6542, 2146435072;
	@%p4439 bra 	BB6_4315;

	setp.gtu.f64	%p4440, %fd2835, 0d7FF0000000000000;
	@%p4440 bra 	BB6_4324;

	and.b32  	%r6543, %r157, 2147483647;
	setp.ne.s32	%p4441, %r6543, 2146435072;
	@%p4441 bra 	BB6_4319;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6544, %temp}, %fd7230;
	}
	setp.eq.s32	%p4442, %r6544, 0;
	@%p4442 bra 	BB6_4323;
	bra.uni 	BB6_4319;

BB6_4323:
	setp.gt.f64	%p4445, %fd2835, 0d3FF0000000000000;
	selp.b32	%r6553, 2146435072, 0, %p4445;
	xor.b32  	%r6554, %r6553, 2146435072;
	setp.lt.s32	%p4446, %r157, 0;
	selp.b32	%r6555, %r6554, %r6553, %p4446;
	setp.eq.f64	%p4447, %fd2834, 0dBFF0000000000000;
	selp.b32	%r6556, 1072693248, %r6555, %p4447;
	mov.u32 	%r6557, 0;
	mov.b64 	%fd9724, {%r6557, %r6556};
	bra.uni 	BB6_4324;

BB6_593:
	mov.f64 	%fd9017, %fd9016;

BB6_602:
	selp.f64	%fd5167, 0d3FF0000000000000, %fd9017, %p777;
	fma.rn.f64 	%fd5168, %fd454, 0dC0C66CE000000000, %fd23;
	mul.f64 	%fd5169, %fd5168, %fd5167;
	div.rn.f64 	%fd5170, %fd5169, 0d401C000000000000;
	add.f64 	%fd538, %fd527, %fd5170;
	mov.f64 	%fd5171, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd5171;
	}
	bfe.u32 	%r1247, %r73, 20, 11;
	add.s32 	%r1248, %r1247, -1012;
	mov.u64 	%rd200, 4620693217682128896;
	shl.b64 	%rd37, %rd200, %r1248;
	setp.eq.s64	%p863, %rd37, -9223372036854775808;
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9019, [retval0+0];
	
	//{
	}// Callseq End 39
	and.pred  	%p38, %p761, %p863;
	@!%p38 bra 	BB6_604;
	bra.uni 	BB6_603;

BB6_603:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1249}, %fd9019;
	}
	xor.b32  	%r1250, %r1249, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1251, %temp}, %fd9019;
	}
	mov.b64 	%fd9019, {%r1251, %r1250};

BB6_604:
	@%p763 bra 	BB6_607;
	bra.uni 	BB6_605;

BB6_607:
	selp.b32	%r1252, %r69, 0, %p863;
	or.b32  	%r1253, %r1252, 2146435072;
	setp.lt.s32	%p869, %r73, 0;
	selp.b32	%r1254, %r1253, %r1252, %p869;
	mov.u32 	%r1255, 0;
	mov.b64 	%fd9019, {%r1255, %r1254};
	bra.uni 	BB6_608;

BB6_6332:
	mov.f64 	%fd10107, %fd10106;

BB6_6341:
	selp.f64	%fd8114, 0d3FF0000000000000, %fd10107, %p6456;
	fma.rn.f64 	%fd8115, %fd4192, 0dC0C66CE000000000, %fd23;
	mul.f64 	%fd8116, %fd8115, %fd8114;
	div.rn.f64 	%fd8117, %fd8116, 0d401C000000000000;
	add.f64 	%fd4276, %fd4265, %fd8117;
	mov.f64 	%fd8118, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r258}, %fd8118;
	}
	bfe.u32 	%r9603, %r258, 20, 11;
	add.s32 	%r9604, %r9603, -1012;
	mov.u64 	%rd285, 4620693217682128896;
	shl.b64 	%rd121, %rd285, %r9604;
	setp.eq.s64	%p6542, %rd121, -9223372036854775808;
	// Callseq Start 198
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8118;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10109, [retval0+0];
	
	//{
	}// Callseq End 198
	and.pred  	%p203, %p6440, %p6542;
	@!%p203 bra 	BB6_6343;
	bra.uni 	BB6_6342;

BB6_6342:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9605}, %fd10109;
	}
	xor.b32  	%r9606, %r9605, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9607, %temp}, %fd10109;
	}
	mov.b64 	%fd10109, {%r9607, %r9606};

BB6_6343:
	@%p6442 bra 	BB6_6346;
	bra.uni 	BB6_6344;

BB6_6346:
	selp.b32	%r9608, %r254, 0, %p6542;
	or.b32  	%r9609, %r9608, 2146435072;
	setp.lt.s32	%p6548, %r258, 0;
	selp.b32	%r9610, %r9609, %r9608, %p6548;
	mov.u32 	%r9611, 0;
	mov.b64 	%fd10109, {%r9611, %r9610};
	bra.uni 	BB6_6347;

BB6_4315:
	mov.f64 	%fd9724, %fd9723;

BB6_4324:
	selp.f64	%fd7269, 0d3FF0000000000000, %fd9724, %p4397;
	fma.rn.f64 	%fd7270, %fd35, %fd7269, %fd2868;
	mul.f64 	%fd7271, %fd36, %fd2834;
	mul.f64 	%fd7272, %fd2834, %fd7271;
	mul.f64 	%fd7273, %fd2834, %fd7272;
	mul.f64 	%fd7274, %fd2834, %fd7273;
	sub.f64 	%fd7275, %fd7270, %fd7274;
	mul.f64 	%fd7276, %fd37, %fd2834;
	mul.f64 	%fd7277, %fd2834, %fd7276;
	fma.rn.f64 	%fd7278, %fd2834, %fd7277, %fd7275;
	mul.f64 	%fd7279, %fd38, %fd2834;
	mul.f64 	%fd7280, %fd2834, %fd7279;
	sub.f64 	%fd7281, %fd7278, %fd7280;
	fma.rn.f64 	%fd7282, %fd39, %fd2834, %fd7281;
	sub.f64 	%fd7283, %fd7282, %fd40;
	mul.f64 	%fd7284, %fd2846, %fd7283;
	sub.f64 	%fd9725, %fd2833, %fd7284;

BB6_4325:
	mul.f64 	%fd7285, %fd2787, %fd9725;
	sub.f64 	%fd7286, %fd2778, %fd7285;
	div.rn.f64 	%fd10238, %fd7286, %fd2753;
	bra.uni 	BB6_7019;

BB6_605:
	setp.gt.s32	%p866, %r69, -1;
	@%p866 bra 	BB6_608;

	cvt.rzi.f64.f64	%fd5173, %fd5171;
	setp.neu.f64	%p867, %fd5173, 0d4020000000000000;
	selp.f64	%fd9019, 0dFFF8000000000000, %fd9019, %p867;

BB6_608:
	add.f64 	%fd9020, %fd433, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1256}, %fd9020;
	}
	and.b32  	%r1257, %r1256, 2146435072;
	setp.ne.s32	%p870, %r1257, 2146435072;
	@%p870 bra 	BB6_609;

	setp.gtu.f64	%p871, %fd467, 0d7FF0000000000000;
	@%p871 bra 	BB6_618;

	and.b32  	%r1258, %r73, 2147483647;
	setp.ne.s32	%p872, %r1258, 2146435072;
	@%p872 bra 	BB6_613;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1259, %temp}, %fd5171;
	}
	setp.eq.s32	%p873, %r1259, 0;
	@%p873 bra 	BB6_617;
	bra.uni 	BB6_613;

BB6_617:
	setp.gt.f64	%p876, %fd467, 0d3FF0000000000000;
	selp.b32	%r1268, 2146435072, 0, %p876;
	xor.b32  	%r1269, %r1268, 2146435072;
	setp.lt.s32	%p877, %r73, 0;
	selp.b32	%r1270, %r1269, %r1268, %p877;
	setp.eq.f64	%p878, %fd433, 0dBFF0000000000000;
	selp.b32	%r1271, 1072693248, %r1270, %p878;
	mov.u32 	%r1272, 0;
	mov.b64 	%fd9020, {%r1272, %r1271};
	bra.uni 	BB6_618;

BB6_6344:
	setp.gt.s32	%p6545, %r254, -1;
	@%p6545 bra 	BB6_6347;

	cvt.rzi.f64.f64	%fd8120, %fd8118;
	setp.neu.f64	%p6546, %fd8120, 0d4020000000000000;
	selp.f64	%fd10109, 0dFFF8000000000000, %fd10109, %p6546;

BB6_6347:
	add.f64 	%fd10110, %fd4171, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9612}, %fd10110;
	}
	and.b32  	%r9613, %r9612, 2146435072;
	setp.ne.s32	%p6549, %r9613, 2146435072;
	@%p6549 bra 	BB6_6348;

	setp.gtu.f64	%p6550, %fd4205, 0d7FF0000000000000;
	@%p6550 bra 	BB6_6357;

	and.b32  	%r9614, %r258, 2147483647;
	setp.ne.s32	%p6551, %r9614, 2146435072;
	@%p6551 bra 	BB6_6352;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9615, %temp}, %fd8118;
	}
	setp.eq.s32	%p6552, %r9615, 0;
	@%p6552 bra 	BB6_6356;
	bra.uni 	BB6_6352;

BB6_6356:
	setp.gt.f64	%p6555, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9624, 2146435072, 0, %p6555;
	xor.b32  	%r9625, %r9624, 2146435072;
	setp.lt.s32	%p6556, %r258, 0;
	selp.b32	%r9626, %r9625, %r9624, %p6556;
	setp.eq.f64	%p6557, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9627, 1072693248, %r9626, %p6557;
	mov.u32 	%r9628, 0;
	mov.b64 	%fd10110, {%r9628, %r9627};
	bra.uni 	BB6_6357;

BB6_609:
	mov.f64 	%fd9020, %fd9019;

BB6_618:
	selp.f64	%fd5175, 0d3FF0000000000000, %fd9020, %p777;
	mul.f64 	%fd5176, %fd24, %fd5175;
	fma.rn.f64 	%fd549, %fd5176, 0d3FC0000000000000, %fd538;
	mov.f64 	%fd5177, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd5177;
	}
	bfe.u32 	%r1273, %r74, 20, 11;
	add.s32 	%r1274, %r1273, -1012;
	mov.u64 	%rd201, 4621256167635550208;
	shl.b64 	%rd38, %rd201, %r1274;
	setp.eq.s64	%p880, %rd38, -9223372036854775808;
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd467;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5177;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9022, [retval0+0];
	
	//{
	}// Callseq End 40
	and.pred  	%p39, %p761, %p880;
	@!%p39 bra 	BB6_620;
	bra.uni 	BB6_619;

BB6_619:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1275}, %fd9022;
	}
	xor.b32  	%r1276, %r1275, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1277, %temp}, %fd9022;
	}
	mov.b64 	%fd9022, {%r1277, %r1276};

BB6_620:
	@%p763 bra 	BB6_623;
	bra.uni 	BB6_621;

BB6_623:
	selp.b32	%r1278, %r69, 0, %p880;
	or.b32  	%r1279, %r1278, 2146435072;
	setp.lt.s32	%p886, %r74, 0;
	selp.b32	%r1280, %r1279, %r1278, %p886;
	mov.u32 	%r1281, 0;
	mov.b64 	%fd9022, {%r1281, %r1280};
	bra.uni 	BB6_624;

BB6_6348:
	mov.f64 	%fd10110, %fd10109;

BB6_6357:
	selp.f64	%fd8122, 0d3FF0000000000000, %fd10110, %p6456;
	mul.f64 	%fd8123, %fd24, %fd8122;
	fma.rn.f64 	%fd4287, %fd8123, 0d3FC0000000000000, %fd4276;
	mov.f64 	%fd8124, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r259}, %fd8124;
	}
	bfe.u32 	%r9629, %r259, 20, 11;
	add.s32 	%r9630, %r9629, -1012;
	mov.u64 	%rd286, 4621256167635550208;
	shl.b64 	%rd122, %rd286, %r9630;
	setp.eq.s64	%p6559, %rd122, -9223372036854775808;
	// Callseq Start 199
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8124;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10112, [retval0+0];
	
	//{
	}// Callseq End 199
	and.pred  	%p204, %p6440, %p6559;
	@!%p204 bra 	BB6_6359;
	bra.uni 	BB6_6358;

BB6_6358:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9631}, %fd10112;
	}
	xor.b32  	%r9632, %r9631, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9633, %temp}, %fd10112;
	}
	mov.b64 	%fd10112, {%r9633, %r9632};

BB6_6359:
	@%p6442 bra 	BB6_6362;
	bra.uni 	BB6_6360;

BB6_6362:
	selp.b32	%r9634, %r254, 0, %p6559;
	or.b32  	%r9635, %r9634, 2146435072;
	setp.lt.s32	%p6565, %r259, 0;
	selp.b32	%r9636, %r9635, %r9634, %p6565;
	mov.u32 	%r9637, 0;
	mov.b64 	%fd10112, {%r9637, %r9636};
	bra.uni 	BB6_6363;

BB6_621:
	setp.gt.s32	%p883, %r69, -1;
	@%p883 bra 	BB6_624;

	cvt.rzi.f64.f64	%fd5179, %fd5177;
	setp.neu.f64	%p884, %fd5179, 0d4022000000000000;
	selp.f64	%fd9022, 0dFFF8000000000000, %fd9022, %p884;

BB6_624:
	add.f64 	%fd9023, %fd433, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1282}, %fd9023;
	}
	and.b32  	%r1283, %r1282, 2146435072;
	setp.ne.s32	%p887, %r1283, 2146435072;
	@%p887 bra 	BB6_625;

	setp.gtu.f64	%p888, %fd467, 0d7FF0000000000000;
	@%p888 bra 	BB6_634;

	and.b32  	%r1284, %r74, 2147483647;
	setp.ne.s32	%p889, %r1284, 2146435072;
	@%p889 bra 	BB6_629;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1285, %temp}, %fd5177;
	}
	setp.eq.s32	%p890, %r1285, 0;
	@%p890 bra 	BB6_633;
	bra.uni 	BB6_629;

BB6_633:
	setp.gt.f64	%p893, %fd467, 0d3FF0000000000000;
	selp.b32	%r1294, 2146435072, 0, %p893;
	xor.b32  	%r1295, %r1294, 2146435072;
	setp.lt.s32	%p894, %r74, 0;
	selp.b32	%r1296, %r1295, %r1294, %p894;
	setp.eq.f64	%p895, %fd433, 0dBFF0000000000000;
	selp.b32	%r1297, 1072693248, %r1296, %p895;
	mov.u32 	%r1298, 0;
	mov.b64 	%fd9023, {%r1298, %r1297};
	bra.uni 	BB6_634;

BB6_6360:
	setp.gt.s32	%p6562, %r254, -1;
	@%p6562 bra 	BB6_6363;

	cvt.rzi.f64.f64	%fd8126, %fd8124;
	setp.neu.f64	%p6563, %fd8126, 0d4022000000000000;
	selp.f64	%fd10112, 0dFFF8000000000000, %fd10112, %p6563;

BB6_6363:
	add.f64 	%fd10113, %fd4171, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9638}, %fd10113;
	}
	and.b32  	%r9639, %r9638, 2146435072;
	setp.ne.s32	%p6566, %r9639, 2146435072;
	@%p6566 bra 	BB6_6364;

	setp.gtu.f64	%p6567, %fd4205, 0d7FF0000000000000;
	@%p6567 bra 	BB6_6373;

	and.b32  	%r9640, %r259, 2147483647;
	setp.ne.s32	%p6568, %r9640, 2146435072;
	@%p6568 bra 	BB6_6368;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9641, %temp}, %fd8124;
	}
	setp.eq.s32	%p6569, %r9641, 0;
	@%p6569 bra 	BB6_6372;
	bra.uni 	BB6_6368;

BB6_6372:
	setp.gt.f64	%p6572, %fd4205, 0d3FF0000000000000;
	selp.b32	%r9650, 2146435072, 0, %p6572;
	xor.b32  	%r9651, %r9650, 2146435072;
	setp.lt.s32	%p6573, %r259, 0;
	selp.b32	%r9652, %r9651, %r9650, %p6573;
	setp.eq.f64	%p6574, %fd4171, 0dBFF0000000000000;
	selp.b32	%r9653, 1072693248, %r9652, %p6574;
	mov.u32 	%r9654, 0;
	mov.b64 	%fd10113, {%r9654, %r9653};
	bra.uni 	BB6_6373;

BB6_625:
	mov.f64 	%fd9023, %fd9022;

BB6_634:
	mul.f64 	%fd5181, %fd9023, 0d4081160000000000;
	div.rn.f64 	%fd5182, %fd5181, 0d4022000000000000;
	selp.f64	%fd5183, 0d404E600000000000, %fd5182, %p777;
	sub.f64 	%fd560, %fd549, %fd5183;
	@!%p29 bra 	BB6_636;
	bra.uni 	BB6_635;

BB6_635:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1299}, %fd9025;
	}
	xor.b32  	%r1300, %r1299, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1301, %temp}, %fd9025;
	}
	mov.b64 	%fd9025, {%r1301, %r1300};

BB6_636:
	@%p712 bra 	BB6_639;
	bra.uni 	BB6_637;

BB6_639:
	selp.b32	%r1302, %r62, 0, %p710;
	or.b32  	%r1303, %r1302, 2146435072;
	setp.lt.s32	%p901, %r63, 0;
	selp.b32	%r1304, %r1303, %r1302, %p901;
	mov.u32 	%r1305, 0;
	mov.b64 	%fd9025, {%r1305, %r1304};
	bra.uni 	BB6_640;

BB6_6364:
	mov.f64 	%fd10113, %fd10112;

BB6_6373:
	mul.f64 	%fd8128, %fd10113, 0d4081160000000000;
	div.rn.f64 	%fd8129, %fd8128, 0d4022000000000000;
	selp.f64	%fd8130, 0d404E600000000000, %fd8129, %p6456;
	sub.f64 	%fd4298, %fd4287, %fd8130;
	@!%p194 bra 	BB6_6375;
	bra.uni 	BB6_6374;

BB6_6374:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9655}, %fd10115;
	}
	xor.b32  	%r9656, %r9655, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9657, %temp}, %fd10115;
	}
	mov.b64 	%fd10115, {%r9657, %r9656};

BB6_6375:
	@%p6391 bra 	BB6_6378;
	bra.uni 	BB6_6376;

BB6_6378:
	selp.b32	%r9658, %r248, 0, %p6389;
	or.b32  	%r9659, %r9658, 2146435072;
	setp.lt.s32	%p6580, %r249, 0;
	selp.b32	%r9660, %r9659, %r9658, %p6580;
	mov.u32 	%r9661, 0;
	mov.b64 	%fd10115, {%r9661, %r9660};
	bra.uni 	BB6_6379;

BB6_637:
	setp.gt.s32	%p898, %r62, -1;
	@%p898 bra 	BB6_640;

	cvt.rzi.f64.f64	%fd5185, %fd5105;
	setp.neu.f64	%p899, %fd5185, 0d4008000000000000;
	selp.f64	%fd9025, 0dFFF8000000000000, %fd9025, %p899;

BB6_640:
	@%p717 bra 	BB6_641;

	setp.gtu.f64	%p903, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd9026, %fd33;
	@%p903 bra 	BB6_650;

	and.b32  	%r1306, %r63, 2147483647;
	setp.ne.s32	%p904, %r1306, 2146435072;
	@%p904 bra 	BB6_645;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1307, %temp}, %fd5105;
	}
	setp.eq.s32	%p905, %r1307, 0;
	@%p905 bra 	BB6_649;
	bra.uni 	BB6_645;

BB6_649:
	setp.eq.f64	%p908, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p909, %fd434, 0d3FF0000000000000;
	selp.b32	%r1316, 2146435072, 0, %p909;
	xor.b32  	%r1317, %r1316, 2146435072;
	setp.lt.s32	%p910, %r63, 0;
	selp.b32	%r1318, %r1317, %r1316, %p910;
	selp.b32	%r1319, 1072693248, %r1318, %p908;
	mov.u32 	%r1320, 0;
	mov.b64 	%fd9026, {%r1320, %r1319};
	bra.uni 	BB6_650;

BB6_6376:
	setp.gt.s32	%p6577, %r248, -1;
	@%p6577 bra 	BB6_6379;

	cvt.rzi.f64.f64	%fd8132, %fd8052;
	setp.neu.f64	%p6578, %fd8132, 0d4008000000000000;
	selp.f64	%fd10115, 0dFFF8000000000000, %fd10115, %p6578;

BB6_6379:
	@%p6396 bra 	BB6_6380;

	setp.gtu.f64	%p6582, %fd4172, 0d7FF0000000000000;
	mov.f64 	%fd10116, %fd33;
	@%p6582 bra 	BB6_6389;

	and.b32  	%r9662, %r249, 2147483647;
	setp.ne.s32	%p6583, %r9662, 2146435072;
	@%p6583 bra 	BB6_6384;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9663, %temp}, %fd8052;
	}
	setp.eq.s32	%p6584, %r9663, 0;
	@%p6584 bra 	BB6_6388;
	bra.uni 	BB6_6384;

BB6_6388:
	setp.eq.f64	%p6587, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6588, %fd4172, 0d3FF0000000000000;
	selp.b32	%r9672, 2146435072, 0, %p6588;
	xor.b32  	%r9673, %r9672, 2146435072;
	setp.lt.s32	%p6589, %r249, 0;
	selp.b32	%r9674, %r9673, %r9672, %p6589;
	selp.b32	%r9675, 1072693248, %r9674, %p6587;
	mov.u32 	%r9676, 0;
	mov.b64 	%fd10116, {%r9676, %r9675};
	bra.uni 	BB6_6389;

BB6_641:
	mov.f64 	%fd9026, %fd9025;

BB6_650:
	selp.f64	%fd569, 0d3FF0000000000000, %fd9026, %p726;
	@!%p30 bra 	BB6_652;
	bra.uni 	BB6_651;

BB6_651:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1321}, %fd9028;
	}
	xor.b32  	%r1322, %r1321, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1323, %temp}, %fd9028;
	}
	mov.b64 	%fd9028, {%r1323, %r1322};

BB6_652:
	@%p712 bra 	BB6_655;
	bra.uni 	BB6_653;

BB6_655:
	selp.b32	%r1324, %r62, 0, %p727;
	or.b32  	%r1325, %r1324, 2146435072;
	setp.lt.s32	%p916, %r65, 0;
	selp.b32	%r1326, %r1325, %r1324, %p916;
	mov.u32 	%r1327, 0;
	mov.b64 	%fd9028, {%r1327, %r1326};
	bra.uni 	BB6_656;

BB6_6380:
	mov.f64 	%fd10116, %fd10115;

BB6_6389:
	selp.f64	%fd4307, 0d3FF0000000000000, %fd10116, %p6405;
	@!%p195 bra 	BB6_6391;
	bra.uni 	BB6_6390;

BB6_6390:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9677}, %fd10118;
	}
	xor.b32  	%r9678, %r9677, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9679, %temp}, %fd10118;
	}
	mov.b64 	%fd10118, {%r9679, %r9678};

BB6_6391:
	@%p6391 bra 	BB6_6394;
	bra.uni 	BB6_6392;

BB6_6394:
	selp.b32	%r9680, %r248, 0, %p6162;
	or.b32  	%r9681, %r9680, 2146435072;
	setp.lt.s32	%p6595, %r231, 0;
	selp.b32	%r9682, %r9681, %r9680, %p6595;
	mov.u32 	%r9683, 0;
	mov.b64 	%fd10118, {%r9683, %r9682};
	bra.uni 	BB6_6395;

BB6_653:
	setp.gt.s32	%p913, %r62, -1;
	@%p913 bra 	BB6_656;

	cvt.rzi.f64.f64	%fd5188, %fd5109;
	setp.neu.f64	%p914, %fd5188, 0d4000000000000000;
	selp.f64	%fd9028, 0dFFF8000000000000, %fd9028, %p914;

BB6_656:
	@%p734 bra 	BB6_657;

	setp.gtu.f64	%p918, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd9029, %fd18;
	@%p918 bra 	BB6_666;

	and.b32  	%r1328, %r65, 2147483647;
	setp.ne.s32	%p919, %r1328, 2146435072;
	@%p919 bra 	BB6_661;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1329, %temp}, %fd5109;
	}
	setp.eq.s32	%p920, %r1329, 0;
	@%p920 bra 	BB6_665;
	bra.uni 	BB6_661;

BB6_665:
	setp.eq.f64	%p923, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p924, %fd434, 0d3FF0000000000000;
	selp.b32	%r1338, 2146435072, 0, %p924;
	xor.b32  	%r1339, %r1338, 2146435072;
	setp.lt.s32	%p925, %r65, 0;
	selp.b32	%r1340, %r1339, %r1338, %p925;
	selp.b32	%r1341, 1072693248, %r1340, %p923;
	mov.u32 	%r1342, 0;
	mov.b64 	%fd9029, {%r1342, %r1341};
	bra.uni 	BB6_666;

BB6_6392:
	setp.gt.s32	%p6592, %r248, -1;
	@%p6592 bra 	BB6_6395;

	cvt.rzi.f64.f64	%fd8135, %fd7973;
	setp.neu.f64	%p6593, %fd8135, 0d4000000000000000;
	selp.f64	%fd10118, 0dFFF8000000000000, %fd10118, %p6593;

BB6_6395:
	@%p6413 bra 	BB6_6396;

	setp.gtu.f64	%p6597, %fd4172, 0d7FF0000000000000;
	mov.f64 	%fd10119, %fd18;
	@%p6597 bra 	BB6_6405;

	and.b32  	%r9684, %r231, 2147483647;
	setp.ne.s32	%p6598, %r9684, 2146435072;
	@%p6598 bra 	BB6_6400;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9685, %temp}, %fd7973;
	}
	setp.eq.s32	%p6599, %r9685, 0;
	@%p6599 bra 	BB6_6404;
	bra.uni 	BB6_6400;

BB6_6404:
	setp.eq.f64	%p6602, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6603, %fd4172, 0d3FF0000000000000;
	selp.b32	%r9694, 2146435072, 0, %p6603;
	xor.b32  	%r9695, %r9694, 2146435072;
	setp.lt.s32	%p6604, %r231, 0;
	selp.b32	%r9696, %r9695, %r9694, %p6604;
	selp.b32	%r9697, 1072693248, %r9696, %p6602;
	mov.u32 	%r9698, 0;
	mov.b64 	%fd10119, {%r9698, %r9697};
	bra.uni 	BB6_6405;

BB6_657:
	mov.f64 	%fd9029, %fd9028;

BB6_666:
	selp.f64	%fd578, 0d3FF0000000000000, %fd9029, %p726;
	fma.rn.f64 	%fd5190, %fd578, 0d40A338C000000000, %fd17;
	fma.rn.f64 	%fd579, %fd569, 0dC09DE68000000000, %fd5190;
	@!%p31 bra 	BB6_668;
	bra.uni 	BB6_667;

BB6_667:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1343}, %fd9031;
	}
	xor.b32  	%r1344, %r1343, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1345, %temp}, %fd9031;
	}
	mov.b64 	%fd9031, {%r1345, %r1344};

BB6_668:
	@%p712 bra 	BB6_671;
	bra.uni 	BB6_669;

BB6_671:
	selp.b32	%r1346, %r62, 0, %p744;
	or.b32  	%r1347, %r1346, 2146435072;
	setp.lt.s32	%p931, %r67, 0;
	selp.b32	%r1348, %r1347, %r1346, %p931;
	mov.u32 	%r1349, 0;
	mov.b64 	%fd9031, {%r1349, %r1348};
	bra.uni 	BB6_672;

BB6_6396:
	mov.f64 	%fd10119, %fd10118;

BB6_6405:
	selp.f64	%fd4316, 0d3FF0000000000000, %fd10119, %p6405;
	fma.rn.f64 	%fd8137, %fd4316, 0d40A338C000000000, %fd17;
	fma.rn.f64 	%fd4317, %fd4307, 0dC09DE68000000000, %fd8137;
	@!%p196 bra 	BB6_6407;
	bra.uni 	BB6_6406;

BB6_6406:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9699}, %fd10121;
	}
	xor.b32  	%r9700, %r9699, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9701, %temp}, %fd10121;
	}
	mov.b64 	%fd10121, {%r9701, %r9700};

BB6_6407:
	@%p6391 bra 	BB6_6410;
	bra.uni 	BB6_6408;

BB6_6410:
	selp.b32	%r9702, %r248, 0, %p6423;
	or.b32  	%r9703, %r9702, 2146435072;
	setp.lt.s32	%p6610, %r252, 0;
	selp.b32	%r9704, %r9703, %r9702, %p6610;
	mov.u32 	%r9705, 0;
	mov.b64 	%fd10121, {%r9705, %r9704};
	bra.uni 	BB6_6411;

BB6_669:
	setp.gt.s32	%p928, %r62, -1;
	@%p928 bra 	BB6_672;

	cvt.rzi.f64.f64	%fd5192, %fd5114;
	setp.neu.f64	%p929, %fd5192, 0d4010000000000000;
	selp.f64	%fd9031, 0dFFF8000000000000, %fd9031, %p929;

BB6_672:
	@%p751 bra 	BB6_673;

	setp.gtu.f64	%p933, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd9032, %fd19;
	@%p933 bra 	BB6_682;

	and.b32  	%r1350, %r67, 2147483647;
	setp.ne.s32	%p934, %r1350, 2146435072;
	@%p934 bra 	BB6_677;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1351, %temp}, %fd5114;
	}
	setp.eq.s32	%p935, %r1351, 0;
	@%p935 bra 	BB6_681;
	bra.uni 	BB6_677;

BB6_681:
	setp.eq.f64	%p938, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p939, %fd434, 0d3FF0000000000000;
	selp.b32	%r1360, 2146435072, 0, %p939;
	xor.b32  	%r1361, %r1360, 2146435072;
	setp.lt.s32	%p940, %r67, 0;
	selp.b32	%r1362, %r1361, %r1360, %p940;
	selp.b32	%r1363, 1072693248, %r1362, %p938;
	mov.u32 	%r1364, 0;
	mov.b64 	%fd9032, {%r1364, %r1363};
	bra.uni 	BB6_682;

BB6_6408:
	setp.gt.s32	%p6607, %r248, -1;
	@%p6607 bra 	BB6_6411;

	cvt.rzi.f64.f64	%fd8139, %fd8061;
	setp.neu.f64	%p6608, %fd8139, 0d4010000000000000;
	selp.f64	%fd10121, 0dFFF8000000000000, %fd10121, %p6608;

BB6_6411:
	@%p6430 bra 	BB6_6412;

	setp.gtu.f64	%p6612, %fd4172, 0d7FF0000000000000;
	mov.f64 	%fd10122, %fd19;
	@%p6612 bra 	BB6_6421;

	and.b32  	%r9706, %r252, 2147483647;
	setp.ne.s32	%p6613, %r9706, 2146435072;
	@%p6613 bra 	BB6_6416;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9707, %temp}, %fd8061;
	}
	setp.eq.s32	%p6614, %r9707, 0;
	@%p6614 bra 	BB6_6420;
	bra.uni 	BB6_6416;

BB6_6420:
	setp.eq.f64	%p6617, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6618, %fd4172, 0d3FF0000000000000;
	selp.b32	%r9716, 2146435072, 0, %p6618;
	xor.b32  	%r9717, %r9716, 2146435072;
	setp.lt.s32	%p6619, %r252, 0;
	selp.b32	%r9718, %r9717, %r9716, %p6619;
	selp.b32	%r9719, 1072693248, %r9718, %p6617;
	mov.u32 	%r9720, 0;
	mov.b64 	%fd10122, {%r9720, %r9719};
	bra.uni 	BB6_6421;

BB6_673:
	mov.f64 	%fd9032, %fd9031;

BB6_682:
	selp.f64	%fd588, 0d3FF0000000000000, %fd9032, %p726;
	fma.rn.f64 	%fd589, %fd588, 0d4081160000000000, %fd579;
	abs.f64 	%fd590, %fd432;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5109;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9034, [retval0+0];
	
	//{
	}// Callseq End 41
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd432;
	}
	setp.lt.s32	%p942, %r75, 0;
	and.pred  	%p40, %p942, %p727;
	@!%p40 bra 	BB6_684;
	bra.uni 	BB6_683;

BB6_683:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1365}, %fd9034;
	}
	xor.b32  	%r1366, %r1365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1367, %temp}, %fd9034;
	}
	mov.b64 	%fd9034, {%r1367, %r1366};

BB6_684:
	setp.eq.f64	%p944, %fd432, 0d0000000000000000;
	@%p944 bra 	BB6_687;
	bra.uni 	BB6_685;

BB6_687:
	selp.b32	%r1368, %r75, 0, %p727;
	or.b32  	%r1369, %r1368, 2146435072;
	setp.lt.s32	%p948, %r65, 0;
	selp.b32	%r1370, %r1369, %r1368, %p948;
	mov.u32 	%r1371, 0;
	mov.b64 	%fd9034, {%r1371, %r1370};
	bra.uni 	BB6_688;

BB6_6412:
	mov.f64 	%fd10122, %fd10121;

BB6_6421:
	selp.f64	%fd4326, 0d3FF0000000000000, %fd10122, %p6405;
	fma.rn.f64 	%fd4327, %fd4326, 0d4081160000000000, %fd4317;
	abs.f64 	%fd4328, %fd4170;
	// Callseq Start 200
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10124, [retval0+0];
	
	//{
	}// Callseq End 200
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r260}, %fd4170;
	}
	setp.lt.s32	%p6621, %r260, 0;
	and.pred  	%p205, %p6621, %p6162;
	@!%p205 bra 	BB6_6423;
	bra.uni 	BB6_6422;

BB6_6422:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9721}, %fd10124;
	}
	xor.b32  	%r9722, %r9721, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9723, %temp}, %fd10124;
	}
	mov.b64 	%fd10124, {%r9723, %r9722};

BB6_6423:
	setp.eq.f64	%p6623, %fd4170, 0d0000000000000000;
	@%p6623 bra 	BB6_6426;
	bra.uni 	BB6_6424;

BB6_6426:
	selp.b32	%r9724, %r260, 0, %p6162;
	or.b32  	%r9725, %r9724, 2146435072;
	setp.lt.s32	%p6627, %r231, 0;
	selp.b32	%r9726, %r9725, %r9724, %p6627;
	mov.u32 	%r9727, 0;
	mov.b64 	%fd10124, {%r9727, %r9726};
	bra.uni 	BB6_6427;

BB6_685:
	setp.gt.s32	%p945, %r75, -1;
	@%p945 bra 	BB6_688;

	cvt.rzi.f64.f64	%fd5196, %fd5109;
	setp.neu.f64	%p946, %fd5196, 0d4000000000000000;
	selp.f64	%fd9034, 0dFFF8000000000000, %fd9034, %p946;

BB6_688:
	add.f64 	%fd9035, %fd432, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1372}, %fd9035;
	}
	and.b32  	%r1373, %r1372, 2146435072;
	setp.ne.s32	%p949, %r1373, 2146435072;
	@%p949 bra 	BB6_689;

	setp.gtu.f64	%p950, %fd590, 0d7FF0000000000000;
	@%p950 bra 	BB6_698;

	and.b32  	%r1374, %r65, 2147483647;
	setp.ne.s32	%p951, %r1374, 2146435072;
	@%p951 bra 	BB6_693;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1375, %temp}, %fd5109;
	}
	setp.eq.s32	%p952, %r1375, 0;
	@%p952 bra 	BB6_697;
	bra.uni 	BB6_693;

BB6_697:
	setp.gt.f64	%p955, %fd590, 0d3FF0000000000000;
	selp.b32	%r1384, 2146435072, 0, %p955;
	xor.b32  	%r1385, %r1384, 2146435072;
	setp.lt.s32	%p956, %r65, 0;
	selp.b32	%r1386, %r1385, %r1384, %p956;
	setp.eq.f64	%p957, %fd432, 0dBFF0000000000000;
	selp.b32	%r1387, 1072693248, %r1386, %p957;
	mov.u32 	%r1388, 0;
	mov.b64 	%fd9035, {%r1388, %r1387};
	bra.uni 	BB6_698;

BB6_6424:
	setp.gt.s32	%p6624, %r260, -1;
	@%p6624 bra 	BB6_6427;

	cvt.rzi.f64.f64	%fd8143, %fd7973;
	setp.neu.f64	%p6625, %fd8143, 0d4000000000000000;
	selp.f64	%fd10124, 0dFFF8000000000000, %fd10124, %p6625;

BB6_6427:
	add.f64 	%fd10125, %fd4170, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9728}, %fd10125;
	}
	and.b32  	%r9729, %r9728, 2146435072;
	setp.ne.s32	%p6628, %r9729, 2146435072;
	@%p6628 bra 	BB6_6428;

	setp.gtu.f64	%p6629, %fd4328, 0d7FF0000000000000;
	@%p6629 bra 	BB6_6437;

	and.b32  	%r9730, %r231, 2147483647;
	setp.ne.s32	%p6630, %r9730, 2146435072;
	@%p6630 bra 	BB6_6432;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9731, %temp}, %fd7973;
	}
	setp.eq.s32	%p6631, %r9731, 0;
	@%p6631 bra 	BB6_6436;
	bra.uni 	BB6_6432;

BB6_6436:
	setp.gt.f64	%p6634, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9740, 2146435072, 0, %p6634;
	xor.b32  	%r9741, %r9740, 2146435072;
	setp.lt.s32	%p6635, %r231, 0;
	selp.b32	%r9742, %r9741, %r9740, %p6635;
	setp.eq.f64	%p6636, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9743, 1072693248, %r9742, %p6636;
	mov.u32 	%r9744, 0;
	mov.b64 	%fd10125, {%r9744, %r9743};
	bra.uni 	BB6_6437;

BB6_689:
	mov.f64 	%fd9035, %fd9034;

BB6_698:
	setp.eq.f64	%p958, %fd432, 0d3FF0000000000000;
	selp.f64	%fd5198, 0d3FF0000000000000, %fd9035, %p958;
	mul.f64 	%fd5199, %fd569, %fd589;
	mul.f64 	%fd601, %fd5199, %fd5198;
	fma.rn.f64 	%fd5201, %fd578, 0d40C806F000000000, %fd5124;
	fma.rn.f64 	%fd5202, %fd569, 0dC0C66CE000000000, %fd5201;
	fma.rn.f64 	%fd602, %fd588, 0d40ADE68000000000, %fd5202;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5105;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9037, [retval0+0];
	
	//{
	}// Callseq End 42
	and.pred  	%p41, %p942, %p710;
	@!%p41 bra 	BB6_700;
	bra.uni 	BB6_699;

BB6_699:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1389}, %fd9037;
	}
	xor.b32  	%r1390, %r1389, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1391, %temp}, %fd9037;
	}
	mov.b64 	%fd9037, {%r1391, %r1390};

BB6_700:
	@%p944 bra 	BB6_703;
	bra.uni 	BB6_701;

BB6_703:
	selp.b32	%r1392, %r75, 0, %p710;
	or.b32  	%r1393, %r1392, 2146435072;
	setp.lt.s32	%p965, %r63, 0;
	selp.b32	%r1394, %r1393, %r1392, %p965;
	mov.u32 	%r1395, 0;
	mov.b64 	%fd9037, {%r1395, %r1394};
	bra.uni 	BB6_704;

BB6_6428:
	mov.f64 	%fd10125, %fd10124;

BB6_6437:
	setp.eq.f64	%p6637, %fd4170, 0d3FF0000000000000;
	selp.f64	%fd8145, 0d3FF0000000000000, %fd10125, %p6637;
	mul.f64 	%fd8146, %fd4307, %fd4327;
	mul.f64 	%fd4339, %fd8146, %fd8145;
	fma.rn.f64 	%fd8148, %fd4316, 0d40C806F000000000, %fd8071;
	fma.rn.f64 	%fd8149, %fd4307, 0dC0C66CE000000000, %fd8148;
	fma.rn.f64 	%fd4340, %fd4326, 0d40ADE68000000000, %fd8149;
	// Callseq Start 201
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8052;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10127, [retval0+0];
	
	//{
	}// Callseq End 201
	and.pred  	%p206, %p6621, %p6389;
	@!%p206 bra 	BB6_6439;
	bra.uni 	BB6_6438;

BB6_6438:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9745}, %fd10127;
	}
	xor.b32  	%r9746, %r9745, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9747, %temp}, %fd10127;
	}
	mov.b64 	%fd10127, {%r9747, %r9746};

BB6_6439:
	@%p6623 bra 	BB6_6442;
	bra.uni 	BB6_6440;

BB6_6442:
	selp.b32	%r9748, %r260, 0, %p6389;
	or.b32  	%r9749, %r9748, 2146435072;
	setp.lt.s32	%p6644, %r249, 0;
	selp.b32	%r9750, %r9749, %r9748, %p6644;
	mov.u32 	%r9751, 0;
	mov.b64 	%fd10127, {%r9751, %r9750};
	bra.uni 	BB6_6443;

BB6_701:
	setp.gt.s32	%p962, %r75, -1;
	@%p962 bra 	BB6_704;

	cvt.rzi.f64.f64	%fd5205, %fd5105;
	setp.neu.f64	%p963, %fd5205, 0d4008000000000000;
	selp.f64	%fd9037, 0dFFF8000000000000, %fd9037, %p963;

BB6_704:
	add.f64 	%fd9038, %fd432, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1396}, %fd9038;
	}
	and.b32  	%r1397, %r1396, 2146435072;
	setp.ne.s32	%p966, %r1397, 2146435072;
	@%p966 bra 	BB6_705;

	setp.gtu.f64	%p967, %fd590, 0d7FF0000000000000;
	@%p967 bra 	BB6_714;

	and.b32  	%r1398, %r63, 2147483647;
	setp.ne.s32	%p968, %r1398, 2146435072;
	@%p968 bra 	BB6_709;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1399, %temp}, %fd5105;
	}
	setp.eq.s32	%p969, %r1399, 0;
	@%p969 bra 	BB6_713;
	bra.uni 	BB6_709;

BB6_713:
	setp.gt.f64	%p972, %fd590, 0d3FF0000000000000;
	selp.b32	%r1408, 2146435072, 0, %p972;
	xor.b32  	%r1409, %r1408, 2146435072;
	setp.lt.s32	%p973, %r63, 0;
	selp.b32	%r1410, %r1409, %r1408, %p973;
	setp.eq.f64	%p974, %fd432, 0dBFF0000000000000;
	selp.b32	%r1411, 1072693248, %r1410, %p974;
	mov.u32 	%r1412, 0;
	mov.b64 	%fd9038, {%r1412, %r1411};
	bra.uni 	BB6_714;

BB6_6440:
	setp.gt.s32	%p6641, %r260, -1;
	@%p6641 bra 	BB6_6443;

	cvt.rzi.f64.f64	%fd8152, %fd8052;
	setp.neu.f64	%p6642, %fd8152, 0d4008000000000000;
	selp.f64	%fd10127, 0dFFF8000000000000, %fd10127, %p6642;

BB6_6443:
	add.f64 	%fd10128, %fd4170, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9752}, %fd10128;
	}
	and.b32  	%r9753, %r9752, 2146435072;
	setp.ne.s32	%p6645, %r9753, 2146435072;
	@%p6645 bra 	BB6_6444;

	setp.gtu.f64	%p6646, %fd4328, 0d7FF0000000000000;
	@%p6646 bra 	BB6_6453;

	and.b32  	%r9754, %r249, 2147483647;
	setp.ne.s32	%p6647, %r9754, 2146435072;
	@%p6647 bra 	BB6_6448;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9755, %temp}, %fd8052;
	}
	setp.eq.s32	%p6648, %r9755, 0;
	@%p6648 bra 	BB6_6452;
	bra.uni 	BB6_6448;

BB6_6452:
	setp.gt.f64	%p6651, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9764, 2146435072, 0, %p6651;
	xor.b32  	%r9765, %r9764, 2146435072;
	setp.lt.s32	%p6652, %r249, 0;
	selp.b32	%r9766, %r9765, %r9764, %p6652;
	setp.eq.f64	%p6653, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9767, 1072693248, %r9766, %p6653;
	mov.u32 	%r9768, 0;
	mov.b64 	%fd10128, {%r9768, %r9767};
	bra.uni 	BB6_6453;

BB6_705:
	mov.f64 	%fd9038, %fd9037;

BB6_714:
	selp.f64	%fd5207, 0d3FF0000000000000, %fd9038, %p958;
	mul.f64 	%fd5208, %fd578, %fd602;
	mul.f64 	%fd5209, %fd5208, %fd5207;
	div.rn.f64 	%fd5210, %fd5209, 0dC008000000000000;
	fma.rn.f64 	%fd613, %fd601, 0d3FE0000000000000, %fd5210;
	mul.f64 	%fd614, %fd578, 0d40D806F000000000;
	add.f64 	%fd5211, %fd21, %fd614;
	fma.rn.f64 	%fd5212, %fd569, 0dC0DC081800000000, %fd5211;
	fma.rn.f64 	%fd5213, %fd588, 0d40C66CE000000000, %fd5212;
	mul.f64 	%fd615, %fd7, %fd5213;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5114;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9040, [retval0+0];
	
	//{
	}// Callseq End 43
	and.pred  	%p42, %p942, %p744;
	@!%p42 bra 	BB6_716;
	bra.uni 	BB6_715;

BB6_715:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1413}, %fd9040;
	}
	xor.b32  	%r1414, %r1413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1415, %temp}, %fd9040;
	}
	mov.b64 	%fd9040, {%r1415, %r1414};

BB6_716:
	@%p944 bra 	BB6_719;
	bra.uni 	BB6_717;

BB6_719:
	selp.b32	%r1416, %r75, 0, %p744;
	or.b32  	%r1417, %r1416, 2146435072;
	setp.lt.s32	%p982, %r67, 0;
	selp.b32	%r1418, %r1417, %r1416, %p982;
	mov.u32 	%r1419, 0;
	mov.b64 	%fd9040, {%r1419, %r1418};
	bra.uni 	BB6_720;

BB6_6444:
	mov.f64 	%fd10128, %fd10127;

BB6_6453:
	selp.f64	%fd8154, 0d3FF0000000000000, %fd10128, %p6637;
	mul.f64 	%fd8155, %fd4316, %fd4340;
	mul.f64 	%fd8156, %fd8155, %fd8154;
	div.rn.f64 	%fd8157, %fd8156, 0dC008000000000000;
	fma.rn.f64 	%fd4351, %fd4339, 0d3FE0000000000000, %fd8157;
	mul.f64 	%fd4352, %fd4316, 0d40D806F000000000;
	add.f64 	%fd8158, %fd21, %fd4352;
	fma.rn.f64 	%fd8159, %fd4307, 0dC0DC081800000000, %fd8158;
	fma.rn.f64 	%fd8160, %fd4326, 0d40C66CE000000000, %fd8159;
	mul.f64 	%fd4353, %fd7, %fd8160;
	// Callseq Start 202
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8061;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10130, [retval0+0];
	
	//{
	}// Callseq End 202
	and.pred  	%p207, %p6621, %p6423;
	@!%p207 bra 	BB6_6455;
	bra.uni 	BB6_6454;

BB6_6454:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9769}, %fd10130;
	}
	xor.b32  	%r9770, %r9769, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9771, %temp}, %fd10130;
	}
	mov.b64 	%fd10130, {%r9771, %r9770};

BB6_6455:
	@%p6623 bra 	BB6_6458;
	bra.uni 	BB6_6456;

BB6_6458:
	selp.b32	%r9772, %r260, 0, %p6423;
	or.b32  	%r9773, %r9772, 2146435072;
	setp.lt.s32	%p6661, %r252, 0;
	selp.b32	%r9774, %r9773, %r9772, %p6661;
	mov.u32 	%r9775, 0;
	mov.b64 	%fd10130, {%r9775, %r9774};
	bra.uni 	BB6_6459;

BB6_717:
	setp.gt.s32	%p979, %r75, -1;
	@%p979 bra 	BB6_720;

	cvt.rzi.f64.f64	%fd5216, %fd5114;
	setp.neu.f64	%p980, %fd5216, 0d4010000000000000;
	selp.f64	%fd9040, 0dFFF8000000000000, %fd9040, %p980;

BB6_720:
	add.f64 	%fd9041, %fd432, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1420}, %fd9041;
	}
	and.b32  	%r1421, %r1420, 2146435072;
	setp.ne.s32	%p983, %r1421, 2146435072;
	@%p983 bra 	BB6_721;

	setp.gtu.f64	%p984, %fd590, 0d7FF0000000000000;
	@%p984 bra 	BB6_730;

	and.b32  	%r1422, %r67, 2147483647;
	setp.ne.s32	%p985, %r1422, 2146435072;
	@%p985 bra 	BB6_725;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1423, %temp}, %fd5114;
	}
	setp.eq.s32	%p986, %r1423, 0;
	@%p986 bra 	BB6_729;
	bra.uni 	BB6_725;

BB6_729:
	setp.gt.f64	%p989, %fd590, 0d3FF0000000000000;
	selp.b32	%r1432, 2146435072, 0, %p989;
	xor.b32  	%r1433, %r1432, 2146435072;
	setp.lt.s32	%p990, %r67, 0;
	selp.b32	%r1434, %r1433, %r1432, %p990;
	setp.eq.f64	%p991, %fd432, 0dBFF0000000000000;
	selp.b32	%r1435, 1072693248, %r1434, %p991;
	mov.u32 	%r1436, 0;
	mov.b64 	%fd9041, {%r1436, %r1435};
	bra.uni 	BB6_730;

BB6_6456:
	setp.gt.s32	%p6658, %r260, -1;
	@%p6658 bra 	BB6_6459;

	cvt.rzi.f64.f64	%fd8163, %fd8061;
	setp.neu.f64	%p6659, %fd8163, 0d4010000000000000;
	selp.f64	%fd10130, 0dFFF8000000000000, %fd10130, %p6659;

BB6_6459:
	add.f64 	%fd10131, %fd4170, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9776}, %fd10131;
	}
	and.b32  	%r9777, %r9776, 2146435072;
	setp.ne.s32	%p6662, %r9777, 2146435072;
	@%p6662 bra 	BB6_6460;

	setp.gtu.f64	%p6663, %fd4328, 0d7FF0000000000000;
	@%p6663 bra 	BB6_6469;

	and.b32  	%r9778, %r252, 2147483647;
	setp.ne.s32	%p6664, %r9778, 2146435072;
	@%p6664 bra 	BB6_6464;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9779, %temp}, %fd8061;
	}
	setp.eq.s32	%p6665, %r9779, 0;
	@%p6665 bra 	BB6_6468;
	bra.uni 	BB6_6464;

BB6_6468:
	setp.gt.f64	%p6668, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9788, 2146435072, 0, %p6668;
	xor.b32  	%r9789, %r9788, 2146435072;
	setp.lt.s32	%p6669, %r252, 0;
	selp.b32	%r9790, %r9789, %r9788, %p6669;
	setp.eq.f64	%p6670, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9791, 1072693248, %r9790, %p6670;
	mov.u32 	%r9792, 0;
	mov.b64 	%fd10131, {%r9792, %r9791};
	bra.uni 	BB6_6469;

BB6_721:
	mov.f64 	%fd9041, %fd9040;

BB6_730:
	selp.f64	%fd5218, 0d3FF0000000000000, %fd9041, %p958;
	mul.f64 	%fd5219, %fd615, %fd5218;
	fma.rn.f64 	%fd626, %fd5219, 0d3FD0000000000000, %fd613;
	sub.f64 	%fd5222, %fd5145, %fd614;
	fma.rn.f64 	%fd5223, %fd569, 0d40E2B01000000000, %fd5222;
	fma.rn.f64 	%fd627, %fd588, 0dC0D2B01000000000, %fd5223;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5148;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9043, [retval0+0];
	
	//{
	}// Callseq End 44
	and.pred  	%p43, %p942, %p812;
	@!%p43 bra 	BB6_732;
	bra.uni 	BB6_731;

BB6_731:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1437}, %fd9043;
	}
	xor.b32  	%r1438, %r1437, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1439, %temp}, %fd9043;
	}
	mov.b64 	%fd9043, {%r1439, %r1438};

BB6_732:
	@%p944 bra 	BB6_735;
	bra.uni 	BB6_733;

BB6_735:
	selp.b32	%r1440, %r75, 0, %p812;
	or.b32  	%r1441, %r1440, 2146435072;
	setp.lt.s32	%p999, %r70, 0;
	selp.b32	%r1442, %r1441, %r1440, %p999;
	mov.u32 	%r1443, 0;
	mov.b64 	%fd9043, {%r1443, %r1442};
	bra.uni 	BB6_736;

BB6_6460:
	mov.f64 	%fd10131, %fd10130;

BB6_6469:
	selp.f64	%fd8165, 0d3FF0000000000000, %fd10131, %p6637;
	mul.f64 	%fd8166, %fd4353, %fd8165;
	fma.rn.f64 	%fd4364, %fd8166, 0d3FD0000000000000, %fd4351;
	sub.f64 	%fd8169, %fd8092, %fd4352;
	fma.rn.f64 	%fd8170, %fd4307, 0d40E2B01000000000, %fd8169;
	fma.rn.f64 	%fd4365, %fd4326, 0dC0D2B01000000000, %fd8170;
	// Callseq Start 203
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8095;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10133, [retval0+0];
	
	//{
	}// Callseq End 203
	and.pred  	%p208, %p6621, %p6491;
	@!%p208 bra 	BB6_6471;
	bra.uni 	BB6_6470;

BB6_6470:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9793}, %fd10133;
	}
	xor.b32  	%r9794, %r9793, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9795, %temp}, %fd10133;
	}
	mov.b64 	%fd10133, {%r9795, %r9794};

BB6_6471:
	@%p6623 bra 	BB6_6474;
	bra.uni 	BB6_6472;

BB6_6474:
	selp.b32	%r9796, %r260, 0, %p6491;
	or.b32  	%r9797, %r9796, 2146435072;
	setp.lt.s32	%p6678, %r255, 0;
	selp.b32	%r9798, %r9797, %r9796, %p6678;
	mov.u32 	%r9799, 0;
	mov.b64 	%fd10133, {%r9799, %r9798};
	bra.uni 	BB6_6475;

BB6_733:
	setp.gt.s32	%p996, %r75, -1;
	@%p996 bra 	BB6_736;

	cvt.rzi.f64.f64	%fd5226, %fd5148;
	setp.neu.f64	%p997, %fd5226, 0d4014000000000000;
	selp.f64	%fd9043, 0dFFF8000000000000, %fd9043, %p997;

BB6_736:
	add.f64 	%fd9044, %fd432, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1444}, %fd9044;
	}
	and.b32  	%r1445, %r1444, 2146435072;
	setp.ne.s32	%p1000, %r1445, 2146435072;
	@%p1000 bra 	BB6_737;

	setp.gtu.f64	%p1001, %fd590, 0d7FF0000000000000;
	@%p1001 bra 	BB6_746;

	and.b32  	%r1446, %r70, 2147483647;
	setp.ne.s32	%p1002, %r1446, 2146435072;
	@%p1002 bra 	BB6_741;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1447, %temp}, %fd5148;
	}
	setp.eq.s32	%p1003, %r1447, 0;
	@%p1003 bra 	BB6_745;
	bra.uni 	BB6_741;

BB6_745:
	setp.gt.f64	%p1006, %fd590, 0d3FF0000000000000;
	selp.b32	%r1456, 2146435072, 0, %p1006;
	xor.b32  	%r1457, %r1456, 2146435072;
	setp.lt.s32	%p1007, %r70, 0;
	selp.b32	%r1458, %r1457, %r1456, %p1007;
	setp.eq.f64	%p1008, %fd432, 0dBFF0000000000000;
	selp.b32	%r1459, 1072693248, %r1458, %p1008;
	mov.u32 	%r1460, 0;
	mov.b64 	%fd9044, {%r1460, %r1459};
	bra.uni 	BB6_746;

BB6_6472:
	setp.gt.s32	%p6675, %r260, -1;
	@%p6675 bra 	BB6_6475;

	cvt.rzi.f64.f64	%fd8173, %fd8095;
	setp.neu.f64	%p6676, %fd8173, 0d4014000000000000;
	selp.f64	%fd10133, 0dFFF8000000000000, %fd10133, %p6676;

BB6_6475:
	add.f64 	%fd10134, %fd4170, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9800}, %fd10134;
	}
	and.b32  	%r9801, %r9800, 2146435072;
	setp.ne.s32	%p6679, %r9801, 2146435072;
	@%p6679 bra 	BB6_6476;

	setp.gtu.f64	%p6680, %fd4328, 0d7FF0000000000000;
	@%p6680 bra 	BB6_6485;

	and.b32  	%r9802, %r255, 2147483647;
	setp.ne.s32	%p6681, %r9802, 2146435072;
	@%p6681 bra 	BB6_6480;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9803, %temp}, %fd8095;
	}
	setp.eq.s32	%p6682, %r9803, 0;
	@%p6682 bra 	BB6_6484;
	bra.uni 	BB6_6480;

BB6_6484:
	setp.gt.f64	%p6685, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9812, 2146435072, 0, %p6685;
	xor.b32  	%r9813, %r9812, 2146435072;
	setp.lt.s32	%p6686, %r255, 0;
	selp.b32	%r9814, %r9813, %r9812, %p6686;
	setp.eq.f64	%p6687, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9815, 1072693248, %r9814, %p6687;
	mov.u32 	%r9816, 0;
	mov.b64 	%fd10134, {%r9816, %r9815};
	bra.uni 	BB6_6485;

BB6_737:
	mov.f64 	%fd9044, %fd9043;

BB6_746:
	selp.f64	%fd5228, 0d3FF0000000000000, %fd9044, %p958;
	mul.f64 	%fd5229, %fd627, %fd5228;
	div.rn.f64 	%fd5230, %fd5229, 0d4014000000000000;
	add.f64 	%fd638, %fd626, %fd5230;
	fma.rn.f64 	%fd5231, %fd578, 0dC0DC081800000000, %fd22;
	fma.rn.f64 	%fd639, %fd569, 0d40D2B01000000000, %fd5231;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5156;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9046, [retval0+0];
	
	//{
	}// Callseq End 45
	and.pred  	%p44, %p942, %p829;
	@!%p44 bra 	BB6_748;
	bra.uni 	BB6_747;

BB6_747:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1461}, %fd9046;
	}
	xor.b32  	%r1462, %r1461, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1463, %temp}, %fd9046;
	}
	mov.b64 	%fd9046, {%r1463, %r1462};

BB6_748:
	@%p944 bra 	BB6_751;
	bra.uni 	BB6_749;

BB6_751:
	selp.b32	%r1464, %r75, 0, %p829;
	or.b32  	%r1465, %r1464, 2146435072;
	setp.lt.s32	%p1016, %r71, 0;
	selp.b32	%r1466, %r1465, %r1464, %p1016;
	mov.u32 	%r1467, 0;
	mov.b64 	%fd9046, {%r1467, %r1466};
	bra.uni 	BB6_752;

BB6_6476:
	mov.f64 	%fd10134, %fd10133;

BB6_6485:
	selp.f64	%fd8175, 0d3FF0000000000000, %fd10134, %p6637;
	mul.f64 	%fd8176, %fd4365, %fd8175;
	div.rn.f64 	%fd8177, %fd8176, 0d4014000000000000;
	add.f64 	%fd4376, %fd4364, %fd8177;
	fma.rn.f64 	%fd8178, %fd4316, 0dC0DC081800000000, %fd22;
	fma.rn.f64 	%fd4377, %fd4307, 0d40D2B01000000000, %fd8178;
	// Callseq Start 204
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8103;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10136, [retval0+0];
	
	//{
	}// Callseq End 204
	and.pred  	%p209, %p6621, %p6508;
	@!%p209 bra 	BB6_6487;
	bra.uni 	BB6_6486;

BB6_6486:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9817}, %fd10136;
	}
	xor.b32  	%r9818, %r9817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9819, %temp}, %fd10136;
	}
	mov.b64 	%fd10136, {%r9819, %r9818};

BB6_6487:
	@%p6623 bra 	BB6_6490;
	bra.uni 	BB6_6488;

BB6_6490:
	selp.b32	%r9820, %r260, 0, %p6508;
	or.b32  	%r9821, %r9820, 2146435072;
	setp.lt.s32	%p6695, %r256, 0;
	selp.b32	%r9822, %r9821, %r9820, %p6695;
	mov.u32 	%r9823, 0;
	mov.b64 	%fd10136, {%r9823, %r9822};
	bra.uni 	BB6_6491;

BB6_749:
	setp.gt.s32	%p1013, %r75, -1;
	@%p1013 bra 	BB6_752;

	cvt.rzi.f64.f64	%fd5234, %fd5156;
	setp.neu.f64	%p1014, %fd5234, 0d4018000000000000;
	selp.f64	%fd9046, 0dFFF8000000000000, %fd9046, %p1014;

BB6_752:
	add.f64 	%fd9047, %fd432, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1468}, %fd9047;
	}
	and.b32  	%r1469, %r1468, 2146435072;
	setp.ne.s32	%p1017, %r1469, 2146435072;
	@%p1017 bra 	BB6_753;

	setp.gtu.f64	%p1018, %fd590, 0d7FF0000000000000;
	@%p1018 bra 	BB6_762;

	and.b32  	%r1470, %r71, 2147483647;
	setp.ne.s32	%p1019, %r1470, 2146435072;
	@%p1019 bra 	BB6_757;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1471, %temp}, %fd5156;
	}
	setp.eq.s32	%p1020, %r1471, 0;
	@%p1020 bra 	BB6_761;
	bra.uni 	BB6_757;

BB6_761:
	setp.gt.f64	%p1023, %fd590, 0d3FF0000000000000;
	selp.b32	%r1480, 2146435072, 0, %p1023;
	xor.b32  	%r1481, %r1480, 2146435072;
	setp.lt.s32	%p1024, %r71, 0;
	selp.b32	%r1482, %r1481, %r1480, %p1024;
	setp.eq.f64	%p1025, %fd432, 0dBFF0000000000000;
	selp.b32	%r1483, 1072693248, %r1482, %p1025;
	mov.u32 	%r1484, 0;
	mov.b64 	%fd9047, {%r1484, %r1483};
	bra.uni 	BB6_762;

BB6_6488:
	setp.gt.s32	%p6692, %r260, -1;
	@%p6692 bra 	BB6_6491;

	cvt.rzi.f64.f64	%fd8181, %fd8103;
	setp.neu.f64	%p6693, %fd8181, 0d4018000000000000;
	selp.f64	%fd10136, 0dFFF8000000000000, %fd10136, %p6693;

BB6_6491:
	add.f64 	%fd10137, %fd4170, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9824}, %fd10137;
	}
	and.b32  	%r9825, %r9824, 2146435072;
	setp.ne.s32	%p6696, %r9825, 2146435072;
	@%p6696 bra 	BB6_6492;

	setp.gtu.f64	%p6697, %fd4328, 0d7FF0000000000000;
	@%p6697 bra 	BB6_6501;

	and.b32  	%r9826, %r256, 2147483647;
	setp.ne.s32	%p6698, %r9826, 2146435072;
	@%p6698 bra 	BB6_6496;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9827, %temp}, %fd8103;
	}
	setp.eq.s32	%p6699, %r9827, 0;
	@%p6699 bra 	BB6_6500;
	bra.uni 	BB6_6496;

BB6_6500:
	setp.gt.f64	%p6702, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9836, 2146435072, 0, %p6702;
	xor.b32  	%r9837, %r9836, 2146435072;
	setp.lt.s32	%p6703, %r256, 0;
	selp.b32	%r9838, %r9837, %r9836, %p6703;
	setp.eq.f64	%p6704, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9839, 1072693248, %r9838, %p6704;
	mov.u32 	%r9840, 0;
	mov.b64 	%fd10137, {%r9840, %r9839};
	bra.uni 	BB6_6501;

BB6_753:
	mov.f64 	%fd9047, %fd9046;

BB6_762:
	selp.f64	%fd5236, 0d3FF0000000000000, %fd9047, %p958;
	mul.f64 	%fd5237, %fd639, %fd5236;
	div.rn.f64 	%fd5238, %fd5237, 0d4018000000000000;
	add.f64 	%fd650, %fd638, %fd5238;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5163;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9049, [retval0+0];
	
	//{
	}// Callseq End 46
	and.pred  	%p45, %p942, %p846;
	@!%p45 bra 	BB6_764;
	bra.uni 	BB6_763;

BB6_763:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1485}, %fd9049;
	}
	xor.b32  	%r1486, %r1485, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1487, %temp}, %fd9049;
	}
	mov.b64 	%fd9049, {%r1487, %r1486};

BB6_764:
	@%p944 bra 	BB6_767;
	bra.uni 	BB6_765;

BB6_767:
	selp.b32	%r1488, %r75, 0, %p846;
	or.b32  	%r1489, %r1488, 2146435072;
	setp.lt.s32	%p1033, %r72, 0;
	selp.b32	%r1490, %r1489, %r1488, %p1033;
	mov.u32 	%r1491, 0;
	mov.b64 	%fd9049, {%r1491, %r1490};
	bra.uni 	BB6_768;

BB6_6492:
	mov.f64 	%fd10137, %fd10136;

BB6_6501:
	selp.f64	%fd8183, 0d3FF0000000000000, %fd10137, %p6637;
	mul.f64 	%fd8184, %fd4377, %fd8183;
	div.rn.f64 	%fd8185, %fd8184, 0d4018000000000000;
	add.f64 	%fd4388, %fd4376, %fd8185;
	// Callseq Start 205
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8110;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10139, [retval0+0];
	
	//{
	}// Callseq End 205
	and.pred  	%p210, %p6621, %p6525;
	@!%p210 bra 	BB6_6503;
	bra.uni 	BB6_6502;

BB6_6502:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9841}, %fd10139;
	}
	xor.b32  	%r9842, %r9841, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9843, %temp}, %fd10139;
	}
	mov.b64 	%fd10139, {%r9843, %r9842};

BB6_6503:
	@%p6623 bra 	BB6_6506;
	bra.uni 	BB6_6504;

BB6_6506:
	selp.b32	%r9844, %r260, 0, %p6525;
	or.b32  	%r9845, %r9844, 2146435072;
	setp.lt.s32	%p6712, %r257, 0;
	selp.b32	%r9846, %r9845, %r9844, %p6712;
	mov.u32 	%r9847, 0;
	mov.b64 	%fd10139, {%r9847, %r9846};
	bra.uni 	BB6_6507;

BB6_765:
	setp.gt.s32	%p1030, %r75, -1;
	@%p1030 bra 	BB6_768;

	cvt.rzi.f64.f64	%fd5241, %fd5163;
	setp.neu.f64	%p1031, %fd5241, 0d401C000000000000;
	selp.f64	%fd9049, 0dFFF8000000000000, %fd9049, %p1031;

BB6_768:
	add.f64 	%fd9050, %fd432, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1492}, %fd9050;
	}
	and.b32  	%r1493, %r1492, 2146435072;
	setp.ne.s32	%p1034, %r1493, 2146435072;
	@%p1034 bra 	BB6_769;

	setp.gtu.f64	%p1035, %fd590, 0d7FF0000000000000;
	@%p1035 bra 	BB6_778;

	and.b32  	%r1494, %r72, 2147483647;
	setp.ne.s32	%p1036, %r1494, 2146435072;
	@%p1036 bra 	BB6_773;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1495, %temp}, %fd5163;
	}
	setp.eq.s32	%p1037, %r1495, 0;
	@%p1037 bra 	BB6_777;
	bra.uni 	BB6_773;

BB6_777:
	setp.gt.f64	%p1040, %fd590, 0d3FF0000000000000;
	selp.b32	%r1504, 2146435072, 0, %p1040;
	xor.b32  	%r1505, %r1504, 2146435072;
	setp.lt.s32	%p1041, %r72, 0;
	selp.b32	%r1506, %r1505, %r1504, %p1041;
	setp.eq.f64	%p1042, %fd432, 0dBFF0000000000000;
	selp.b32	%r1507, 1072693248, %r1506, %p1042;
	mov.u32 	%r1508, 0;
	mov.b64 	%fd9050, {%r1508, %r1507};
	bra.uni 	BB6_778;

BB6_6504:
	setp.gt.s32	%p6709, %r260, -1;
	@%p6709 bra 	BB6_6507;

	cvt.rzi.f64.f64	%fd8188, %fd8110;
	setp.neu.f64	%p6710, %fd8188, 0d401C000000000000;
	selp.f64	%fd10139, 0dFFF8000000000000, %fd10139, %p6710;

BB6_6507:
	add.f64 	%fd10140, %fd4170, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9848}, %fd10140;
	}
	and.b32  	%r9849, %r9848, 2146435072;
	setp.ne.s32	%p6713, %r9849, 2146435072;
	@%p6713 bra 	BB6_6508;

	setp.gtu.f64	%p6714, %fd4328, 0d7FF0000000000000;
	@%p6714 bra 	BB6_6517;

	and.b32  	%r9850, %r257, 2147483647;
	setp.ne.s32	%p6715, %r9850, 2146435072;
	@%p6715 bra 	BB6_6512;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9851, %temp}, %fd8110;
	}
	setp.eq.s32	%p6716, %r9851, 0;
	@%p6716 bra 	BB6_6516;
	bra.uni 	BB6_6512;

BB6_6516:
	setp.gt.f64	%p6719, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9860, 2146435072, 0, %p6719;
	xor.b32  	%r9861, %r9860, 2146435072;
	setp.lt.s32	%p6720, %r257, 0;
	selp.b32	%r9862, %r9861, %r9860, %p6720;
	setp.eq.f64	%p6721, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9863, 1072693248, %r9862, %p6721;
	mov.u32 	%r9864, 0;
	mov.b64 	%fd10140, {%r9864, %r9863};
	bra.uni 	BB6_6517;

BB6_769:
	mov.f64 	%fd9050, %fd9049;

BB6_778:
	selp.f64	%fd5243, 0d3FF0000000000000, %fd9050, %p958;
	fma.rn.f64 	%fd5244, %fd578, 0dC0C66CE000000000, %fd23;
	mul.f64 	%fd5245, %fd5244, %fd5243;
	div.rn.f64 	%fd5246, %fd5245, 0d401C000000000000;
	add.f64 	%fd661, %fd650, %fd5246;
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9052, [retval0+0];
	
	//{
	}// Callseq End 47
	and.pred  	%p46, %p942, %p863;
	@!%p46 bra 	BB6_780;
	bra.uni 	BB6_779;

BB6_779:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1509}, %fd9052;
	}
	xor.b32  	%r1510, %r1509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1511, %temp}, %fd9052;
	}
	mov.b64 	%fd9052, {%r1511, %r1510};

BB6_780:
	@%p944 bra 	BB6_783;
	bra.uni 	BB6_781;

BB6_783:
	selp.b32	%r1512, %r75, 0, %p863;
	or.b32  	%r1513, %r1512, 2146435072;
	setp.lt.s32	%p1050, %r73, 0;
	selp.b32	%r1514, %r1513, %r1512, %p1050;
	mov.u32 	%r1515, 0;
	mov.b64 	%fd9052, {%r1515, %r1514};
	bra.uni 	BB6_784;

BB6_6508:
	mov.f64 	%fd10140, %fd10139;

BB6_6517:
	selp.f64	%fd8190, 0d3FF0000000000000, %fd10140, %p6637;
	fma.rn.f64 	%fd8191, %fd4316, 0dC0C66CE000000000, %fd23;
	mul.f64 	%fd8192, %fd8191, %fd8190;
	div.rn.f64 	%fd8193, %fd8192, 0d401C000000000000;
	add.f64 	%fd4399, %fd4388, %fd8193;
	// Callseq Start 206
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8118;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10142, [retval0+0];
	
	//{
	}// Callseq End 206
	and.pred  	%p211, %p6621, %p6542;
	@!%p211 bra 	BB6_6519;
	bra.uni 	BB6_6518;

BB6_6518:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9865}, %fd10142;
	}
	xor.b32  	%r9866, %r9865, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9867, %temp}, %fd10142;
	}
	mov.b64 	%fd10142, {%r9867, %r9866};

BB6_6519:
	@%p6623 bra 	BB6_6522;
	bra.uni 	BB6_6520;

BB6_6522:
	selp.b32	%r9868, %r260, 0, %p6542;
	or.b32  	%r9869, %r9868, 2146435072;
	setp.lt.s32	%p6729, %r258, 0;
	selp.b32	%r9870, %r9869, %r9868, %p6729;
	mov.u32 	%r9871, 0;
	mov.b64 	%fd10142, {%r9871, %r9870};
	bra.uni 	BB6_6523;

BB6_781:
	setp.gt.s32	%p1047, %r75, -1;
	@%p1047 bra 	BB6_784;

	cvt.rzi.f64.f64	%fd5249, %fd5171;
	setp.neu.f64	%p1048, %fd5249, 0d4020000000000000;
	selp.f64	%fd9052, 0dFFF8000000000000, %fd9052, %p1048;

BB6_784:
	add.f64 	%fd9053, %fd432, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1516}, %fd9053;
	}
	and.b32  	%r1517, %r1516, 2146435072;
	setp.ne.s32	%p1051, %r1517, 2146435072;
	@%p1051 bra 	BB6_785;

	setp.gtu.f64	%p1052, %fd590, 0d7FF0000000000000;
	@%p1052 bra 	BB6_794;

	and.b32  	%r1518, %r73, 2147483647;
	setp.ne.s32	%p1053, %r1518, 2146435072;
	@%p1053 bra 	BB6_789;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1519, %temp}, %fd5171;
	}
	setp.eq.s32	%p1054, %r1519, 0;
	@%p1054 bra 	BB6_793;
	bra.uni 	BB6_789;

BB6_793:
	setp.gt.f64	%p1057, %fd590, 0d3FF0000000000000;
	selp.b32	%r1528, 2146435072, 0, %p1057;
	xor.b32  	%r1529, %r1528, 2146435072;
	setp.lt.s32	%p1058, %r73, 0;
	selp.b32	%r1530, %r1529, %r1528, %p1058;
	setp.eq.f64	%p1059, %fd432, 0dBFF0000000000000;
	selp.b32	%r1531, 1072693248, %r1530, %p1059;
	mov.u32 	%r1532, 0;
	mov.b64 	%fd9053, {%r1532, %r1531};
	bra.uni 	BB6_794;

BB6_6520:
	setp.gt.s32	%p6726, %r260, -1;
	@%p6726 bra 	BB6_6523;

	cvt.rzi.f64.f64	%fd8196, %fd8118;
	setp.neu.f64	%p6727, %fd8196, 0d4020000000000000;
	selp.f64	%fd10142, 0dFFF8000000000000, %fd10142, %p6727;

BB6_6523:
	add.f64 	%fd10143, %fd4170, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9872}, %fd10143;
	}
	and.b32  	%r9873, %r9872, 2146435072;
	setp.ne.s32	%p6730, %r9873, 2146435072;
	@%p6730 bra 	BB6_6524;

	setp.gtu.f64	%p6731, %fd4328, 0d7FF0000000000000;
	@%p6731 bra 	BB6_6533;

	and.b32  	%r9874, %r258, 2147483647;
	setp.ne.s32	%p6732, %r9874, 2146435072;
	@%p6732 bra 	BB6_6528;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9875, %temp}, %fd8118;
	}
	setp.eq.s32	%p6733, %r9875, 0;
	@%p6733 bra 	BB6_6532;
	bra.uni 	BB6_6528;

BB6_6532:
	setp.gt.f64	%p6736, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9884, 2146435072, 0, %p6736;
	xor.b32  	%r9885, %r9884, 2146435072;
	setp.lt.s32	%p6737, %r258, 0;
	selp.b32	%r9886, %r9885, %r9884, %p6737;
	setp.eq.f64	%p6738, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9887, 1072693248, %r9886, %p6738;
	mov.u32 	%r9888, 0;
	mov.b64 	%fd10143, {%r9888, %r9887};
	bra.uni 	BB6_6533;

BB6_785:
	mov.f64 	%fd9053, %fd9052;

BB6_794:
	selp.f64	%fd5251, 0d3FF0000000000000, %fd9053, %p958;
	mul.f64 	%fd5252, %fd24, %fd5251;
	fma.rn.f64 	%fd672, %fd5252, 0d3FC0000000000000, %fd661;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5177;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9055, [retval0+0];
	
	//{
	}// Callseq End 48
	and.pred  	%p47, %p942, %p880;
	@!%p47 bra 	BB6_796;
	bra.uni 	BB6_795;

BB6_795:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1533}, %fd9055;
	}
	xor.b32  	%r1534, %r1533, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1535, %temp}, %fd9055;
	}
	mov.b64 	%fd9055, {%r1535, %r1534};

BB6_796:
	@%p944 bra 	BB6_799;
	bra.uni 	BB6_797;

BB6_799:
	selp.b32	%r1536, %r75, 0, %p880;
	or.b32  	%r1537, %r1536, 2146435072;
	setp.lt.s32	%p1067, %r74, 0;
	selp.b32	%r1538, %r1537, %r1536, %p1067;
	mov.u32 	%r1539, 0;
	mov.b64 	%fd9055, {%r1539, %r1538};
	bra.uni 	BB6_800;

BB6_6524:
	mov.f64 	%fd10143, %fd10142;

BB6_6533:
	selp.f64	%fd8198, 0d3FF0000000000000, %fd10143, %p6637;
	mul.f64 	%fd8199, %fd24, %fd8198;
	fma.rn.f64 	%fd4410, %fd8199, 0d3FC0000000000000, %fd4399;
	// Callseq Start 207
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4328;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8124;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10145, [retval0+0];
	
	//{
	}// Callseq End 207
	and.pred  	%p212, %p6621, %p6559;
	@!%p212 bra 	BB6_6535;
	bra.uni 	BB6_6534;

BB6_6534:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9889}, %fd10145;
	}
	xor.b32  	%r9890, %r9889, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9891, %temp}, %fd10145;
	}
	mov.b64 	%fd10145, {%r9891, %r9890};

BB6_6535:
	@%p6623 bra 	BB6_6538;
	bra.uni 	BB6_6536;

BB6_6538:
	selp.b32	%r9892, %r260, 0, %p6559;
	or.b32  	%r9893, %r9892, 2146435072;
	setp.lt.s32	%p6746, %r259, 0;
	selp.b32	%r9894, %r9893, %r9892, %p6746;
	mov.u32 	%r9895, 0;
	mov.b64 	%fd10145, {%r9895, %r9894};
	bra.uni 	BB6_6539;

BB6_797:
	setp.gt.s32	%p1064, %r75, -1;
	@%p1064 bra 	BB6_800;

	cvt.rzi.f64.f64	%fd5255, %fd5177;
	setp.neu.f64	%p1065, %fd5255, 0d4022000000000000;
	selp.f64	%fd9055, 0dFFF8000000000000, %fd9055, %p1065;

BB6_800:
	add.f64 	%fd9056, %fd432, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1540}, %fd9056;
	}
	and.b32  	%r1541, %r1540, 2146435072;
	setp.ne.s32	%p1068, %r1541, 2146435072;
	@%p1068 bra 	BB6_801;

	setp.gtu.f64	%p1069, %fd590, 0d7FF0000000000000;
	@%p1069 bra 	BB6_810;

	and.b32  	%r1542, %r74, 2147483647;
	setp.ne.s32	%p1070, %r1542, 2146435072;
	@%p1070 bra 	BB6_805;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1543, %temp}, %fd5177;
	}
	setp.eq.s32	%p1071, %r1543, 0;
	@%p1071 bra 	BB6_809;
	bra.uni 	BB6_805;

BB6_809:
	setp.gt.f64	%p1074, %fd590, 0d3FF0000000000000;
	selp.b32	%r1552, 2146435072, 0, %p1074;
	xor.b32  	%r1553, %r1552, 2146435072;
	setp.lt.s32	%p1075, %r74, 0;
	selp.b32	%r1554, %r1553, %r1552, %p1075;
	setp.eq.f64	%p1076, %fd432, 0dBFF0000000000000;
	selp.b32	%r1555, 1072693248, %r1554, %p1076;
	mov.u32 	%r1556, 0;
	mov.b64 	%fd9056, {%r1556, %r1555};
	bra.uni 	BB6_810;

BB6_6536:
	setp.gt.s32	%p6743, %r260, -1;
	@%p6743 bra 	BB6_6539;

	cvt.rzi.f64.f64	%fd8202, %fd8124;
	setp.neu.f64	%p6744, %fd8202, 0d4022000000000000;
	selp.f64	%fd10145, 0dFFF8000000000000, %fd10145, %p6744;

BB6_6539:
	add.f64 	%fd10146, %fd4170, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9896}, %fd10146;
	}
	and.b32  	%r9897, %r9896, 2146435072;
	setp.ne.s32	%p6747, %r9897, 2146435072;
	@%p6747 bra 	BB6_6540;

	setp.gtu.f64	%p6748, %fd4328, 0d7FF0000000000000;
	@%p6748 bra 	BB6_6549;

	and.b32  	%r9898, %r259, 2147483647;
	setp.ne.s32	%p6749, %r9898, 2146435072;
	@%p6749 bra 	BB6_6544;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9899, %temp}, %fd8124;
	}
	setp.eq.s32	%p6750, %r9899, 0;
	@%p6750 bra 	BB6_6548;
	bra.uni 	BB6_6544;

BB6_6548:
	setp.gt.f64	%p6753, %fd4328, 0d3FF0000000000000;
	selp.b32	%r9908, 2146435072, 0, %p6753;
	xor.b32  	%r9909, %r9908, 2146435072;
	setp.lt.s32	%p6754, %r259, 0;
	selp.b32	%r9910, %r9909, %r9908, %p6754;
	setp.eq.f64	%p6755, %fd4170, 0dBFF0000000000000;
	selp.b32	%r9911, 1072693248, %r9910, %p6755;
	mov.u32 	%r9912, 0;
	mov.b64 	%fd10146, {%r9912, %r9911};
	bra.uni 	BB6_6549;

BB6_801:
	mov.f64 	%fd9056, %fd9055;

BB6_810:
	mul.f64 	%fd5257, %fd9056, 0d4081160000000000;
	div.rn.f64 	%fd5258, %fd5257, 0d4022000000000000;
	selp.f64	%fd5259, 0d404E600000000000, %fd5258, %p958;
	sub.f64 	%fd5260, %fd672, %fd5259;
	sub.f64 	%fd9098, %fd560, %fd5260;

BB6_811:
	@!%p17 bra 	BB6_893;
	bra.uni 	BB6_812;

BB6_812:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd317;
	}
	mov.f64 	%fd5262, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd5262;
	}
	bfe.u32 	%r1557, %r77, 20, 11;
	add.s32 	%r1558, %r1557, -1012;
	mov.u64 	%rd202, 4611686018427387904;
	shl.b64 	%rd39, %rd202, %r1558;
	setp.eq.s64	%p1078, %rd39, -9223372036854775808;
	abs.f64 	%fd685, %fd317;
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd685;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5262;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9059, [retval0+0];
	
	//{
	}// Callseq End 49
	setp.lt.s32	%p1079, %r76, 0;
	and.pred  	%p48, %p1079, %p1078;
	@!%p48 bra 	BB6_814;
	bra.uni 	BB6_813;

BB6_813:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1559}, %fd9059;
	}
	xor.b32  	%r1560, %r1559, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1561, %temp}, %fd9059;
	}
	mov.b64 	%fd9059, {%r1561, %r1560};

BB6_814:
	setp.eq.f64	%p1080, %fd317, 0d0000000000000000;
	@%p1080 bra 	BB6_817;
	bra.uni 	BB6_815;

BB6_817:
	selp.b32	%r1562, %r76, 0, %p1078;
	or.b32  	%r1563, %r1562, 2146435072;
	setp.lt.s32	%p1084, %r77, 0;
	selp.b32	%r1564, %r1563, %r1562, %p1084;
	mov.u32 	%r1565, 0;
	mov.b64 	%fd9059, {%r1565, %r1564};
	bra.uni 	BB6_818;

BB6_6540:
	mov.f64 	%fd10146, %fd10145;

BB6_6549:
	mul.f64 	%fd8204, %fd10146, 0d4081160000000000;
	div.rn.f64 	%fd8205, %fd8204, 0d4022000000000000;
	selp.f64	%fd8206, 0d404E600000000000, %fd8205, %p6637;
	sub.f64 	%fd8207, %fd4410, %fd8206;
	sub.f64 	%fd10147, %fd4298, %fd8207;

BB6_6550:
	setp.eq.f64	%p6757, %fd4029, 0d3FF0000000000000;
	mov.f64 	%fd8208, 0d4008000000000000;
	div.rn.f64 	%fd8209, %fd8208, %fd10080;
	selp.f64	%fd8210, 0d4008000000000000, %fd8209, %p6757;
	fma.rn.f64 	%fd8211, %fd8210, %fd10147, %fd4158;
	mul.f64 	%fd4423, %fd25, %fd87;
	mul.f64 	%fd8212, %fd87, %fd4423;
	mul.f64 	%fd8213, %fd87, %fd8212;
	div.rn.f64 	%fd10237, %fd8211, %fd8213;
	@!%p185 bra 	BB6_6552;
	bra.uni 	BB6_6551;

BB6_6551:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9913}, %fd10149;
	}
	xor.b32  	%r9914, %r9913, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9915, %temp}, %fd10149;
	}
	mov.b64 	%fd10149, {%r9915, %r9914};

BB6_6552:
	@%p6268 bra 	BB6_6555;
	bra.uni 	BB6_6553;

BB6_6555:
	selp.b32	%r9916, %r238, 0, %p6162;
	or.b32  	%r9917, %r9916, 2146435072;
	setp.lt.s32	%p6762, %r231, 0;
	selp.b32	%r9918, %r9917, %r9916, %p6762;
	mov.u32 	%r9919, 0;
	mov.b64 	%fd10149, {%r9919, %r9918};
	bra.uni 	BB6_6556;

BB6_6553:
	setp.gt.s32	%p6759, %r238, -1;
	@%p6759 bra 	BB6_6556;

	cvt.rzi.f64.f64	%fd8215, %fd7973;
	setp.neu.f64	%p6760, %fd8215, 0d4000000000000000;
	selp.f64	%fd10149, 0dFFF8000000000000, %fd10149, %p6760;

BB6_6556:
	@%p6273 bra 	BB6_6557;

	setp.gtu.f64	%p6764, %fd4089, 0d7FF0000000000000;
	mov.f64 	%fd10150, %fd16;
	@%p6764 bra 	BB6_6566;

	and.b32  	%r9920, %r231, 2147483647;
	setp.ne.s32	%p6765, %r9920, 2146435072;
	@%p6765 bra 	BB6_6561;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9921, %temp}, %fd7973;
	}
	setp.eq.s32	%p6766, %r9921, 0;
	@%p6766 bra 	BB6_6565;
	bra.uni 	BB6_6561;

BB6_6565:
	setp.eq.f64	%p6769, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p6770, %fd4089, 0d3FF0000000000000;
	selp.b32	%r9930, 2146435072, 0, %p6770;
	xor.b32  	%r9931, %r9930, 2146435072;
	setp.lt.s32	%p6771, %r231, 0;
	selp.b32	%r9932, %r9931, %r9930, %p6771;
	selp.b32	%r9933, 1072693248, %r9932, %p6769;
	mov.u32 	%r9934, 0;
	mov.b64 	%fd10150, {%r9934, %r9933};
	bra.uni 	BB6_6566;

BB6_6557:
	mov.f64 	%fd10150, %fd10149;

BB6_6566:
	rcp.rn.f64 	%fd8218, %fd10150;
	selp.f64	%fd4433, 0d3FF0000000000000, %fd8218, %p6282;
	mov.f64 	%fd10166, 0d0000000000000000;
	@!%p186 bra 	BB6_6648;
	bra.uni 	BB6_6567;

BB6_6567:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r261}, %fd4101;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd8208;
	}
	bfe.u32 	%r9935, %r262, 20, 11;
	add.s32 	%r9936, %r9935, -1012;
	mov.u64 	%rd287, 4613937818241073152;
	shl.b64 	%rd123, %rd287, %r9936;
	setp.eq.s64	%p6773, %rd123, -9223372036854775808;
	abs.f64 	%fd4434, %fd4101;
	// Callseq Start 208
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8208;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10152, [retval0+0];
	
	//{
	}// Callseq End 208
	setp.lt.s32	%p6774, %r261, 0;
	and.pred  	%p213, %p6774, %p6773;
	@!%p213 bra 	BB6_6569;
	bra.uni 	BB6_6568;

BB6_6568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9937}, %fd10152;
	}
	xor.b32  	%r9938, %r9937, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9939, %temp}, %fd10152;
	}
	mov.b64 	%fd10152, {%r9939, %r9938};

BB6_6569:
	setp.eq.f64	%p6775, %fd4101, 0d0000000000000000;
	@%p6775 bra 	BB6_6572;
	bra.uni 	BB6_6570;

BB6_6572:
	selp.b32	%r9940, %r261, 0, %p6773;
	or.b32  	%r9941, %r9940, 2146435072;
	setp.lt.s32	%p6779, %r262, 0;
	selp.b32	%r9942, %r9941, %r9940, %p6779;
	mov.u32 	%r9943, 0;
	mov.b64 	%fd10152, {%r9943, %r9942};
	bra.uni 	BB6_6573;

BB6_815:
	setp.gt.s32	%p1081, %r76, -1;
	@%p1081 bra 	BB6_818;

	cvt.rzi.f64.f64	%fd5264, %fd5262;
	setp.neu.f64	%p1082, %fd5264, 0d4000000000000000;
	selp.f64	%fd9059, 0dFFF8000000000000, %fd9059, %p1082;

BB6_818:
	add.f64 	%fd9060, %fd317, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1566}, %fd9060;
	}
	and.b32  	%r1567, %r1566, 2146435072;
	setp.ne.s32	%p1085, %r1567, 2146435072;
	@%p1085 bra 	BB6_819;

	setp.gtu.f64	%p1086, %fd685, 0d7FF0000000000000;
	@%p1086 bra 	BB6_828;

	and.b32  	%r1568, %r77, 2147483647;
	setp.ne.s32	%p1087, %r1568, 2146435072;
	@%p1087 bra 	BB6_823;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1569, %temp}, %fd5262;
	}
	setp.eq.s32	%p1088, %r1569, 0;
	@%p1088 bra 	BB6_827;
	bra.uni 	BB6_823;

BB6_827:
	setp.gt.f64	%p1091, %fd685, 0d3FF0000000000000;
	selp.b32	%r1578, 2146435072, 0, %p1091;
	xor.b32  	%r1579, %r1578, 2146435072;
	setp.lt.s32	%p1092, %r77, 0;
	selp.b32	%r1580, %r1579, %r1578, %p1092;
	setp.eq.f64	%p1093, %fd317, 0dBFF0000000000000;
	selp.b32	%r1581, 1072693248, %r1580, %p1093;
	mov.u32 	%r1582, 0;
	mov.b64 	%fd9060, {%r1582, %r1581};
	bra.uni 	BB6_828;

BB6_6570:
	setp.gt.s32	%p6776, %r261, -1;
	@%p6776 bra 	BB6_6573;

	cvt.rzi.f64.f64	%fd8221, %fd8208;
	setp.neu.f64	%p6777, %fd8221, 0d4008000000000000;
	selp.f64	%fd10152, 0dFFF8000000000000, %fd10152, %p6777;

BB6_6573:
	add.f64 	%fd10153, %fd4101, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9944}, %fd10153;
	}
	and.b32  	%r9945, %r9944, 2146435072;
	setp.ne.s32	%p6780, %r9945, 2146435072;
	@%p6780 bra 	BB6_6574;

	setp.gtu.f64	%p6781, %fd4434, 0d7FF0000000000000;
	@%p6781 bra 	BB6_6583;

	and.b32  	%r9946, %r262, 2147483647;
	setp.ne.s32	%p6782, %r9946, 2146435072;
	@%p6782 bra 	BB6_6578;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9947, %temp}, %fd8208;
	}
	setp.eq.s32	%p6783, %r9947, 0;
	@%p6783 bra 	BB6_6582;
	bra.uni 	BB6_6578;

BB6_6582:
	setp.gt.f64	%p6786, %fd4434, 0d3FF0000000000000;
	selp.b32	%r9956, 2146435072, 0, %p6786;
	xor.b32  	%r9957, %r9956, 2146435072;
	setp.lt.s32	%p6787, %r262, 0;
	selp.b32	%r9958, %r9957, %r9956, %p6787;
	setp.eq.f64	%p6788, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9959, 1072693248, %r9958, %p6788;
	mov.u32 	%r9960, 0;
	mov.b64 	%fd10153, {%r9960, %r9959};
	bra.uni 	BB6_6583;

BB6_819:
	mov.f64 	%fd9060, %fd9059;

BB6_828:
	mov.f64 	%fd5266, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd5266;
	}
	bfe.u32 	%r1583, %r78, 20, 11;
	add.s32 	%r1584, %r1583, -1012;
	mov.u64 	%rd203, 4613937818241073152;
	shl.b64 	%rd40, %rd203, %r1584;
	setp.eq.s64	%p1094, %rd40, -9223372036854775808;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd685;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5266;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9062, [retval0+0];
	
	//{
	}// Callseq End 50
	and.pred  	%p49, %p1079, %p1094;
	@!%p49 bra 	BB6_830;
	bra.uni 	BB6_829;

BB6_829:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1585}, %fd9062;
	}
	xor.b32  	%r1586, %r1585, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1587, %temp}, %fd9062;
	}
	mov.b64 	%fd9062, {%r1587, %r1586};

BB6_830:
	@%p1080 bra 	BB6_833;
	bra.uni 	BB6_831;

BB6_833:
	selp.b32	%r1588, %r76, 0, %p1094;
	or.b32  	%r1589, %r1588, 2146435072;
	setp.lt.s32	%p1100, %r78, 0;
	selp.b32	%r1590, %r1589, %r1588, %p1100;
	mov.u32 	%r1591, 0;
	mov.b64 	%fd9062, {%r1591, %r1590};
	bra.uni 	BB6_834;

BB6_6574:
	mov.f64 	%fd10153, %fd10152;

BB6_6583:
	mov.f64 	%fd8223, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r263}, %fd8223;
	}
	bfe.u32 	%r9961, %r263, 20, 11;
	add.s32 	%r9962, %r9961, -1012;
	mov.u64 	%rd288, 4616189618054758400;
	shl.b64 	%rd124, %rd288, %r9962;
	setp.eq.s64	%p6789, %rd124, -9223372036854775808;
	// Callseq Start 209
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8223;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10155, [retval0+0];
	
	//{
	}// Callseq End 209
	and.pred  	%p214, %p6774, %p6789;
	@!%p214 bra 	BB6_6585;
	bra.uni 	BB6_6584;

BB6_6584:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9963}, %fd10155;
	}
	xor.b32  	%r9964, %r9963, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9965, %temp}, %fd10155;
	}
	mov.b64 	%fd10155, {%r9965, %r9964};

BB6_6585:
	@%p6775 bra 	BB6_6588;
	bra.uni 	BB6_6586;

BB6_6588:
	selp.b32	%r9966, %r261, 0, %p6789;
	or.b32  	%r9967, %r9966, 2146435072;
	setp.lt.s32	%p6795, %r263, 0;
	selp.b32	%r9968, %r9967, %r9966, %p6795;
	mov.u32 	%r9969, 0;
	mov.b64 	%fd10155, {%r9969, %r9968};
	bra.uni 	BB6_6589;

BB6_831:
	setp.gt.s32	%p1097, %r76, -1;
	@%p1097 bra 	BB6_834;

	cvt.rzi.f64.f64	%fd5268, %fd5266;
	setp.neu.f64	%p1098, %fd5268, 0d4008000000000000;
	selp.f64	%fd9062, 0dFFF8000000000000, %fd9062, %p1098;

BB6_834:
	add.f64 	%fd9063, %fd317, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1592}, %fd9063;
	}
	and.b32  	%r1593, %r1592, 2146435072;
	setp.ne.s32	%p1101, %r1593, 2146435072;
	@%p1101 bra 	BB6_835;

	setp.gtu.f64	%p1102, %fd685, 0d7FF0000000000000;
	@%p1102 bra 	BB6_844;

	and.b32  	%r1594, %r78, 2147483647;
	setp.ne.s32	%p1103, %r1594, 2146435072;
	@%p1103 bra 	BB6_839;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1595, %temp}, %fd5266;
	}
	setp.eq.s32	%p1104, %r1595, 0;
	@%p1104 bra 	BB6_843;
	bra.uni 	BB6_839;

BB6_843:
	setp.gt.f64	%p1107, %fd685, 0d3FF0000000000000;
	selp.b32	%r1604, 2146435072, 0, %p1107;
	xor.b32  	%r1605, %r1604, 2146435072;
	setp.lt.s32	%p1108, %r78, 0;
	selp.b32	%r1606, %r1605, %r1604, %p1108;
	setp.eq.f64	%p1109, %fd317, 0dBFF0000000000000;
	selp.b32	%r1607, 1072693248, %r1606, %p1109;
	mov.u32 	%r1608, 0;
	mov.b64 	%fd9063, {%r1608, %r1607};
	bra.uni 	BB6_844;

BB6_6586:
	setp.gt.s32	%p6792, %r261, -1;
	@%p6792 bra 	BB6_6589;

	cvt.rzi.f64.f64	%fd8225, %fd8223;
	setp.neu.f64	%p6793, %fd8225, 0d4010000000000000;
	selp.f64	%fd10155, 0dFFF8000000000000, %fd10155, %p6793;

BB6_6589:
	add.f64 	%fd10156, %fd4101, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9970}, %fd10156;
	}
	and.b32  	%r9971, %r9970, 2146435072;
	setp.ne.s32	%p6796, %r9971, 2146435072;
	@%p6796 bra 	BB6_6590;

	setp.gtu.f64	%p6797, %fd4434, 0d7FF0000000000000;
	@%p6797 bra 	BB6_6599;

	and.b32  	%r9972, %r263, 2147483647;
	setp.ne.s32	%p6798, %r9972, 2146435072;
	@%p6798 bra 	BB6_6594;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9973, %temp}, %fd8223;
	}
	setp.eq.s32	%p6799, %r9973, 0;
	@%p6799 bra 	BB6_6598;
	bra.uni 	BB6_6594;

BB6_6598:
	setp.gt.f64	%p6802, %fd4434, 0d3FF0000000000000;
	selp.b32	%r9982, 2146435072, 0, %p6802;
	xor.b32  	%r9983, %r9982, 2146435072;
	setp.lt.s32	%p6803, %r263, 0;
	selp.b32	%r9984, %r9983, %r9982, %p6803;
	setp.eq.f64	%p6804, %fd4101, 0dBFF0000000000000;
	selp.b32	%r9985, 1072693248, %r9984, %p6804;
	mov.u32 	%r9986, 0;
	mov.b64 	%fd10156, {%r9986, %r9985};
	bra.uni 	BB6_6599;

BB6_835:
	mov.f64 	%fd9063, %fd9062;

BB6_844:
	mul.f64 	%fd5270, %fd9063, 0dC0B55B8000000000;
	setp.eq.f64	%p1110, %fd317, 0d3FF0000000000000;
	selp.f64	%fd5271, 0dC0B55B8000000000, %fd5270, %p1110;
	mul.f64 	%fd5272, %fd9060, 0d4089A10000000000;
	selp.f64	%fd5273, 0d4089A10000000000, %fd5272, %p1110;
	add.f64 	%fd706, %fd5273, %fd5271;
	mov.f64 	%fd5274, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd5274;
	}
	bfe.u32 	%r1609, %r79, 20, 11;
	add.s32 	%r1610, %r1609, -1012;
	mov.u64 	%rd204, 4616189618054758400;
	shl.b64 	%rd41, %rd204, %r1610;
	setp.eq.s64	%p1111, %rd41, -9223372036854775808;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd685;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5274;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9065, [retval0+0];
	
	//{
	}// Callseq End 51
	and.pred  	%p50, %p1079, %p1111;
	@!%p50 bra 	BB6_846;
	bra.uni 	BB6_845;

BB6_845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1611}, %fd9065;
	}
	xor.b32  	%r1612, %r1611, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1613, %temp}, %fd9065;
	}
	mov.b64 	%fd9065, {%r1613, %r1612};

BB6_846:
	@%p1080 bra 	BB6_849;
	bra.uni 	BB6_847;

BB6_849:
	selp.b32	%r1614, %r76, 0, %p1111;
	or.b32  	%r1615, %r1614, 2146435072;
	setp.lt.s32	%p1117, %r79, 0;
	selp.b32	%r1616, %r1615, %r1614, %p1117;
	mov.u32 	%r1617, 0;
	mov.b64 	%fd9065, {%r1617, %r1616};
	bra.uni 	BB6_850;

BB6_6590:
	mov.f64 	%fd10156, %fd10155;

BB6_6599:
	mul.f64 	%fd8227, %fd10156, 0dC0955B8000000000;
	setp.eq.f64	%p6805, %fd4101, 0d3FF0000000000000;
	selp.f64	%fd8228, 0dC0955B8000000000, %fd8227, %p6805;
	mul.f64 	%fd8229, %fd10153, 0d4071160000000000;
	selp.f64	%fd8230, 0d4071160000000000, %fd8229, %p6805;
	add.f64 	%fd4455, %fd8230, %fd8228;
	mov.f64 	%fd8231, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r264}, %fd8231;
	}
	bfe.u32 	%r9987, %r264, 20, 11;
	add.s32 	%r9988, %r9987, -1012;
	mov.u64 	%rd289, 4617315517961601024;
	shl.b64 	%rd125, %rd289, %r9988;
	setp.eq.s64	%p6806, %rd125, -9223372036854775808;
	// Callseq Start 210
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8231;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10158, [retval0+0];
	
	//{
	}// Callseq End 210
	and.pred  	%p215, %p6774, %p6806;
	@!%p215 bra 	BB6_6601;
	bra.uni 	BB6_6600;

BB6_6600:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9989}, %fd10158;
	}
	xor.b32  	%r9990, %r9989, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9991, %temp}, %fd10158;
	}
	mov.b64 	%fd10158, {%r9991, %r9990};

BB6_6601:
	@%p6775 bra 	BB6_6604;
	bra.uni 	BB6_6602;

BB6_6604:
	selp.b32	%r9992, %r261, 0, %p6806;
	or.b32  	%r9993, %r9992, 2146435072;
	setp.lt.s32	%p6812, %r264, 0;
	selp.b32	%r9994, %r9993, %r9992, %p6812;
	mov.u32 	%r9995, 0;
	mov.b64 	%fd10158, {%r9995, %r9994};
	bra.uni 	BB6_6605;

BB6_847:
	setp.gt.s32	%p1114, %r76, -1;
	@%p1114 bra 	BB6_850;

	cvt.rzi.f64.f64	%fd5276, %fd5274;
	setp.neu.f64	%p1115, %fd5276, 0d4010000000000000;
	selp.f64	%fd9065, 0dFFF8000000000000, %fd9065, %p1115;

BB6_850:
	add.f64 	%fd9066, %fd317, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1618}, %fd9066;
	}
	and.b32  	%r1619, %r1618, 2146435072;
	setp.ne.s32	%p1118, %r1619, 2146435072;
	@%p1118 bra 	BB6_851;

	setp.gtu.f64	%p1119, %fd685, 0d7FF0000000000000;
	@%p1119 bra 	BB6_860;

	and.b32  	%r1620, %r79, 2147483647;
	setp.ne.s32	%p1120, %r1620, 2146435072;
	@%p1120 bra 	BB6_855;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1621, %temp}, %fd5274;
	}
	setp.eq.s32	%p1121, %r1621, 0;
	@%p1121 bra 	BB6_859;
	bra.uni 	BB6_855;

BB6_859:
	setp.gt.f64	%p1124, %fd685, 0d3FF0000000000000;
	selp.b32	%r1630, 2146435072, 0, %p1124;
	xor.b32  	%r1631, %r1630, 2146435072;
	setp.lt.s32	%p1125, %r79, 0;
	selp.b32	%r1632, %r1631, %r1630, %p1125;
	setp.eq.f64	%p1126, %fd317, 0dBFF0000000000000;
	selp.b32	%r1633, 1072693248, %r1632, %p1126;
	mov.u32 	%r1634, 0;
	mov.b64 	%fd9066, {%r1634, %r1633};
	bra.uni 	BB6_860;

BB6_6602:
	setp.gt.s32	%p6809, %r261, -1;
	@%p6809 bra 	BB6_6605;

	cvt.rzi.f64.f64	%fd8233, %fd8231;
	setp.neu.f64	%p6810, %fd8233, 0d4014000000000000;
	selp.f64	%fd10158, 0dFFF8000000000000, %fd10158, %p6810;

BB6_6605:
	add.f64 	%fd10159, %fd4101, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9996}, %fd10159;
	}
	and.b32  	%r9997, %r9996, 2146435072;
	setp.ne.s32	%p6813, %r9997, 2146435072;
	@%p6813 bra 	BB6_6606;

	setp.gtu.f64	%p6814, %fd4434, 0d7FF0000000000000;
	@%p6814 bra 	BB6_6615;

	and.b32  	%r9998, %r264, 2147483647;
	setp.ne.s32	%p6815, %r9998, 2146435072;
	@%p6815 bra 	BB6_6610;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r9999, %temp}, %fd8231;
	}
	setp.eq.s32	%p6816, %r9999, 0;
	@%p6816 bra 	BB6_6614;
	bra.uni 	BB6_6610;

BB6_6614:
	setp.gt.f64	%p6819, %fd4434, 0d3FF0000000000000;
	selp.b32	%r10008, 2146435072, 0, %p6819;
	xor.b32  	%r10009, %r10008, 2146435072;
	setp.lt.s32	%p6820, %r264, 0;
	selp.b32	%r10010, %r10009, %r10008, %p6820;
	setp.eq.f64	%p6821, %fd4101, 0dBFF0000000000000;
	selp.b32	%r10011, 1072693248, %r10010, %p6821;
	mov.u32 	%r10012, 0;
	mov.b64 	%fd10159, {%r10012, %r10011};
	bra.uni 	BB6_6615;

BB6_851:
	mov.f64 	%fd9066, %fd9065;

BB6_860:
	mul.f64 	%fd5278, %fd9066, 0d40C806F000000000;
	selp.f64	%fd5279, 0d40C806F000000000, %fd5278, %p1110;
	add.f64 	%fd717, %fd706, %fd5279;
	mov.f64 	%fd5280, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd5280;
	}
	bfe.u32 	%r1635, %r80, 20, 11;
	add.s32 	%r1636, %r1635, -1012;
	mov.u64 	%rd205, 4617315517961601024;
	shl.b64 	%rd42, %rd205, %r1636;
	setp.eq.s64	%p1128, %rd42, -9223372036854775808;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd685;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5280;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9068, [retval0+0];
	
	//{
	}// Callseq End 52
	and.pred  	%p51, %p1079, %p1128;
	@!%p51 bra 	BB6_862;
	bra.uni 	BB6_861;

BB6_861:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1637}, %fd9068;
	}
	xor.b32  	%r1638, %r1637, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1639, %temp}, %fd9068;
	}
	mov.b64 	%fd9068, {%r1639, %r1638};

BB6_862:
	@%p1080 bra 	BB6_865;
	bra.uni 	BB6_863;

BB6_865:
	selp.b32	%r1640, %r76, 0, %p1128;
	or.b32  	%r1641, %r1640, 2146435072;
	setp.lt.s32	%p1134, %r80, 0;
	selp.b32	%r1642, %r1641, %r1640, %p1134;
	mov.u32 	%r1643, 0;
	mov.b64 	%fd9068, {%r1643, %r1642};
	bra.uni 	BB6_866;

BB6_6606:
	mov.f64 	%fd10159, %fd10158;

BB6_6615:
	mul.f64 	%fd8235, %fd10159, 0d40A338C000000000;
	selp.f64	%fd8236, 0d40A338C000000000, %fd8235, %p6805;
	add.f64 	%fd4466, %fd4455, %fd8236;
	mov.f64 	%fd8237, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r265}, %fd8237;
	}
	bfe.u32 	%r10013, %r265, 20, 11;
	add.s32 	%r10014, %r10013, -1012;
	mov.u64 	%rd290, 4618441417868443648;
	shl.b64 	%rd126, %rd290, %r10014;
	setp.eq.s64	%p6823, %rd126, -9223372036854775808;
	// Callseq Start 211
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8237;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10161, [retval0+0];
	
	//{
	}// Callseq End 211
	and.pred  	%p216, %p6774, %p6823;
	@!%p216 bra 	BB6_6617;
	bra.uni 	BB6_6616;

BB6_6616:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10015}, %fd10161;
	}
	xor.b32  	%r10016, %r10015, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10017, %temp}, %fd10161;
	}
	mov.b64 	%fd10161, {%r10017, %r10016};

BB6_6617:
	@%p6775 bra 	BB6_6620;
	bra.uni 	BB6_6618;

BB6_6620:
	selp.b32	%r10018, %r261, 0, %p6823;
	or.b32  	%r10019, %r10018, 2146435072;
	setp.lt.s32	%p6829, %r265, 0;
	selp.b32	%r10020, %r10019, %r10018, %p6829;
	mov.u32 	%r10021, 0;
	mov.b64 	%fd10161, {%r10021, %r10020};
	bra.uni 	BB6_6621;

BB6_863:
	setp.gt.s32	%p1131, %r76, -1;
	@%p1131 bra 	BB6_866;

	cvt.rzi.f64.f64	%fd5282, %fd5280;
	setp.neu.f64	%p1132, %fd5282, 0d4014000000000000;
	selp.f64	%fd9068, 0dFFF8000000000000, %fd9068, %p1132;

BB6_866:
	add.f64 	%fd9069, %fd317, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1644}, %fd9069;
	}
	and.b32  	%r1645, %r1644, 2146435072;
	setp.ne.s32	%p1135, %r1645, 2146435072;
	@%p1135 bra 	BB6_867;

	setp.gtu.f64	%p1136, %fd685, 0d7FF0000000000000;
	@%p1136 bra 	BB6_876;

	and.b32  	%r1646, %r80, 2147483647;
	setp.ne.s32	%p1137, %r1646, 2146435072;
	@%p1137 bra 	BB6_871;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1647, %temp}, %fd5280;
	}
	setp.eq.s32	%p1138, %r1647, 0;
	@%p1138 bra 	BB6_875;
	bra.uni 	BB6_871;

BB6_875:
	setp.gt.f64	%p1141, %fd685, 0d3FF0000000000000;
	selp.b32	%r1656, 2146435072, 0, %p1141;
	xor.b32  	%r1657, %r1656, 2146435072;
	setp.lt.s32	%p1142, %r80, 0;
	selp.b32	%r1658, %r1657, %r1656, %p1142;
	setp.eq.f64	%p1143, %fd317, 0dBFF0000000000000;
	selp.b32	%r1659, 1072693248, %r1658, %p1143;
	mov.u32 	%r1660, 0;
	mov.b64 	%fd9069, {%r1660, %r1659};
	bra.uni 	BB6_876;

BB6_6618:
	setp.gt.s32	%p6826, %r261, -1;
	@%p6826 bra 	BB6_6621;

	cvt.rzi.f64.f64	%fd8239, %fd8237;
	setp.neu.f64	%p6827, %fd8239, 0d4018000000000000;
	selp.f64	%fd10161, 0dFFF8000000000000, %fd10161, %p6827;

BB6_6621:
	add.f64 	%fd10162, %fd4101, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10022}, %fd10162;
	}
	and.b32  	%r10023, %r10022, 2146435072;
	setp.ne.s32	%p6830, %r10023, 2146435072;
	@%p6830 bra 	BB6_6622;

	setp.gtu.f64	%p6831, %fd4434, 0d7FF0000000000000;
	@%p6831 bra 	BB6_6631;

	and.b32  	%r10024, %r265, 2147483647;
	setp.ne.s32	%p6832, %r10024, 2146435072;
	@%p6832 bra 	BB6_6626;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10025, %temp}, %fd8237;
	}
	setp.eq.s32	%p6833, %r10025, 0;
	@%p6833 bra 	BB6_6630;
	bra.uni 	BB6_6626;

BB6_6630:
	setp.gt.f64	%p6836, %fd4434, 0d3FF0000000000000;
	selp.b32	%r10034, 2146435072, 0, %p6836;
	xor.b32  	%r10035, %r10034, 2146435072;
	setp.lt.s32	%p6837, %r265, 0;
	selp.b32	%r10036, %r10035, %r10034, %p6837;
	setp.eq.f64	%p6838, %fd4101, 0dBFF0000000000000;
	selp.b32	%r10037, 1072693248, %r10036, %p6838;
	mov.u32 	%r10038, 0;
	mov.b64 	%fd10162, {%r10038, %r10037};
	bra.uni 	BB6_6631;

BB6_867:
	mov.f64 	%fd9069, %fd9068;

BB6_876:
	mul.f64 	%fd5284, %fd9069, 0dC0C66CE000000000;
	selp.f64	%fd5285, 0dC0C66CE000000000, %fd5284, %p1110;
	add.f64 	%fd728, %fd717, %fd5285;
	mov.f64 	%fd5286, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd5286;
	}
	bfe.u32 	%r1661, %r81, 20, 11;
	add.s32 	%r1662, %r1661, -1012;
	mov.u64 	%rd206, 4618441417868443648;
	shl.b64 	%rd43, %rd206, %r1662;
	setp.eq.s64	%p1145, %rd43, -9223372036854775808;
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd685;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5286;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9071, [retval0+0];
	
	//{
	}// Callseq End 53
	and.pred  	%p52, %p1079, %p1145;
	@!%p52 bra 	BB6_878;
	bra.uni 	BB6_877;

BB6_877:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1663}, %fd9071;
	}
	xor.b32  	%r1664, %r1663, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1665, %temp}, %fd9071;
	}
	mov.b64 	%fd9071, {%r1665, %r1664};

BB6_878:
	@%p1080 bra 	BB6_881;
	bra.uni 	BB6_879;

BB6_881:
	selp.b32	%r1666, %r76, 0, %p1145;
	or.b32  	%r1667, %r1666, 2146435072;
	setp.lt.s32	%p1151, %r81, 0;
	selp.b32	%r1668, %r1667, %r1666, %p1151;
	mov.u32 	%r1669, 0;
	mov.b64 	%fd9071, {%r1669, %r1668};
	bra.uni 	BB6_882;

BB6_6622:
	mov.f64 	%fd10162, %fd10161;

BB6_6631:
	mul.f64 	%fd8241, %fd10162, 0dC09DE68000000000;
	selp.f64	%fd8242, 0dC09DE68000000000, %fd8241, %p6805;
	add.f64 	%fd4477, %fd4466, %fd8242;
	mov.f64 	%fd8243, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r266}, %fd8243;
	}
	bfe.u32 	%r10039, %r266, 20, 11;
	add.s32 	%r10040, %r10039, -1012;
	mov.u64 	%rd291, 4619567317775286272;
	shl.b64 	%rd127, %rd291, %r10040;
	setp.eq.s64	%p6840, %rd127, -9223372036854775808;
	// Callseq Start 212
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8243;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10164, [retval0+0];
	
	//{
	}// Callseq End 212
	and.pred  	%p217, %p6774, %p6840;
	@!%p217 bra 	BB6_6633;
	bra.uni 	BB6_6632;

BB6_6632:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10041}, %fd10164;
	}
	xor.b32  	%r10042, %r10041, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10043, %temp}, %fd10164;
	}
	mov.b64 	%fd10164, {%r10043, %r10042};

BB6_6633:
	@%p6775 bra 	BB6_6636;
	bra.uni 	BB6_6634;

BB6_6636:
	selp.b32	%r10044, %r261, 0, %p6840;
	or.b32  	%r10045, %r10044, 2146435072;
	setp.lt.s32	%p6846, %r266, 0;
	selp.b32	%r10046, %r10045, %r10044, %p6846;
	mov.u32 	%r10047, 0;
	mov.b64 	%fd10164, {%r10047, %r10046};
	bra.uni 	BB6_6637;

BB6_879:
	setp.gt.s32	%p1148, %r76, -1;
	@%p1148 bra 	BB6_882;

	cvt.rzi.f64.f64	%fd5288, %fd5286;
	setp.neu.f64	%p1149, %fd5288, 0d4018000000000000;
	selp.f64	%fd9071, 0dFFF8000000000000, %fd9071, %p1149;

BB6_882:
	add.f64 	%fd9072, %fd317, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1670}, %fd9072;
	}
	and.b32  	%r1671, %r1670, 2146435072;
	setp.ne.s32	%p1152, %r1671, 2146435072;
	@%p1152 bra 	BB6_883;

	setp.gtu.f64	%p1153, %fd685, 0d7FF0000000000000;
	@%p1153 bra 	BB6_892;

	and.b32  	%r1672, %r81, 2147483647;
	setp.ne.s32	%p1154, %r1672, 2146435072;
	@%p1154 bra 	BB6_887;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1673, %temp}, %fd5286;
	}
	setp.eq.s32	%p1155, %r1673, 0;
	@%p1155 bra 	BB6_891;
	bra.uni 	BB6_887;

BB6_891:
	setp.gt.f64	%p1158, %fd685, 0d3FF0000000000000;
	selp.b32	%r1682, 2146435072, 0, %p1158;
	xor.b32  	%r1683, %r1682, 2146435072;
	setp.lt.s32	%p1159, %r81, 0;
	selp.b32	%r1684, %r1683, %r1682, %p1159;
	setp.eq.f64	%p1160, %fd317, 0dBFF0000000000000;
	selp.b32	%r1685, 1072693248, %r1684, %p1160;
	mov.u32 	%r1686, 0;
	mov.b64 	%fd9072, {%r1686, %r1685};
	bra.uni 	BB6_892;

BB6_6634:
	setp.gt.s32	%p6843, %r261, -1;
	@%p6843 bra 	BB6_6637;

	cvt.rzi.f64.f64	%fd8245, %fd8243;
	setp.neu.f64	%p6844, %fd8245, 0d401C000000000000;
	selp.f64	%fd10164, 0dFFF8000000000000, %fd10164, %p6844;

BB6_6637:
	add.f64 	%fd10165, %fd4101, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10048}, %fd10165;
	}
	and.b32  	%r10049, %r10048, 2146435072;
	setp.ne.s32	%p6847, %r10049, 2146435072;
	@%p6847 bra 	BB6_6638;

	setp.gtu.f64	%p6848, %fd4434, 0d7FF0000000000000;
	@%p6848 bra 	BB6_6647;

	and.b32  	%r10050, %r266, 2147483647;
	setp.ne.s32	%p6849, %r10050, 2146435072;
	@%p6849 bra 	BB6_6642;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10051, %temp}, %fd8243;
	}
	setp.eq.s32	%p6850, %r10051, 0;
	@%p6850 bra 	BB6_6646;
	bra.uni 	BB6_6642;

BB6_6646:
	setp.gt.f64	%p6853, %fd4434, 0d3FF0000000000000;
	selp.b32	%r10060, 2146435072, 0, %p6853;
	xor.b32  	%r10061, %r10060, 2146435072;
	setp.lt.s32	%p6854, %r266, 0;
	selp.b32	%r10062, %r10061, %r10060, %p6854;
	setp.eq.f64	%p6855, %fd4101, 0dBFF0000000000000;
	selp.b32	%r10063, 1072693248, %r10062, %p6855;
	mov.u32 	%r10064, 0;
	mov.b64 	%fd10165, {%r10064, %r10063};
	bra.uni 	BB6_6647;

BB6_883:
	mov.f64 	%fd9072, %fd9071;

BB6_892:
	mul.f64 	%fd5290, %fd9072, 0d40ADE68000000000;
	selp.f64	%fd5291, 0d40ADE68000000000, %fd5290, %p1110;
	add.f64 	%fd9073, %fd728, %fd5291;

BB6_893:
	mov.f64 	%fd5292, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd5292;
	}
	bfe.u32 	%r1687, %r82, 20, 11;
	add.s32 	%r1688, %r1687, -1012;
	mov.u64 	%rd207, 4613937818241073152;
	shl.b64 	%rd44, %rd207, %r1688;
	setp.eq.s64	%p1162, %rd44, -9223372036854775808;
	abs.f64 	%fd741, %fd6;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd741;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9075, [retval0+0];
	
	//{
	}// Callseq End 54
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd6;
	}
	setp.lt.s32	%p1163, %r83, 0;
	and.pred  	%p53, %p1163, %p1162;
	@!%p53 bra 	BB6_895;
	bra.uni 	BB6_894;

BB6_894:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1689}, %fd9075;
	}
	xor.b32  	%r1690, %r1689, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1691, %temp}, %fd9075;
	}
	mov.b64 	%fd9075, {%r1691, %r1690};

BB6_895:
	setp.eq.f64	%p1164, %fd6, 0d0000000000000000;
	@%p1164 bra 	BB6_898;
	bra.uni 	BB6_896;

BB6_898:
	selp.b32	%r1692, %r83, 0, %p1162;
	or.b32  	%r1693, %r1692, 2146435072;
	setp.lt.s32	%p1168, %r82, 0;
	selp.b32	%r1694, %r1693, %r1692, %p1168;
	mov.u32 	%r1695, 0;
	mov.b64 	%fd9075, {%r1695, %r1694};
	bra.uni 	BB6_899;

BB6_896:
	setp.gt.s32	%p1165, %r83, -1;
	@%p1165 bra 	BB6_899;

	cvt.rzi.f64.f64	%fd5294, %fd5292;
	setp.neu.f64	%p1166, %fd5294, 0d4008000000000000;
	selp.f64	%fd9075, 0dFFF8000000000000, %fd9075, %p1166;

BB6_899:
	add.f64 	%fd9076, %fd6, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1696}, %fd9076;
	}
	and.b32  	%r1697, %r1696, 2146435072;
	setp.ne.s32	%p1169, %r1697, 2146435072;
	@%p1169 bra 	BB6_900;

	setp.gtu.f64	%p1170, %fd741, 0d7FF0000000000000;
	@%p1170 bra 	BB6_909;

	and.b32  	%r1698, %r82, 2147483647;
	setp.ne.s32	%p1171, %r1698, 2146435072;
	@%p1171 bra 	BB6_904;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1699, %temp}, %fd5292;
	}
	setp.eq.s32	%p1172, %r1699, 0;
	@%p1172 bra 	BB6_908;
	bra.uni 	BB6_904;

BB6_908:
	setp.eq.f64	%p1175, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1176, %fd741, 0d3FF0000000000000;
	selp.b32	%r1708, 2146435072, 0, %p1176;
	xor.b32  	%r1709, %r1708, 2146435072;
	setp.lt.s32	%p1177, %r82, 0;
	selp.b32	%r1710, %r1709, %r1708, %p1177;
	selp.b32	%r1711, 1072693248, %r1710, %p1175;
	mov.u32 	%r1712, 0;
	mov.b64 	%fd9076, {%r1712, %r1711};
	bra.uni 	BB6_909;

BB6_900:
	mov.f64 	%fd9076, %fd9075;

BB6_909:
	setp.eq.f64	%p1178, %fd6, 0d3FF0000000000000;
	selp.f64	%fd5298, 0d3FF0000000000000, %fd9076, %p1178;
	div.rn.f64 	%fd752, %fd9073, %fd5298;
	mov.f64 	%fd9092, 0d0000000000000000;
	@!%p23 bra 	BB6_991;
	bra.uni 	BB6_910;

BB6_910:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd375;
	}
	mov.f64 	%fd5299, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd5299;
	}
	bfe.u32 	%r1713, %r85, 20, 11;
	add.s32 	%r1714, %r1713, -1012;
	mov.u64 	%rd208, 4611686018427387904;
	shl.b64 	%rd45, %rd208, %r1714;
	setp.eq.s64	%p1179, %rd45, -9223372036854775808;
	abs.f64 	%fd753, %fd375;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd753;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5299;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9078, [retval0+0];
	
	//{
	}// Callseq End 55
	setp.lt.s32	%p1180, %r84, 0;
	and.pred  	%p54, %p1180, %p1179;
	@!%p54 bra 	BB6_912;
	bra.uni 	BB6_911;

BB6_911:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1715}, %fd9078;
	}
	xor.b32  	%r1716, %r1715, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1717, %temp}, %fd9078;
	}
	mov.b64 	%fd9078, {%r1717, %r1716};

BB6_912:
	setp.eq.f64	%p1181, %fd375, 0d0000000000000000;
	@%p1181 bra 	BB6_915;
	bra.uni 	BB6_913;

BB6_915:
	selp.b32	%r1718, %r84, 0, %p1179;
	or.b32  	%r1719, %r1718, 2146435072;
	setp.lt.s32	%p1185, %r85, 0;
	selp.b32	%r1720, %r1719, %r1718, %p1185;
	mov.u32 	%r1721, 0;
	mov.b64 	%fd9078, {%r1721, %r1720};
	bra.uni 	BB6_916;

BB6_6638:
	mov.f64 	%fd10165, %fd10164;

BB6_6647:
	mul.f64 	%fd8247, %fd10165, 0d4081160000000000;
	selp.f64	%fd8248, 0d4081160000000000, %fd8247, %p6805;
	add.f64 	%fd10166, %fd4477, %fd8248;

BB6_6648:
	mul.f64 	%fd4490, %fd4433, %fd10166;
	@!%p192 bra 	BB6_6650;
	bra.uni 	BB6_6649;

BB6_6649:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10065}, %fd10168;
	}
	xor.b32  	%r10066, %r10065, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10067, %temp}, %fd10168;
	}
	mov.b64 	%fd10168, {%r10067, %r10066};

BB6_6650:
	@%p6371 bra 	BB6_6653;
	bra.uni 	BB6_6651;

BB6_6653:
	selp.b32	%r10068, %r246, 0, %p6162;
	or.b32  	%r10069, %r10068, 2146435072;
	setp.lt.s32	%p6861, %r231, 0;
	selp.b32	%r10070, %r10069, %r10068, %p6861;
	mov.u32 	%r10071, 0;
	mov.b64 	%fd10168, {%r10071, %r10070};
	bra.uni 	BB6_6654;

BB6_6651:
	setp.gt.s32	%p6858, %r246, -1;
	@%p6858 bra 	BB6_6654;

	cvt.rzi.f64.f64	%fd8250, %fd7973;
	setp.neu.f64	%p6859, %fd8250, 0d4000000000000000;
	selp.f64	%fd10168, 0dFFF8000000000000, %fd10168, %p6859;

BB6_6654:
	@%p6376 bra 	BB6_6655;

	setp.gtu.f64	%p6863, %fd4159, 0d7FF0000000000000;
	@%p6863 bra 	BB6_6664;

	and.b32  	%r10072, %r231, 2147483647;
	setp.ne.s32	%p6864, %r10072, 2146435072;
	@%p6864 bra 	BB6_6659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10073, %temp}, %fd7973;
	}
	setp.eq.s32	%p6865, %r10073, 0;
	@%p6865 bra 	BB6_6663;
	bra.uni 	BB6_6659;

BB6_6663:
	setp.gt.f64	%p6868, %fd4159, 0d3FF0000000000000;
	selp.b32	%r10082, 2146435072, 0, %p6868;
	xor.b32  	%r10083, %r10082, 2146435072;
	setp.lt.s32	%p6869, %r231, 0;
	selp.b32	%r10084, %r10083, %r10082, %p6869;
	setp.eq.f64	%p6870, %fd4029, 0dBFF0000000000000;
	selp.b32	%r10085, 1072693248, %r10084, %p6870;
	mov.u32 	%r10086, 0;
	mov.b64 	%fd10169, {%r10086, %r10085};
	bra.uni 	BB6_6664;

BB6_6655:
	mov.f64 	%fd10169, %fd10168;

BB6_6664:
	rcp.rn.f64 	%fd8253, %fd10169;
	selp.f64	%fd4499, 0d3FF0000000000000, %fd8253, %p6757;
	mov.f64 	%fd10236, 0d0000000000000000;
	@!%p193 bra 	BB6_7018;
	bra.uni 	BB6_6665;

BB6_6665:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r267}, %fd7;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd8208;
	}
	bfe.u32 	%r10087, %r268, 20, 11;
	add.s32 	%r10088, %r10087, -1012;
	mov.u64 	%rd292, 4613937818241073152;
	shl.b64 	%rd128, %rd292, %r10088;
	setp.eq.s64	%p6872, %rd128, -9223372036854775808;
	abs.f64 	%fd4500, %fd7;
	// Callseq Start 213
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4500;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8208;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10204, [retval0+0];
	
	//{
	}// Callseq End 213
	setp.lt.s32	%p6873, %r267, 0;
	and.pred  	%p218, %p6873, %p6872;
	mov.f64 	%fd10171, %fd10204;
	@!%p218 bra 	BB6_6667;
	bra.uni 	BB6_6666;

BB6_6666:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10089}, %fd10204;
	}
	xor.b32  	%r10090, %r10089, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10091, %temp}, %fd10204;
	}
	mov.b64 	%fd10171, {%r10091, %r10090};

BB6_6667:
	setp.eq.f64	%p6874, %fd7, 0d0000000000000000;
	@%p6874 bra 	BB6_6670;
	bra.uni 	BB6_6668;

BB6_6670:
	selp.b32	%r10092, %r267, 0, %p6872;
	or.b32  	%r10093, %r10092, 2146435072;
	setp.lt.s32	%p6878, %r268, 0;
	selp.b32	%r10094, %r10093, %r10092, %p6878;
	mov.u32 	%r10095, 0;
	mov.b64 	%fd10171, {%r10095, %r10094};
	bra.uni 	BB6_6671;

BB6_913:
	setp.gt.s32	%p1182, %r84, -1;
	@%p1182 bra 	BB6_916;

	cvt.rzi.f64.f64	%fd5301, %fd5299;
	setp.neu.f64	%p1183, %fd5301, 0d4000000000000000;
	selp.f64	%fd9078, 0dFFF8000000000000, %fd9078, %p1183;

BB6_916:
	add.f64 	%fd9079, %fd375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1722}, %fd9079;
	}
	and.b32  	%r1723, %r1722, 2146435072;
	setp.ne.s32	%p1186, %r1723, 2146435072;
	@%p1186 bra 	BB6_917;

	setp.gtu.f64	%p1187, %fd753, 0d7FF0000000000000;
	@%p1187 bra 	BB6_926;

	and.b32  	%r1724, %r85, 2147483647;
	setp.ne.s32	%p1188, %r1724, 2146435072;
	@%p1188 bra 	BB6_921;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1725, %temp}, %fd5299;
	}
	setp.eq.s32	%p1189, %r1725, 0;
	@%p1189 bra 	BB6_925;
	bra.uni 	BB6_921;

BB6_925:
	setp.gt.f64	%p1192, %fd753, 0d3FF0000000000000;
	selp.b32	%r1734, 2146435072, 0, %p1192;
	xor.b32  	%r1735, %r1734, 2146435072;
	setp.lt.s32	%p1193, %r85, 0;
	selp.b32	%r1736, %r1735, %r1734, %p1193;
	setp.eq.f64	%p1194, %fd375, 0dBFF0000000000000;
	selp.b32	%r1737, 1072693248, %r1736, %p1194;
	mov.u32 	%r1738, 0;
	mov.b64 	%fd9079, {%r1738, %r1737};
	bra.uni 	BB6_926;

BB6_6668:
	setp.gt.s32	%p6875, %r267, -1;
	@%p6875 bra 	BB6_6671;

	cvt.rzi.f64.f64	%fd8256, %fd8208;
	setp.neu.f64	%p6876, %fd8256, 0d4008000000000000;
	selp.f64	%fd10171, 0dFFF8000000000000, %fd10171, %p6876;

BB6_6671:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10096}, %fd33;
	}
	and.b32  	%r269, %r10096, 2146435072;
	setp.ne.s32	%p6879, %r269, 2146435072;
	@%p6879 bra 	BB6_6672;

	setp.gtu.f64	%p6880, %fd4500, 0d7FF0000000000000;
	mov.f64 	%fd10172, %fd33;
	@%p6880 bra 	BB6_6681;

	and.b32  	%r10097, %r268, 2147483647;
	setp.ne.s32	%p6881, %r10097, 2146435072;
	@%p6881 bra 	BB6_6676;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10098, %temp}, %fd8208;
	}
	setp.eq.s32	%p6882, %r10098, 0;
	@%p6882 bra 	BB6_6680;
	bra.uni 	BB6_6676;

BB6_6680:
	setp.eq.f64	%p6885, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6886, %fd4500, 0d3FF0000000000000;
	selp.b32	%r10107, 2146435072, 0, %p6886;
	xor.b32  	%r10108, %r10107, 2146435072;
	setp.lt.s32	%p6887, %r268, 0;
	selp.b32	%r10109, %r10108, %r10107, %p6887;
	selp.b32	%r10110, 1072693248, %r10109, %p6885;
	mov.u32 	%r10111, 0;
	mov.b64 	%fd10172, {%r10111, %r10110};
	bra.uni 	BB6_6681;

BB6_917:
	mov.f64 	%fd9079, %fd9078;

BB6_926:
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd753;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9081, [retval0+0];
	
	//{
	}// Callseq End 56
	and.pred  	%p55, %p1180, %p1162;
	@!%p55 bra 	BB6_928;
	bra.uni 	BB6_927;

BB6_927:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1739}, %fd9081;
	}
	xor.b32  	%r1740, %r1739, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1741, %temp}, %fd9081;
	}
	mov.b64 	%fd9081, {%r1741, %r1740};

BB6_928:
	@%p1181 bra 	BB6_931;
	bra.uni 	BB6_929;

BB6_931:
	selp.b32	%r1742, %r84, 0, %p1162;
	or.b32  	%r1743, %r1742, 2146435072;
	setp.lt.s32	%p1201, %r82, 0;
	selp.b32	%r1744, %r1743, %r1742, %p1201;
	mov.u32 	%r1745, 0;
	mov.b64 	%fd9081, {%r1745, %r1744};
	bra.uni 	BB6_932;

BB6_6672:
	mov.f64 	%fd10172, %fd10171;

BB6_6681:
	setp.eq.f64	%p6888, %fd7, 0d3FF0000000000000;
	selp.f64	%fd4510, 0d3FF0000000000000, %fd10172, %p6888;
	// Callseq Start 214
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4500;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10207, [retval0+0];
	
	//{
	}// Callseq End 214
	and.pred  	%p219, %p6873, %p6162;
	mov.f64 	%fd10174, %fd10207;
	@!%p219 bra 	BB6_6683;
	bra.uni 	BB6_6682;

BB6_6682:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10112}, %fd10207;
	}
	xor.b32  	%r10113, %r10112, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10114, %temp}, %fd10207;
	}
	mov.b64 	%fd10174, {%r10114, %r10113};

BB6_6683:
	@%p6874 bra 	BB6_6686;
	bra.uni 	BB6_6684;

BB6_6686:
	selp.b32	%r10115, %r267, 0, %p6162;
	or.b32  	%r10116, %r10115, 2146435072;
	setp.lt.s32	%p6895, %r231, 0;
	selp.b32	%r10117, %r10116, %r10115, %p6895;
	mov.u32 	%r10118, 0;
	mov.b64 	%fd10174, {%r10118, %r10117};
	bra.uni 	BB6_6687;

BB6_929:
	setp.gt.s32	%p1198, %r84, -1;
	@%p1198 bra 	BB6_932;

	cvt.rzi.f64.f64	%fd5305, %fd5292;
	setp.neu.f64	%p1199, %fd5305, 0d4008000000000000;
	selp.f64	%fd9081, 0dFFF8000000000000, %fd9081, %p1199;

BB6_932:
	add.f64 	%fd9082, %fd375, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1746}, %fd9082;
	}
	and.b32  	%r1747, %r1746, 2146435072;
	setp.ne.s32	%p1202, %r1747, 2146435072;
	@%p1202 bra 	BB6_933;

	setp.gtu.f64	%p1203, %fd753, 0d7FF0000000000000;
	@%p1203 bra 	BB6_942;

	and.b32  	%r1748, %r82, 2147483647;
	setp.ne.s32	%p1204, %r1748, 2146435072;
	@%p1204 bra 	BB6_937;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1749, %temp}, %fd5292;
	}
	setp.eq.s32	%p1205, %r1749, 0;
	@%p1205 bra 	BB6_941;
	bra.uni 	BB6_937;

BB6_941:
	setp.gt.f64	%p1208, %fd753, 0d3FF0000000000000;
	selp.b32	%r1758, 2146435072, 0, %p1208;
	xor.b32  	%r1759, %r1758, 2146435072;
	setp.lt.s32	%p1209, %r82, 0;
	selp.b32	%r1760, %r1759, %r1758, %p1209;
	setp.eq.f64	%p1210, %fd375, 0dBFF0000000000000;
	selp.b32	%r1761, 1072693248, %r1760, %p1210;
	mov.u32 	%r1762, 0;
	mov.b64 	%fd9082, {%r1762, %r1761};
	bra.uni 	BB6_942;

BB6_6684:
	setp.gt.s32	%p6892, %r267, -1;
	@%p6892 bra 	BB6_6687;

	cvt.rzi.f64.f64	%fd8260, %fd7973;
	setp.neu.f64	%p6893, %fd8260, 0d4000000000000000;
	selp.f64	%fd10174, 0dFFF8000000000000, %fd10174, %p6893;

BB6_6687:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10119}, %fd18;
	}
	and.b32  	%r270, %r10119, 2146435072;
	setp.ne.s32	%p6896, %r270, 2146435072;
	@%p6896 bra 	BB6_6688;

	setp.gtu.f64	%p6897, %fd4500, 0d7FF0000000000000;
	mov.f64 	%fd10175, %fd18;
	@%p6897 bra 	BB6_6697;

	and.b32  	%r10120, %r231, 2147483647;
	setp.ne.s32	%p6898, %r10120, 2146435072;
	@%p6898 bra 	BB6_6692;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10121, %temp}, %fd7973;
	}
	setp.eq.s32	%p6899, %r10121, 0;
	@%p6899 bra 	BB6_6696;
	bra.uni 	BB6_6692;

BB6_6696:
	setp.eq.f64	%p6902, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6903, %fd4500, 0d3FF0000000000000;
	selp.b32	%r10130, 2146435072, 0, %p6903;
	xor.b32  	%r10131, %r10130, 2146435072;
	setp.lt.s32	%p6904, %r231, 0;
	selp.b32	%r10132, %r10131, %r10130, %p6904;
	selp.b32	%r10133, 1072693248, %r10132, %p6902;
	mov.u32 	%r10134, 0;
	mov.b64 	%fd10175, {%r10134, %r10133};
	bra.uni 	BB6_6697;

BB6_933:
	mov.f64 	%fd9082, %fd9081;

BB6_942:
	mul.f64 	%fd5307, %fd9082, 0dC0B55B8000000000;
	setp.eq.f64	%p1211, %fd375, 0d3FF0000000000000;
	selp.f64	%fd5308, 0dC0B55B8000000000, %fd5307, %p1211;
	mul.f64 	%fd5309, %fd9079, 0d4089A10000000000;
	selp.f64	%fd5310, 0d4089A10000000000, %fd5309, %p1211;
	add.f64 	%fd774, %fd5310, %fd5308;
	mov.f64 	%fd5311, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd5311;
	}
	bfe.u32 	%r1763, %r86, 20, 11;
	add.s32 	%r1764, %r1763, -1012;
	mov.u64 	%rd209, 4616189618054758400;
	shl.b64 	%rd46, %rd209, %r1764;
	setp.eq.s64	%p1212, %rd46, -9223372036854775808;
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd753;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5311;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9084, [retval0+0];
	
	//{
	}// Callseq End 57
	and.pred  	%p56, %p1180, %p1212;
	@!%p56 bra 	BB6_944;
	bra.uni 	BB6_943;

BB6_943:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1765}, %fd9084;
	}
	xor.b32  	%r1766, %r1765, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1767, %temp}, %fd9084;
	}
	mov.b64 	%fd9084, {%r1767, %r1766};

BB6_944:
	@%p1181 bra 	BB6_947;
	bra.uni 	BB6_945;

BB6_947:
	selp.b32	%r1768, %r84, 0, %p1212;
	or.b32  	%r1769, %r1768, 2146435072;
	setp.lt.s32	%p1218, %r86, 0;
	selp.b32	%r1770, %r1769, %r1768, %p1218;
	mov.u32 	%r1771, 0;
	mov.b64 	%fd9084, {%r1771, %r1770};
	bra.uni 	BB6_948;

BB6_6688:
	mov.f64 	%fd10175, %fd10174;

BB6_6697:
	selp.f64	%fd4520, 0d3FF0000000000000, %fd10175, %p6888;
	fma.rn.f64 	%fd8262, %fd4520, 0d40A338C000000000, %fd17;
	fma.rn.f64 	%fd4521, %fd4510, 0dC09DE68000000000, %fd8262;
	mov.f64 	%fd8263, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r271}, %fd8263;
	}
	bfe.u32 	%r10135, %r271, 20, 11;
	add.s32 	%r10136, %r10135, -1012;
	mov.u64 	%rd293, 4616189618054758400;
	shl.b64 	%rd129, %rd293, %r10136;
	setp.eq.s64	%p6906, %rd129, -9223372036854775808;
	// Callseq Start 215
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4500;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8263;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10210, [retval0+0];
	
	//{
	}// Callseq End 215
	and.pred  	%p220, %p6873, %p6906;
	mov.f64 	%fd10177, %fd10210;
	@!%p220 bra 	BB6_6699;
	bra.uni 	BB6_6698;

BB6_6698:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10137}, %fd10210;
	}
	xor.b32  	%r10138, %r10137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10139, %temp}, %fd10210;
	}
	mov.b64 	%fd10177, {%r10139, %r10138};

BB6_6699:
	@%p6874 bra 	BB6_6702;
	bra.uni 	BB6_6700;

BB6_6702:
	selp.b32	%r10140, %r267, 0, %p6906;
	or.b32  	%r10141, %r10140, 2146435072;
	setp.lt.s32	%p6912, %r271, 0;
	selp.b32	%r10142, %r10141, %r10140, %p6912;
	mov.u32 	%r10143, 0;
	mov.b64 	%fd10177, {%r10143, %r10142};
	bra.uni 	BB6_6703;

BB6_945:
	setp.gt.s32	%p1215, %r84, -1;
	@%p1215 bra 	BB6_948;

	cvt.rzi.f64.f64	%fd5313, %fd5311;
	setp.neu.f64	%p1216, %fd5313, 0d4010000000000000;
	selp.f64	%fd9084, 0dFFF8000000000000, %fd9084, %p1216;

BB6_948:
	add.f64 	%fd9085, %fd375, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1772}, %fd9085;
	}
	and.b32  	%r1773, %r1772, 2146435072;
	setp.ne.s32	%p1219, %r1773, 2146435072;
	@%p1219 bra 	BB6_949;

	setp.gtu.f64	%p1220, %fd753, 0d7FF0000000000000;
	@%p1220 bra 	BB6_958;

	and.b32  	%r1774, %r86, 2147483647;
	setp.ne.s32	%p1221, %r1774, 2146435072;
	@%p1221 bra 	BB6_953;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1775, %temp}, %fd5311;
	}
	setp.eq.s32	%p1222, %r1775, 0;
	@%p1222 bra 	BB6_957;
	bra.uni 	BB6_953;

BB6_957:
	setp.gt.f64	%p1225, %fd753, 0d3FF0000000000000;
	selp.b32	%r1784, 2146435072, 0, %p1225;
	xor.b32  	%r1785, %r1784, 2146435072;
	setp.lt.s32	%p1226, %r86, 0;
	selp.b32	%r1786, %r1785, %r1784, %p1226;
	setp.eq.f64	%p1227, %fd375, 0dBFF0000000000000;
	selp.b32	%r1787, 1072693248, %r1786, %p1227;
	mov.u32 	%r1788, 0;
	mov.b64 	%fd9085, {%r1788, %r1787};
	bra.uni 	BB6_958;

BB6_6700:
	setp.gt.s32	%p6909, %r267, -1;
	@%p6909 bra 	BB6_6703;

	cvt.rzi.f64.f64	%fd8265, %fd8263;
	setp.neu.f64	%p6910, %fd8265, 0d4010000000000000;
	selp.f64	%fd10177, 0dFFF8000000000000, %fd10177, %p6910;

BB6_6703:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10144}, %fd19;
	}
	and.b32  	%r272, %r10144, 2146435072;
	setp.ne.s32	%p6913, %r272, 2146435072;
	@%p6913 bra 	BB6_6704;

	setp.gtu.f64	%p6914, %fd4500, 0d7FF0000000000000;
	mov.f64 	%fd10178, %fd19;
	@%p6914 bra 	BB6_6713;

	and.b32  	%r10145, %r271, 2147483647;
	setp.ne.s32	%p6915, %r10145, 2146435072;
	@%p6915 bra 	BB6_6708;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10146, %temp}, %fd8263;
	}
	setp.eq.s32	%p6916, %r10146, 0;
	@%p6916 bra 	BB6_6712;
	bra.uni 	BB6_6708;

BB6_6712:
	setp.eq.f64	%p6919, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p6920, %fd4500, 0d3FF0000000000000;
	selp.b32	%r10155, 2146435072, 0, %p6920;
	xor.b32  	%r10156, %r10155, 2146435072;
	setp.lt.s32	%p6921, %r271, 0;
	selp.b32	%r10157, %r10156, %r10155, %p6921;
	selp.b32	%r10158, 1072693248, %r10157, %p6919;
	mov.u32 	%r10159, 0;
	mov.b64 	%fd10178, {%r10159, %r10158};
	bra.uni 	BB6_6713;

BB6_949:
	mov.f64 	%fd9085, %fd9084;

BB6_958:
	mul.f64 	%fd5315, %fd9085, 0d40C806F000000000;
	selp.f64	%fd5316, 0d40C806F000000000, %fd5315, %p1211;
	add.f64 	%fd785, %fd774, %fd5316;
	mov.f64 	%fd5317, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd5317;
	}
	bfe.u32 	%r1789, %r87, 20, 11;
	add.s32 	%r1790, %r1789, -1012;
	mov.u64 	%rd210, 4617315517961601024;
	shl.b64 	%rd47, %rd210, %r1790;
	setp.eq.s64	%p1229, %rd47, -9223372036854775808;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd753;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5317;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9087, [retval0+0];
	
	//{
	}// Callseq End 58
	and.pred  	%p57, %p1180, %p1229;
	@!%p57 bra 	BB6_960;
	bra.uni 	BB6_959;

BB6_959:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1791}, %fd9087;
	}
	xor.b32  	%r1792, %r1791, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1793, %temp}, %fd9087;
	}
	mov.b64 	%fd9087, {%r1793, %r1792};

BB6_960:
	@%p1181 bra 	BB6_963;
	bra.uni 	BB6_961;

BB6_963:
	selp.b32	%r1794, %r84, 0, %p1229;
	or.b32  	%r1795, %r1794, 2146435072;
	setp.lt.s32	%p1235, %r87, 0;
	selp.b32	%r1796, %r1795, %r1794, %p1235;
	mov.u32 	%r1797, 0;
	mov.b64 	%fd9087, {%r1797, %r1796};
	bra.uni 	BB6_964;

BB6_6704:
	mov.f64 	%fd10178, %fd10177;

BB6_6713:
	selp.f64	%fd4531, 0d3FF0000000000000, %fd10178, %p6888;
	fma.rn.f64 	%fd4532, %fd4531, 0d4081160000000000, %fd4521;
	abs.f64 	%fd4533, %fd4171;
	// Callseq Start 216
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10180, [retval0+0];
	
	//{
	}// Callseq End 216
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r273}, %fd4171;
	}
	setp.lt.s32	%p6923, %r273, 0;
	and.pred  	%p221, %p6923, %p6162;
	@!%p221 bra 	BB6_6715;
	bra.uni 	BB6_6714;

BB6_6714:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10160}, %fd10180;
	}
	xor.b32  	%r10161, %r10160, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10162, %temp}, %fd10180;
	}
	mov.b64 	%fd10180, {%r10162, %r10161};

BB6_6715:
	setp.eq.f64	%p6925, %fd4171, 0d0000000000000000;
	@%p6925 bra 	BB6_6718;
	bra.uni 	BB6_6716;

BB6_6718:
	selp.b32	%r10163, %r273, 0, %p6162;
	or.b32  	%r10164, %r10163, 2146435072;
	setp.lt.s32	%p6929, %r231, 0;
	selp.b32	%r10165, %r10164, %r10163, %p6929;
	mov.u32 	%r10166, 0;
	mov.b64 	%fd10180, {%r10166, %r10165};
	bra.uni 	BB6_6719;

BB6_961:
	setp.gt.s32	%p1232, %r84, -1;
	@%p1232 bra 	BB6_964;

	cvt.rzi.f64.f64	%fd5319, %fd5317;
	setp.neu.f64	%p1233, %fd5319, 0d4014000000000000;
	selp.f64	%fd9087, 0dFFF8000000000000, %fd9087, %p1233;

BB6_964:
	add.f64 	%fd9088, %fd375, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1798}, %fd9088;
	}
	and.b32  	%r1799, %r1798, 2146435072;
	setp.ne.s32	%p1236, %r1799, 2146435072;
	@%p1236 bra 	BB6_965;

	setp.gtu.f64	%p1237, %fd753, 0d7FF0000000000000;
	@%p1237 bra 	BB6_974;

	and.b32  	%r1800, %r87, 2147483647;
	setp.ne.s32	%p1238, %r1800, 2146435072;
	@%p1238 bra 	BB6_969;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1801, %temp}, %fd5317;
	}
	setp.eq.s32	%p1239, %r1801, 0;
	@%p1239 bra 	BB6_973;
	bra.uni 	BB6_969;

BB6_973:
	setp.gt.f64	%p1242, %fd753, 0d3FF0000000000000;
	selp.b32	%r1810, 2146435072, 0, %p1242;
	xor.b32  	%r1811, %r1810, 2146435072;
	setp.lt.s32	%p1243, %r87, 0;
	selp.b32	%r1812, %r1811, %r1810, %p1243;
	setp.eq.f64	%p1244, %fd375, 0dBFF0000000000000;
	selp.b32	%r1813, 1072693248, %r1812, %p1244;
	mov.u32 	%r1814, 0;
	mov.b64 	%fd9088, {%r1814, %r1813};
	bra.uni 	BB6_974;

BB6_6716:
	setp.gt.s32	%p6926, %r273, -1;
	@%p6926 bra 	BB6_6719;

	cvt.rzi.f64.f64	%fd8269, %fd7973;
	setp.neu.f64	%p6927, %fd8269, 0d4000000000000000;
	selp.f64	%fd10180, 0dFFF8000000000000, %fd10180, %p6927;

BB6_6719:
	add.f64 	%fd10181, %fd4171, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10167}, %fd10181;
	}
	and.b32  	%r10168, %r10167, 2146435072;
	setp.ne.s32	%p6930, %r10168, 2146435072;
	@%p6930 bra 	BB6_6720;

	setp.gtu.f64	%p6931, %fd4533, 0d7FF0000000000000;
	@%p6931 bra 	BB6_6729;

	and.b32  	%r10169, %r231, 2147483647;
	setp.ne.s32	%p6932, %r10169, 2146435072;
	@%p6932 bra 	BB6_6724;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10170, %temp}, %fd7973;
	}
	setp.eq.s32	%p6933, %r10170, 0;
	@%p6933 bra 	BB6_6728;
	bra.uni 	BB6_6724;

BB6_6728:
	setp.gt.f64	%p6936, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10179, 2146435072, 0, %p6936;
	xor.b32  	%r10180, %r10179, 2146435072;
	setp.lt.s32	%p6937, %r231, 0;
	selp.b32	%r10181, %r10180, %r10179, %p6937;
	setp.eq.f64	%p6938, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10182, 1072693248, %r10181, %p6938;
	mov.u32 	%r10183, 0;
	mov.b64 	%fd10181, {%r10183, %r10182};
	bra.uni 	BB6_6729;

BB6_965:
	mov.f64 	%fd9088, %fd9087;

BB6_974:
	mul.f64 	%fd5321, %fd9088, 0dC0C66CE000000000;
	selp.f64	%fd5322, 0dC0C66CE000000000, %fd5321, %p1211;
	add.f64 	%fd796, %fd785, %fd5322;
	mov.f64 	%fd5323, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd5323;
	}
	bfe.u32 	%r1815, %r88, 20, 11;
	add.s32 	%r1816, %r1815, -1012;
	mov.u64 	%rd211, 4618441417868443648;
	shl.b64 	%rd48, %rd211, %r1816;
	setp.eq.s64	%p1246, %rd48, -9223372036854775808;
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd753;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5323;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9090, [retval0+0];
	
	//{
	}// Callseq End 59
	and.pred  	%p58, %p1180, %p1246;
	@!%p58 bra 	BB6_976;
	bra.uni 	BB6_975;

BB6_975:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1817}, %fd9090;
	}
	xor.b32  	%r1818, %r1817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1819, %temp}, %fd9090;
	}
	mov.b64 	%fd9090, {%r1819, %r1818};

BB6_976:
	@%p1181 bra 	BB6_979;
	bra.uni 	BB6_977;

BB6_979:
	selp.b32	%r1820, %r84, 0, %p1246;
	or.b32  	%r1821, %r1820, 2146435072;
	setp.lt.s32	%p1252, %r88, 0;
	selp.b32	%r1822, %r1821, %r1820, %p1252;
	mov.u32 	%r1823, 0;
	mov.b64 	%fd9090, {%r1823, %r1822};
	bra.uni 	BB6_980;

BB6_6720:
	mov.f64 	%fd10181, %fd10180;

BB6_6729:
	setp.eq.f64	%p6939, %fd4171, 0d3FF0000000000000;
	selp.f64	%fd8271, 0d3FF0000000000000, %fd10181, %p6939;
	mul.f64 	%fd8272, %fd4510, %fd4532;
	mul.f64 	%fd4544, %fd8272, %fd8271;
	add.f64 	%fd8273, %fd20, 0d4089A10000000000;
	fma.rn.f64 	%fd8274, %fd4520, 0d40C806F000000000, %fd8273;
	fma.rn.f64 	%fd8275, %fd4510, 0dC0C66CE000000000, %fd8274;
	fma.rn.f64 	%fd4545, %fd4531, 0d40ADE68000000000, %fd8275;
	// Callseq Start 217
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8208;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10183, [retval0+0];
	
	//{
	}// Callseq End 217
	and.pred  	%p222, %p6923, %p6872;
	@!%p222 bra 	BB6_6731;
	bra.uni 	BB6_6730;

BB6_6730:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10184}, %fd10183;
	}
	xor.b32  	%r10185, %r10184, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10186, %temp}, %fd10183;
	}
	mov.b64 	%fd10183, {%r10186, %r10185};

BB6_6731:
	@%p6925 bra 	BB6_6734;
	bra.uni 	BB6_6732;

BB6_6734:
	selp.b32	%r10187, %r273, 0, %p6872;
	or.b32  	%r10188, %r10187, 2146435072;
	setp.lt.s32	%p6946, %r268, 0;
	selp.b32	%r10189, %r10188, %r10187, %p6946;
	mov.u32 	%r10190, 0;
	mov.b64 	%fd10183, {%r10190, %r10189};
	bra.uni 	BB6_6735;

BB6_977:
	setp.gt.s32	%p1249, %r84, -1;
	@%p1249 bra 	BB6_980;

	cvt.rzi.f64.f64	%fd5325, %fd5323;
	setp.neu.f64	%p1250, %fd5325, 0d4018000000000000;
	selp.f64	%fd9090, 0dFFF8000000000000, %fd9090, %p1250;

BB6_980:
	add.f64 	%fd9091, %fd375, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1824}, %fd9091;
	}
	and.b32  	%r1825, %r1824, 2146435072;
	setp.ne.s32	%p1253, %r1825, 2146435072;
	@%p1253 bra 	BB6_981;

	setp.gtu.f64	%p1254, %fd753, 0d7FF0000000000000;
	@%p1254 bra 	BB6_990;

	and.b32  	%r1826, %r88, 2147483647;
	setp.ne.s32	%p1255, %r1826, 2146435072;
	@%p1255 bra 	BB6_985;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1827, %temp}, %fd5323;
	}
	setp.eq.s32	%p1256, %r1827, 0;
	@%p1256 bra 	BB6_989;
	bra.uni 	BB6_985;

BB6_989:
	setp.gt.f64	%p1259, %fd753, 0d3FF0000000000000;
	selp.b32	%r1836, 2146435072, 0, %p1259;
	xor.b32  	%r1837, %r1836, 2146435072;
	setp.lt.s32	%p1260, %r88, 0;
	selp.b32	%r1838, %r1837, %r1836, %p1260;
	setp.eq.f64	%p1261, %fd375, 0dBFF0000000000000;
	selp.b32	%r1839, 1072693248, %r1838, %p1261;
	mov.u32 	%r1840, 0;
	mov.b64 	%fd9091, {%r1840, %r1839};
	bra.uni 	BB6_990;

BB6_6732:
	setp.gt.s32	%p6943, %r273, -1;
	@%p6943 bra 	BB6_6735;

	cvt.rzi.f64.f64	%fd8278, %fd8208;
	setp.neu.f64	%p6944, %fd8278, 0d4008000000000000;
	selp.f64	%fd10183, 0dFFF8000000000000, %fd10183, %p6944;

BB6_6735:
	add.f64 	%fd10184, %fd4171, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10191}, %fd10184;
	}
	and.b32  	%r10192, %r10191, 2146435072;
	setp.ne.s32	%p6947, %r10192, 2146435072;
	@%p6947 bra 	BB6_6736;

	setp.gtu.f64	%p6948, %fd4533, 0d7FF0000000000000;
	@%p6948 bra 	BB6_6745;

	and.b32  	%r10193, %r268, 2147483647;
	setp.ne.s32	%p6949, %r10193, 2146435072;
	@%p6949 bra 	BB6_6740;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10194, %temp}, %fd8208;
	}
	setp.eq.s32	%p6950, %r10194, 0;
	@%p6950 bra 	BB6_6744;
	bra.uni 	BB6_6740;

BB6_6744:
	setp.gt.f64	%p6953, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10203, 2146435072, 0, %p6953;
	xor.b32  	%r10204, %r10203, 2146435072;
	setp.lt.s32	%p6954, %r268, 0;
	selp.b32	%r10205, %r10204, %r10203, %p6954;
	setp.eq.f64	%p6955, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10206, 1072693248, %r10205, %p6955;
	mov.u32 	%r10207, 0;
	mov.b64 	%fd10184, {%r10207, %r10206};
	bra.uni 	BB6_6745;

BB6_981:
	mov.f64 	%fd9091, %fd9090;

BB6_990:
	mul.f64 	%fd5327, %fd9091, 0d40ADE68000000000;
	selp.f64	%fd5328, 0d40ADE68000000000, %fd5327, %p1211;
	add.f64 	%fd9092, %fd796, %fd5328;

BB6_991:
	abs.f64 	%fd809, %fd9;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd809;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9094, [retval0+0];
	
	//{
	}// Callseq End 60
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd9;
	}
	setp.lt.s32	%p1263, %r89, 0;
	and.pred  	%p59, %p1263, %p1162;
	@!%p59 bra 	BB6_993;
	bra.uni 	BB6_992;

BB6_992:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1841}, %fd9094;
	}
	xor.b32  	%r1842, %r1841, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1843, %temp}, %fd9094;
	}
	mov.b64 	%fd9094, {%r1843, %r1842};

BB6_993:
	setp.eq.f64	%p1265, %fd9, 0d0000000000000000;
	@%p1265 bra 	BB6_996;
	bra.uni 	BB6_994;

BB6_996:
	selp.b32	%r1844, %r89, 0, %p1162;
	or.b32  	%r1845, %r1844, 2146435072;
	setp.lt.s32	%p1269, %r82, 0;
	selp.b32	%r1846, %r1845, %r1844, %p1269;
	mov.u32 	%r1847, 0;
	mov.b64 	%fd9094, {%r1847, %r1846};
	bra.uni 	BB6_997;

BB6_994:
	setp.gt.s32	%p1266, %r89, -1;
	@%p1266 bra 	BB6_997;

	cvt.rzi.f64.f64	%fd5331, %fd5292;
	setp.neu.f64	%p1267, %fd5331, 0d4008000000000000;
	selp.f64	%fd9094, 0dFFF8000000000000, %fd9094, %p1267;

BB6_997:
	add.f64 	%fd9095, %fd9, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1848}, %fd9095;
	}
	and.b32  	%r1849, %r1848, 2146435072;
	setp.ne.s32	%p1270, %r1849, 2146435072;
	@%p1270 bra 	BB6_998;

	setp.gtu.f64	%p1271, %fd809, 0d7FF0000000000000;
	@%p1271 bra 	BB6_1007;

	and.b32  	%r1850, %r82, 2147483647;
	setp.ne.s32	%p1272, %r1850, 2146435072;
	@%p1272 bra 	BB6_1002;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1851, %temp}, %fd5292;
	}
	setp.eq.s32	%p1273, %r1851, 0;
	@%p1273 bra 	BB6_1006;
	bra.uni 	BB6_1002;

BB6_1006:
	setp.eq.f64	%p1276, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1277, %fd809, 0d3FF0000000000000;
	selp.b32	%r1860, 2146435072, 0, %p1277;
	xor.b32  	%r1861, %r1860, 2146435072;
	setp.lt.s32	%p1278, %r82, 0;
	selp.b32	%r1862, %r1861, %r1860, %p1278;
	selp.b32	%r1863, 1072693248, %r1862, %p1276;
	mov.u32 	%r1864, 0;
	mov.b64 	%fd9095, {%r1864, %r1863};
	bra.uni 	BB6_1007;

BB6_998:
	mov.f64 	%fd9095, %fd9094;

BB6_1007:
	setp.eq.f64	%p1279, %fd9, 0d3FF0000000000000;
	selp.f64	%fd5334, 0d3FF0000000000000, %fd9095, %p1279;
	div.rn.f64 	%fd5335, %fd9092, %fd5334;
	div.rn.f64 	%fd9100, %fd5335, %fd87;
	div.rn.f64 	%fd9099, %fd752, %fd87;
	bra.uni 	BB6_1008;

BB6_6736:
	mov.f64 	%fd10184, %fd10183;

BB6_6745:
	selp.f64	%fd8280, 0d3FF0000000000000, %fd10184, %p6939;
	mul.f64 	%fd8281, %fd4520, %fd4545;
	mul.f64 	%fd8282, %fd8281, %fd8280;
	div.rn.f64 	%fd8283, %fd8282, 0dC008000000000000;
	fma.rn.f64 	%fd4556, %fd4544, 0d3FE0000000000000, %fd8283;
	mul.f64 	%fd4557, %fd4520, 0d40D806F000000000;
	add.f64 	%fd8284, %fd21, %fd4557;
	fma.rn.f64 	%fd8285, %fd4510, 0dC0DC081800000000, %fd8284;
	fma.rn.f64 	%fd8286, %fd4531, 0d40C66CE000000000, %fd8285;
	mul.f64 	%fd4558, %fd7, %fd8286;
	// Callseq Start 218
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8263;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10186, [retval0+0];
	
	//{
	}// Callseq End 218
	and.pred  	%p223, %p6923, %p6906;
	@!%p223 bra 	BB6_6747;
	bra.uni 	BB6_6746;

BB6_6746:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10208}, %fd10186;
	}
	xor.b32  	%r10209, %r10208, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10210, %temp}, %fd10186;
	}
	mov.b64 	%fd10186, {%r10210, %r10209};

BB6_6747:
	@%p6925 bra 	BB6_6750;
	bra.uni 	BB6_6748;

BB6_6750:
	selp.b32	%r10211, %r273, 0, %p6906;
	or.b32  	%r10212, %r10211, 2146435072;
	setp.lt.s32	%p6963, %r271, 0;
	selp.b32	%r10213, %r10212, %r10211, %p6963;
	mov.u32 	%r10214, 0;
	mov.b64 	%fd10186, {%r10214, %r10213};
	bra.uni 	BB6_6751;

BB6_6748:
	setp.gt.s32	%p6960, %r273, -1;
	@%p6960 bra 	BB6_6751;

	cvt.rzi.f64.f64	%fd8289, %fd8263;
	setp.neu.f64	%p6961, %fd8289, 0d4010000000000000;
	selp.f64	%fd10186, 0dFFF8000000000000, %fd10186, %p6961;

BB6_6751:
	add.f64 	%fd10187, %fd4171, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10215}, %fd10187;
	}
	and.b32  	%r10216, %r10215, 2146435072;
	setp.ne.s32	%p6964, %r10216, 2146435072;
	@%p6964 bra 	BB6_6752;

	setp.gtu.f64	%p6965, %fd4533, 0d7FF0000000000000;
	@%p6965 bra 	BB6_6761;

	and.b32  	%r10217, %r271, 2147483647;
	setp.ne.s32	%p6966, %r10217, 2146435072;
	@%p6966 bra 	BB6_6756;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10218, %temp}, %fd8263;
	}
	setp.eq.s32	%p6967, %r10218, 0;
	@%p6967 bra 	BB6_6760;
	bra.uni 	BB6_6756;

BB6_6760:
	setp.gt.f64	%p6970, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10227, 2146435072, 0, %p6970;
	xor.b32  	%r10228, %r10227, 2146435072;
	setp.lt.s32	%p6971, %r271, 0;
	selp.b32	%r10229, %r10228, %r10227, %p6971;
	setp.eq.f64	%p6972, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10230, 1072693248, %r10229, %p6972;
	mov.u32 	%r10231, 0;
	mov.b64 	%fd10187, {%r10231, %r10230};
	bra.uni 	BB6_6761;

BB6_6752:
	mov.f64 	%fd10187, %fd10186;

BB6_6761:
	selp.f64	%fd8291, 0d3FF0000000000000, %fd10187, %p6939;
	mul.f64 	%fd8292, %fd4558, %fd8291;
	fma.rn.f64 	%fd4569, %fd8292, 0d3FD0000000000000, %fd4556;
	mov.f64 	%fd8293, 0dC071160000000000;
	sub.f64 	%fd8294, %fd8293, %fd20;
	sub.f64 	%fd8295, %fd8294, %fd4557;
	fma.rn.f64 	%fd8296, %fd4510, 0d40E2B01000000000, %fd8295;
	fma.rn.f64 	%fd4570, %fd4531, 0dC0D2B01000000000, %fd8296;
	mov.f64 	%fd8297, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r274}, %fd8297;
	}
	bfe.u32 	%r10232, %r274, 20, 11;
	add.s32 	%r10233, %r10232, -1012;
	mov.u64 	%rd294, 4617315517961601024;
	shl.b64 	%rd130, %rd294, %r10233;
	setp.eq.s64	%p6974, %rd130, -9223372036854775808;
	// Callseq Start 219
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8297;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10189, [retval0+0];
	
	//{
	}// Callseq End 219
	and.pred  	%p224, %p6923, %p6974;
	@!%p224 bra 	BB6_6763;
	bra.uni 	BB6_6762;

BB6_6762:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10234}, %fd10189;
	}
	xor.b32  	%r10235, %r10234, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10236, %temp}, %fd10189;
	}
	mov.b64 	%fd10189, {%r10236, %r10235};

BB6_6763:
	@%p6925 bra 	BB6_6766;
	bra.uni 	BB6_6764;

BB6_6766:
	selp.b32	%r10237, %r273, 0, %p6974;
	or.b32  	%r10238, %r10237, 2146435072;
	setp.lt.s32	%p6980, %r274, 0;
	selp.b32	%r10239, %r10238, %r10237, %p6980;
	mov.u32 	%r10240, 0;
	mov.b64 	%fd10189, {%r10240, %r10239};
	bra.uni 	BB6_6767;

BB6_6764:
	setp.gt.s32	%p6977, %r273, -1;
	@%p6977 bra 	BB6_6767;

	cvt.rzi.f64.f64	%fd8299, %fd8297;
	setp.neu.f64	%p6978, %fd8299, 0d4014000000000000;
	selp.f64	%fd10189, 0dFFF8000000000000, %fd10189, %p6978;

BB6_6767:
	add.f64 	%fd10190, %fd4171, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10241}, %fd10190;
	}
	and.b32  	%r10242, %r10241, 2146435072;
	setp.ne.s32	%p6981, %r10242, 2146435072;
	@%p6981 bra 	BB6_6768;

	setp.gtu.f64	%p6982, %fd4533, 0d7FF0000000000000;
	@%p6982 bra 	BB6_6777;

	and.b32  	%r10243, %r274, 2147483647;
	setp.ne.s32	%p6983, %r10243, 2146435072;
	@%p6983 bra 	BB6_6772;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10244, %temp}, %fd8297;
	}
	setp.eq.s32	%p6984, %r10244, 0;
	@%p6984 bra 	BB6_6776;
	bra.uni 	BB6_6772;

BB6_6776:
	setp.gt.f64	%p6987, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10253, 2146435072, 0, %p6987;
	xor.b32  	%r10254, %r10253, 2146435072;
	setp.lt.s32	%p6988, %r274, 0;
	selp.b32	%r10255, %r10254, %r10253, %p6988;
	setp.eq.f64	%p6989, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10256, 1072693248, %r10255, %p6989;
	mov.u32 	%r10257, 0;
	mov.b64 	%fd10190, {%r10257, %r10256};
	bra.uni 	BB6_6777;

BB6_6768:
	mov.f64 	%fd10190, %fd10189;

BB6_6777:
	selp.f64	%fd8301, 0d3FF0000000000000, %fd10190, %p6939;
	mul.f64 	%fd8302, %fd4570, %fd8301;
	div.rn.f64 	%fd8303, %fd8302, 0d4014000000000000;
	add.f64 	%fd4581, %fd4569, %fd8303;
	fma.rn.f64 	%fd8304, %fd4520, 0dC0DC081800000000, %fd22;
	fma.rn.f64 	%fd4582, %fd4510, 0d40D2B01000000000, %fd8304;
	mov.f64 	%fd8305, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r275}, %fd8305;
	}
	bfe.u32 	%r10258, %r275, 20, 11;
	add.s32 	%r10259, %r10258, -1012;
	mov.u64 	%rd295, 4618441417868443648;
	shl.b64 	%rd131, %rd295, %r10259;
	setp.eq.s64	%p6991, %rd131, -9223372036854775808;
	// Callseq Start 220
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8305;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10192, [retval0+0];
	
	//{
	}// Callseq End 220
	and.pred  	%p225, %p6923, %p6991;
	@!%p225 bra 	BB6_6779;
	bra.uni 	BB6_6778;

BB6_6778:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10260}, %fd10192;
	}
	xor.b32  	%r10261, %r10260, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10262, %temp}, %fd10192;
	}
	mov.b64 	%fd10192, {%r10262, %r10261};

BB6_6779:
	@%p6925 bra 	BB6_6782;
	bra.uni 	BB6_6780;

BB6_6782:
	selp.b32	%r10263, %r273, 0, %p6991;
	or.b32  	%r10264, %r10263, 2146435072;
	setp.lt.s32	%p6997, %r275, 0;
	selp.b32	%r10265, %r10264, %r10263, %p6997;
	mov.u32 	%r10266, 0;
	mov.b64 	%fd10192, {%r10266, %r10265};
	bra.uni 	BB6_6783;

BB6_6780:
	setp.gt.s32	%p6994, %r273, -1;
	@%p6994 bra 	BB6_6783;

	cvt.rzi.f64.f64	%fd8307, %fd8305;
	setp.neu.f64	%p6995, %fd8307, 0d4018000000000000;
	selp.f64	%fd10192, 0dFFF8000000000000, %fd10192, %p6995;

BB6_6783:
	add.f64 	%fd10193, %fd4171, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10267}, %fd10193;
	}
	and.b32  	%r10268, %r10267, 2146435072;
	setp.ne.s32	%p6998, %r10268, 2146435072;
	@%p6998 bra 	BB6_6784;

	setp.gtu.f64	%p6999, %fd4533, 0d7FF0000000000000;
	@%p6999 bra 	BB6_6793;

	and.b32  	%r10269, %r275, 2147483647;
	setp.ne.s32	%p7000, %r10269, 2146435072;
	@%p7000 bra 	BB6_6788;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10270, %temp}, %fd8305;
	}
	setp.eq.s32	%p7001, %r10270, 0;
	@%p7001 bra 	BB6_6792;
	bra.uni 	BB6_6788;

BB6_6792:
	setp.gt.f64	%p7004, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10279, 2146435072, 0, %p7004;
	xor.b32  	%r10280, %r10279, 2146435072;
	setp.lt.s32	%p7005, %r275, 0;
	selp.b32	%r10281, %r10280, %r10279, %p7005;
	setp.eq.f64	%p7006, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10282, 1072693248, %r10281, %p7006;
	mov.u32 	%r10283, 0;
	mov.b64 	%fd10193, {%r10283, %r10282};
	bra.uni 	BB6_6793;

BB6_6784:
	mov.f64 	%fd10193, %fd10192;

BB6_6793:
	selp.f64	%fd8309, 0d3FF0000000000000, %fd10193, %p6939;
	mul.f64 	%fd8310, %fd4582, %fd8309;
	div.rn.f64 	%fd8311, %fd8310, 0d4018000000000000;
	add.f64 	%fd4593, %fd4581, %fd8311;
	mov.f64 	%fd8312, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd8312;
	}
	bfe.u32 	%r10284, %r276, 20, 11;
	add.s32 	%r10285, %r10284, -1012;
	mov.u64 	%rd296, 4619567317775286272;
	shl.b64 	%rd132, %rd296, %r10285;
	setp.eq.s64	%p7008, %rd132, -9223372036854775808;
	// Callseq Start 221
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8312;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10195, [retval0+0];
	
	//{
	}// Callseq End 221
	and.pred  	%p226, %p6923, %p7008;
	@!%p226 bra 	BB6_6795;
	bra.uni 	BB6_6794;

BB6_6794:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10286}, %fd10195;
	}
	xor.b32  	%r10287, %r10286, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10288, %temp}, %fd10195;
	}
	mov.b64 	%fd10195, {%r10288, %r10287};

BB6_6795:
	@%p6925 bra 	BB6_6798;
	bra.uni 	BB6_6796;

BB6_6798:
	selp.b32	%r10289, %r273, 0, %p7008;
	or.b32  	%r10290, %r10289, 2146435072;
	setp.lt.s32	%p7014, %r276, 0;
	selp.b32	%r10291, %r10290, %r10289, %p7014;
	mov.u32 	%r10292, 0;
	mov.b64 	%fd10195, {%r10292, %r10291};
	bra.uni 	BB6_6799;

BB6_6796:
	setp.gt.s32	%p7011, %r273, -1;
	@%p7011 bra 	BB6_6799;

	cvt.rzi.f64.f64	%fd8314, %fd8312;
	setp.neu.f64	%p7012, %fd8314, 0d401C000000000000;
	selp.f64	%fd10195, 0dFFF8000000000000, %fd10195, %p7012;

BB6_6799:
	add.f64 	%fd10196, %fd4171, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10293}, %fd10196;
	}
	and.b32  	%r10294, %r10293, 2146435072;
	setp.ne.s32	%p7015, %r10294, 2146435072;
	@%p7015 bra 	BB6_6800;

	setp.gtu.f64	%p7016, %fd4533, 0d7FF0000000000000;
	@%p7016 bra 	BB6_6809;

	and.b32  	%r10295, %r276, 2147483647;
	setp.ne.s32	%p7017, %r10295, 2146435072;
	@%p7017 bra 	BB6_6804;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10296, %temp}, %fd8312;
	}
	setp.eq.s32	%p7018, %r10296, 0;
	@%p7018 bra 	BB6_6808;
	bra.uni 	BB6_6804;

BB6_6808:
	setp.gt.f64	%p7021, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10305, 2146435072, 0, %p7021;
	xor.b32  	%r10306, %r10305, 2146435072;
	setp.lt.s32	%p7022, %r276, 0;
	selp.b32	%r10307, %r10306, %r10305, %p7022;
	setp.eq.f64	%p7023, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10308, 1072693248, %r10307, %p7023;
	mov.u32 	%r10309, 0;
	mov.b64 	%fd10196, {%r10309, %r10308};
	bra.uni 	BB6_6809;

BB6_6800:
	mov.f64 	%fd10196, %fd10195;

BB6_6809:
	selp.f64	%fd8316, 0d3FF0000000000000, %fd10196, %p6939;
	fma.rn.f64 	%fd8317, %fd4520, 0dC0C66CE000000000, %fd23;
	mul.f64 	%fd8318, %fd8317, %fd8316;
	div.rn.f64 	%fd8319, %fd8318, 0d401C000000000000;
	add.f64 	%fd4604, %fd4593, %fd8319;
	mov.f64 	%fd8320, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r277}, %fd8320;
	}
	bfe.u32 	%r10310, %r277, 20, 11;
	add.s32 	%r10311, %r10310, -1012;
	mov.u64 	%rd297, 4620693217682128896;
	shl.b64 	%rd133, %rd297, %r10311;
	setp.eq.s64	%p7025, %rd133, -9223372036854775808;
	// Callseq Start 222
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8320;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10198, [retval0+0];
	
	//{
	}// Callseq End 222
	and.pred  	%p227, %p6923, %p7025;
	@!%p227 bra 	BB6_6811;
	bra.uni 	BB6_6810;

BB6_6810:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10312}, %fd10198;
	}
	xor.b32  	%r10313, %r10312, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10314, %temp}, %fd10198;
	}
	mov.b64 	%fd10198, {%r10314, %r10313};

BB6_6811:
	@%p6925 bra 	BB6_6814;
	bra.uni 	BB6_6812;

BB6_6814:
	selp.b32	%r10315, %r273, 0, %p7025;
	or.b32  	%r10316, %r10315, 2146435072;
	setp.lt.s32	%p7031, %r277, 0;
	selp.b32	%r10317, %r10316, %r10315, %p7031;
	mov.u32 	%r10318, 0;
	mov.b64 	%fd10198, {%r10318, %r10317};
	bra.uni 	BB6_6815;

BB6_6812:
	setp.gt.s32	%p7028, %r273, -1;
	@%p7028 bra 	BB6_6815;

	cvt.rzi.f64.f64	%fd8322, %fd8320;
	setp.neu.f64	%p7029, %fd8322, 0d4020000000000000;
	selp.f64	%fd10198, 0dFFF8000000000000, %fd10198, %p7029;

BB6_6815:
	add.f64 	%fd10199, %fd4171, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10319}, %fd10199;
	}
	and.b32  	%r10320, %r10319, 2146435072;
	setp.ne.s32	%p7032, %r10320, 2146435072;
	@%p7032 bra 	BB6_6816;

	setp.gtu.f64	%p7033, %fd4533, 0d7FF0000000000000;
	@%p7033 bra 	BB6_6825;

	and.b32  	%r10321, %r277, 2147483647;
	setp.ne.s32	%p7034, %r10321, 2146435072;
	@%p7034 bra 	BB6_6820;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10322, %temp}, %fd8320;
	}
	setp.eq.s32	%p7035, %r10322, 0;
	@%p7035 bra 	BB6_6824;
	bra.uni 	BB6_6820;

BB6_6824:
	setp.gt.f64	%p7038, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10331, 2146435072, 0, %p7038;
	xor.b32  	%r10332, %r10331, 2146435072;
	setp.lt.s32	%p7039, %r277, 0;
	selp.b32	%r10333, %r10332, %r10331, %p7039;
	setp.eq.f64	%p7040, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10334, 1072693248, %r10333, %p7040;
	mov.u32 	%r10335, 0;
	mov.b64 	%fd10199, {%r10335, %r10334};
	bra.uni 	BB6_6825;

BB6_6816:
	mov.f64 	%fd10199, %fd10198;

BB6_6825:
	selp.f64	%fd8324, 0d3FF0000000000000, %fd10199, %p6939;
	mul.f64 	%fd8325, %fd24, %fd8324;
	fma.rn.f64 	%fd4615, %fd8325, 0d3FC0000000000000, %fd4604;
	mov.f64 	%fd8326, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r278}, %fd8326;
	}
	bfe.u32 	%r10336, %r278, 20, 11;
	add.s32 	%r10337, %r10336, -1012;
	mov.u64 	%rd298, 4621256167635550208;
	shl.b64 	%rd134, %rd298, %r10337;
	setp.eq.s64	%p7042, %rd134, -9223372036854775808;
	// Callseq Start 223
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4533;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8326;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10201, [retval0+0];
	
	//{
	}// Callseq End 223
	and.pred  	%p228, %p6923, %p7042;
	@!%p228 bra 	BB6_6827;
	bra.uni 	BB6_6826;

BB6_6826:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10338}, %fd10201;
	}
	xor.b32  	%r10339, %r10338, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10340, %temp}, %fd10201;
	}
	mov.b64 	%fd10201, {%r10340, %r10339};

BB6_6827:
	@%p6925 bra 	BB6_6830;
	bra.uni 	BB6_6828;

BB6_6830:
	selp.b32	%r10341, %r273, 0, %p7042;
	or.b32  	%r10342, %r10341, 2146435072;
	setp.lt.s32	%p7048, %r278, 0;
	selp.b32	%r10343, %r10342, %r10341, %p7048;
	mov.u32 	%r10344, 0;
	mov.b64 	%fd10201, {%r10344, %r10343};
	bra.uni 	BB6_6831;

BB6_6828:
	setp.gt.s32	%p7045, %r273, -1;
	@%p7045 bra 	BB6_6831;

	cvt.rzi.f64.f64	%fd8328, %fd8326;
	setp.neu.f64	%p7046, %fd8328, 0d4022000000000000;
	selp.f64	%fd10201, 0dFFF8000000000000, %fd10201, %p7046;

BB6_6831:
	add.f64 	%fd10202, %fd4171, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10345}, %fd10202;
	}
	and.b32  	%r10346, %r10345, 2146435072;
	setp.ne.s32	%p7049, %r10346, 2146435072;
	@%p7049 bra 	BB6_6832;

	setp.gtu.f64	%p7050, %fd4533, 0d7FF0000000000000;
	@%p7050 bra 	BB6_6841;

	and.b32  	%r10347, %r278, 2147483647;
	setp.ne.s32	%p7051, %r10347, 2146435072;
	@%p7051 bra 	BB6_6836;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10348, %temp}, %fd8326;
	}
	setp.eq.s32	%p7052, %r10348, 0;
	@%p7052 bra 	BB6_6840;
	bra.uni 	BB6_6836;

BB6_6840:
	setp.gt.f64	%p7055, %fd4533, 0d3FF0000000000000;
	selp.b32	%r10357, 2146435072, 0, %p7055;
	xor.b32  	%r10358, %r10357, 2146435072;
	setp.lt.s32	%p7056, %r278, 0;
	selp.b32	%r10359, %r10358, %r10357, %p7056;
	setp.eq.f64	%p7057, %fd4171, 0dBFF0000000000000;
	selp.b32	%r10360, 1072693248, %r10359, %p7057;
	mov.u32 	%r10361, 0;
	mov.b64 	%fd10202, {%r10361, %r10360};
	bra.uni 	BB6_6841;

BB6_6832:
	mov.f64 	%fd10202, %fd10201;

BB6_6841:
	mul.f64 	%fd8330, %fd10202, 0d4081160000000000;
	div.rn.f64 	%fd8331, %fd8330, 0d4022000000000000;
	selp.f64	%fd8332, 0d404E600000000000, %fd8331, %p6939;
	sub.f64 	%fd4626, %fd4615, %fd8332;
	@!%p218 bra 	BB6_6843;
	bra.uni 	BB6_6842;

BB6_6842:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10362}, %fd10204;
	}
	xor.b32  	%r10363, %r10362, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10364, %temp}, %fd10204;
	}
	mov.b64 	%fd10204, {%r10364, %r10363};

BB6_6843:
	@%p6874 bra 	BB6_6846;
	bra.uni 	BB6_6844;

BB6_6846:
	selp.b32	%r10365, %r267, 0, %p6872;
	or.b32  	%r10366, %r10365, 2146435072;
	setp.lt.s32	%p7063, %r268, 0;
	selp.b32	%r10367, %r10366, %r10365, %p7063;
	mov.u32 	%r10368, 0;
	mov.b64 	%fd10204, {%r10368, %r10367};
	bra.uni 	BB6_6847;

BB6_6844:
	setp.gt.s32	%p7060, %r267, -1;
	@%p7060 bra 	BB6_6847;

	cvt.rzi.f64.f64	%fd8334, %fd8208;
	setp.neu.f64	%p7061, %fd8334, 0d4008000000000000;
	selp.f64	%fd10204, 0dFFF8000000000000, %fd10204, %p7061;

BB6_6847:
	@%p6879 bra 	BB6_6848;

	setp.gtu.f64	%p7065, %fd4500, 0d7FF0000000000000;
	mov.f64 	%fd10205, %fd33;
	@%p7065 bra 	BB6_6857;

	and.b32  	%r10369, %r268, 2147483647;
	setp.ne.s32	%p7066, %r10369, 2146435072;
	@%p7066 bra 	BB6_6852;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10370, %temp}, %fd8208;
	}
	setp.eq.s32	%p7067, %r10370, 0;
	@%p7067 bra 	BB6_6856;
	bra.uni 	BB6_6852;

BB6_6856:
	setp.eq.f64	%p7070, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p7071, %fd4500, 0d3FF0000000000000;
	selp.b32	%r10379, 2146435072, 0, %p7071;
	xor.b32  	%r10380, %r10379, 2146435072;
	setp.lt.s32	%p7072, %r268, 0;
	selp.b32	%r10381, %r10380, %r10379, %p7072;
	selp.b32	%r10382, 1072693248, %r10381, %p7070;
	mov.u32 	%r10383, 0;
	mov.b64 	%fd10205, {%r10383, %r10382};
	bra.uni 	BB6_6857;

BB6_6848:
	mov.f64 	%fd10205, %fd10204;

BB6_6857:
	selp.f64	%fd4635, 0d3FF0000000000000, %fd10205, %p6888;
	@!%p219 bra 	BB6_6859;
	bra.uni 	BB6_6858;

BB6_6858:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10384}, %fd10207;
	}
	xor.b32  	%r10385, %r10384, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10386, %temp}, %fd10207;
	}
	mov.b64 	%fd10207, {%r10386, %r10385};

BB6_6859:
	@%p6874 bra 	BB6_6862;
	bra.uni 	BB6_6860;

BB6_6862:
	selp.b32	%r10387, %r267, 0, %p6162;
	or.b32  	%r10388, %r10387, 2146435072;
	setp.lt.s32	%p7078, %r231, 0;
	selp.b32	%r10389, %r10388, %r10387, %p7078;
	mov.u32 	%r10390, 0;
	mov.b64 	%fd10207, {%r10390, %r10389};
	bra.uni 	BB6_6863;

BB6_6860:
	setp.gt.s32	%p7075, %r267, -1;
	@%p7075 bra 	BB6_6863;

	cvt.rzi.f64.f64	%fd8337, %fd7973;
	setp.neu.f64	%p7076, %fd8337, 0d4000000000000000;
	selp.f64	%fd10207, 0dFFF8000000000000, %fd10207, %p7076;

BB6_6863:
	@%p6896 bra 	BB6_6864;

	setp.gtu.f64	%p7080, %fd4500, 0d7FF0000000000000;
	mov.f64 	%fd10208, %fd18;
	@%p7080 bra 	BB6_6873;

	and.b32  	%r10391, %r231, 2147483647;
	setp.ne.s32	%p7081, %r10391, 2146435072;
	@%p7081 bra 	BB6_6868;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10392, %temp}, %fd7973;
	}
	setp.eq.s32	%p7082, %r10392, 0;
	@%p7082 bra 	BB6_6872;
	bra.uni 	BB6_6868;

BB6_6872:
	setp.eq.f64	%p7085, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p7086, %fd4500, 0d3FF0000000000000;
	selp.b32	%r10401, 2146435072, 0, %p7086;
	xor.b32  	%r10402, %r10401, 2146435072;
	setp.lt.s32	%p7087, %r231, 0;
	selp.b32	%r10403, %r10402, %r10401, %p7087;
	selp.b32	%r10404, 1072693248, %r10403, %p7085;
	mov.u32 	%r10405, 0;
	mov.b64 	%fd10208, {%r10405, %r10404};
	bra.uni 	BB6_6873;

BB6_6864:
	mov.f64 	%fd10208, %fd10207;

BB6_6873:
	selp.f64	%fd4644, 0d3FF0000000000000, %fd10208, %p6888;
	fma.rn.f64 	%fd8339, %fd4644, 0d40A338C000000000, %fd17;
	fma.rn.f64 	%fd4645, %fd4635, 0dC09DE68000000000, %fd8339;
	@!%p220 bra 	BB6_6875;
	bra.uni 	BB6_6874;

BB6_6874:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10406}, %fd10210;
	}
	xor.b32  	%r10407, %r10406, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10408, %temp}, %fd10210;
	}
	mov.b64 	%fd10210, {%r10408, %r10407};

BB6_6875:
	@%p6874 bra 	BB6_6878;
	bra.uni 	BB6_6876;

BB6_6878:
	selp.b32	%r10409, %r267, 0, %p6906;
	or.b32  	%r10410, %r10409, 2146435072;
	setp.lt.s32	%p7093, %r271, 0;
	selp.b32	%r10411, %r10410, %r10409, %p7093;
	mov.u32 	%r10412, 0;
	mov.b64 	%fd10210, {%r10412, %r10411};
	bra.uni 	BB6_6879;

BB6_6876:
	setp.gt.s32	%p7090, %r267, -1;
	@%p7090 bra 	BB6_6879;

	cvt.rzi.f64.f64	%fd8341, %fd8263;
	setp.neu.f64	%p7091, %fd8341, 0d4010000000000000;
	selp.f64	%fd10210, 0dFFF8000000000000, %fd10210, %p7091;

BB6_6879:
	@%p6913 bra 	BB6_6880;

	setp.gtu.f64	%p7095, %fd4500, 0d7FF0000000000000;
	mov.f64 	%fd10211, %fd19;
	@%p7095 bra 	BB6_6889;

	and.b32  	%r10413, %r271, 2147483647;
	setp.ne.s32	%p7096, %r10413, 2146435072;
	@%p7096 bra 	BB6_6884;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10414, %temp}, %fd8263;
	}
	setp.eq.s32	%p7097, %r10414, 0;
	@%p7097 bra 	BB6_6888;
	bra.uni 	BB6_6884;

BB6_6888:
	setp.eq.f64	%p7100, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p7101, %fd4500, 0d3FF0000000000000;
	selp.b32	%r10423, 2146435072, 0, %p7101;
	xor.b32  	%r10424, %r10423, 2146435072;
	setp.lt.s32	%p7102, %r271, 0;
	selp.b32	%r10425, %r10424, %r10423, %p7102;
	selp.b32	%r10426, 1072693248, %r10425, %p7100;
	mov.u32 	%r10427, 0;
	mov.b64 	%fd10211, {%r10427, %r10426};
	bra.uni 	BB6_6889;

BB6_6880:
	mov.f64 	%fd10211, %fd10210;

BB6_6889:
	selp.f64	%fd4654, 0d3FF0000000000000, %fd10211, %p6888;
	fma.rn.f64 	%fd4655, %fd4654, 0d4081160000000000, %fd4645;
	abs.f64 	%fd4656, %fd4170;
	// Callseq Start 224
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7973;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10213, [retval0+0];
	
	//{
	}// Callseq End 224
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd4170;
	}
	setp.lt.s32	%p7104, %r279, 0;
	and.pred  	%p229, %p7104, %p6162;
	@!%p229 bra 	BB6_6891;
	bra.uni 	BB6_6890;

BB6_6890:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10428}, %fd10213;
	}
	xor.b32  	%r10429, %r10428, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10430, %temp}, %fd10213;
	}
	mov.b64 	%fd10213, {%r10430, %r10429};

BB6_6891:
	setp.eq.f64	%p7106, %fd4170, 0d0000000000000000;
	@%p7106 bra 	BB6_6894;
	bra.uni 	BB6_6892;

BB6_6894:
	selp.b32	%r10431, %r279, 0, %p6162;
	or.b32  	%r10432, %r10431, 2146435072;
	setp.lt.s32	%p7110, %r231, 0;
	selp.b32	%r10433, %r10432, %r10431, %p7110;
	mov.u32 	%r10434, 0;
	mov.b64 	%fd10213, {%r10434, %r10433};
	bra.uni 	BB6_6895;

BB6_6892:
	setp.gt.s32	%p7107, %r279, -1;
	@%p7107 bra 	BB6_6895;

	cvt.rzi.f64.f64	%fd8345, %fd7973;
	setp.neu.f64	%p7108, %fd8345, 0d4000000000000000;
	selp.f64	%fd10213, 0dFFF8000000000000, %fd10213, %p7108;

BB6_6895:
	add.f64 	%fd10214, %fd4170, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10435}, %fd10214;
	}
	and.b32  	%r10436, %r10435, 2146435072;
	setp.ne.s32	%p7111, %r10436, 2146435072;
	@%p7111 bra 	BB6_6896;

	setp.gtu.f64	%p7112, %fd4656, 0d7FF0000000000000;
	@%p7112 bra 	BB6_6905;

	and.b32  	%r10437, %r231, 2147483647;
	setp.ne.s32	%p7113, %r10437, 2146435072;
	@%p7113 bra 	BB6_6900;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10438, %temp}, %fd7973;
	}
	setp.eq.s32	%p7114, %r10438, 0;
	@%p7114 bra 	BB6_6904;
	bra.uni 	BB6_6900;

BB6_6904:
	setp.gt.f64	%p7117, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10447, 2146435072, 0, %p7117;
	xor.b32  	%r10448, %r10447, 2146435072;
	setp.lt.s32	%p7118, %r231, 0;
	selp.b32	%r10449, %r10448, %r10447, %p7118;
	setp.eq.f64	%p7119, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10450, 1072693248, %r10449, %p7119;
	mov.u32 	%r10451, 0;
	mov.b64 	%fd10214, {%r10451, %r10450};
	bra.uni 	BB6_6905;

BB6_6896:
	mov.f64 	%fd10214, %fd10213;

BB6_6905:
	setp.eq.f64	%p7120, %fd4170, 0d3FF0000000000000;
	selp.f64	%fd8347, 0d3FF0000000000000, %fd10214, %p7120;
	mul.f64 	%fd8348, %fd4635, %fd4655;
	mul.f64 	%fd4667, %fd8348, %fd8347;
	fma.rn.f64 	%fd8350, %fd4644, 0d40C806F000000000, %fd8273;
	fma.rn.f64 	%fd8351, %fd4635, 0dC0C66CE000000000, %fd8350;
	fma.rn.f64 	%fd4668, %fd4654, 0d40ADE68000000000, %fd8351;
	// Callseq Start 225
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8208;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10216, [retval0+0];
	
	//{
	}// Callseq End 225
	and.pred  	%p230, %p7104, %p6872;
	@!%p230 bra 	BB6_6907;
	bra.uni 	BB6_6906;

BB6_6906:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10452}, %fd10216;
	}
	xor.b32  	%r10453, %r10452, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10454, %temp}, %fd10216;
	}
	mov.b64 	%fd10216, {%r10454, %r10453};

BB6_6907:
	@%p7106 bra 	BB6_6910;
	bra.uni 	BB6_6908;

BB6_6910:
	selp.b32	%r10455, %r279, 0, %p6872;
	or.b32  	%r10456, %r10455, 2146435072;
	setp.lt.s32	%p7127, %r268, 0;
	selp.b32	%r10457, %r10456, %r10455, %p7127;
	mov.u32 	%r10458, 0;
	mov.b64 	%fd10216, {%r10458, %r10457};
	bra.uni 	BB6_6911;

BB6_6908:
	setp.gt.s32	%p7124, %r279, -1;
	@%p7124 bra 	BB6_6911;

	cvt.rzi.f64.f64	%fd8354, %fd8208;
	setp.neu.f64	%p7125, %fd8354, 0d4008000000000000;
	selp.f64	%fd10216, 0dFFF8000000000000, %fd10216, %p7125;

BB6_6911:
	add.f64 	%fd10217, %fd4170, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10459}, %fd10217;
	}
	and.b32  	%r10460, %r10459, 2146435072;
	setp.ne.s32	%p7128, %r10460, 2146435072;
	@%p7128 bra 	BB6_6912;

	setp.gtu.f64	%p7129, %fd4656, 0d7FF0000000000000;
	@%p7129 bra 	BB6_6921;

	and.b32  	%r10461, %r268, 2147483647;
	setp.ne.s32	%p7130, %r10461, 2146435072;
	@%p7130 bra 	BB6_6916;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10462, %temp}, %fd8208;
	}
	setp.eq.s32	%p7131, %r10462, 0;
	@%p7131 bra 	BB6_6920;
	bra.uni 	BB6_6916;

BB6_6920:
	setp.gt.f64	%p7134, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10471, 2146435072, 0, %p7134;
	xor.b32  	%r10472, %r10471, 2146435072;
	setp.lt.s32	%p7135, %r268, 0;
	selp.b32	%r10473, %r10472, %r10471, %p7135;
	setp.eq.f64	%p7136, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10474, 1072693248, %r10473, %p7136;
	mov.u32 	%r10475, 0;
	mov.b64 	%fd10217, {%r10475, %r10474};
	bra.uni 	BB6_6921;

BB6_6912:
	mov.f64 	%fd10217, %fd10216;

BB6_6921:
	selp.f64	%fd8356, 0d3FF0000000000000, %fd10217, %p7120;
	mul.f64 	%fd8357, %fd4644, %fd4668;
	mul.f64 	%fd8358, %fd8357, %fd8356;
	div.rn.f64 	%fd8359, %fd8358, 0dC008000000000000;
	fma.rn.f64 	%fd4679, %fd4667, 0d3FE0000000000000, %fd8359;
	mul.f64 	%fd4680, %fd4644, 0d40D806F000000000;
	add.f64 	%fd8360, %fd21, %fd4680;
	fma.rn.f64 	%fd8361, %fd4635, 0dC0DC081800000000, %fd8360;
	fma.rn.f64 	%fd8362, %fd4654, 0d40C66CE000000000, %fd8361;
	mul.f64 	%fd4681, %fd7, %fd8362;
	// Callseq Start 226
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8263;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10219, [retval0+0];
	
	//{
	}// Callseq End 226
	and.pred  	%p231, %p7104, %p6906;
	@!%p231 bra 	BB6_6923;
	bra.uni 	BB6_6922;

BB6_6922:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10476}, %fd10219;
	}
	xor.b32  	%r10477, %r10476, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10478, %temp}, %fd10219;
	}
	mov.b64 	%fd10219, {%r10478, %r10477};

BB6_6923:
	@%p7106 bra 	BB6_6926;
	bra.uni 	BB6_6924;

BB6_6926:
	selp.b32	%r10479, %r279, 0, %p6906;
	or.b32  	%r10480, %r10479, 2146435072;
	setp.lt.s32	%p7144, %r271, 0;
	selp.b32	%r10481, %r10480, %r10479, %p7144;
	mov.u32 	%r10482, 0;
	mov.b64 	%fd10219, {%r10482, %r10481};
	bra.uni 	BB6_6927;

BB6_6924:
	setp.gt.s32	%p7141, %r279, -1;
	@%p7141 bra 	BB6_6927;

	cvt.rzi.f64.f64	%fd8365, %fd8263;
	setp.neu.f64	%p7142, %fd8365, 0d4010000000000000;
	selp.f64	%fd10219, 0dFFF8000000000000, %fd10219, %p7142;

BB6_6927:
	add.f64 	%fd10220, %fd4170, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10483}, %fd10220;
	}
	and.b32  	%r10484, %r10483, 2146435072;
	setp.ne.s32	%p7145, %r10484, 2146435072;
	@%p7145 bra 	BB6_6928;

	setp.gtu.f64	%p7146, %fd4656, 0d7FF0000000000000;
	@%p7146 bra 	BB6_6937;

	and.b32  	%r10485, %r271, 2147483647;
	setp.ne.s32	%p7147, %r10485, 2146435072;
	@%p7147 bra 	BB6_6932;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10486, %temp}, %fd8263;
	}
	setp.eq.s32	%p7148, %r10486, 0;
	@%p7148 bra 	BB6_6936;
	bra.uni 	BB6_6932;

BB6_6936:
	setp.gt.f64	%p7151, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10495, 2146435072, 0, %p7151;
	xor.b32  	%r10496, %r10495, 2146435072;
	setp.lt.s32	%p7152, %r271, 0;
	selp.b32	%r10497, %r10496, %r10495, %p7152;
	setp.eq.f64	%p7153, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10498, 1072693248, %r10497, %p7153;
	mov.u32 	%r10499, 0;
	mov.b64 	%fd10220, {%r10499, %r10498};
	bra.uni 	BB6_6937;

BB6_6928:
	mov.f64 	%fd10220, %fd10219;

BB6_6937:
	selp.f64	%fd8367, 0d3FF0000000000000, %fd10220, %p7120;
	mul.f64 	%fd8368, %fd4681, %fd8367;
	fma.rn.f64 	%fd4692, %fd8368, 0d3FD0000000000000, %fd4679;
	sub.f64 	%fd8371, %fd8294, %fd4680;
	fma.rn.f64 	%fd8372, %fd4635, 0d40E2B01000000000, %fd8371;
	fma.rn.f64 	%fd4693, %fd4654, 0dC0D2B01000000000, %fd8372;
	// Callseq Start 227
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8297;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10222, [retval0+0];
	
	//{
	}// Callseq End 227
	and.pred  	%p232, %p7104, %p6974;
	@!%p232 bra 	BB6_6939;
	bra.uni 	BB6_6938;

BB6_6938:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10500}, %fd10222;
	}
	xor.b32  	%r10501, %r10500, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10502, %temp}, %fd10222;
	}
	mov.b64 	%fd10222, {%r10502, %r10501};

BB6_6939:
	@%p7106 bra 	BB6_6942;
	bra.uni 	BB6_6940;

BB6_6942:
	selp.b32	%r10503, %r279, 0, %p6974;
	or.b32  	%r10504, %r10503, 2146435072;
	setp.lt.s32	%p7161, %r274, 0;
	selp.b32	%r10505, %r10504, %r10503, %p7161;
	mov.u32 	%r10506, 0;
	mov.b64 	%fd10222, {%r10506, %r10505};
	bra.uni 	BB6_6943;

BB6_6940:
	setp.gt.s32	%p7158, %r279, -1;
	@%p7158 bra 	BB6_6943;

	cvt.rzi.f64.f64	%fd8375, %fd8297;
	setp.neu.f64	%p7159, %fd8375, 0d4014000000000000;
	selp.f64	%fd10222, 0dFFF8000000000000, %fd10222, %p7159;

BB6_6943:
	add.f64 	%fd10223, %fd4170, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10507}, %fd10223;
	}
	and.b32  	%r10508, %r10507, 2146435072;
	setp.ne.s32	%p7162, %r10508, 2146435072;
	@%p7162 bra 	BB6_6944;

	setp.gtu.f64	%p7163, %fd4656, 0d7FF0000000000000;
	@%p7163 bra 	BB6_6953;

	and.b32  	%r10509, %r274, 2147483647;
	setp.ne.s32	%p7164, %r10509, 2146435072;
	@%p7164 bra 	BB6_6948;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10510, %temp}, %fd8297;
	}
	setp.eq.s32	%p7165, %r10510, 0;
	@%p7165 bra 	BB6_6952;
	bra.uni 	BB6_6948;

BB6_6952:
	setp.gt.f64	%p7168, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10519, 2146435072, 0, %p7168;
	xor.b32  	%r10520, %r10519, 2146435072;
	setp.lt.s32	%p7169, %r274, 0;
	selp.b32	%r10521, %r10520, %r10519, %p7169;
	setp.eq.f64	%p7170, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10522, 1072693248, %r10521, %p7170;
	mov.u32 	%r10523, 0;
	mov.b64 	%fd10223, {%r10523, %r10522};
	bra.uni 	BB6_6953;

BB6_6944:
	mov.f64 	%fd10223, %fd10222;

BB6_6953:
	selp.f64	%fd8377, 0d3FF0000000000000, %fd10223, %p7120;
	mul.f64 	%fd8378, %fd4693, %fd8377;
	div.rn.f64 	%fd8379, %fd8378, 0d4014000000000000;
	add.f64 	%fd4704, %fd4692, %fd8379;
	fma.rn.f64 	%fd8380, %fd4644, 0dC0DC081800000000, %fd22;
	fma.rn.f64 	%fd4705, %fd4635, 0d40D2B01000000000, %fd8380;
	// Callseq Start 228
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8305;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10225, [retval0+0];
	
	//{
	}// Callseq End 228
	and.pred  	%p233, %p7104, %p6991;
	@!%p233 bra 	BB6_6955;
	bra.uni 	BB6_6954;

BB6_6954:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10524}, %fd10225;
	}
	xor.b32  	%r10525, %r10524, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10526, %temp}, %fd10225;
	}
	mov.b64 	%fd10225, {%r10526, %r10525};

BB6_6955:
	@%p7106 bra 	BB6_6958;
	bra.uni 	BB6_6956;

BB6_6958:
	selp.b32	%r10527, %r279, 0, %p6991;
	or.b32  	%r10528, %r10527, 2146435072;
	setp.lt.s32	%p7178, %r275, 0;
	selp.b32	%r10529, %r10528, %r10527, %p7178;
	mov.u32 	%r10530, 0;
	mov.b64 	%fd10225, {%r10530, %r10529};
	bra.uni 	BB6_6959;

BB6_6956:
	setp.gt.s32	%p7175, %r279, -1;
	@%p7175 bra 	BB6_6959;

	cvt.rzi.f64.f64	%fd8383, %fd8305;
	setp.neu.f64	%p7176, %fd8383, 0d4018000000000000;
	selp.f64	%fd10225, 0dFFF8000000000000, %fd10225, %p7176;

BB6_6959:
	add.f64 	%fd10226, %fd4170, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10531}, %fd10226;
	}
	and.b32  	%r10532, %r10531, 2146435072;
	setp.ne.s32	%p7179, %r10532, 2146435072;
	@%p7179 bra 	BB6_6960;

	setp.gtu.f64	%p7180, %fd4656, 0d7FF0000000000000;
	@%p7180 bra 	BB6_6969;

	and.b32  	%r10533, %r275, 2147483647;
	setp.ne.s32	%p7181, %r10533, 2146435072;
	@%p7181 bra 	BB6_6964;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10534, %temp}, %fd8305;
	}
	setp.eq.s32	%p7182, %r10534, 0;
	@%p7182 bra 	BB6_6968;
	bra.uni 	BB6_6964;

BB6_6968:
	setp.gt.f64	%p7185, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10543, 2146435072, 0, %p7185;
	xor.b32  	%r10544, %r10543, 2146435072;
	setp.lt.s32	%p7186, %r275, 0;
	selp.b32	%r10545, %r10544, %r10543, %p7186;
	setp.eq.f64	%p7187, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10546, 1072693248, %r10545, %p7187;
	mov.u32 	%r10547, 0;
	mov.b64 	%fd10226, {%r10547, %r10546};
	bra.uni 	BB6_6969;

BB6_6960:
	mov.f64 	%fd10226, %fd10225;

BB6_6969:
	selp.f64	%fd8385, 0d3FF0000000000000, %fd10226, %p7120;
	mul.f64 	%fd8386, %fd4705, %fd8385;
	div.rn.f64 	%fd8387, %fd8386, 0d4018000000000000;
	add.f64 	%fd4716, %fd4704, %fd8387;
	// Callseq Start 229
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8312;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10228, [retval0+0];
	
	//{
	}// Callseq End 229
	and.pred  	%p234, %p7104, %p7008;
	@!%p234 bra 	BB6_6971;
	bra.uni 	BB6_6970;

BB6_6970:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10548}, %fd10228;
	}
	xor.b32  	%r10549, %r10548, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10550, %temp}, %fd10228;
	}
	mov.b64 	%fd10228, {%r10550, %r10549};

BB6_6971:
	@%p7106 bra 	BB6_6974;
	bra.uni 	BB6_6972;

BB6_6974:
	selp.b32	%r10551, %r279, 0, %p7008;
	or.b32  	%r10552, %r10551, 2146435072;
	setp.lt.s32	%p7195, %r276, 0;
	selp.b32	%r10553, %r10552, %r10551, %p7195;
	mov.u32 	%r10554, 0;
	mov.b64 	%fd10228, {%r10554, %r10553};
	bra.uni 	BB6_6975;

BB6_6972:
	setp.gt.s32	%p7192, %r279, -1;
	@%p7192 bra 	BB6_6975;

	cvt.rzi.f64.f64	%fd8390, %fd8312;
	setp.neu.f64	%p7193, %fd8390, 0d401C000000000000;
	selp.f64	%fd10228, 0dFFF8000000000000, %fd10228, %p7193;

BB6_6975:
	add.f64 	%fd10229, %fd4170, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10555}, %fd10229;
	}
	and.b32  	%r10556, %r10555, 2146435072;
	setp.ne.s32	%p7196, %r10556, 2146435072;
	@%p7196 bra 	BB6_6976;

	setp.gtu.f64	%p7197, %fd4656, 0d7FF0000000000000;
	@%p7197 bra 	BB6_6985;

	and.b32  	%r10557, %r276, 2147483647;
	setp.ne.s32	%p7198, %r10557, 2146435072;
	@%p7198 bra 	BB6_6980;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10558, %temp}, %fd8312;
	}
	setp.eq.s32	%p7199, %r10558, 0;
	@%p7199 bra 	BB6_6984;
	bra.uni 	BB6_6980;

BB6_6984:
	setp.gt.f64	%p7202, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10567, 2146435072, 0, %p7202;
	xor.b32  	%r10568, %r10567, 2146435072;
	setp.lt.s32	%p7203, %r276, 0;
	selp.b32	%r10569, %r10568, %r10567, %p7203;
	setp.eq.f64	%p7204, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10570, 1072693248, %r10569, %p7204;
	mov.u32 	%r10571, 0;
	mov.b64 	%fd10229, {%r10571, %r10570};
	bra.uni 	BB6_6985;

BB6_6976:
	mov.f64 	%fd10229, %fd10228;

BB6_6985:
	selp.f64	%fd8392, 0d3FF0000000000000, %fd10229, %p7120;
	fma.rn.f64 	%fd8393, %fd4644, 0dC0C66CE000000000, %fd23;
	mul.f64 	%fd8394, %fd8393, %fd8392;
	div.rn.f64 	%fd8395, %fd8394, 0d401C000000000000;
	add.f64 	%fd4727, %fd4716, %fd8395;
	// Callseq Start 230
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8320;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10231, [retval0+0];
	
	//{
	}// Callseq End 230
	and.pred  	%p235, %p7104, %p7025;
	@!%p235 bra 	BB6_6987;
	bra.uni 	BB6_6986;

BB6_6986:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10572}, %fd10231;
	}
	xor.b32  	%r10573, %r10572, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10574, %temp}, %fd10231;
	}
	mov.b64 	%fd10231, {%r10574, %r10573};

BB6_6987:
	@%p7106 bra 	BB6_6990;
	bra.uni 	BB6_6988;

BB6_6990:
	selp.b32	%r10575, %r279, 0, %p7025;
	or.b32  	%r10576, %r10575, 2146435072;
	setp.lt.s32	%p7212, %r277, 0;
	selp.b32	%r10577, %r10576, %r10575, %p7212;
	mov.u32 	%r10578, 0;
	mov.b64 	%fd10231, {%r10578, %r10577};
	bra.uni 	BB6_6991;

BB6_6988:
	setp.gt.s32	%p7209, %r279, -1;
	@%p7209 bra 	BB6_6991;

	cvt.rzi.f64.f64	%fd8398, %fd8320;
	setp.neu.f64	%p7210, %fd8398, 0d4020000000000000;
	selp.f64	%fd10231, 0dFFF8000000000000, %fd10231, %p7210;

BB6_6991:
	add.f64 	%fd10232, %fd4170, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10579}, %fd10232;
	}
	and.b32  	%r10580, %r10579, 2146435072;
	setp.ne.s32	%p7213, %r10580, 2146435072;
	@%p7213 bra 	BB6_6992;

	setp.gtu.f64	%p7214, %fd4656, 0d7FF0000000000000;
	@%p7214 bra 	BB6_7001;

	and.b32  	%r10581, %r277, 2147483647;
	setp.ne.s32	%p7215, %r10581, 2146435072;
	@%p7215 bra 	BB6_6996;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10582, %temp}, %fd8320;
	}
	setp.eq.s32	%p7216, %r10582, 0;
	@%p7216 bra 	BB6_7000;
	bra.uni 	BB6_6996;

BB6_7000:
	setp.gt.f64	%p7219, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10591, 2146435072, 0, %p7219;
	xor.b32  	%r10592, %r10591, 2146435072;
	setp.lt.s32	%p7220, %r277, 0;
	selp.b32	%r10593, %r10592, %r10591, %p7220;
	setp.eq.f64	%p7221, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10594, 1072693248, %r10593, %p7221;
	mov.u32 	%r10595, 0;
	mov.b64 	%fd10232, {%r10595, %r10594};
	bra.uni 	BB6_7001;

BB6_6992:
	mov.f64 	%fd10232, %fd10231;

BB6_7001:
	selp.f64	%fd8400, 0d3FF0000000000000, %fd10232, %p7120;
	mul.f64 	%fd8401, %fd24, %fd8400;
	fma.rn.f64 	%fd4738, %fd8401, 0d3FC0000000000000, %fd4727;
	// Callseq Start 231
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8326;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd10234, [retval0+0];
	
	//{
	}// Callseq End 231
	and.pred  	%p236, %p7104, %p7042;
	@!%p236 bra 	BB6_7003;
	bra.uni 	BB6_7002;

BB6_7002:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10596}, %fd10234;
	}
	xor.b32  	%r10597, %r10596, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10598, %temp}, %fd10234;
	}
	mov.b64 	%fd10234, {%r10598, %r10597};

BB6_7003:
	@%p7106 bra 	BB6_7006;
	bra.uni 	BB6_7004;

BB6_7006:
	selp.b32	%r10599, %r279, 0, %p7042;
	or.b32  	%r10600, %r10599, 2146435072;
	setp.lt.s32	%p7229, %r278, 0;
	selp.b32	%r10601, %r10600, %r10599, %p7229;
	mov.u32 	%r10602, 0;
	mov.b64 	%fd10234, {%r10602, %r10601};
	bra.uni 	BB6_7007;

BB6_7004:
	setp.gt.s32	%p7226, %r279, -1;
	@%p7226 bra 	BB6_7007;

	cvt.rzi.f64.f64	%fd8404, %fd8326;
	setp.neu.f64	%p7227, %fd8404, 0d4022000000000000;
	selp.f64	%fd10234, 0dFFF8000000000000, %fd10234, %p7227;

BB6_7007:
	add.f64 	%fd10235, %fd4170, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10603}, %fd10235;
	}
	and.b32  	%r10604, %r10603, 2146435072;
	setp.ne.s32	%p7230, %r10604, 2146435072;
	@%p7230 bra 	BB6_7008;

	setp.gtu.f64	%p7231, %fd4656, 0d7FF0000000000000;
	@%p7231 bra 	BB6_7017;

	and.b32  	%r10605, %r278, 2147483647;
	setp.ne.s32	%p7232, %r10605, 2146435072;
	@%p7232 bra 	BB6_7012;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r10606, %temp}, %fd8326;
	}
	setp.eq.s32	%p7233, %r10606, 0;
	@%p7233 bra 	BB6_7016;
	bra.uni 	BB6_7012;

BB6_7016:
	setp.gt.f64	%p7236, %fd4656, 0d3FF0000000000000;
	selp.b32	%r10615, 2146435072, 0, %p7236;
	xor.b32  	%r10616, %r10615, 2146435072;
	setp.lt.s32	%p7237, %r278, 0;
	selp.b32	%r10617, %r10616, %r10615, %p7237;
	setp.eq.f64	%p7238, %fd4170, 0dBFF0000000000000;
	selp.b32	%r10618, 1072693248, %r10617, %p7238;
	mov.u32 	%r10619, 0;
	mov.b64 	%fd10235, {%r10619, %r10618};
	bra.uni 	BB6_7017;

BB6_7008:
	mov.f64 	%fd10235, %fd10234;

BB6_7017:
	mul.f64 	%fd8406, %fd10235, 0d4081160000000000;
	div.rn.f64 	%fd8407, %fd8406, 0d4022000000000000;
	selp.f64	%fd8408, 0d404E600000000000, %fd8407, %p7120;
	sub.f64 	%fd8409, %fd4738, %fd8408;
	sub.f64 	%fd10236, %fd4626, %fd8409;

BB6_7018:
	mul.f64 	%fd8410, %fd4499, %fd10236;
	sub.f64 	%fd8411, %fd4490, %fd8410;
	div.rn.f64 	%fd10238, %fd8411, %fd4423;

BB6_7019:
	mul.f64 	%fd8439, %fd63, %fd52;
	mul.f64 	%fd8438, %fd52, %fd52;
	mul.f64 	%fd8437, %fd12, %fd8438;
	mul.f64 	%fd8436, %fd11, %fd8439;
	mul.f64 	%fd8435, %fd12, %fd8439;
	mul.f64 	%fd8434, %fd11, %fd64;
	ld.param.f64 	%fd8433, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW22get_exact_point_sourceEPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+192];
	mul.f64 	%fd8432, %fd85, %fd85;
	mul.f64 	%fd8412, %fd63, %fd85;
	mul.f64 	%fd8413, %fd11, %fd8412;
	fma.rn.f64 	%fd8414, %fd8433, %fd8432, %fd8413;
	mul.f64 	%fd8415, %fd52, %fd85;
	fma.rn.f64 	%fd8416, %fd12, %fd8415, %fd8414;
	mul.f64 	%fd8417, %fd8433, %fd10238;
	fma.rn.f64 	%fd8418, %fd8416, %fd10237, %fd8417;
	st.global.f64 	[%rd11], %fd8418;
	fma.rn.f64 	%fd8419, %fd8433, %fd8412, %fd8434;
	add.f64 	%fd8420, %fd8435, %fd8419;
	mul.f64 	%fd8421, %fd11, %fd10238;
	fma.rn.f64 	%fd8422, %fd8420, %fd10237, %fd8421;
	st.global.f64 	[%rd11+8], %fd8422;
	fma.rn.f64 	%fd8423, %fd8433, %fd8415, %fd8436;
	add.f64 	%fd8424, %fd8437, %fd8423;
	mul.f64 	%fd8425, %fd12, %fd10238;
	fma.rn.f64 	%fd8426, %fd8424, %fd10237, %fd8425;
	st.global.f64 	[%rd11+16], %fd8426;
	bra.uni 	BB6_7021;

BB6_160:
	setp.gt.s32	%p398, %r36, -1;
	@%p398 bra 	BB6_163;

	cvt.rzi.f64.f64	%fd4981, %fd4979;
	setp.neu.f64	%p399, %fd4981, 0d401C000000000000;
	selp.f64	%fd8932, 0dFFF8000000000000, %fd8932, %p399;

BB6_163:
	add.f64 	%fd8933, %fd202, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r567}, %fd8933;
	}
	and.b32  	%r568, %r567, 2146435072;
	setp.ne.s32	%p402, %r568, 2146435072;
	@%p402 bra 	BB6_164;

	setp.gtu.f64	%p403, %fd203, 0d7FF0000000000000;
	@%p403 bra 	BB6_173;

	and.b32  	%r569, %r37, 2147483647;
	setp.ne.s32	%p404, %r569, 2146435072;
	@%p404 bra 	BB6_168;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r570, %temp}, %fd4979;
	}
	setp.eq.s32	%p405, %r570, 0;
	@%p405 bra 	BB6_172;
	bra.uni 	BB6_168;

BB6_172:
	setp.gt.f64	%p408, %fd203, 0d3FF0000000000000;
	selp.b32	%r579, 2146435072, 0, %p408;
	xor.b32  	%r580, %r579, 2146435072;
	setp.lt.s32	%p409, %r37, 0;
	selp.b32	%r581, %r580, %r579, %p409;
	setp.eq.f64	%p410, %fd202, 0dBFF0000000000000;
	selp.b32	%r582, 1072693248, %r581, %p410;
	mov.u32 	%r583, 0;
	mov.b64 	%fd8933, {%r583, %r582};
	bra.uni 	BB6_173;

BB6_164:
	mov.f64 	%fd8933, %fd8932;

BB6_173:
	mul.f64 	%fd4983, %fd8933, 0d40E9230000000000;
	setp.eq.f64	%p411, %fd202, 0d3FF0000000000000;
	selp.f64	%fd9096, 0d40E9230000000000, %fd4983, %p411;

BB6_174:
	div.rn.f64 	%fd216, %fd87, %fd9;
	sub.f64 	%fd217, %fd7, %fd216;
	setp.gt.f64	%p412, %fd217, 0d0000000000000000;
	setp.lt.f64	%p413, %fd217, 0d3FF0000000000000;
	and.pred  	%p9, %p412, %p413;
	mov.f64 	%fd9097, %fd8942;
	@!%p9 bra 	BB6_192;
	bra.uni 	BB6_175;

BB6_175:
	mov.f64 	%fd4985, 0d3FF0000000000000;
	sub.f64 	%fd4986, %fd4985, %fd7;
	add.f64 	%fd4987, %fd4986, %fd216;
	mul.f64 	%fd218, %fd217, %fd4987;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd218;
	}
	mov.f64 	%fd4988, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd4988;
	}
	bfe.u32 	%r584, %r39, 20, 11;
	add.s32 	%r585, %r584, -1012;
	mov.u64 	%rd173, 4619567317775286272;
	shl.b64 	%rd16, %rd173, %r585;
	setp.eq.s64	%p414, %rd16, -9223372036854775808;
	abs.f64 	%fd219, %fd218;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd219;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4988;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8936, [retval0+0];
	
	//{
	}// Callseq End 7
	setp.lt.s32	%p415, %r38, 0;
	and.pred  	%p10, %p415, %p414;
	@!%p10 bra 	BB6_177;
	bra.uni 	BB6_176;

BB6_176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r586}, %fd8936;
	}
	xor.b32  	%r587, %r586, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r588, %temp}, %fd8936;
	}
	mov.b64 	%fd8936, {%r588, %r587};

BB6_177:
	setp.eq.f64	%p416, %fd218, 0d0000000000000000;
	@%p416 bra 	BB6_180;
	bra.uni 	BB6_178;

BB6_180:
	selp.b32	%r589, %r38, 0, %p414;
	or.b32  	%r590, %r589, 2146435072;
	setp.lt.s32	%p420, %r39, 0;
	selp.b32	%r591, %r590, %r589, %p420;
	mov.u32 	%r592, 0;
	mov.b64 	%fd8936, {%r592, %r591};
	bra.uni 	BB6_181;

BB6_178:
	setp.gt.s32	%p417, %r38, -1;
	@%p417 bra 	BB6_181;

	cvt.rzi.f64.f64	%fd4990, %fd4988;
	setp.neu.f64	%p418, %fd4990, 0d401C000000000000;
	selp.f64	%fd8936, 0dFFF8000000000000, %fd8936, %p418;

BB6_181:
	add.f64 	%fd8937, %fd218, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r593}, %fd8937;
	}
	and.b32  	%r594, %r593, 2146435072;
	setp.ne.s32	%p421, %r594, 2146435072;
	@%p421 bra 	BB6_182;

	setp.gtu.f64	%p422, %fd219, 0d7FF0000000000000;
	@%p422 bra 	BB6_191;

	and.b32  	%r595, %r39, 2147483647;
	setp.ne.s32	%p423, %r595, 2146435072;
	@%p423 bra 	BB6_186;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r596, %temp}, %fd4988;
	}
	setp.eq.s32	%p424, %r596, 0;
	@%p424 bra 	BB6_190;
	bra.uni 	BB6_186;

BB6_190:
	setp.gt.f64	%p427, %fd219, 0d3FF0000000000000;
	selp.b32	%r605, 2146435072, 0, %p427;
	xor.b32  	%r606, %r605, 2146435072;
	setp.lt.s32	%p428, %r39, 0;
	selp.b32	%r607, %r606, %r605, %p428;
	setp.eq.f64	%p429, %fd218, 0dBFF0000000000000;
	selp.b32	%r608, 1072693248, %r607, %p429;
	mov.u32 	%r609, 0;
	mov.b64 	%fd8937, {%r609, %r608};
	bra.uni 	BB6_191;

BB6_182:
	mov.f64 	%fd8937, %fd8936;

BB6_191:
	mul.f64 	%fd4992, %fd8937, 0d40E9230000000000;
	setp.eq.f64	%p430, %fd218, 0d3FF0000000000000;
	selp.f64	%fd9097, 0d40E9230000000000, %fd4992, %p430;

BB6_192:
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 param2;
	st.param.f64	[param2+0], %fd87;
	.param .b64 param3;
	st.param.f64	[param3+0], %fd6;
	.param .b64 param4;
	st.param.f64	[param4+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN2EW25C6SmoothBump_x_T_IntegralEdddd, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	ld.param.f64	%fd9098, [retval0+0];
	
	//{
	}// Callseq End 8
	@!%p7 bra 	BB6_210;
	bra.uni 	BB6_193;

BB6_193:
	mov.f64 	%fd4994, 0d3FF0000000000000;
	sub.f64 	%fd4995, %fd4994, %fd7;
	add.f64 	%fd4996, %fd4995, %fd200;
	mul.f64 	%fd233, %fd201, %fd4996;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd233;
	}
	mov.f64 	%fd4997, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd4997;
	}
	bfe.u32 	%r610, %r41, 20, 11;
	add.s32 	%r611, %r610, -1012;
	mov.u64 	%rd175, 4618441417868443648;
	shl.b64 	%rd17, %rd175, %r611;
	setp.eq.s64	%p431, %rd17, -9223372036854775808;
	abs.f64 	%fd234, %fd233;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4997;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8940, [retval0+0];
	
	//{
	}// Callseq End 9
	setp.lt.s32	%p432, %r40, 0;
	and.pred  	%p11, %p432, %p431;
	@!%p11 bra 	BB6_195;
	bra.uni 	BB6_194;

BB6_194:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r612}, %fd8940;
	}
	xor.b32  	%r613, %r612, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r614, %temp}, %fd8940;
	}
	mov.b64 	%fd8940, {%r614, %r613};

BB6_195:
	setp.eq.f64	%p433, %fd233, 0d0000000000000000;
	@%p433 bra 	BB6_198;
	bra.uni 	BB6_196;

BB6_198:
	selp.b32	%r615, %r40, 0, %p431;
	or.b32  	%r616, %r615, 2146435072;
	setp.lt.s32	%p437, %r41, 0;
	selp.b32	%r617, %r616, %r615, %p437;
	mov.u32 	%r618, 0;
	mov.b64 	%fd8940, {%r618, %r617};
	bra.uni 	BB6_199;

BB6_196:
	setp.gt.s32	%p434, %r40, -1;
	@%p434 bra 	BB6_199;

	cvt.rzi.f64.f64	%fd4999, %fd4997;
	setp.neu.f64	%p435, %fd4999, 0d4018000000000000;
	selp.f64	%fd8940, 0dFFF8000000000000, %fd8940, %p435;

BB6_199:
	add.f64 	%fd8941, %fd233, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r619}, %fd8941;
	}
	and.b32  	%r620, %r619, 2146435072;
	setp.ne.s32	%p438, %r620, 2146435072;
	@%p438 bra 	BB6_200;

	setp.gtu.f64	%p439, %fd234, 0d7FF0000000000000;
	@%p439 bra 	BB6_209;

	and.b32  	%r621, %r41, 2147483647;
	setp.ne.s32	%p440, %r621, 2146435072;
	@%p440 bra 	BB6_204;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r622, %temp}, %fd4997;
	}
	setp.eq.s32	%p441, %r622, 0;
	@%p441 bra 	BB6_208;
	bra.uni 	BB6_204;

BB6_208:
	setp.gt.f64	%p444, %fd234, 0d3FF0000000000000;
	selp.b32	%r631, 2146435072, 0, %p444;
	xor.b32  	%r632, %r631, 2146435072;
	setp.lt.s32	%p445, %r41, 0;
	selp.b32	%r633, %r632, %r631, %p445;
	setp.eq.f64	%p446, %fd233, 0dBFF0000000000000;
	selp.b32	%r634, 1072693248, %r633, %p446;
	mov.u32 	%r635, 0;
	mov.b64 	%fd8941, {%r635, %r634};
	bra.uni 	BB6_209;

BB6_200:
	mov.f64 	%fd8941, %fd8940;

BB6_209:
	setp.eq.f64	%p447, %fd233, 0d3FF0000000000000;
	selp.f64	%fd5001, 0d3FF0000000000000, %fd8941, %p447;
	fma.rn.f64 	%fd5002, %fd201, 0dC000000000000000, 0d3FF0000000000000;
	mul.f64 	%fd5003, %fd5002, 0d4115FEA000000000;
	mul.f64 	%fd8942, %fd5003, %fd5001;

BB6_210:
	mov.f64 	%fd5004, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd5004;
	}
	bfe.u32 	%r636, %r42, 20, 11;
	add.s32 	%r637, %r636, -1012;
	mov.u64 	%rd176, 4613937818241073152;
	shl.b64 	%rd18, %rd176, %r637;
	setp.eq.s64	%p448, %rd18, -9223372036854775808;
	abs.f64 	%fd247, %fd6;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd247;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5004;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8944, [retval0+0];
	
	//{
	}// Callseq End 10
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd6;
	}
	setp.lt.s32	%p449, %r43, 0;
	and.pred  	%p12, %p449, %p448;
	@!%p12 bra 	BB6_212;
	bra.uni 	BB6_211;

BB6_211:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r638}, %fd8944;
	}
	xor.b32  	%r639, %r638, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r640, %temp}, %fd8944;
	}
	mov.b64 	%fd8944, {%r640, %r639};

BB6_212:
	setp.eq.f64	%p450, %fd6, 0d0000000000000000;
	@%p450 bra 	BB6_215;
	bra.uni 	BB6_213;

BB6_215:
	selp.b32	%r641, %r43, 0, %p448;
	or.b32  	%r642, %r641, 2146435072;
	setp.lt.s32	%p454, %r42, 0;
	selp.b32	%r643, %r642, %r641, %p454;
	mov.u32 	%r644, 0;
	mov.b64 	%fd8944, {%r644, %r643};
	bra.uni 	BB6_216;

BB6_213:
	setp.gt.s32	%p451, %r43, -1;
	@%p451 bra 	BB6_216;

	cvt.rzi.f64.f64	%fd5006, %fd5004;
	setp.neu.f64	%p452, %fd5006, 0d4008000000000000;
	selp.f64	%fd8944, 0dFFF8000000000000, %fd8944, %p452;

BB6_216:
	add.f64 	%fd8945, %fd6, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r645}, %fd8945;
	}
	and.b32  	%r646, %r645, 2146435072;
	setp.ne.s32	%p455, %r646, 2146435072;
	@%p455 bra 	BB6_217;

	setp.gtu.f64	%p456, %fd247, 0d7FF0000000000000;
	@%p456 bra 	BB6_226;

	and.b32  	%r647, %r42, 2147483647;
	setp.ne.s32	%p457, %r647, 2146435072;
	@%p457 bra 	BB6_221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r648, %temp}, %fd5004;
	}
	setp.eq.s32	%p458, %r648, 0;
	@%p458 bra 	BB6_225;
	bra.uni 	BB6_221;

BB6_225:
	setp.eq.f64	%p461, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p462, %fd247, 0d3FF0000000000000;
	selp.b32	%r657, 2146435072, 0, %p462;
	xor.b32  	%r658, %r657, 2146435072;
	setp.lt.s32	%p463, %r42, 0;
	selp.b32	%r659, %r658, %r657, %p463;
	selp.b32	%r660, 1072693248, %r659, %p461;
	mov.u32 	%r661, 0;
	mov.b64 	%fd8945, {%r661, %r660};
	bra.uni 	BB6_226;

BB6_217:
	mov.f64 	%fd8945, %fd8944;

BB6_226:
	setp.eq.f64	%p464, %fd6, 0d3FF0000000000000;
	selp.f64	%fd5010, 0d3FF0000000000000, %fd8945, %p464;
	div.rn.f64 	%fd258, %fd8942, %fd5010;
	mov.f64 	%fd8949, 0d0000000000000000;
	@!%p9 bra 	BB6_244;
	bra.uni 	BB6_227;

BB6_227:
	mov.f64 	%fd5011, 0d3FF0000000000000;
	sub.f64 	%fd5012, %fd5011, %fd7;
	add.f64 	%fd5013, %fd5012, %fd216;
	mul.f64 	%fd259, %fd217, %fd5013;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd259;
	}
	mov.f64 	%fd5014, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd5014;
	}
	bfe.u32 	%r662, %r45, 20, 11;
	add.s32 	%r663, %r662, -1012;
	mov.u64 	%rd177, 4618441417868443648;
	shl.b64 	%rd19, %rd177, %r663;
	setp.eq.s64	%p465, %rd19, -9223372036854775808;
	abs.f64 	%fd260, %fd259;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd260;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5014;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8947, [retval0+0];
	
	//{
	}// Callseq End 11
	setp.lt.s32	%p466, %r44, 0;
	and.pred  	%p13, %p466, %p465;
	@!%p13 bra 	BB6_229;
	bra.uni 	BB6_228;

BB6_228:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r664}, %fd8947;
	}
	xor.b32  	%r665, %r664, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r666, %temp}, %fd8947;
	}
	mov.b64 	%fd8947, {%r666, %r665};

BB6_229:
	setp.eq.f64	%p467, %fd259, 0d0000000000000000;
	@%p467 bra 	BB6_232;
	bra.uni 	BB6_230;

BB6_232:
	selp.b32	%r667, %r44, 0, %p465;
	or.b32  	%r668, %r667, 2146435072;
	setp.lt.s32	%p471, %r45, 0;
	selp.b32	%r669, %r668, %r667, %p471;
	mov.u32 	%r670, 0;
	mov.b64 	%fd8947, {%r670, %r669};
	bra.uni 	BB6_233;

BB6_230:
	setp.gt.s32	%p468, %r44, -1;
	@%p468 bra 	BB6_233;

	cvt.rzi.f64.f64	%fd5016, %fd5014;
	setp.neu.f64	%p469, %fd5016, 0d4018000000000000;
	selp.f64	%fd8947, 0dFFF8000000000000, %fd8947, %p469;

BB6_233:
	add.f64 	%fd8948, %fd259, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r671}, %fd8948;
	}
	and.b32  	%r672, %r671, 2146435072;
	setp.ne.s32	%p472, %r672, 2146435072;
	@%p472 bra 	BB6_234;

	setp.gtu.f64	%p473, %fd260, 0d7FF0000000000000;
	@%p473 bra 	BB6_243;

	and.b32  	%r673, %r45, 2147483647;
	setp.ne.s32	%p474, %r673, 2146435072;
	@%p474 bra 	BB6_238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r674, %temp}, %fd5014;
	}
	setp.eq.s32	%p475, %r674, 0;
	@%p475 bra 	BB6_242;
	bra.uni 	BB6_238;

BB6_242:
	setp.gt.f64	%p478, %fd260, 0d3FF0000000000000;
	selp.b32	%r683, 2146435072, 0, %p478;
	xor.b32  	%r684, %r683, 2146435072;
	setp.lt.s32	%p479, %r45, 0;
	selp.b32	%r685, %r684, %r683, %p479;
	setp.eq.f64	%p480, %fd259, 0dBFF0000000000000;
	selp.b32	%r686, 1072693248, %r685, %p480;
	mov.u32 	%r687, 0;
	mov.b64 	%fd8948, {%r687, %r686};
	bra.uni 	BB6_243;

BB6_234:
	mov.f64 	%fd8948, %fd8947;

BB6_243:
	setp.eq.f64	%p481, %fd259, 0d3FF0000000000000;
	selp.f64	%fd5018, 0d3FF0000000000000, %fd8948, %p481;
	fma.rn.f64 	%fd5019, %fd217, 0dC000000000000000, 0d3FF0000000000000;
	mul.f64 	%fd5020, %fd5019, 0d4115FEA000000000;
	mul.f64 	%fd8949, %fd5020, %fd5018;

BB6_244:
	abs.f64 	%fd273, %fd9;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd273;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5004;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd8951, [retval0+0];
	
	//{
	}// Callseq End 12
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd9;
	}
	setp.lt.s32	%p482, %r46, 0;
	and.pred  	%p14, %p482, %p448;
	@!%p14 bra 	BB6_246;
	bra.uni 	BB6_245;

BB6_245:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r688}, %fd8951;
	}
	xor.b32  	%r689, %r688, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r690, %temp}, %fd8951;
	}
	mov.b64 	%fd8951, {%r690, %r689};

BB6_246:
	setp.eq.f64	%p484, %fd9, 0d0000000000000000;
	@%p484 bra 	BB6_249;
	bra.uni 	BB6_247;

BB6_249:
	selp.b32	%r691, %r46, 0, %p448;
	or.b32  	%r692, %r691, 2146435072;
	setp.lt.s32	%p488, %r42, 0;
	selp.b32	%r693, %r692, %r691, %p488;
	mov.u32 	%r694, 0;
	mov.b64 	%fd8951, {%r694, %r693};
	bra.uni 	BB6_250;

BB6_247:
	setp.gt.s32	%p485, %r46, -1;
	@%p485 bra 	BB6_250;

	cvt.rzi.f64.f64	%fd5023, %fd5004;
	setp.neu.f64	%p486, %fd5023, 0d4008000000000000;
	selp.f64	%fd8951, 0dFFF8000000000000, %fd8951, %p486;

BB6_250:
	add.f64 	%fd8952, %fd9, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r695}, %fd8952;
	}
	and.b32  	%r696, %r695, 2146435072;
	setp.ne.s32	%p489, %r696, 2146435072;
	@%p489 bra 	BB6_251;

	setp.gtu.f64	%p490, %fd273, 0d7FF0000000000000;
	@%p490 bra 	BB6_260;

	and.b32  	%r697, %r42, 2147483647;
	setp.ne.s32	%p491, %r697, 2146435072;
	@%p491 bra 	BB6_255;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r698, %temp}, %fd5004;
	}
	setp.eq.s32	%p492, %r698, 0;
	@%p492 bra 	BB6_259;
	bra.uni 	BB6_255;

BB6_259:
	setp.eq.f64	%p495, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p496, %fd273, 0d3FF0000000000000;
	selp.b32	%r707, 2146435072, 0, %p496;
	xor.b32  	%r708, %r707, 2146435072;
	setp.lt.s32	%p497, %r42, 0;
	selp.b32	%r709, %r708, %r707, %p497;
	selp.b32	%r710, 1072693248, %r709, %p495;
	mov.u32 	%r711, 0;
	mov.b64 	%fd8952, {%r711, %r710};
	bra.uni 	BB6_260;

BB6_251:
	mov.f64 	%fd8952, %fd8951;

BB6_260:
	setp.eq.f64	%p498, %fd9, 0d3FF0000000000000;
	selp.f64	%fd5026, 0d3FF0000000000000, %fd8952, %p498;
	div.rn.f64 	%fd5027, %fd8949, %fd5026;
	div.rn.f64 	%fd9100, %fd5027, %fd87;
	div.rn.f64 	%fd9099, %fd258, %fd87;

BB6_1008:
	mul.f64 	%fd827, %fd85, 0d4008000000000000;
	mul.f64 	%fd828, %fd85, %fd827;
	mov.f64 	%fd5336, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd5336;
	}
	bfe.u32 	%r1865, %r90, 20, 11;
	add.s32 	%r1866, %r1865, -1012;
	mov.u64 	%rd212, 4617315517961601024;
	shl.b64 	%rd49, %rd212, %r1866;
	setp.eq.s64	%p1280, %rd49, -9223372036854775808;
	abs.f64 	%fd829, %fd87;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd829;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5336;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9102, [retval0+0];
	
	//{
	}// Callseq End 61
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd87;
	}
	setp.lt.s32	%p1281, %r91, 0;
	and.pred  	%p60, %p1281, %p1280;
	@!%p60 bra 	BB6_1010;
	bra.uni 	BB6_1009;

BB6_1009:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1867}, %fd9102;
	}
	xor.b32  	%r1868, %r1867, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1869, %temp}, %fd9102;
	}
	mov.b64 	%fd9102, {%r1869, %r1868};

BB6_1010:
	setp.eq.f64	%p1282, %fd87, 0d0000000000000000;
	@%p1282 bra 	BB6_1013;
	bra.uni 	BB6_1011;

BB6_1013:
	selp.b32	%r1870, %r91, 0, %p1280;
	or.b32  	%r1871, %r1870, 2146435072;
	setp.lt.s32	%p1286, %r90, 0;
	selp.b32	%r1872, %r1871, %r1870, %p1286;
	mov.u32 	%r1873, 0;
	mov.b64 	%fd9102, {%r1873, %r1872};
	bra.uni 	BB6_1014;

BB6_1011:
	setp.gt.s32	%p1283, %r91, -1;
	@%p1283 bra 	BB6_1014;

	cvt.rzi.f64.f64	%fd5338, %fd5336;
	setp.neu.f64	%p1284, %fd5338, 0d4014000000000000;
	selp.f64	%fd9102, 0dFFF8000000000000, %fd9102, %p1284;

BB6_1014:
	add.f64 	%fd9103, %fd87, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1874}, %fd9103;
	}
	and.b32  	%r1875, %r1874, 2146435072;
	setp.ne.s32	%p1287, %r1875, 2146435072;
	@%p1287 bra 	BB6_1015;

	setp.gtu.f64	%p1288, %fd829, 0d7FF0000000000000;
	@%p1288 bra 	BB6_1024;

	and.b32  	%r1876, %r90, 2147483647;
	setp.ne.s32	%p1289, %r1876, 2146435072;
	@%p1289 bra 	BB6_1019;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1877, %temp}, %fd5336;
	}
	setp.eq.s32	%p1290, %r1877, 0;
	@%p1290 bra 	BB6_1023;
	bra.uni 	BB6_1019;

BB6_1023:
	setp.gt.f64	%p1293, %fd829, 0d3FF0000000000000;
	selp.b32	%r1886, 2146435072, 0, %p1293;
	xor.b32  	%r1887, %r1886, 2146435072;
	setp.lt.s32	%p1294, %r90, 0;
	selp.b32	%r1888, %r1887, %r1886, %p1294;
	setp.eq.f64	%p1295, %fd87, 0dBFF0000000000000;
	selp.b32	%r1889, 1072693248, %r1888, %p1295;
	mov.u32 	%r1890, 0;
	mov.b64 	%fd9103, {%r1890, %r1889};
	bra.uni 	BB6_1024;

BB6_1015:
	mov.f64 	%fd9103, %fd9102;

BB6_1024:
	setp.eq.f64	%p1296, %fd87, 0d3FF0000000000000;
	selp.f64	%fd840, 0d3FF0000000000000, %fd9103, %p1296;
	mov.f64 	%fd5340, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd5340;
	}
	bfe.u32 	%r1891, %r92, 20, 11;
	add.s32 	%r1892, %r1891, -1012;
	mov.u64 	%rd213, 4611686018427387904;
	shl.b64 	%rd50, %rd213, %r1892;
	setp.eq.s64	%p1297, %rd50, -9223372036854775808;
	abs.f64 	%fd841, %fd6;
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd841;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5340;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9600, [retval0+0];
	
	//{
	}// Callseq End 62
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd6;
	}
	setp.lt.s32	%p1298, %r93, 0;
	and.pred  	%p61, %p1298, %p1297;
	mov.f64 	%fd9105, %fd9600;
	@!%p61 bra 	BB6_1026;
	bra.uni 	BB6_1025;

BB6_1025:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1893}, %fd9600;
	}
	xor.b32  	%r1894, %r1893, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1895, %temp}, %fd9600;
	}
	mov.b64 	%fd9105, {%r1895, %r1894};

BB6_1026:
	setp.eq.f64	%p1299, %fd6, 0d0000000000000000;
	@%p1299 bra 	BB6_1029;
	bra.uni 	BB6_1027;

BB6_1029:
	selp.b32	%r1896, %r93, 0, %p1297;
	or.b32  	%r1897, %r1896, 2146435072;
	setp.lt.s32	%p1303, %r92, 0;
	selp.b32	%r1898, %r1897, %r1896, %p1303;
	mov.u32 	%r1899, 0;
	mov.b64 	%fd9105, {%r1899, %r1898};
	bra.uni 	BB6_1030;

BB6_1027:
	setp.gt.s32	%p1300, %r93, -1;
	@%p1300 bra 	BB6_1030;

	cvt.rzi.f64.f64	%fd5342, %fd5340;
	setp.neu.f64	%p1301, %fd5342, 0d4000000000000000;
	selp.f64	%fd9105, 0dFFF8000000000000, %fd9105, %p1301;

BB6_1030:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1900}, %fd15;
	}
	and.b32  	%r94, %r1900, 2146435072;
	setp.ne.s32	%p1304, %r94, 2146435072;
	@%p1304 bra 	BB6_1031;

	setp.gtu.f64	%p1305, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9106, %fd15;
	@%p1305 bra 	BB6_1040;

	and.b32  	%r1901, %r92, 2147483647;
	setp.ne.s32	%p1306, %r1901, 2146435072;
	@%p1306 bra 	BB6_1035;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1902, %temp}, %fd5340;
	}
	setp.eq.s32	%p1307, %r1902, 0;
	@%p1307 bra 	BB6_1039;
	bra.uni 	BB6_1035;

BB6_1039:
	setp.eq.f64	%p1310, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1311, %fd841, 0d3FF0000000000000;
	selp.b32	%r1911, 2146435072, 0, %p1311;
	xor.b32  	%r1912, %r1911, 2146435072;
	setp.lt.s32	%p1312, %r92, 0;
	selp.b32	%r1913, %r1912, %r1911, %p1312;
	selp.b32	%r1914, 1072693248, %r1913, %p1310;
	mov.u32 	%r1915, 0;
	mov.b64 	%fd9106, {%r1915, %r1914};
	bra.uni 	BB6_1040;

BB6_1031:
	mov.f64 	%fd9106, %fd9105;

BB6_1040:
	setp.eq.f64	%p1313, %fd6, 0d3FF0000000000000;
	selp.f64	%fd851, 0d3FF0000000000000, %fd9106, %p1313;
	abs.f64 	%fd852, %fd9;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd852;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5340;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9603, [retval0+0];
	
	//{
	}// Callseq End 63
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd9;
	}
	setp.lt.s32	%p1314, %r95, 0;
	and.pred  	%p62, %p1314, %p1297;
	mov.f64 	%fd9108, %fd9603;
	@!%p62 bra 	BB6_1042;
	bra.uni 	BB6_1041;

BB6_1041:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1916}, %fd9603;
	}
	xor.b32  	%r1917, %r1916, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1918, %temp}, %fd9603;
	}
	mov.b64 	%fd9108, {%r1918, %r1917};

BB6_1042:
	setp.eq.f64	%p1316, %fd9, 0d0000000000000000;
	@%p1316 bra 	BB6_1045;
	bra.uni 	BB6_1043;

BB6_1045:
	selp.b32	%r1919, %r95, 0, %p1297;
	or.b32  	%r1920, %r1919, 2146435072;
	setp.lt.s32	%p1320, %r92, 0;
	selp.b32	%r1921, %r1920, %r1919, %p1320;
	mov.u32 	%r1922, 0;
	mov.b64 	%fd9108, {%r1922, %r1921};
	bra.uni 	BB6_1046;

BB6_1043:
	setp.gt.s32	%p1317, %r95, -1;
	@%p1317 bra 	BB6_1046;

	cvt.rzi.f64.f64	%fd5346, %fd5340;
	setp.neu.f64	%p1318, %fd5346, 0d4000000000000000;
	selp.f64	%fd9108, 0dFFF8000000000000, %fd9108, %p1318;

BB6_1046:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1923}, %fd16;
	}
	and.b32  	%r96, %r1923, 2146435072;
	setp.ne.s32	%p1321, %r96, 2146435072;
	@%p1321 bra 	BB6_1047;

	setp.gtu.f64	%p1322, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9109, %fd16;
	@%p1322 bra 	BB6_1056;

	and.b32  	%r1924, %r92, 2147483647;
	setp.ne.s32	%p1323, %r1924, 2146435072;
	@%p1323 bra 	BB6_1051;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1925, %temp}, %fd5340;
	}
	setp.eq.s32	%p1324, %r1925, 0;
	@%p1324 bra 	BB6_1055;
	bra.uni 	BB6_1051;

BB6_1055:
	setp.eq.f64	%p1327, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1328, %fd852, 0d3FF0000000000000;
	selp.b32	%r1934, 2146435072, 0, %p1328;
	xor.b32  	%r1935, %r1934, 2146435072;
	setp.lt.s32	%p1329, %r92, 0;
	selp.b32	%r1936, %r1935, %r1934, %p1329;
	selp.b32	%r1937, 1072693248, %r1936, %p1327;
	mov.u32 	%r1938, 0;
	mov.b64 	%fd9109, {%r1938, %r1937};
	bra.uni 	BB6_1056;

BB6_1047:
	mov.f64 	%fd9109, %fd9108;

BB6_1056:
	setp.eq.f64	%p1330, %fd9, 0d3FF0000000000000;
	selp.f64	%fd5348, 0d3FF0000000000000, %fd9109, %p1330;
	div.rn.f64 	%fd5349, %fd9097, %fd5348;
	div.rn.f64 	%fd5350, %fd9096, %fd851;
	sub.f64 	%fd862, %fd5350, %fd5349;
	mov.f64 	%fd5351, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd5351;
	}
	bfe.u32 	%r1939, %r97, 20, 11;
	add.s32 	%r1940, %r1939, -1012;
	mov.u64 	%rd214, 4613937818241073152;
	shl.b64 	%rd51, %rd214, %r1940;
	setp.eq.s64	%p1331, %rd51, -9223372036854775808;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd829;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5351;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9111, [retval0+0];
	
	//{
	}// Callseq End 64
	and.pred  	%p63, %p1281, %p1331;
	@!%p63 bra 	BB6_1058;
	bra.uni 	BB6_1057;

BB6_1057:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1941}, %fd9111;
	}
	xor.b32  	%r1942, %r1941, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1943, %temp}, %fd9111;
	}
	mov.b64 	%fd9111, {%r1943, %r1942};

BB6_1058:
	@%p1282 bra 	BB6_1061;
	bra.uni 	BB6_1059;

BB6_1061:
	selp.b32	%r1944, %r91, 0, %p1331;
	or.b32  	%r1945, %r1944, 2146435072;
	setp.lt.s32	%p1337, %r97, 0;
	selp.b32	%r1946, %r1945, %r1944, %p1337;
	mov.u32 	%r1947, 0;
	mov.b64 	%fd9111, {%r1947, %r1946};
	bra.uni 	BB6_1062;

BB6_1059:
	setp.gt.s32	%p1334, %r91, -1;
	@%p1334 bra 	BB6_1062;

	cvt.rzi.f64.f64	%fd5353, %fd5351;
	setp.neu.f64	%p1335, %fd5353, 0d4008000000000000;
	selp.f64	%fd9111, 0dFFF8000000000000, %fd9111, %p1335;

BB6_1062:
	add.f64 	%fd9112, %fd87, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1948}, %fd9112;
	}
	and.b32  	%r1949, %r1948, 2146435072;
	setp.ne.s32	%p1338, %r1949, 2146435072;
	@%p1338 bra 	BB6_1063;

	setp.gtu.f64	%p1339, %fd829, 0d7FF0000000000000;
	@%p1339 bra 	BB6_1072;

	and.b32  	%r1950, %r97, 2147483647;
	setp.ne.s32	%p1340, %r1950, 2146435072;
	@%p1340 bra 	BB6_1067;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1951, %temp}, %fd5351;
	}
	setp.eq.s32	%p1341, %r1951, 0;
	@%p1341 bra 	BB6_1071;
	bra.uni 	BB6_1067;

BB6_1071:
	setp.gt.f64	%p1344, %fd829, 0d3FF0000000000000;
	selp.b32	%r1960, 2146435072, 0, %p1344;
	xor.b32  	%r1961, %r1960, 2146435072;
	setp.lt.s32	%p1345, %r97, 0;
	selp.b32	%r1962, %r1961, %r1960, %p1345;
	setp.eq.f64	%p1346, %fd87, 0dBFF0000000000000;
	selp.b32	%r1963, 1072693248, %r1962, %p1346;
	mov.u32 	%r1964, 0;
	mov.b64 	%fd9112, {%r1964, %r1963};
	bra.uni 	BB6_1072;

BB6_1063:
	mov.f64 	%fd9112, %fd9111;

BB6_1072:
	selp.f64	%fd873, 0d3FF0000000000000, %fd9112, %p1296;
	mov.f64 	%fd9114, %fd9600;
	@!%p61 bra 	BB6_1074;
	bra.uni 	BB6_1073;

BB6_1073:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1965}, %fd9600;
	}
	xor.b32  	%r1966, %r1965, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1967, %temp}, %fd9600;
	}
	mov.b64 	%fd9114, {%r1967, %r1966};

BB6_1074:
	@%p1299 bra 	BB6_1077;
	bra.uni 	BB6_1075;

BB6_1077:
	selp.b32	%r1968, %r93, 0, %p1297;
	or.b32  	%r1969, %r1968, 2146435072;
	setp.lt.s32	%p1352, %r92, 0;
	selp.b32	%r1970, %r1969, %r1968, %p1352;
	mov.u32 	%r1971, 0;
	mov.b64 	%fd9114, {%r1971, %r1970};
	bra.uni 	BB6_1078;

BB6_1075:
	setp.gt.s32	%p1349, %r93, -1;
	@%p1349 bra 	BB6_1078;

	cvt.rzi.f64.f64	%fd5356, %fd5340;
	setp.neu.f64	%p1350, %fd5356, 0d4000000000000000;
	selp.f64	%fd9114, 0dFFF8000000000000, %fd9114, %p1350;

BB6_1078:
	@%p1304 bra 	BB6_1079;

	setp.gtu.f64	%p1354, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9115, %fd15;
	@%p1354 bra 	BB6_1088;

	and.b32  	%r1972, %r92, 2147483647;
	setp.ne.s32	%p1355, %r1972, 2146435072;
	@%p1355 bra 	BB6_1083;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1973, %temp}, %fd5340;
	}
	setp.eq.s32	%p1356, %r1973, 0;
	@%p1356 bra 	BB6_1087;
	bra.uni 	BB6_1083;

BB6_1087:
	setp.eq.f64	%p1359, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1360, %fd841, 0d3FF0000000000000;
	selp.b32	%r1982, 2146435072, 0, %p1360;
	xor.b32  	%r1983, %r1982, 2146435072;
	setp.lt.s32	%p1361, %r92, 0;
	selp.b32	%r1984, %r1983, %r1982, %p1361;
	selp.b32	%r1985, 1072693248, %r1984, %p1359;
	mov.u32 	%r1986, 0;
	mov.b64 	%fd9115, {%r1986, %r1985};
	bra.uni 	BB6_1088;

BB6_1079:
	mov.f64 	%fd9115, %fd9114;

BB6_1088:
	selp.f64	%fd882, 0d3FF0000000000000, %fd9115, %p1313;
	mov.f64 	%fd9117, %fd9603;
	@!%p62 bra 	BB6_1090;
	bra.uni 	BB6_1089;

BB6_1089:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1987}, %fd9603;
	}
	xor.b32  	%r1988, %r1987, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1989, %temp}, %fd9603;
	}
	mov.b64 	%fd9117, {%r1989, %r1988};

BB6_1090:
	@%p1316 bra 	BB6_1093;
	bra.uni 	BB6_1091;

BB6_1093:
	selp.b32	%r1990, %r95, 0, %p1297;
	or.b32  	%r1991, %r1990, 2146435072;
	setp.lt.s32	%p1367, %r92, 0;
	selp.b32	%r1992, %r1991, %r1990, %p1367;
	mov.u32 	%r1993, 0;
	mov.b64 	%fd9117, {%r1993, %r1992};
	bra.uni 	BB6_1094;

BB6_1091:
	setp.gt.s32	%p1364, %r95, -1;
	@%p1364 bra 	BB6_1094;

	cvt.rzi.f64.f64	%fd5359, %fd5340;
	setp.neu.f64	%p1365, %fd5359, 0d4000000000000000;
	selp.f64	%fd9117, 0dFFF8000000000000, %fd9117, %p1365;

BB6_1094:
	@%p1321 bra 	BB6_1095;

	setp.gtu.f64	%p1369, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9118, %fd16;
	@%p1369 bra 	BB6_1104;

	and.b32  	%r1994, %r92, 2147483647;
	setp.ne.s32	%p1370, %r1994, 2146435072;
	@%p1370 bra 	BB6_1099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1995, %temp}, %fd5340;
	}
	setp.eq.s32	%p1371, %r1995, 0;
	@%p1371 bra 	BB6_1103;
	bra.uni 	BB6_1099;

BB6_1103:
	setp.eq.f64	%p1374, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1375, %fd852, 0d3FF0000000000000;
	selp.b32	%r2004, 2146435072, 0, %p1375;
	xor.b32  	%r2005, %r2004, 2146435072;
	setp.lt.s32	%p1376, %r92, 0;
	selp.b32	%r2006, %r2005, %r2004, %p1376;
	selp.b32	%r2007, 1072693248, %r2006, %p1374;
	mov.u32 	%r2008, 0;
	mov.b64 	%fd9118, {%r2008, %r2007};
	bra.uni 	BB6_1104;

BB6_1095:
	mov.f64 	%fd9118, %fd9117;

BB6_1104:
	selp.f64	%fd5361, 0d3FF0000000000000, %fd9118, %p1330;
	div.rn.f64 	%fd5362, %fd9097, %fd5361;
	div.rn.f64 	%fd5363, %fd9096, %fd882;
	sub.f64 	%fd5364, %fd5363, %fd5362;
	mul.f64 	%fd5365, %fd85, 0dC000000000000000;
	div.rn.f64 	%fd5366, %fd5365, %fd873;
	mul.f64 	%fd5367, %fd5366, %fd5364;
	mul.f64 	%fd5368, %fd85, %fd828;
	div.rn.f64 	%fd5369, %fd5368, %fd840;
	fma.rn.f64 	%fd891, %fd5369, %fd862, %fd5367;
	div.rn.f64 	%fd892, %fd828, %fd840;
	mul.f64 	%fd893, %fd85, %fd9096;
	mov.f64 	%fd9120, %fd9600;
	@!%p61 bra 	BB6_1106;
	bra.uni 	BB6_1105;

BB6_1105:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2009}, %fd9600;
	}
	xor.b32  	%r2010, %r2009, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2011, %temp}, %fd9600;
	}
	mov.b64 	%fd9120, {%r2011, %r2010};

BB6_1106:
	@%p1299 bra 	BB6_1109;
	bra.uni 	BB6_1107;

BB6_1109:
	selp.b32	%r2012, %r93, 0, %p1297;
	or.b32  	%r2013, %r2012, 2146435072;
	setp.lt.s32	%p1382, %r92, 0;
	selp.b32	%r2014, %r2013, %r2012, %p1382;
	mov.u32 	%r2015, 0;
	mov.b64 	%fd9120, {%r2015, %r2014};
	bra.uni 	BB6_1110;

BB6_1107:
	setp.gt.s32	%p1379, %r93, -1;
	@%p1379 bra 	BB6_1110;

	cvt.rzi.f64.f64	%fd5371, %fd5340;
	setp.neu.f64	%p1380, %fd5371, 0d4000000000000000;
	selp.f64	%fd9120, 0dFFF8000000000000, %fd9120, %p1380;

BB6_1110:
	@%p1304 bra 	BB6_1111;

	setp.gtu.f64	%p1384, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9121, %fd15;
	@%p1384 bra 	BB6_1120;

	and.b32  	%r2016, %r92, 2147483647;
	setp.ne.s32	%p1385, %r2016, 2146435072;
	@%p1385 bra 	BB6_1115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2017, %temp}, %fd5340;
	}
	setp.eq.s32	%p1386, %r2017, 0;
	@%p1386 bra 	BB6_1119;
	bra.uni 	BB6_1115;

BB6_1119:
	setp.eq.f64	%p1389, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1390, %fd841, 0d3FF0000000000000;
	selp.b32	%r2026, 2146435072, 0, %p1390;
	xor.b32  	%r2027, %r2026, 2146435072;
	setp.lt.s32	%p1391, %r92, 0;
	selp.b32	%r2028, %r2027, %r2026, %p1391;
	selp.b32	%r2029, 1072693248, %r2028, %p1389;
	mov.u32 	%r2030, 0;
	mov.b64 	%fd9121, {%r2030, %r2029};
	bra.uni 	BB6_1120;

BB6_1111:
	mov.f64 	%fd9121, %fd9120;

BB6_1120:
	selp.f64	%fd902, 0d3FF0000000000000, %fd9121, %p1313;
	mul.f64 	%fd903, %fd85, %fd9097;
	mov.f64 	%fd9123, %fd9603;
	@!%p62 bra 	BB6_1122;
	bra.uni 	BB6_1121;

BB6_1121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2031}, %fd9603;
	}
	xor.b32  	%r2032, %r2031, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd9603;
	}
	mov.b64 	%fd9123, {%r2033, %r2032};

BB6_1122:
	@%p1316 bra 	BB6_1125;
	bra.uni 	BB6_1123;

BB6_1125:
	selp.b32	%r2034, %r95, 0, %p1297;
	or.b32  	%r2035, %r2034, 2146435072;
	setp.lt.s32	%p1397, %r92, 0;
	selp.b32	%r2036, %r2035, %r2034, %p1397;
	mov.u32 	%r2037, 0;
	mov.b64 	%fd9123, {%r2037, %r2036};
	bra.uni 	BB6_1126;

BB6_1123:
	setp.gt.s32	%p1394, %r95, -1;
	@%p1394 bra 	BB6_1126;

	cvt.rzi.f64.f64	%fd5374, %fd5340;
	setp.neu.f64	%p1395, %fd5374, 0d4000000000000000;
	selp.f64	%fd9123, 0dFFF8000000000000, %fd9123, %p1395;

BB6_1126:
	@%p1321 bra 	BB6_1127;

	setp.gtu.f64	%p1399, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9124, %fd16;
	@%p1399 bra 	BB6_1136;

	and.b32  	%r2038, %r92, 2147483647;
	setp.ne.s32	%p1400, %r2038, 2146435072;
	@%p1400 bra 	BB6_1131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2039, %temp}, %fd5340;
	}
	setp.eq.s32	%p1401, %r2039, 0;
	@%p1401 bra 	BB6_1135;
	bra.uni 	BB6_1131;

BB6_1135:
	setp.eq.f64	%p1404, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1405, %fd852, 0d3FF0000000000000;
	selp.b32	%r2048, 2146435072, 0, %p1405;
	xor.b32  	%r2049, %r2048, 2146435072;
	setp.lt.s32	%p1406, %r92, 0;
	selp.b32	%r2050, %r2049, %r2048, %p1406;
	selp.b32	%r2051, 1072693248, %r2050, %p1404;
	mov.u32 	%r2052, 0;
	mov.b64 	%fd9124, {%r2052, %r2051};
	bra.uni 	BB6_1136;

BB6_1127:
	mov.f64 	%fd9124, %fd9123;

BB6_1136:
	selp.f64	%fd5376, 0d3FF0000000000000, %fd9124, %p1330;
	div.rn.f64 	%fd5377, %fd903, %fd5376;
	div.rn.f64 	%fd5378, %fd893, %fd902;
	sub.f64 	%fd5379, %fd5378, %fd5377;
	fma.rn.f64 	%fd912, %fd892, %fd5379, %fd891;
	mul.f64 	%fd913, %fd85, 0d402E000000000000;
	mul.f64 	%fd914, %fd85, %fd913;
	mov.f64 	%fd5380, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd5380;
	}
	bfe.u32 	%r2053, %r98, 20, 11;
	add.s32 	%r2054, %r2053, -1012;
	mov.u64 	%rd215, 4619567317775286272;
	shl.b64 	%rd52, %rd215, %r2054;
	setp.eq.s64	%p1408, %rd52, -9223372036854775808;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd829;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5380;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd9126, [retval0+0];
	
	//{
	}// Callseq End 65
	and.pred  	%p64, %p1281, %p1408;
	@!%p64 bra 	BB6_1138;
	bra.uni 	BB6_1137;

BB6_1137:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2055}, %fd9126;
	}
	xor.b32  	%r2056, %r2055, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2057, %temp}, %fd9126;
	}
	mov.b64 	%fd9126, {%r2057, %r2056};

BB6_1138:
	@%p1282 bra 	BB6_1141;
	bra.uni 	BB6_1139;

BB6_1141:
	selp.b32	%r2058, %r91, 0, %p1408;
	or.b32  	%r2059, %r2058, 2146435072;
	setp.lt.s32	%p1414, %r98, 0;
	selp.b32	%r2060, %r2059, %r2058, %p1414;
	mov.u32 	%r2061, 0;
	mov.b64 	%fd9126, {%r2061, %r2060};
	bra.uni 	BB6_1142;

BB6_1139:
	setp.gt.s32	%p1411, %r91, -1;
	@%p1411 bra 	BB6_1142;

	cvt.rzi.f64.f64	%fd5382, %fd5380;
	setp.neu.f64	%p1412, %fd5382, 0d401C000000000000;
	selp.f64	%fd9126, 0dFFF8000000000000, %fd9126, %p1412;

BB6_1142:
	add.f64 	%fd9127, %fd87, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2062}, %fd9127;
	}
	and.b32  	%r2063, %r2062, 2146435072;
	setp.ne.s32	%p1415, %r2063, 2146435072;
	@%p1415 bra 	BB6_1143;

	setp.gtu.f64	%p1416, %fd829, 0d7FF0000000000000;
	@%p1416 bra 	BB6_1152;

	and.b32  	%r2064, %r98, 2147483647;
	setp.ne.s32	%p1417, %r2064, 2146435072;
	@%p1417 bra 	BB6_1147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2065, %temp}, %fd5380;
	}
	setp.eq.s32	%p1418, %r2065, 0;
	@%p1418 bra 	BB6_1151;
	bra.uni 	BB6_1147;

BB6_1151:
	setp.gt.f64	%p1421, %fd829, 0d3FF0000000000000;
	selp.b32	%r2074, 2146435072, 0, %p1421;
	xor.b32  	%r2075, %r2074, 2146435072;
	setp.lt.s32	%p1422, %r98, 0;
	selp.b32	%r2076, %r2075, %r2074, %p1422;
	setp.eq.f64	%p1423, %fd87, 0dBFF0000000000000;
	selp.b32	%r2077, 1072693248, %r2076, %p1423;
	mov.u32 	%r2078, 0;
	mov.b64 	%fd9127, {%r2078, %r2077};
	bra.uni 	BB6_1152;

BB6_1143:
	mov.f64 	%fd9127, %fd9126;

BB6_1152:
	mul.f64 	%fd8448, %fd85, %fd85;
	selp.f64	%fd925, 0d3FF0000000000000, %fd9127, %p1296;
	mul.f64 	%fd5384, %fd85, %fd914;
	div.rn.f64 	%fd5385, %fd5384, %fd925;
	mul.f64 	%fd5386, %fd85, 0dC018000000000000;
	div.rn.f64 	%fd5387, %fd5386, %fd840;
	add.f64 	%fd5388, %fd5385, %fd5387;
	fma.rn.f64 	%fd5389, %fd9098, %fd5388, %fd912;
	mul.f64 	%fd5390, %fd85, %fd9100;
	mul.f64 	%fd5391, %fd85, %fd9099;
	sub.f64 	%fd926, %fd5391, %fd5390;
	div.rn.f64 	%fd927, %fd8448, %fd873;
	fma.rn.f64 	%fd928, %fd926, %fd927, %fd5389;
	rcp.rn.f64 	%fd929, %fd873;
	mov.f64 	%fd9129, %fd9600;
	@!%p61 bra 	BB6_1154;
	bra.uni 	BB6_1153;

BB6_1153:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2079}, %fd9600;
	}
	xor.b32  	%r2080, %r2079, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2081, %temp}, %fd9600;
	}
	mov.b64 	%fd9129, {%r2081, %r2080};

BB6_1154:
	@%p1299 bra 	BB6_1157;
	bra.uni 	BB6_1155;

BB6_1157:
	selp.b32	%r2082, %r93, 0, %p1297;
	or.b32  	%r2083, %r2082, 2146435072;
	setp.lt.s32	%p1429, %r92, 0;
	selp.b32	%r2084, %r2083, %r2082, %p1429;
	mov.u32 	%r2085, 0;
	mov.b64 	%fd9129, {%r2085, %r2084};
	bra.uni 	BB6_1158;

BB6_1155:
	setp.gt.s32	%p1426, %r93, -1;
	@%p1426 bra 	BB6_1158;

	cvt.rzi.f64.f64	%fd5393, %fd5340;
	setp.neu.f64	%p1427, %fd5393, 0d4000000000000000;
	selp.f64	%fd9129, 0dFFF8000000000000, %fd9129, %p1427;

BB6_1158:
	@%p1304 bra 	BB6_1159;

	setp.gtu.f64	%p1431, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9130, %fd15;
	@%p1431 bra 	BB6_1168;

	and.b32  	%r2086, %r92, 2147483647;
	setp.ne.s32	%p1432, %r2086, 2146435072;
	@%p1432 bra 	BB6_1163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2087, %temp}, %fd5340;
	}
	setp.eq.s32	%p1433, %r2087, 0;
	@%p1433 bra 	BB6_1167;
	bra.uni 	BB6_1163;

BB6_1167:
	setp.eq.f64	%p1436, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1437, %fd841, 0d3FF0000000000000;
	selp.b32	%r2096, 2146435072, 0, %p1437;
	xor.b32  	%r2097, %r2096, 2146435072;
	setp.lt.s32	%p1438, %r92, 0;
	selp.b32	%r2098, %r2097, %r2096, %p1438;
	selp.b32	%r2099, 1072693248, %r2098, %p1436;
	mov.u32 	%r2100, 0;
	mov.b64 	%fd9130, {%r2100, %r2099};
	bra.uni 	BB6_1168;

BB6_1159:
	mov.f64 	%fd9130, %fd9129;

BB6_1168:
	selp.f64	%fd938, 0d3FF0000000000000, %fd9130, %p1313;
	mov.f64 	%fd9132, %fd9603;
	@!%p62 bra 	BB6_1170;
	bra.uni 	BB6_1169;

BB6_1169:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2101}, %fd9603;
	}
	xor.b32  	%r2102, %r2101, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2103, %temp}, %fd9603;
	}
	mov.b64 	%fd9132, {%r2103, %r2102};

BB6_1170:
	@%p1316 bra 	BB6_1173;
	bra.uni 	BB6_1171;

BB6_1173:
	selp.b32	%r2104, %r95, 0, %p1297;
	or.b32  	%r2105, %r2104, 2146435072;
	setp.lt.s32	%p1444, %r92, 0;
	selp.b32	%r2106, %r2105, %r2104, %p1444;
	mov.u32 	%r2107, 0;
	mov.b64 	%fd9132, {%r2107, %r2106};
	bra.uni 	BB6_1174;

BB6_1171:
	setp.gt.s32	%p1441, %r95, -1;
	@%p1441 bra 	BB6_1174;

	cvt.rzi.f64.f64	%fd5396, %fd5340;
	setp.neu.f64	%p1442, %fd5396, 0d4000000000000000;
	selp.f64	%fd9132, 0dFFF8000000000000, %fd9132, %p1442;

BB6_1174:
	@%p1321 bra 	BB6_1175;

	setp.gtu.f64	%p1446, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9133, %fd16;
	@%p1446 bra 	BB6_1184;

	and.b32  	%r2108, %r92, 2147483647;
	setp.ne.s32	%p1447, %r2108, 2146435072;
	@%p1447 bra 	BB6_1179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2109, %temp}, %fd5340;
	}
	setp.eq.s32	%p1448, %r2109, 0;
	@%p1448 bra 	BB6_1183;
	bra.uni 	BB6_1179;

BB6_1183:
	setp.eq.f64	%p1451, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1452, %fd852, 0d3FF0000000000000;
	selp.b32	%r2118, 2146435072, 0, %p1452;
	xor.b32  	%r2119, %r2118, 2146435072;
	setp.lt.s32	%p1453, %r92, 0;
	selp.b32	%r2120, %r2119, %r2118, %p1453;
	selp.b32	%r2121, 1072693248, %r2120, %p1451;
	mov.u32 	%r2122, 0;
	mov.b64 	%fd9133, {%r2122, %r2121};
	bra.uni 	BB6_1184;

BB6_1175:
	mov.f64 	%fd9133, %fd9132;

BB6_1184:
	selp.f64	%fd5398, 0d3FF0000000000000, %fd9133, %p1330;
	div.rn.f64 	%fd5399, %fd903, %fd5398;
	div.rn.f64 	%fd5400, %fd893, %fd938;
	sub.f64 	%fd5401, %fd5400, %fd5399;
	mul.f64 	%fd5402, %fd929, %fd5401;
	sub.f64 	%fd947, %fd928, %fd5402;
	div.rn.f64 	%fd948, %fd827, %fd840;
	mul.f64 	%fd949, %fd9098, %fd948;
	mov.f64 	%fd9135, %fd9603;
	@!%p62 bra 	BB6_1186;
	bra.uni 	BB6_1185;

BB6_1185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2123}, %fd9603;
	}
	xor.b32  	%r2124, %r2123, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2125, %temp}, %fd9603;
	}
	mov.b64 	%fd9135, {%r2125, %r2124};

BB6_1186:
	@%p1316 bra 	BB6_1189;
	bra.uni 	BB6_1187;

BB6_1189:
	selp.b32	%r2126, %r95, 0, %p1297;
	or.b32  	%r2127, %r2126, 2146435072;
	setp.lt.s32	%p1459, %r92, 0;
	selp.b32	%r2128, %r2127, %r2126, %p1459;
	mov.u32 	%r2129, 0;
	mov.b64 	%fd9135, {%r2129, %r2128};
	bra.uni 	BB6_1190;

BB6_1187:
	setp.gt.s32	%p1456, %r95, -1;
	@%p1456 bra 	BB6_1190;

	cvt.rzi.f64.f64	%fd5404, %fd5340;
	setp.neu.f64	%p1457, %fd5404, 0d4000000000000000;
	selp.f64	%fd9135, 0dFFF8000000000000, %fd9135, %p1457;

BB6_1190:
	@%p1321 bra 	BB6_1191;

	setp.gtu.f64	%p1461, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9136, %fd16;
	@%p1461 bra 	BB6_1200;

	and.b32  	%r2130, %r92, 2147483647;
	setp.ne.s32	%p1462, %r2130, 2146435072;
	@%p1462 bra 	BB6_1195;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2131, %temp}, %fd5340;
	}
	setp.eq.s32	%p1463, %r2131, 0;
	@%p1463 bra 	BB6_1199;
	bra.uni 	BB6_1195;

BB6_1199:
	setp.eq.f64	%p1466, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1467, %fd852, 0d3FF0000000000000;
	selp.b32	%r2140, 2146435072, 0, %p1467;
	xor.b32  	%r2141, %r2140, 2146435072;
	setp.lt.s32	%p1468, %r92, 0;
	selp.b32	%r2142, %r2141, %r2140, %p1468;
	selp.b32	%r2143, 1072693248, %r2142, %p1466;
	mov.u32 	%r2144, 0;
	mov.b64 	%fd9136, {%r2144, %r2143};
	bra.uni 	BB6_1200;

BB6_1191:
	mov.f64 	%fd9136, %fd9135;

BB6_1200:
	selp.f64	%fd5406, 0d3FF0000000000000, %fd9136, %p1330;
	mul.f64 	%fd5407, %fd873, %fd5406;
	div.rn.f64 	%fd5408, %fd85, %fd5407;
	sub.f64 	%fd5409, %fd947, %fd949;
	fma.rn.f64 	%fd5410, %fd9097, %fd5408, %fd5409;
	rcp.rn.f64 	%fd958, %fd87;
	mul.f64 	%fd5411, %fd85, %fd958;
	mul.f64 	%fd959, %fd9100, %fd5411;
	add.f64 	%fd5412, %fd5410, %fd959;
	fma.rn.f64 	%fd960, %fd46, %fd5412, 0d0000000000000000;
	st.global.f64 	[%rd11], %fd960;
	mul.f64 	%fd961, %fd63, %fd827;
	mul.f64 	%fd5413, %fd63, %fd961;
	div.rn.f64 	%fd962, %fd5413, %fd840;
	mov.f64 	%fd9138, %fd9600;
	@!%p61 bra 	BB6_1202;
	bra.uni 	BB6_1201;

BB6_1201:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2145}, %fd9600;
	}
	xor.b32  	%r2146, %r2145, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2147, %temp}, %fd9600;
	}
	mov.b64 	%fd9138, {%r2147, %r2146};

BB6_1202:
	@%p1299 bra 	BB6_1205;
	bra.uni 	BB6_1203;

BB6_1205:
	selp.b32	%r2148, %r93, 0, %p1297;
	or.b32  	%r2149, %r2148, 2146435072;
	setp.lt.s32	%p1474, %r92, 0;
	selp.b32	%r2150, %r2149, %r2148, %p1474;
	mov.u32 	%r2151, 0;
	mov.b64 	%fd9138, {%r2151, %r2150};
	bra.uni 	BB6_1206;

BB6_1203:
	setp.gt.s32	%p1471, %r93, -1;
	@%p1471 bra 	BB6_1206;

	cvt.rzi.f64.f64	%fd5415, %fd5340;
	setp.neu.f64	%p1472, %fd5415, 0d4000000000000000;
	selp.f64	%fd9138, 0dFFF8000000000000, %fd9138, %p1472;

BB6_1206:
	@%p1304 bra 	BB6_1207;

	setp.gtu.f64	%p1476, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9139, %fd15;
	@%p1476 bra 	BB6_1216;

	and.b32  	%r2152, %r92, 2147483647;
	setp.ne.s32	%p1477, %r2152, 2146435072;
	@%p1477 bra 	BB6_1211;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2153, %temp}, %fd5340;
	}
	setp.eq.s32	%p1478, %r2153, 0;
	@%p1478 bra 	BB6_1215;
	bra.uni 	BB6_1211;

BB6_1215:
	setp.eq.f64	%p1481, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1482, %fd841, 0d3FF0000000000000;
	selp.b32	%r2162, 2146435072, 0, %p1482;
	xor.b32  	%r2163, %r2162, 2146435072;
	setp.lt.s32	%p1483, %r92, 0;
	selp.b32	%r2164, %r2163, %r2162, %p1483;
	selp.b32	%r2165, 1072693248, %r2164, %p1481;
	mov.u32 	%r2166, 0;
	mov.b64 	%fd9139, {%r2166, %r2165};
	bra.uni 	BB6_1216;

BB6_1207:
	mov.f64 	%fd9139, %fd9138;

BB6_1216:
	selp.f64	%fd971, 0d3FF0000000000000, %fd9139, %p1313;
	mov.f64 	%fd9141, %fd9603;
	@!%p62 bra 	BB6_1218;
	bra.uni 	BB6_1217;

BB6_1217:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2167}, %fd9603;
	}
	xor.b32  	%r2168, %r2167, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2169, %temp}, %fd9603;
	}
	mov.b64 	%fd9141, {%r2169, %r2168};

BB6_1218:
	@%p1316 bra 	BB6_1221;
	bra.uni 	BB6_1219;

BB6_1221:
	selp.b32	%r2170, %r95, 0, %p1297;
	or.b32  	%r2171, %r2170, 2146435072;
	setp.lt.s32	%p1489, %r92, 0;
	selp.b32	%r2172, %r2171, %r2170, %p1489;
	mov.u32 	%r2173, 0;
	mov.b64 	%fd9141, {%r2173, %r2172};
	bra.uni 	BB6_1222;

BB6_1219:
	setp.gt.s32	%p1486, %r95, -1;
	@%p1486 bra 	BB6_1222;

	cvt.rzi.f64.f64	%fd5418, %fd5340;
	setp.neu.f64	%p1487, %fd5418, 0d4000000000000000;
	selp.f64	%fd9141, 0dFFF8000000000000, %fd9141, %p1487;

BB6_1222:
	@%p1321 bra 	BB6_1223;

	setp.gtu.f64	%p1491, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9142, %fd16;
	@%p1491 bra 	BB6_1232;

	and.b32  	%r2174, %r92, 2147483647;
	setp.ne.s32	%p1492, %r2174, 2146435072;
	@%p1492 bra 	BB6_1227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2175, %temp}, %fd5340;
	}
	setp.eq.s32	%p1493, %r2175, 0;
	@%p1493 bra 	BB6_1231;
	bra.uni 	BB6_1227;

BB6_1231:
	setp.eq.f64	%p1496, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1497, %fd852, 0d3FF0000000000000;
	selp.b32	%r2184, 2146435072, 0, %p1497;
	xor.b32  	%r2185, %r2184, 2146435072;
	setp.lt.s32	%p1498, %r92, 0;
	selp.b32	%r2186, %r2185, %r2184, %p1498;
	selp.b32	%r2187, 1072693248, %r2186, %p1496;
	mov.u32 	%r2188, 0;
	mov.b64 	%fd9142, {%r2188, %r2187};
	bra.uni 	BB6_1232;

BB6_1223:
	mov.f64 	%fd9142, %fd9141;

BB6_1232:
	selp.f64	%fd5420, 0d3FF0000000000000, %fd9142, %p1330;
	div.rn.f64 	%fd5421, %fd9097, %fd5420;
	div.rn.f64 	%fd5422, %fd9096, %fd971;
	sub.f64 	%fd980, %fd5422, %fd5421;
	div.rn.f64 	%fd981, %fd85, %fd873;
	mov.f64 	%fd9144, %fd9600;
	@!%p61 bra 	BB6_1234;
	bra.uni 	BB6_1233;

BB6_1233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2189}, %fd9600;
	}
	xor.b32  	%r2190, %r2189, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2191, %temp}, %fd9600;
	}
	mov.b64 	%fd9144, {%r2191, %r2190};

BB6_1234:
	@%p1299 bra 	BB6_1237;
	bra.uni 	BB6_1235;

BB6_1237:
	selp.b32	%r2192, %r93, 0, %p1297;
	or.b32  	%r2193, %r2192, 2146435072;
	setp.lt.s32	%p1504, %r92, 0;
	selp.b32	%r2194, %r2193, %r2192, %p1504;
	mov.u32 	%r2195, 0;
	mov.b64 	%fd9144, {%r2195, %r2194};
	bra.uni 	BB6_1238;

BB6_1235:
	setp.gt.s32	%p1501, %r93, -1;
	@%p1501 bra 	BB6_1238;

	cvt.rzi.f64.f64	%fd5424, %fd5340;
	setp.neu.f64	%p1502, %fd5424, 0d4000000000000000;
	selp.f64	%fd9144, 0dFFF8000000000000, %fd9144, %p1502;

BB6_1238:
	@%p1304 bra 	BB6_1239;

	setp.gtu.f64	%p1506, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9145, %fd15;
	@%p1506 bra 	BB6_1248;

	and.b32  	%r2196, %r92, 2147483647;
	setp.ne.s32	%p1507, %r2196, 2146435072;
	@%p1507 bra 	BB6_1243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2197, %temp}, %fd5340;
	}
	setp.eq.s32	%p1508, %r2197, 0;
	@%p1508 bra 	BB6_1247;
	bra.uni 	BB6_1243;

BB6_1247:
	setp.eq.f64	%p1511, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1512, %fd841, 0d3FF0000000000000;
	selp.b32	%r2206, 2146435072, 0, %p1512;
	xor.b32  	%r2207, %r2206, 2146435072;
	setp.lt.s32	%p1513, %r92, 0;
	selp.b32	%r2208, %r2207, %r2206, %p1513;
	selp.b32	%r2209, 1072693248, %r2208, %p1511;
	mov.u32 	%r2210, 0;
	mov.b64 	%fd9145, {%r2210, %r2209};
	bra.uni 	BB6_1248;

BB6_1239:
	mov.f64 	%fd9145, %fd9144;

BB6_1248:
	selp.f64	%fd990, 0d3FF0000000000000, %fd9145, %p1313;
	mov.f64 	%fd9147, %fd9603;
	@!%p62 bra 	BB6_1250;
	bra.uni 	BB6_1249;

BB6_1249:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2211}, %fd9603;
	}
	xor.b32  	%r2212, %r2211, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2213, %temp}, %fd9603;
	}
	mov.b64 	%fd9147, {%r2213, %r2212};

BB6_1250:
	@%p1316 bra 	BB6_1253;
	bra.uni 	BB6_1251;

BB6_1253:
	selp.b32	%r2214, %r95, 0, %p1297;
	or.b32  	%r2215, %r2214, 2146435072;
	setp.lt.s32	%p1519, %r92, 0;
	selp.b32	%r2216, %r2215, %r2214, %p1519;
	mov.u32 	%r2217, 0;
	mov.b64 	%fd9147, {%r2217, %r2216};
	bra.uni 	BB6_1254;

BB6_1251:
	setp.gt.s32	%p1516, %r95, -1;
	@%p1516 bra 	BB6_1254;

	cvt.rzi.f64.f64	%fd5427, %fd5340;
	setp.neu.f64	%p1517, %fd5427, 0d4000000000000000;
	selp.f64	%fd9147, 0dFFF8000000000000, %fd9147, %p1517;

BB6_1254:
	@%p1321 bra 	BB6_1255;

	setp.gtu.f64	%p1521, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9148, %fd16;
	@%p1521 bra 	BB6_1264;

	and.b32  	%r2218, %r92, 2147483647;
	setp.ne.s32	%p1522, %r2218, 2146435072;
	@%p1522 bra 	BB6_1259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2219, %temp}, %fd5340;
	}
	setp.eq.s32	%p1523, %r2219, 0;
	@%p1523 bra 	BB6_1263;
	bra.uni 	BB6_1259;

BB6_1263:
	setp.eq.f64	%p1526, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1527, %fd852, 0d3FF0000000000000;
	selp.b32	%r2228, 2146435072, 0, %p1527;
	xor.b32  	%r2229, %r2228, 2146435072;
	setp.lt.s32	%p1528, %r92, 0;
	selp.b32	%r2230, %r2229, %r2228, %p1528;
	selp.b32	%r2231, 1072693248, %r2230, %p1526;
	mov.u32 	%r2232, 0;
	mov.b64 	%fd9148, {%r2232, %r2231};
	bra.uni 	BB6_1264;

BB6_1255:
	mov.f64 	%fd9148, %fd9147;

BB6_1264:
	selp.f64	%fd5429, 0d3FF0000000000000, %fd9148, %p1330;
	div.rn.f64 	%fd5430, %fd9097, %fd5429;
	div.rn.f64 	%fd5431, %fd9096, %fd990;
	sub.f64 	%fd5432, %fd5431, %fd5430;
	mul.f64 	%fd5433, %fd981, %fd5432;
	mul.f64 	%fd5434, %fd962, %fd980;
	sub.f64 	%fd5435, %fd5434, %fd5433;
	mul.f64 	%fd5436, %fd63, %fd85;
	div.rn.f64 	%fd999, %fd5436, %fd873;
	mul.f64 	%fd5437, %fd63, %fd9100;
	mul.f64 	%fd5438, %fd63, %fd9099;
	sub.f64 	%fd1000, %fd5438, %fd5437;
	mul.f64 	%fd1001, %fd1000, %fd999;
	add.f64 	%fd1002, %fd1001, %fd5435;
	div.rn.f64 	%fd1003, %fd961, %fd840;
	mul.f64 	%fd1004, %fd63, %fd9096;
	mov.f64 	%fd9150, %fd9600;
	@!%p61 bra 	BB6_1266;
	bra.uni 	BB6_1265;

BB6_1265:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2233}, %fd9600;
	}
	xor.b32  	%r2234, %r2233, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2235, %temp}, %fd9600;
	}
	mov.b64 	%fd9150, {%r2235, %r2234};

BB6_1266:
	@%p1299 bra 	BB6_1269;
	bra.uni 	BB6_1267;

BB6_1269:
	selp.b32	%r2236, %r93, 0, %p1297;
	or.b32  	%r2237, %r2236, 2146435072;
	setp.lt.s32	%p1534, %r92, 0;
	selp.b32	%r2238, %r2237, %r2236, %p1534;
	mov.u32 	%r2239, 0;
	mov.b64 	%fd9150, {%r2239, %r2238};
	bra.uni 	BB6_1270;

BB6_1267:
	setp.gt.s32	%p1531, %r93, -1;
	@%p1531 bra 	BB6_1270;

	cvt.rzi.f64.f64	%fd5440, %fd5340;
	setp.neu.f64	%p1532, %fd5440, 0d4000000000000000;
	selp.f64	%fd9150, 0dFFF8000000000000, %fd9150, %p1532;

BB6_1270:
	@%p1304 bra 	BB6_1271;

	setp.gtu.f64	%p1536, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9151, %fd15;
	@%p1536 bra 	BB6_1280;

	and.b32  	%r2240, %r92, 2147483647;
	setp.ne.s32	%p1537, %r2240, 2146435072;
	@%p1537 bra 	BB6_1275;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2241, %temp}, %fd5340;
	}
	setp.eq.s32	%p1538, %r2241, 0;
	@%p1538 bra 	BB6_1279;
	bra.uni 	BB6_1275;

BB6_1279:
	setp.eq.f64	%p1541, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1542, %fd841, 0d3FF0000000000000;
	selp.b32	%r2250, 2146435072, 0, %p1542;
	xor.b32  	%r2251, %r2250, 2146435072;
	setp.lt.s32	%p1543, %r92, 0;
	selp.b32	%r2252, %r2251, %r2250, %p1543;
	selp.b32	%r2253, 1072693248, %r2252, %p1541;
	mov.u32 	%r2254, 0;
	mov.b64 	%fd9151, {%r2254, %r2253};
	bra.uni 	BB6_1280;

BB6_1271:
	mov.f64 	%fd9151, %fd9150;

BB6_1280:
	selp.f64	%fd1013, 0d3FF0000000000000, %fd9151, %p1313;
	mul.f64 	%fd1014, %fd63, %fd9097;
	mov.f64 	%fd9153, %fd9603;
	@!%p62 bra 	BB6_1282;
	bra.uni 	BB6_1281;

BB6_1281:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2255}, %fd9603;
	}
	xor.b32  	%r2256, %r2255, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2257, %temp}, %fd9603;
	}
	mov.b64 	%fd9153, {%r2257, %r2256};

BB6_1282:
	@%p1316 bra 	BB6_1285;
	bra.uni 	BB6_1283;

BB6_1285:
	selp.b32	%r2258, %r95, 0, %p1297;
	or.b32  	%r2259, %r2258, 2146435072;
	setp.lt.s32	%p1549, %r92, 0;
	selp.b32	%r2260, %r2259, %r2258, %p1549;
	mov.u32 	%r2261, 0;
	mov.b64 	%fd9153, {%r2261, %r2260};
	bra.uni 	BB6_1286;

BB6_1283:
	setp.gt.s32	%p1546, %r95, -1;
	@%p1546 bra 	BB6_1286;

	cvt.rzi.f64.f64	%fd5443, %fd5340;
	setp.neu.f64	%p1547, %fd5443, 0d4000000000000000;
	selp.f64	%fd9153, 0dFFF8000000000000, %fd9153, %p1547;

BB6_1286:
	@%p1321 bra 	BB6_1287;

	setp.gtu.f64	%p1551, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9154, %fd16;
	@%p1551 bra 	BB6_1296;

	and.b32  	%r2262, %r92, 2147483647;
	setp.ne.s32	%p1552, %r2262, 2146435072;
	@%p1552 bra 	BB6_1291;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2263, %temp}, %fd5340;
	}
	setp.eq.s32	%p1553, %r2263, 0;
	@%p1553 bra 	BB6_1295;
	bra.uni 	BB6_1291;

BB6_1295:
	setp.eq.f64	%p1556, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1557, %fd852, 0d3FF0000000000000;
	selp.b32	%r2272, 2146435072, 0, %p1557;
	xor.b32  	%r2273, %r2272, 2146435072;
	setp.lt.s32	%p1558, %r92, 0;
	selp.b32	%r2274, %r2273, %r2272, %p1558;
	selp.b32	%r2275, 1072693248, %r2274, %p1556;
	mov.u32 	%r2276, 0;
	mov.b64 	%fd9154, {%r2276, %r2275};
	bra.uni 	BB6_1296;

BB6_1287:
	mov.f64 	%fd9154, %fd9153;

BB6_1296:
	selp.f64	%fd5445, 0d3FF0000000000000, %fd9154, %p1330;
	div.rn.f64 	%fd5446, %fd1014, %fd5445;
	div.rn.f64 	%fd5447, %fd1004, %fd1013;
	sub.f64 	%fd5448, %fd5447, %fd5446;
	fma.rn.f64 	%fd5449, %fd1003, %fd5448, %fd1002;
	mul.f64 	%fd1023, %fd63, %fd913;
	mul.f64 	%fd5450, %fd63, %fd1023;
	div.rn.f64 	%fd1024, %fd5450, %fd925;
	sub.f64 	%fd5451, %fd1024, %fd948;
	mul.f64 	%fd1025, %fd9098, %fd5451;
	add.f64 	%fd5452, %fd5449, %fd1025;
	fma.rn.f64 	%fd1026, %fd47, %fd5452, %fd960;
	st.global.f64 	[%rd11], %fd1026;
	mul.f64 	%fd1027, %fd52, %fd827;
	mul.f64 	%fd5453, %fd52, %fd1027;
	div.rn.f64 	%fd1028, %fd5453, %fd840;
	mov.f64 	%fd9156, %fd9600;
	@!%p61 bra 	BB6_1298;
	bra.uni 	BB6_1297;

BB6_1297:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2277}, %fd9600;
	}
	xor.b32  	%r2278, %r2277, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2279, %temp}, %fd9600;
	}
	mov.b64 	%fd9156, {%r2279, %r2278};

BB6_1298:
	@%p1299 bra 	BB6_1301;
	bra.uni 	BB6_1299;

BB6_1301:
	selp.b32	%r2280, %r93, 0, %p1297;
	or.b32  	%r2281, %r2280, 2146435072;
	setp.lt.s32	%p1564, %r92, 0;
	selp.b32	%r2282, %r2281, %r2280, %p1564;
	mov.u32 	%r2283, 0;
	mov.b64 	%fd9156, {%r2283, %r2282};
	bra.uni 	BB6_1302;

BB6_1299:
	setp.gt.s32	%p1561, %r93, -1;
	@%p1561 bra 	BB6_1302;

	cvt.rzi.f64.f64	%fd5455, %fd5340;
	setp.neu.f64	%p1562, %fd5455, 0d4000000000000000;
	selp.f64	%fd9156, 0dFFF8000000000000, %fd9156, %p1562;

BB6_1302:
	@%p1304 bra 	BB6_1303;

	setp.gtu.f64	%p1566, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9157, %fd15;
	@%p1566 bra 	BB6_1312;

	and.b32  	%r2284, %r92, 2147483647;
	setp.ne.s32	%p1567, %r2284, 2146435072;
	@%p1567 bra 	BB6_1307;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2285, %temp}, %fd5340;
	}
	setp.eq.s32	%p1568, %r2285, 0;
	@%p1568 bra 	BB6_1311;
	bra.uni 	BB6_1307;

BB6_1311:
	setp.eq.f64	%p1571, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1572, %fd841, 0d3FF0000000000000;
	selp.b32	%r2294, 2146435072, 0, %p1572;
	xor.b32  	%r2295, %r2294, 2146435072;
	setp.lt.s32	%p1573, %r92, 0;
	selp.b32	%r2296, %r2295, %r2294, %p1573;
	selp.b32	%r2297, 1072693248, %r2296, %p1571;
	mov.u32 	%r2298, 0;
	mov.b64 	%fd9157, {%r2298, %r2297};
	bra.uni 	BB6_1312;

BB6_1303:
	mov.f64 	%fd9157, %fd9156;

BB6_1312:
	selp.f64	%fd1037, 0d3FF0000000000000, %fd9157, %p1313;
	mov.f64 	%fd9159, %fd9603;
	@!%p62 bra 	BB6_1314;
	bra.uni 	BB6_1313;

BB6_1313:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2299}, %fd9603;
	}
	xor.b32  	%r2300, %r2299, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2301, %temp}, %fd9603;
	}
	mov.b64 	%fd9159, {%r2301, %r2300};

BB6_1314:
	@%p1316 bra 	BB6_1317;
	bra.uni 	BB6_1315;

BB6_1317:
	selp.b32	%r2302, %r95, 0, %p1297;
	or.b32  	%r2303, %r2302, 2146435072;
	setp.lt.s32	%p1579, %r92, 0;
	selp.b32	%r2304, %r2303, %r2302, %p1579;
	mov.u32 	%r2305, 0;
	mov.b64 	%fd9159, {%r2305, %r2304};
	bra.uni 	BB6_1318;

BB6_1315:
	setp.gt.s32	%p1576, %r95, -1;
	@%p1576 bra 	BB6_1318;

	cvt.rzi.f64.f64	%fd5458, %fd5340;
	setp.neu.f64	%p1577, %fd5458, 0d4000000000000000;
	selp.f64	%fd9159, 0dFFF8000000000000, %fd9159, %p1577;

BB6_1318:
	@%p1321 bra 	BB6_1319;

	setp.gtu.f64	%p1581, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9160, %fd16;
	@%p1581 bra 	BB6_1328;

	and.b32  	%r2306, %r92, 2147483647;
	setp.ne.s32	%p1582, %r2306, 2146435072;
	@%p1582 bra 	BB6_1323;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2307, %temp}, %fd5340;
	}
	setp.eq.s32	%p1583, %r2307, 0;
	@%p1583 bra 	BB6_1327;
	bra.uni 	BB6_1323;

BB6_1327:
	setp.eq.f64	%p1586, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1587, %fd852, 0d3FF0000000000000;
	selp.b32	%r2316, 2146435072, 0, %p1587;
	xor.b32  	%r2317, %r2316, 2146435072;
	setp.lt.s32	%p1588, %r92, 0;
	selp.b32	%r2318, %r2317, %r2316, %p1588;
	selp.b32	%r2319, 1072693248, %r2318, %p1586;
	mov.u32 	%r2320, 0;
	mov.b64 	%fd9160, {%r2320, %r2319};
	bra.uni 	BB6_1328;

BB6_1319:
	mov.f64 	%fd9160, %fd9159;

BB6_1328:
	selp.f64	%fd5460, 0d3FF0000000000000, %fd9160, %p1330;
	div.rn.f64 	%fd5461, %fd9097, %fd5460;
	div.rn.f64 	%fd5462, %fd9096, %fd1037;
	sub.f64 	%fd1046, %fd5462, %fd5461;
	mov.f64 	%fd9162, %fd9600;
	@!%p61 bra 	BB6_1330;
	bra.uni 	BB6_1329;

BB6_1329:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2321}, %fd9600;
	}
	xor.b32  	%r2322, %r2321, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2323, %temp}, %fd9600;
	}
	mov.b64 	%fd9162, {%r2323, %r2322};

BB6_1330:
	@%p1299 bra 	BB6_1333;
	bra.uni 	BB6_1331;

BB6_1333:
	selp.b32	%r2324, %r93, 0, %p1297;
	or.b32  	%r2325, %r2324, 2146435072;
	setp.lt.s32	%p1594, %r92, 0;
	selp.b32	%r2326, %r2325, %r2324, %p1594;
	mov.u32 	%r2327, 0;
	mov.b64 	%fd9162, {%r2327, %r2326};
	bra.uni 	BB6_1334;

BB6_1331:
	setp.gt.s32	%p1591, %r93, -1;
	@%p1591 bra 	BB6_1334;

	cvt.rzi.f64.f64	%fd5464, %fd5340;
	setp.neu.f64	%p1592, %fd5464, 0d4000000000000000;
	selp.f64	%fd9162, 0dFFF8000000000000, %fd9162, %p1592;

BB6_1334:
	@%p1304 bra 	BB6_1335;

	setp.gtu.f64	%p1596, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9163, %fd15;
	@%p1596 bra 	BB6_1344;

	and.b32  	%r2328, %r92, 2147483647;
	setp.ne.s32	%p1597, %r2328, 2146435072;
	@%p1597 bra 	BB6_1339;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2329, %temp}, %fd5340;
	}
	setp.eq.s32	%p1598, %r2329, 0;
	@%p1598 bra 	BB6_1343;
	bra.uni 	BB6_1339;

BB6_1343:
	setp.eq.f64	%p1601, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1602, %fd841, 0d3FF0000000000000;
	selp.b32	%r2338, 2146435072, 0, %p1602;
	xor.b32  	%r2339, %r2338, 2146435072;
	setp.lt.s32	%p1603, %r92, 0;
	selp.b32	%r2340, %r2339, %r2338, %p1603;
	selp.b32	%r2341, 1072693248, %r2340, %p1601;
	mov.u32 	%r2342, 0;
	mov.b64 	%fd9163, {%r2342, %r2341};
	bra.uni 	BB6_1344;

BB6_1335:
	mov.f64 	%fd9163, %fd9162;

BB6_1344:
	selp.f64	%fd1055, 0d3FF0000000000000, %fd9163, %p1313;
	mov.f64 	%fd9165, %fd9603;
	@!%p62 bra 	BB6_1346;
	bra.uni 	BB6_1345;

BB6_1345:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2343}, %fd9603;
	}
	xor.b32  	%r2344, %r2343, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2345, %temp}, %fd9603;
	}
	mov.b64 	%fd9165, {%r2345, %r2344};

BB6_1346:
	@%p1316 bra 	BB6_1349;
	bra.uni 	BB6_1347;

BB6_1349:
	selp.b32	%r2346, %r95, 0, %p1297;
	or.b32  	%r2347, %r2346, 2146435072;
	setp.lt.s32	%p1609, %r92, 0;
	selp.b32	%r2348, %r2347, %r2346, %p1609;
	mov.u32 	%r2349, 0;
	mov.b64 	%fd9165, {%r2349, %r2348};
	bra.uni 	BB6_1350;

BB6_1347:
	setp.gt.s32	%p1606, %r95, -1;
	@%p1606 bra 	BB6_1350;

	cvt.rzi.f64.f64	%fd5467, %fd5340;
	setp.neu.f64	%p1607, %fd5467, 0d4000000000000000;
	selp.f64	%fd9165, 0dFFF8000000000000, %fd9165, %p1607;

BB6_1350:
	@%p1321 bra 	BB6_1351;

	setp.gtu.f64	%p1611, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9166, %fd16;
	@%p1611 bra 	BB6_1360;

	and.b32  	%r2350, %r92, 2147483647;
	setp.ne.s32	%p1612, %r2350, 2146435072;
	@%p1612 bra 	BB6_1355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2351, %temp}, %fd5340;
	}
	setp.eq.s32	%p1613, %r2351, 0;
	@%p1613 bra 	BB6_1359;
	bra.uni 	BB6_1355;

BB6_1359:
	setp.eq.f64	%p1616, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1617, %fd852, 0d3FF0000000000000;
	selp.b32	%r2360, 2146435072, 0, %p1617;
	xor.b32  	%r2361, %r2360, 2146435072;
	setp.lt.s32	%p1618, %r92, 0;
	selp.b32	%r2362, %r2361, %r2360, %p1618;
	selp.b32	%r2363, 1072693248, %r2362, %p1616;
	mov.u32 	%r2364, 0;
	mov.b64 	%fd9166, {%r2364, %r2363};
	bra.uni 	BB6_1360;

BB6_1351:
	mov.f64 	%fd9166, %fd9165;

BB6_1360:
	mul.f64 	%fd8886, %fd85, 0d4008000000000000;
	mul.f64 	%fd8885, %fd52, %fd8886;
	selp.f64	%fd5469, 0d3FF0000000000000, %fd9166, %p1330;
	div.rn.f64 	%fd5470, %fd9097, %fd5469;
	div.rn.f64 	%fd5471, %fd9096, %fd1055;
	sub.f64 	%fd5472, %fd5471, %fd5470;
	mul.f64 	%fd5473, %fd981, %fd5472;
	mul.f64 	%fd5474, %fd1028, %fd1046;
	sub.f64 	%fd5475, %fd5474, %fd5473;
	mul.f64 	%fd5476, %fd52, %fd85;
	div.rn.f64 	%fd1064, %fd5476, %fd873;
	mul.f64 	%fd5477, %fd52, %fd9100;
	mul.f64 	%fd5478, %fd52, %fd9099;
	sub.f64 	%fd1065, %fd5478, %fd5477;
	mul.f64 	%fd1066, %fd1065, %fd1064;
	add.f64 	%fd1067, %fd1066, %fd5475;
	div.rn.f64 	%fd1068, %fd8885, %fd840;
	mul.f64 	%fd1069, %fd52, %fd9096;
	mov.f64 	%fd9168, %fd9600;
	@!%p61 bra 	BB6_1362;
	bra.uni 	BB6_1361;

BB6_1361:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2365}, %fd9600;
	}
	xor.b32  	%r2366, %r2365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2367, %temp}, %fd9600;
	}
	mov.b64 	%fd9168, {%r2367, %r2366};

BB6_1362:
	@%p1299 bra 	BB6_1365;
	bra.uni 	BB6_1363;

BB6_1365:
	selp.b32	%r2368, %r93, 0, %p1297;
	or.b32  	%r2369, %r2368, 2146435072;
	setp.lt.s32	%p1624, %r92, 0;
	selp.b32	%r2370, %r2369, %r2368, %p1624;
	mov.u32 	%r2371, 0;
	mov.b64 	%fd9168, {%r2371, %r2370};
	bra.uni 	BB6_1366;

BB6_1363:
	setp.gt.s32	%p1621, %r93, -1;
	@%p1621 bra 	BB6_1366;

	cvt.rzi.f64.f64	%fd5480, %fd5340;
	setp.neu.f64	%p1622, %fd5480, 0d4000000000000000;
	selp.f64	%fd9168, 0dFFF8000000000000, %fd9168, %p1622;

BB6_1366:
	@%p1304 bra 	BB6_1367;

	setp.gtu.f64	%p1626, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9169, %fd15;
	@%p1626 bra 	BB6_1376;

	and.b32  	%r2372, %r92, 2147483647;
	setp.ne.s32	%p1627, %r2372, 2146435072;
	@%p1627 bra 	BB6_1371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2373, %temp}, %fd5340;
	}
	setp.eq.s32	%p1628, %r2373, 0;
	@%p1628 bra 	BB6_1375;
	bra.uni 	BB6_1371;

BB6_1375:
	setp.eq.f64	%p1631, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1632, %fd841, 0d3FF0000000000000;
	selp.b32	%r2382, 2146435072, 0, %p1632;
	xor.b32  	%r2383, %r2382, 2146435072;
	setp.lt.s32	%p1633, %r92, 0;
	selp.b32	%r2384, %r2383, %r2382, %p1633;
	selp.b32	%r2385, 1072693248, %r2384, %p1631;
	mov.u32 	%r2386, 0;
	mov.b64 	%fd9169, {%r2386, %r2385};
	bra.uni 	BB6_1376;

BB6_1367:
	mov.f64 	%fd9169, %fd9168;

BB6_1376:
	selp.f64	%fd1078, 0d3FF0000000000000, %fd9169, %p1313;
	mul.f64 	%fd1079, %fd52, %fd9097;
	mov.f64 	%fd9171, %fd9603;
	@!%p62 bra 	BB6_1378;
	bra.uni 	BB6_1377;

BB6_1377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2387}, %fd9603;
	}
	xor.b32  	%r2388, %r2387, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2389, %temp}, %fd9603;
	}
	mov.b64 	%fd9171, {%r2389, %r2388};

BB6_1378:
	@%p1316 bra 	BB6_1381;
	bra.uni 	BB6_1379;

BB6_1381:
	selp.b32	%r2390, %r95, 0, %p1297;
	or.b32  	%r2391, %r2390, 2146435072;
	setp.lt.s32	%p1639, %r92, 0;
	selp.b32	%r2392, %r2391, %r2390, %p1639;
	mov.u32 	%r2393, 0;
	mov.b64 	%fd9171, {%r2393, %r2392};
	bra.uni 	BB6_1382;

BB6_1379:
	setp.gt.s32	%p1636, %r95, -1;
	@%p1636 bra 	BB6_1382;

	cvt.rzi.f64.f64	%fd5483, %fd5340;
	setp.neu.f64	%p1637, %fd5483, 0d4000000000000000;
	selp.f64	%fd9171, 0dFFF8000000000000, %fd9171, %p1637;

BB6_1382:
	@%p1321 bra 	BB6_1383;

	setp.gtu.f64	%p1641, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9172, %fd16;
	@%p1641 bra 	BB6_1392;

	and.b32  	%r2394, %r92, 2147483647;
	setp.ne.s32	%p1642, %r2394, 2146435072;
	@%p1642 bra 	BB6_1387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2395, %temp}, %fd5340;
	}
	setp.eq.s32	%p1643, %r2395, 0;
	@%p1643 bra 	BB6_1391;
	bra.uni 	BB6_1387;

BB6_1391:
	setp.eq.f64	%p1646, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1647, %fd852, 0d3FF0000000000000;
	selp.b32	%r2404, 2146435072, 0, %p1647;
	xor.b32  	%r2405, %r2404, 2146435072;
	setp.lt.s32	%p1648, %r92, 0;
	selp.b32	%r2406, %r2405, %r2404, %p1648;
	selp.b32	%r2407, 1072693248, %r2406, %p1646;
	mov.u32 	%r2408, 0;
	mov.b64 	%fd9172, {%r2408, %r2407};
	bra.uni 	BB6_1392;

BB6_1383:
	mov.f64 	%fd9172, %fd9171;

BB6_1392:
	mul.f64 	%fd8887, %fd85, 0d402E000000000000;
	selp.f64	%fd5485, 0d3FF0000000000000, %fd9172, %p1330;
	div.rn.f64 	%fd5486, %fd1079, %fd5485;
	div.rn.f64 	%fd5487, %fd1069, %fd1078;
	sub.f64 	%fd5488, %fd5487, %fd5486;
	fma.rn.f64 	%fd5489, %fd1068, %fd5488, %fd1067;
	mul.f64 	%fd5490, %fd52, %fd8887;
	mul.f64 	%fd5491, %fd52, %fd5490;
	div.rn.f64 	%fd1088, %fd5491, %fd925;
	sub.f64 	%fd5492, %fd1088, %fd948;
	mul.f64 	%fd1089, %fd9098, %fd5492;
	add.f64 	%fd5493, %fd5489, %fd1089;
	fma.rn.f64 	%fd1090, %fd48, %fd5493, %fd1026;
	st.global.f64 	[%rd11], %fd1090;
	mul.f64 	%fd5494, %fd63, %fd828;
	div.rn.f64 	%fd1091, %fd5494, %fd840;
	mov.f64 	%fd9174, %fd9600;
	@!%p61 bra 	BB6_1394;
	bra.uni 	BB6_1393;

BB6_1393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2409}, %fd9600;
	}
	xor.b32  	%r2410, %r2409, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2411, %temp}, %fd9600;
	}
	mov.b64 	%fd9174, {%r2411, %r2410};

BB6_1394:
	@%p1299 bra 	BB6_1397;
	bra.uni 	BB6_1395;

BB6_1397:
	selp.b32	%r2412, %r93, 0, %p1297;
	or.b32  	%r2413, %r2412, 2146435072;
	setp.lt.s32	%p1654, %r92, 0;
	selp.b32	%r2414, %r2413, %r2412, %p1654;
	mov.u32 	%r2415, 0;
	mov.b64 	%fd9174, {%r2415, %r2414};
	bra.uni 	BB6_1398;

BB6_1395:
	setp.gt.s32	%p1651, %r93, -1;
	@%p1651 bra 	BB6_1398;

	cvt.rzi.f64.f64	%fd5496, %fd5340;
	setp.neu.f64	%p1652, %fd5496, 0d4000000000000000;
	selp.f64	%fd9174, 0dFFF8000000000000, %fd9174, %p1652;

BB6_1398:
	@%p1304 bra 	BB6_1399;

	setp.gtu.f64	%p1656, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9175, %fd15;
	@%p1656 bra 	BB6_1408;

	and.b32  	%r2416, %r92, 2147483647;
	setp.ne.s32	%p1657, %r2416, 2146435072;
	@%p1657 bra 	BB6_1403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2417, %temp}, %fd5340;
	}
	setp.eq.s32	%p1658, %r2417, 0;
	@%p1658 bra 	BB6_1407;
	bra.uni 	BB6_1403;

BB6_1407:
	setp.eq.f64	%p1661, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1662, %fd841, 0d3FF0000000000000;
	selp.b32	%r2426, 2146435072, 0, %p1662;
	xor.b32  	%r2427, %r2426, 2146435072;
	setp.lt.s32	%p1663, %r92, 0;
	selp.b32	%r2428, %r2427, %r2426, %p1663;
	selp.b32	%r2429, 1072693248, %r2428, %p1661;
	mov.u32 	%r2430, 0;
	mov.b64 	%fd9175, {%r2430, %r2429};
	bra.uni 	BB6_1408;

BB6_1399:
	mov.f64 	%fd9175, %fd9174;

BB6_1408:
	selp.f64	%fd1100, 0d3FF0000000000000, %fd9175, %p1313;
	mov.f64 	%fd9177, %fd9603;
	@!%p62 bra 	BB6_1410;
	bra.uni 	BB6_1409;

BB6_1409:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2431}, %fd9603;
	}
	xor.b32  	%r2432, %r2431, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2433, %temp}, %fd9603;
	}
	mov.b64 	%fd9177, {%r2433, %r2432};

BB6_1410:
	@%p1316 bra 	BB6_1413;
	bra.uni 	BB6_1411;

BB6_1413:
	selp.b32	%r2434, %r95, 0, %p1297;
	or.b32  	%r2435, %r2434, 2146435072;
	setp.lt.s32	%p1669, %r92, 0;
	selp.b32	%r2436, %r2435, %r2434, %p1669;
	mov.u32 	%r2437, 0;
	mov.b64 	%fd9177, {%r2437, %r2436};
	bra.uni 	BB6_1414;

BB6_1411:
	setp.gt.s32	%p1666, %r95, -1;
	@%p1666 bra 	BB6_1414;

	cvt.rzi.f64.f64	%fd5499, %fd5340;
	setp.neu.f64	%p1667, %fd5499, 0d4000000000000000;
	selp.f64	%fd9177, 0dFFF8000000000000, %fd9177, %p1667;

BB6_1414:
	@%p1321 bra 	BB6_1415;

	setp.gtu.f64	%p1671, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9178, %fd16;
	@%p1671 bra 	BB6_1424;

	and.b32  	%r2438, %r92, 2147483647;
	setp.ne.s32	%p1672, %r2438, 2146435072;
	@%p1672 bra 	BB6_1419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2439, %temp}, %fd5340;
	}
	setp.eq.s32	%p1673, %r2439, 0;
	@%p1673 bra 	BB6_1423;
	bra.uni 	BB6_1419;

BB6_1423:
	setp.eq.f64	%p1676, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1677, %fd852, 0d3FF0000000000000;
	selp.b32	%r2448, 2146435072, 0, %p1677;
	xor.b32  	%r2449, %r2448, 2146435072;
	setp.lt.s32	%p1678, %r92, 0;
	selp.b32	%r2450, %r2449, %r2448, %p1678;
	selp.b32	%r2451, 1072693248, %r2450, %p1676;
	mov.u32 	%r2452, 0;
	mov.b64 	%fd9178, {%r2452, %r2451};
	bra.uni 	BB6_1424;

BB6_1415:
	mov.f64 	%fd9178, %fd9177;

BB6_1424:
	selp.f64	%fd5501, 0d3FF0000000000000, %fd9178, %p1330;
	div.rn.f64 	%fd5502, %fd9097, %fd5501;
	div.rn.f64 	%fd5503, %fd9096, %fd1100;
	sub.f64 	%fd1109, %fd5503, %fd5502;
	div.rn.f64 	%fd1110, %fd63, %fd873;
	mov.f64 	%fd9180, %fd9600;
	@!%p61 bra 	BB6_1426;
	bra.uni 	BB6_1425;

BB6_1425:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2453}, %fd9600;
	}
	xor.b32  	%r2454, %r2453, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2455, %temp}, %fd9600;
	}
	mov.b64 	%fd9180, {%r2455, %r2454};

BB6_1426:
	@%p1299 bra 	BB6_1429;
	bra.uni 	BB6_1427;

BB6_1429:
	selp.b32	%r2456, %r93, 0, %p1297;
	or.b32  	%r2457, %r2456, 2146435072;
	setp.lt.s32	%p1684, %r92, 0;
	selp.b32	%r2458, %r2457, %r2456, %p1684;
	mov.u32 	%r2459, 0;
	mov.b64 	%fd9180, {%r2459, %r2458};
	bra.uni 	BB6_1430;

BB6_1427:
	setp.gt.s32	%p1681, %r93, -1;
	@%p1681 bra 	BB6_1430;

	cvt.rzi.f64.f64	%fd5505, %fd5340;
	setp.neu.f64	%p1682, %fd5505, 0d4000000000000000;
	selp.f64	%fd9180, 0dFFF8000000000000, %fd9180, %p1682;

BB6_1430:
	@%p1304 bra 	BB6_1431;

	setp.gtu.f64	%p1686, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9181, %fd15;
	@%p1686 bra 	BB6_1440;

	and.b32  	%r2460, %r92, 2147483647;
	setp.ne.s32	%p1687, %r2460, 2146435072;
	@%p1687 bra 	BB6_1435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2461, %temp}, %fd5340;
	}
	setp.eq.s32	%p1688, %r2461, 0;
	@%p1688 bra 	BB6_1439;
	bra.uni 	BB6_1435;

BB6_1439:
	setp.eq.f64	%p1691, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1692, %fd841, 0d3FF0000000000000;
	selp.b32	%r2470, 2146435072, 0, %p1692;
	xor.b32  	%r2471, %r2470, 2146435072;
	setp.lt.s32	%p1693, %r92, 0;
	selp.b32	%r2472, %r2471, %r2470, %p1693;
	selp.b32	%r2473, 1072693248, %r2472, %p1691;
	mov.u32 	%r2474, 0;
	mov.b64 	%fd9181, {%r2474, %r2473};
	bra.uni 	BB6_1440;

BB6_1431:
	mov.f64 	%fd9181, %fd9180;

BB6_1440:
	selp.f64	%fd1119, 0d3FF0000000000000, %fd9181, %p1313;
	mov.f64 	%fd9183, %fd9603;
	@!%p62 bra 	BB6_1442;
	bra.uni 	BB6_1441;

BB6_1441:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2475}, %fd9603;
	}
	xor.b32  	%r2476, %r2475, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2477, %temp}, %fd9603;
	}
	mov.b64 	%fd9183, {%r2477, %r2476};

BB6_1442:
	@%p1316 bra 	BB6_1445;
	bra.uni 	BB6_1443;

BB6_1445:
	selp.b32	%r2478, %r95, 0, %p1297;
	or.b32  	%r2479, %r2478, 2146435072;
	setp.lt.s32	%p1699, %r92, 0;
	selp.b32	%r2480, %r2479, %r2478, %p1699;
	mov.u32 	%r2481, 0;
	mov.b64 	%fd9183, {%r2481, %r2480};
	bra.uni 	BB6_1446;

BB6_1443:
	setp.gt.s32	%p1696, %r95, -1;
	@%p1696 bra 	BB6_1446;

	cvt.rzi.f64.f64	%fd5508, %fd5340;
	setp.neu.f64	%p1697, %fd5508, 0d4000000000000000;
	selp.f64	%fd9183, 0dFFF8000000000000, %fd9183, %p1697;

BB6_1446:
	@%p1321 bra 	BB6_1447;

	setp.gtu.f64	%p1701, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9184, %fd16;
	@%p1701 bra 	BB6_1456;

	and.b32  	%r2482, %r92, 2147483647;
	setp.ne.s32	%p1702, %r2482, 2146435072;
	@%p1702 bra 	BB6_1451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2483, %temp}, %fd5340;
	}
	setp.eq.s32	%p1703, %r2483, 0;
	@%p1703 bra 	BB6_1455;
	bra.uni 	BB6_1451;

BB6_1455:
	setp.eq.f64	%p1706, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1707, %fd852, 0d3FF0000000000000;
	selp.b32	%r2492, 2146435072, 0, %p1707;
	xor.b32  	%r2493, %r2492, 2146435072;
	setp.lt.s32	%p1708, %r92, 0;
	selp.b32	%r2494, %r2493, %r2492, %p1708;
	selp.b32	%r2495, 1072693248, %r2494, %p1706;
	mov.u32 	%r2496, 0;
	mov.b64 	%fd9184, {%r2496, %r2495};
	bra.uni 	BB6_1456;

BB6_1447:
	mov.f64 	%fd9184, %fd9183;

BB6_1456:
	selp.f64	%fd5510, 0d3FF0000000000000, %fd9184, %p1330;
	div.rn.f64 	%fd5511, %fd9097, %fd5510;
	div.rn.f64 	%fd5512, %fd9096, %fd1119;
	sub.f64 	%fd5513, %fd5512, %fd5511;
	mul.f64 	%fd5514, %fd1110, %fd5513;
	mul.f64 	%fd5515, %fd1091, %fd1109;
	sub.f64 	%fd5516, %fd5515, %fd5514;
	mul.f64 	%fd1128, %fd926, %fd999;
	add.f64 	%fd1129, %fd1128, %fd5516;
	mov.f64 	%fd9186, %fd9600;
	@!%p61 bra 	BB6_1458;
	bra.uni 	BB6_1457;

BB6_1457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2497}, %fd9600;
	}
	xor.b32  	%r2498, %r2497, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2499, %temp}, %fd9600;
	}
	mov.b64 	%fd9186, {%r2499, %r2498};

BB6_1458:
	@%p1299 bra 	BB6_1461;
	bra.uni 	BB6_1459;

BB6_1461:
	selp.b32	%r2500, %r93, 0, %p1297;
	or.b32  	%r2501, %r2500, 2146435072;
	setp.lt.s32	%p1714, %r92, 0;
	selp.b32	%r2502, %r2501, %r2500, %p1714;
	mov.u32 	%r2503, 0;
	mov.b64 	%fd9186, {%r2503, %r2502};
	bra.uni 	BB6_1462;

BB6_1459:
	setp.gt.s32	%p1711, %r93, -1;
	@%p1711 bra 	BB6_1462;

	cvt.rzi.f64.f64	%fd5518, %fd5340;
	setp.neu.f64	%p1712, %fd5518, 0d4000000000000000;
	selp.f64	%fd9186, 0dFFF8000000000000, %fd9186, %p1712;

BB6_1462:
	@%p1304 bra 	BB6_1463;

	setp.gtu.f64	%p1716, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9187, %fd15;
	@%p1716 bra 	BB6_1472;

	and.b32  	%r2504, %r92, 2147483647;
	setp.ne.s32	%p1717, %r2504, 2146435072;
	@%p1717 bra 	BB6_1467;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2505, %temp}, %fd5340;
	}
	setp.eq.s32	%p1718, %r2505, 0;
	@%p1718 bra 	BB6_1471;
	bra.uni 	BB6_1467;

BB6_1471:
	setp.eq.f64	%p1721, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1722, %fd841, 0d3FF0000000000000;
	selp.b32	%r2514, 2146435072, 0, %p1722;
	xor.b32  	%r2515, %r2514, 2146435072;
	setp.lt.s32	%p1723, %r92, 0;
	selp.b32	%r2516, %r2515, %r2514, %p1723;
	selp.b32	%r2517, 1072693248, %r2516, %p1721;
	mov.u32 	%r2518, 0;
	mov.b64 	%fd9187, {%r2518, %r2517};
	bra.uni 	BB6_1472;

BB6_1463:
	mov.f64 	%fd9187, %fd9186;

BB6_1472:
	selp.f64	%fd1138, 0d3FF0000000000000, %fd9187, %p1313;
	mov.f64 	%fd9189, %fd9603;
	@!%p62 bra 	BB6_1474;
	bra.uni 	BB6_1473;

BB6_1473:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2519}, %fd9603;
	}
	xor.b32  	%r2520, %r2519, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2521, %temp}, %fd9603;
	}
	mov.b64 	%fd9189, {%r2521, %r2520};

BB6_1474:
	@%p1316 bra 	BB6_1477;
	bra.uni 	BB6_1475;

BB6_1477:
	selp.b32	%r2522, %r95, 0, %p1297;
	or.b32  	%r2523, %r2522, 2146435072;
	setp.lt.s32	%p1729, %r92, 0;
	selp.b32	%r2524, %r2523, %r2522, %p1729;
	mov.u32 	%r2525, 0;
	mov.b64 	%fd9189, {%r2525, %r2524};
	bra.uni 	BB6_1478;

BB6_1475:
	setp.gt.s32	%p1726, %r95, -1;
	@%p1726 bra 	BB6_1478;

	cvt.rzi.f64.f64	%fd5521, %fd5340;
	setp.neu.f64	%p1727, %fd5521, 0d4000000000000000;
	selp.f64	%fd9189, 0dFFF8000000000000, %fd9189, %p1727;

BB6_1478:
	@%p1321 bra 	BB6_1479;

	setp.gtu.f64	%p1731, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9190, %fd16;
	@%p1731 bra 	BB6_1488;

	and.b32  	%r2526, %r92, 2147483647;
	setp.ne.s32	%p1732, %r2526, 2146435072;
	@%p1732 bra 	BB6_1483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2527, %temp}, %fd5340;
	}
	setp.eq.s32	%p1733, %r2527, 0;
	@%p1733 bra 	BB6_1487;
	bra.uni 	BB6_1483;

BB6_1487:
	setp.eq.f64	%p1736, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1737, %fd852, 0d3FF0000000000000;
	selp.b32	%r2536, 2146435072, 0, %p1737;
	xor.b32  	%r2537, %r2536, 2146435072;
	setp.lt.s32	%p1738, %r92, 0;
	selp.b32	%r2538, %r2537, %r2536, %p1738;
	selp.b32	%r2539, 1072693248, %r2538, %p1736;
	mov.u32 	%r2540, 0;
	mov.b64 	%fd9190, {%r2540, %r2539};
	bra.uni 	BB6_1488;

BB6_1479:
	mov.f64 	%fd9190, %fd9189;

BB6_1488:
	mul.f64 	%fd8449, %fd63, 0d4008000000000000;
	selp.f64	%fd5523, 0d3FF0000000000000, %fd9190, %p1330;
	div.rn.f64 	%fd5524, %fd903, %fd5523;
	div.rn.f64 	%fd5525, %fd893, %fd1138;
	sub.f64 	%fd5526, %fd5525, %fd5524;
	fma.rn.f64 	%fd5527, %fd1003, %fd5526, %fd1129;
	mul.f64 	%fd5528, %fd63, %fd914;
	div.rn.f64 	%fd1147, %fd5528, %fd925;
	div.rn.f64 	%fd1148, %fd8449, %fd840;
	sub.f64 	%fd5529, %fd1147, %fd1148;
	mul.f64 	%fd1149, %fd9098, %fd5529;
	add.f64 	%fd5530, %fd5527, %fd1149;
	fma.rn.f64 	%fd1150, %fd49, %fd5530, %fd1090;
	st.global.f64 	[%rd11], %fd1150;
	mov.f64 	%fd9192, %fd9600;
	@!%p61 bra 	BB6_1490;
	bra.uni 	BB6_1489;

BB6_1489:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2541}, %fd9600;
	}
	xor.b32  	%r2542, %r2541, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2543, %temp}, %fd9600;
	}
	mov.b64 	%fd9192, {%r2543, %r2542};

BB6_1490:
	@%p1299 bra 	BB6_1493;
	bra.uni 	BB6_1491;

BB6_1493:
	selp.b32	%r2544, %r93, 0, %p1297;
	or.b32  	%r2545, %r2544, 2146435072;
	setp.lt.s32	%p1744, %r92, 0;
	selp.b32	%r2546, %r2545, %r2544, %p1744;
	mov.u32 	%r2547, 0;
	mov.b64 	%fd9192, {%r2547, %r2546};
	bra.uni 	BB6_1494;

BB6_1491:
	setp.gt.s32	%p1741, %r93, -1;
	@%p1741 bra 	BB6_1494;

	cvt.rzi.f64.f64	%fd5532, %fd5340;
	setp.neu.f64	%p1742, %fd5532, 0d4000000000000000;
	selp.f64	%fd9192, 0dFFF8000000000000, %fd9192, %p1742;

BB6_1494:
	@%p1304 bra 	BB6_1495;

	setp.gtu.f64	%p1746, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9193, %fd15;
	@%p1746 bra 	BB6_1504;

	and.b32  	%r2548, %r92, 2147483647;
	setp.ne.s32	%p1747, %r2548, 2146435072;
	@%p1747 bra 	BB6_1499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2549, %temp}, %fd5340;
	}
	setp.eq.s32	%p1748, %r2549, 0;
	@%p1748 bra 	BB6_1503;
	bra.uni 	BB6_1499;

BB6_1503:
	setp.eq.f64	%p1751, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1752, %fd841, 0d3FF0000000000000;
	selp.b32	%r2558, 2146435072, 0, %p1752;
	xor.b32  	%r2559, %r2558, 2146435072;
	setp.lt.s32	%p1753, %r92, 0;
	selp.b32	%r2560, %r2559, %r2558, %p1753;
	selp.b32	%r2561, 1072693248, %r2560, %p1751;
	mov.u32 	%r2562, 0;
	mov.b64 	%fd9193, {%r2562, %r2561};
	bra.uni 	BB6_1504;

BB6_1495:
	mov.f64 	%fd9193, %fd9192;

BB6_1504:
	selp.f64	%fd1159, 0d3FF0000000000000, %fd9193, %p1313;
	mov.f64 	%fd9195, %fd9603;
	@!%p62 bra 	BB6_1506;
	bra.uni 	BB6_1505;

BB6_1505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2563}, %fd9603;
	}
	xor.b32  	%r2564, %r2563, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2565, %temp}, %fd9603;
	}
	mov.b64 	%fd9195, {%r2565, %r2564};

BB6_1506:
	@%p1316 bra 	BB6_1509;
	bra.uni 	BB6_1507;

BB6_1509:
	selp.b32	%r2566, %r95, 0, %p1297;
	or.b32  	%r2567, %r2566, 2146435072;
	setp.lt.s32	%p1759, %r92, 0;
	selp.b32	%r2568, %r2567, %r2566, %p1759;
	mov.u32 	%r2569, 0;
	mov.b64 	%fd9195, {%r2569, %r2568};
	bra.uni 	BB6_1510;

BB6_1507:
	setp.gt.s32	%p1756, %r95, -1;
	@%p1756 bra 	BB6_1510;

	cvt.rzi.f64.f64	%fd5535, %fd5340;
	setp.neu.f64	%p1757, %fd5535, 0d4000000000000000;
	selp.f64	%fd9195, 0dFFF8000000000000, %fd9195, %p1757;

BB6_1510:
	@%p1321 bra 	BB6_1511;

	setp.gtu.f64	%p1761, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9196, %fd16;
	@%p1761 bra 	BB6_1520;

	and.b32  	%r2570, %r92, 2147483647;
	setp.ne.s32	%p1762, %r2570, 2146435072;
	@%p1762 bra 	BB6_1515;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2571, %temp}, %fd5340;
	}
	setp.eq.s32	%p1763, %r2571, 0;
	@%p1763 bra 	BB6_1519;
	bra.uni 	BB6_1515;

BB6_1519:
	setp.eq.f64	%p1766, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1767, %fd852, 0d3FF0000000000000;
	selp.b32	%r2580, 2146435072, 0, %p1767;
	xor.b32  	%r2581, %r2580, 2146435072;
	setp.lt.s32	%p1768, %r92, 0;
	selp.b32	%r2582, %r2581, %r2580, %p1768;
	selp.b32	%r2583, 1072693248, %r2582, %p1766;
	mov.u32 	%r2584, 0;
	mov.b64 	%fd9196, {%r2584, %r2583};
	bra.uni 	BB6_1520;

BB6_1511:
	mov.f64 	%fd9196, %fd9195;

BB6_1520:
	selp.f64	%fd5537, 0d3FF0000000000000, %fd9196, %p1330;
	div.rn.f64 	%fd5538, %fd9097, %fd5537;
	div.rn.f64 	%fd5539, %fd9096, %fd1159;
	sub.f64 	%fd1168, %fd5539, %fd5538;
	mov.f64 	%fd9198, %fd9600;
	@!%p61 bra 	BB6_1522;
	bra.uni 	BB6_1521;

BB6_1521:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2585}, %fd9600;
	}
	xor.b32  	%r2586, %r2585, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2587, %temp}, %fd9600;
	}
	mov.b64 	%fd9198, {%r2587, %r2586};

BB6_1522:
	@%p1299 bra 	BB6_1525;
	bra.uni 	BB6_1523;

BB6_1525:
	selp.b32	%r2588, %r93, 0, %p1297;
	or.b32  	%r2589, %r2588, 2146435072;
	setp.lt.s32	%p1774, %r92, 0;
	selp.b32	%r2590, %r2589, %r2588, %p1774;
	mov.u32 	%r2591, 0;
	mov.b64 	%fd9198, {%r2591, %r2590};
	bra.uni 	BB6_1526;

BB6_1523:
	setp.gt.s32	%p1771, %r93, -1;
	@%p1771 bra 	BB6_1526;

	cvt.rzi.f64.f64	%fd5541, %fd5340;
	setp.neu.f64	%p1772, %fd5541, 0d4000000000000000;
	selp.f64	%fd9198, 0dFFF8000000000000, %fd9198, %p1772;

BB6_1526:
	@%p1304 bra 	BB6_1527;

	setp.gtu.f64	%p1776, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9199, %fd15;
	@%p1776 bra 	BB6_1536;

	and.b32  	%r2592, %r92, 2147483647;
	setp.ne.s32	%p1777, %r2592, 2146435072;
	@%p1777 bra 	BB6_1531;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2593, %temp}, %fd5340;
	}
	setp.eq.s32	%p1778, %r2593, 0;
	@%p1778 bra 	BB6_1535;
	bra.uni 	BB6_1531;

BB6_1535:
	setp.eq.f64	%p1781, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1782, %fd841, 0d3FF0000000000000;
	selp.b32	%r2602, 2146435072, 0, %p1782;
	xor.b32  	%r2603, %r2602, 2146435072;
	setp.lt.s32	%p1783, %r92, 0;
	selp.b32	%r2604, %r2603, %r2602, %p1783;
	selp.b32	%r2605, 1072693248, %r2604, %p1781;
	mov.u32 	%r2606, 0;
	mov.b64 	%fd9199, {%r2606, %r2605};
	bra.uni 	BB6_1536;

BB6_1527:
	mov.f64 	%fd9199, %fd9198;

BB6_1536:
	selp.f64	%fd1177, 0d3FF0000000000000, %fd9199, %p1313;
	mov.f64 	%fd9201, %fd9603;
	@!%p62 bra 	BB6_1538;
	bra.uni 	BB6_1537;

BB6_1537:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2607}, %fd9603;
	}
	xor.b32  	%r2608, %r2607, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2609, %temp}, %fd9603;
	}
	mov.b64 	%fd9201, {%r2609, %r2608};

BB6_1538:
	@%p1316 bra 	BB6_1541;
	bra.uni 	BB6_1539;

BB6_1541:
	selp.b32	%r2610, %r95, 0, %p1297;
	or.b32  	%r2611, %r2610, 2146435072;
	setp.lt.s32	%p1789, %r92, 0;
	selp.b32	%r2612, %r2611, %r2610, %p1789;
	mov.u32 	%r2613, 0;
	mov.b64 	%fd9201, {%r2613, %r2612};
	bra.uni 	BB6_1542;

BB6_1539:
	setp.gt.s32	%p1786, %r95, -1;
	@%p1786 bra 	BB6_1542;

	cvt.rzi.f64.f64	%fd5544, %fd5340;
	setp.neu.f64	%p1787, %fd5544, 0d4000000000000000;
	selp.f64	%fd9201, 0dFFF8000000000000, %fd9201, %p1787;

BB6_1542:
	@%p1321 bra 	BB6_1543;

	setp.gtu.f64	%p1791, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9202, %fd16;
	@%p1791 bra 	BB6_1552;

	and.b32  	%r2614, %r92, 2147483647;
	setp.ne.s32	%p1792, %r2614, 2146435072;
	@%p1792 bra 	BB6_1547;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2615, %temp}, %fd5340;
	}
	setp.eq.s32	%p1793, %r2615, 0;
	@%p1793 bra 	BB6_1551;
	bra.uni 	BB6_1547;

BB6_1551:
	setp.eq.f64	%p1796, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1797, %fd852, 0d3FF0000000000000;
	selp.b32	%r2624, 2146435072, 0, %p1797;
	xor.b32  	%r2625, %r2624, 2146435072;
	setp.lt.s32	%p1798, %r92, 0;
	selp.b32	%r2626, %r2625, %r2624, %p1798;
	selp.b32	%r2627, 1072693248, %r2626, %p1796;
	mov.u32 	%r2628, 0;
	mov.b64 	%fd9202, {%r2628, %r2627};
	bra.uni 	BB6_1552;

BB6_1543:
	mov.f64 	%fd9202, %fd9201;

BB6_1552:
	selp.f64	%fd5546, 0d3FF0000000000000, %fd9202, %p1330;
	div.rn.f64 	%fd5547, %fd1014, %fd5546;
	div.rn.f64 	%fd5548, %fd1004, %fd1177;
	sub.f64 	%fd5549, %fd5548, %fd5547;
	mul.f64 	%fd5550, %fd892, %fd5549;
	fma.rn.f64 	%fd5551, %fd1091, %fd1168, %fd5550;
	fma.rn.f64 	%fd5552, %fd9098, %fd1147, %fd5551;
	fma.rn.f64 	%fd1186, %fd1000, %fd927, %fd5552;
	mov.f64 	%fd9204, %fd9600;
	@!%p61 bra 	BB6_1554;
	bra.uni 	BB6_1553;

BB6_1553:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2629}, %fd9600;
	}
	xor.b32  	%r2630, %r2629, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2631, %temp}, %fd9600;
	}
	mov.b64 	%fd9204, {%r2631, %r2630};

BB6_1554:
	@%p1299 bra 	BB6_1557;
	bra.uni 	BB6_1555;

BB6_1557:
	selp.b32	%r2632, %r93, 0, %p1297;
	or.b32  	%r2633, %r2632, 2146435072;
	setp.lt.s32	%p1804, %r92, 0;
	selp.b32	%r2634, %r2633, %r2632, %p1804;
	mov.u32 	%r2635, 0;
	mov.b64 	%fd9204, {%r2635, %r2634};
	bra.uni 	BB6_1558;

BB6_1555:
	setp.gt.s32	%p1801, %r93, -1;
	@%p1801 bra 	BB6_1558;

	cvt.rzi.f64.f64	%fd5554, %fd5340;
	setp.neu.f64	%p1802, %fd5554, 0d4000000000000000;
	selp.f64	%fd9204, 0dFFF8000000000000, %fd9204, %p1802;

BB6_1558:
	@%p1304 bra 	BB6_1559;

	setp.gtu.f64	%p1806, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9205, %fd15;
	@%p1806 bra 	BB6_1568;

	and.b32  	%r2636, %r92, 2147483647;
	setp.ne.s32	%p1807, %r2636, 2146435072;
	@%p1807 bra 	BB6_1563;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2637, %temp}, %fd5340;
	}
	setp.eq.s32	%p1808, %r2637, 0;
	@%p1808 bra 	BB6_1567;
	bra.uni 	BB6_1563;

BB6_1567:
	setp.eq.f64	%p1811, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1812, %fd841, 0d3FF0000000000000;
	selp.b32	%r2646, 2146435072, 0, %p1812;
	xor.b32  	%r2647, %r2646, 2146435072;
	setp.lt.s32	%p1813, %r92, 0;
	selp.b32	%r2648, %r2647, %r2646, %p1813;
	selp.b32	%r2649, 1072693248, %r2648, %p1811;
	mov.u32 	%r2650, 0;
	mov.b64 	%fd9205, {%r2650, %r2649};
	bra.uni 	BB6_1568;

BB6_1559:
	mov.f64 	%fd9205, %fd9204;

BB6_1568:
	selp.f64	%fd1195, 0d3FF0000000000000, %fd9205, %p1313;
	mov.f64 	%fd9207, %fd9603;
	@!%p62 bra 	BB6_1570;
	bra.uni 	BB6_1569;

BB6_1569:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2651}, %fd9603;
	}
	xor.b32  	%r2652, %r2651, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2653, %temp}, %fd9603;
	}
	mov.b64 	%fd9207, {%r2653, %r2652};

BB6_1570:
	@%p1316 bra 	BB6_1573;
	bra.uni 	BB6_1571;

BB6_1573:
	selp.b32	%r2654, %r95, 0, %p1297;
	or.b32  	%r2655, %r2654, 2146435072;
	setp.lt.s32	%p1819, %r92, 0;
	selp.b32	%r2656, %r2655, %r2654, %p1819;
	mov.u32 	%r2657, 0;
	mov.b64 	%fd9207, {%r2657, %r2656};
	bra.uni 	BB6_1574;

BB6_1571:
	setp.gt.s32	%p1816, %r95, -1;
	@%p1816 bra 	BB6_1574;

	cvt.rzi.f64.f64	%fd5557, %fd5340;
	setp.neu.f64	%p1817, %fd5557, 0d4000000000000000;
	selp.f64	%fd9207, 0dFFF8000000000000, %fd9207, %p1817;

BB6_1574:
	@%p1321 bra 	BB6_1575;

	setp.gtu.f64	%p1821, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9208, %fd16;
	@%p1821 bra 	BB6_1584;

	and.b32  	%r2658, %r92, 2147483647;
	setp.ne.s32	%p1822, %r2658, 2146435072;
	@%p1822 bra 	BB6_1579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2659, %temp}, %fd5340;
	}
	setp.eq.s32	%p1823, %r2659, 0;
	@%p1823 bra 	BB6_1583;
	bra.uni 	BB6_1579;

BB6_1583:
	setp.eq.f64	%p1826, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1827, %fd852, 0d3FF0000000000000;
	selp.b32	%r2668, 2146435072, 0, %p1827;
	xor.b32  	%r2669, %r2668, 2146435072;
	setp.lt.s32	%p1828, %r92, 0;
	selp.b32	%r2670, %r2669, %r2668, %p1828;
	selp.b32	%r2671, 1072693248, %r2670, %p1826;
	mov.u32 	%r2672, 0;
	mov.b64 	%fd9208, {%r2672, %r2671};
	bra.uni 	BB6_1584;

BB6_1575:
	mov.f64 	%fd9208, %fd9207;

BB6_1584:
	selp.f64	%fd5559, 0d3FF0000000000000, %fd9208, %p1330;
	div.rn.f64 	%fd5560, %fd1014, %fd5559;
	div.rn.f64 	%fd5561, %fd1004, %fd1195;
	sub.f64 	%fd5562, %fd5561, %fd5560;
	mul.f64 	%fd5563, %fd929, %fd5562;
	sub.f64 	%fd1204, %fd1186, %fd5563;
	mov.f64 	%fd9210, %fd9603;
	@!%p62 bra 	BB6_1586;
	bra.uni 	BB6_1585;

BB6_1585:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2673}, %fd9603;
	}
	xor.b32  	%r2674, %r2673, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2675, %temp}, %fd9603;
	}
	mov.b64 	%fd9210, {%r2675, %r2674};

BB6_1586:
	@%p1316 bra 	BB6_1589;
	bra.uni 	BB6_1587;

BB6_1589:
	selp.b32	%r2676, %r95, 0, %p1297;
	or.b32  	%r2677, %r2676, 2146435072;
	setp.lt.s32	%p1834, %r92, 0;
	selp.b32	%r2678, %r2677, %r2676, %p1834;
	mov.u32 	%r2679, 0;
	mov.b64 	%fd9210, {%r2679, %r2678};
	bra.uni 	BB6_1590;

BB6_1587:
	setp.gt.s32	%p1831, %r95, -1;
	@%p1831 bra 	BB6_1590;

	cvt.rzi.f64.f64	%fd5565, %fd5340;
	setp.neu.f64	%p1832, %fd5565, 0d4000000000000000;
	selp.f64	%fd9210, 0dFFF8000000000000, %fd9210, %p1832;

BB6_1590:
	@%p1321 bra 	BB6_1591;

	setp.gtu.f64	%p1836, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9211, %fd16;
	@%p1836 bra 	BB6_1600;

	and.b32  	%r2680, %r92, 2147483647;
	setp.ne.s32	%p1837, %r2680, 2146435072;
	@%p1837 bra 	BB6_1595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2681, %temp}, %fd5340;
	}
	setp.eq.s32	%p1838, %r2681, 0;
	@%p1838 bra 	BB6_1599;
	bra.uni 	BB6_1595;

BB6_1599:
	setp.eq.f64	%p1841, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1842, %fd852, 0d3FF0000000000000;
	selp.b32	%r2690, 2146435072, 0, %p1842;
	xor.b32  	%r2691, %r2690, 2146435072;
	setp.lt.s32	%p1843, %r92, 0;
	selp.b32	%r2692, %r2691, %r2690, %p1843;
	selp.b32	%r2693, 1072693248, %r2692, %p1841;
	mov.u32 	%r2694, 0;
	mov.b64 	%fd9211, {%r2694, %r2693};
	bra.uni 	BB6_1600;

BB6_1591:
	mov.f64 	%fd9211, %fd9210;

BB6_1600:
	mul.f64 	%fd8821, %fd9098, %fd1148;
	selp.f64	%fd5567, 0d3FF0000000000000, %fd9211, %p1330;
	mul.f64 	%fd5568, %fd873, %fd5567;
	div.rn.f64 	%fd5569, %fd63, %fd5568;
	sub.f64 	%fd5570, %fd1204, %fd8821;
	fma.rn.f64 	%fd5571, %fd9097, %fd5569, %fd5570;
	mul.f64 	%fd5572, %fd63, %fd958;
	mul.f64 	%fd1214, %fd9100, %fd5572;
	add.f64 	%fd5573, %fd1214, %fd5571;
	fma.rn.f64 	%fd1215, %fd49, %fd5573, %fd1150;
	st.global.f64 	[%rd11], %fd1215;
	mul.f64 	%fd5574, %fd52, %fd828;
	div.rn.f64 	%fd1216, %fd5574, %fd840;
	mov.f64 	%fd9213, %fd9600;
	@!%p61 bra 	BB6_1602;
	bra.uni 	BB6_1601;

BB6_1601:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2695}, %fd9600;
	}
	xor.b32  	%r2696, %r2695, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2697, %temp}, %fd9600;
	}
	mov.b64 	%fd9213, {%r2697, %r2696};

BB6_1602:
	@%p1299 bra 	BB6_1605;
	bra.uni 	BB6_1603;

BB6_1605:
	selp.b32	%r2698, %r93, 0, %p1297;
	or.b32  	%r2699, %r2698, 2146435072;
	setp.lt.s32	%p1849, %r92, 0;
	selp.b32	%r2700, %r2699, %r2698, %p1849;
	mov.u32 	%r2701, 0;
	mov.b64 	%fd9213, {%r2701, %r2700};
	bra.uni 	BB6_1606;

BB6_1603:
	setp.gt.s32	%p1846, %r93, -1;
	@%p1846 bra 	BB6_1606;

	cvt.rzi.f64.f64	%fd5576, %fd5340;
	setp.neu.f64	%p1847, %fd5576, 0d4000000000000000;
	selp.f64	%fd9213, 0dFFF8000000000000, %fd9213, %p1847;

BB6_1606:
	@%p1304 bra 	BB6_1607;

	setp.gtu.f64	%p1851, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9214, %fd15;
	@%p1851 bra 	BB6_1616;

	and.b32  	%r2702, %r92, 2147483647;
	setp.ne.s32	%p1852, %r2702, 2146435072;
	@%p1852 bra 	BB6_1611;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2703, %temp}, %fd5340;
	}
	setp.eq.s32	%p1853, %r2703, 0;
	@%p1853 bra 	BB6_1615;
	bra.uni 	BB6_1611;

BB6_1615:
	setp.eq.f64	%p1856, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1857, %fd841, 0d3FF0000000000000;
	selp.b32	%r2712, 2146435072, 0, %p1857;
	xor.b32  	%r2713, %r2712, 2146435072;
	setp.lt.s32	%p1858, %r92, 0;
	selp.b32	%r2714, %r2713, %r2712, %p1858;
	selp.b32	%r2715, 1072693248, %r2714, %p1856;
	mov.u32 	%r2716, 0;
	mov.b64 	%fd9214, {%r2716, %r2715};
	bra.uni 	BB6_1616;

BB6_1607:
	mov.f64 	%fd9214, %fd9213;

BB6_1616:
	selp.f64	%fd1225, 0d3FF0000000000000, %fd9214, %p1313;
	mov.f64 	%fd9216, %fd9603;
	@!%p62 bra 	BB6_1618;
	bra.uni 	BB6_1617;

BB6_1617:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2717}, %fd9603;
	}
	xor.b32  	%r2718, %r2717, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2719, %temp}, %fd9603;
	}
	mov.b64 	%fd9216, {%r2719, %r2718};

BB6_1618:
	@%p1316 bra 	BB6_1621;
	bra.uni 	BB6_1619;

BB6_1621:
	selp.b32	%r2720, %r95, 0, %p1297;
	or.b32  	%r2721, %r2720, 2146435072;
	setp.lt.s32	%p1864, %r92, 0;
	selp.b32	%r2722, %r2721, %r2720, %p1864;
	mov.u32 	%r2723, 0;
	mov.b64 	%fd9216, {%r2723, %r2722};
	bra.uni 	BB6_1622;

BB6_1619:
	setp.gt.s32	%p1861, %r95, -1;
	@%p1861 bra 	BB6_1622;

	cvt.rzi.f64.f64	%fd5579, %fd5340;
	setp.neu.f64	%p1862, %fd5579, 0d4000000000000000;
	selp.f64	%fd9216, 0dFFF8000000000000, %fd9216, %p1862;

BB6_1622:
	@%p1321 bra 	BB6_1623;

	setp.gtu.f64	%p1866, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9217, %fd16;
	@%p1866 bra 	BB6_1632;

	and.b32  	%r2724, %r92, 2147483647;
	setp.ne.s32	%p1867, %r2724, 2146435072;
	@%p1867 bra 	BB6_1627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2725, %temp}, %fd5340;
	}
	setp.eq.s32	%p1868, %r2725, 0;
	@%p1868 bra 	BB6_1631;
	bra.uni 	BB6_1627;

BB6_1631:
	setp.eq.f64	%p1871, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1872, %fd852, 0d3FF0000000000000;
	selp.b32	%r2734, 2146435072, 0, %p1872;
	xor.b32  	%r2735, %r2734, 2146435072;
	setp.lt.s32	%p1873, %r92, 0;
	selp.b32	%r2736, %r2735, %r2734, %p1873;
	selp.b32	%r2737, 1072693248, %r2736, %p1871;
	mov.u32 	%r2738, 0;
	mov.b64 	%fd9217, {%r2738, %r2737};
	bra.uni 	BB6_1632;

BB6_1623:
	mov.f64 	%fd9217, %fd9216;

BB6_1632:
	selp.f64	%fd5581, 0d3FF0000000000000, %fd9217, %p1330;
	div.rn.f64 	%fd5582, %fd9097, %fd5581;
	div.rn.f64 	%fd5583, %fd9096, %fd1225;
	sub.f64 	%fd1234, %fd5583, %fd5582;
	div.rn.f64 	%fd1235, %fd52, %fd873;
	mov.f64 	%fd9219, %fd9600;
	@!%p61 bra 	BB6_1634;
	bra.uni 	BB6_1633;

BB6_1633:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2739}, %fd9600;
	}
	xor.b32  	%r2740, %r2739, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2741, %temp}, %fd9600;
	}
	mov.b64 	%fd9219, {%r2741, %r2740};

BB6_1634:
	@%p1299 bra 	BB6_1637;
	bra.uni 	BB6_1635;

BB6_1637:
	selp.b32	%r2742, %r93, 0, %p1297;
	or.b32  	%r2743, %r2742, 2146435072;
	setp.lt.s32	%p1879, %r92, 0;
	selp.b32	%r2744, %r2743, %r2742, %p1879;
	mov.u32 	%r2745, 0;
	mov.b64 	%fd9219, {%r2745, %r2744};
	bra.uni 	BB6_1638;

BB6_1635:
	setp.gt.s32	%p1876, %r93, -1;
	@%p1876 bra 	BB6_1638;

	cvt.rzi.f64.f64	%fd5585, %fd5340;
	setp.neu.f64	%p1877, %fd5585, 0d4000000000000000;
	selp.f64	%fd9219, 0dFFF8000000000000, %fd9219, %p1877;

BB6_1638:
	@%p1304 bra 	BB6_1639;

	setp.gtu.f64	%p1881, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9220, %fd15;
	@%p1881 bra 	BB6_1648;

	and.b32  	%r2746, %r92, 2147483647;
	setp.ne.s32	%p1882, %r2746, 2146435072;
	@%p1882 bra 	BB6_1643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2747, %temp}, %fd5340;
	}
	setp.eq.s32	%p1883, %r2747, 0;
	@%p1883 bra 	BB6_1647;
	bra.uni 	BB6_1643;

BB6_1647:
	setp.eq.f64	%p1886, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1887, %fd841, 0d3FF0000000000000;
	selp.b32	%r2756, 2146435072, 0, %p1887;
	xor.b32  	%r2757, %r2756, 2146435072;
	setp.lt.s32	%p1888, %r92, 0;
	selp.b32	%r2758, %r2757, %r2756, %p1888;
	selp.b32	%r2759, 1072693248, %r2758, %p1886;
	mov.u32 	%r2760, 0;
	mov.b64 	%fd9220, {%r2760, %r2759};
	bra.uni 	BB6_1648;

BB6_1639:
	mov.f64 	%fd9220, %fd9219;

BB6_1648:
	selp.f64	%fd1244, 0d3FF0000000000000, %fd9220, %p1313;
	mov.f64 	%fd9222, %fd9603;
	@!%p62 bra 	BB6_1650;
	bra.uni 	BB6_1649;

BB6_1649:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2761}, %fd9603;
	}
	xor.b32  	%r2762, %r2761, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2763, %temp}, %fd9603;
	}
	mov.b64 	%fd9222, {%r2763, %r2762};

BB6_1650:
	@%p1316 bra 	BB6_1653;
	bra.uni 	BB6_1651;

BB6_1653:
	selp.b32	%r2764, %r95, 0, %p1297;
	or.b32  	%r2765, %r2764, 2146435072;
	setp.lt.s32	%p1894, %r92, 0;
	selp.b32	%r2766, %r2765, %r2764, %p1894;
	mov.u32 	%r2767, 0;
	mov.b64 	%fd9222, {%r2767, %r2766};
	bra.uni 	BB6_1654;

BB6_1651:
	setp.gt.s32	%p1891, %r95, -1;
	@%p1891 bra 	BB6_1654;

	cvt.rzi.f64.f64	%fd5588, %fd5340;
	setp.neu.f64	%p1892, %fd5588, 0d4000000000000000;
	selp.f64	%fd9222, 0dFFF8000000000000, %fd9222, %p1892;

BB6_1654:
	@%p1321 bra 	BB6_1655;

	setp.gtu.f64	%p1896, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9223, %fd16;
	@%p1896 bra 	BB6_1664;

	and.b32  	%r2768, %r92, 2147483647;
	setp.ne.s32	%p1897, %r2768, 2146435072;
	@%p1897 bra 	BB6_1659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2769, %temp}, %fd5340;
	}
	setp.eq.s32	%p1898, %r2769, 0;
	@%p1898 bra 	BB6_1663;
	bra.uni 	BB6_1659;

BB6_1663:
	setp.eq.f64	%p1901, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1902, %fd852, 0d3FF0000000000000;
	selp.b32	%r2778, 2146435072, 0, %p1902;
	xor.b32  	%r2779, %r2778, 2146435072;
	setp.lt.s32	%p1903, %r92, 0;
	selp.b32	%r2780, %r2779, %r2778, %p1903;
	selp.b32	%r2781, 1072693248, %r2780, %p1901;
	mov.u32 	%r2782, 0;
	mov.b64 	%fd9223, {%r2782, %r2781};
	bra.uni 	BB6_1664;

BB6_1655:
	mov.f64 	%fd9223, %fd9222;

BB6_1664:
	selp.f64	%fd5590, 0d3FF0000000000000, %fd9223, %p1330;
	div.rn.f64 	%fd5591, %fd9097, %fd5590;
	div.rn.f64 	%fd5592, %fd9096, %fd1244;
	sub.f64 	%fd5593, %fd5592, %fd5591;
	mul.f64 	%fd5594, %fd1235, %fd5593;
	mul.f64 	%fd5595, %fd1216, %fd1234;
	sub.f64 	%fd5596, %fd5595, %fd5594;
	mul.f64 	%fd1253, %fd926, %fd1064;
	add.f64 	%fd1254, %fd1253, %fd5596;
	mov.f64 	%fd9225, %fd9600;
	@!%p61 bra 	BB6_1666;
	bra.uni 	BB6_1665;

BB6_1665:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2783}, %fd9600;
	}
	xor.b32  	%r2784, %r2783, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2785, %temp}, %fd9600;
	}
	mov.b64 	%fd9225, {%r2785, %r2784};

BB6_1666:
	@%p1299 bra 	BB6_1669;
	bra.uni 	BB6_1667;

BB6_1669:
	selp.b32	%r2786, %r93, 0, %p1297;
	or.b32  	%r2787, %r2786, 2146435072;
	setp.lt.s32	%p1909, %r92, 0;
	selp.b32	%r2788, %r2787, %r2786, %p1909;
	mov.u32 	%r2789, 0;
	mov.b64 	%fd9225, {%r2789, %r2788};
	bra.uni 	BB6_1670;

BB6_1667:
	setp.gt.s32	%p1906, %r93, -1;
	@%p1906 bra 	BB6_1670;

	cvt.rzi.f64.f64	%fd5598, %fd5340;
	setp.neu.f64	%p1907, %fd5598, 0d4000000000000000;
	selp.f64	%fd9225, 0dFFF8000000000000, %fd9225, %p1907;

BB6_1670:
	@%p1304 bra 	BB6_1671;

	setp.gtu.f64	%p1911, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9226, %fd15;
	@%p1911 bra 	BB6_1680;

	and.b32  	%r2790, %r92, 2147483647;
	setp.ne.s32	%p1912, %r2790, 2146435072;
	@%p1912 bra 	BB6_1675;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2791, %temp}, %fd5340;
	}
	setp.eq.s32	%p1913, %r2791, 0;
	@%p1913 bra 	BB6_1679;
	bra.uni 	BB6_1675;

BB6_1679:
	setp.eq.f64	%p1916, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1917, %fd841, 0d3FF0000000000000;
	selp.b32	%r2800, 2146435072, 0, %p1917;
	xor.b32  	%r2801, %r2800, 2146435072;
	setp.lt.s32	%p1918, %r92, 0;
	selp.b32	%r2802, %r2801, %r2800, %p1918;
	selp.b32	%r2803, 1072693248, %r2802, %p1916;
	mov.u32 	%r2804, 0;
	mov.b64 	%fd9226, {%r2804, %r2803};
	bra.uni 	BB6_1680;

BB6_1671:
	mov.f64 	%fd9226, %fd9225;

BB6_1680:
	selp.f64	%fd1263, 0d3FF0000000000000, %fd9226, %p1313;
	mov.f64 	%fd9228, %fd9603;
	@!%p62 bra 	BB6_1682;
	bra.uni 	BB6_1681;

BB6_1681:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2805}, %fd9603;
	}
	xor.b32  	%r2806, %r2805, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2807, %temp}, %fd9603;
	}
	mov.b64 	%fd9228, {%r2807, %r2806};

BB6_1682:
	@%p1316 bra 	BB6_1685;
	bra.uni 	BB6_1683;

BB6_1685:
	selp.b32	%r2808, %r95, 0, %p1297;
	or.b32  	%r2809, %r2808, 2146435072;
	setp.lt.s32	%p1924, %r92, 0;
	selp.b32	%r2810, %r2809, %r2808, %p1924;
	mov.u32 	%r2811, 0;
	mov.b64 	%fd9228, {%r2811, %r2810};
	bra.uni 	BB6_1686;

BB6_1683:
	setp.gt.s32	%p1921, %r95, -1;
	@%p1921 bra 	BB6_1686;

	cvt.rzi.f64.f64	%fd5601, %fd5340;
	setp.neu.f64	%p1922, %fd5601, 0d4000000000000000;
	selp.f64	%fd9228, 0dFFF8000000000000, %fd9228, %p1922;

BB6_1686:
	@%p1321 bra 	BB6_1687;

	setp.gtu.f64	%p1926, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9229, %fd16;
	@%p1926 bra 	BB6_1696;

	and.b32  	%r2812, %r92, 2147483647;
	setp.ne.s32	%p1927, %r2812, 2146435072;
	@%p1927 bra 	BB6_1691;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2813, %temp}, %fd5340;
	}
	setp.eq.s32	%p1928, %r2813, 0;
	@%p1928 bra 	BB6_1695;
	bra.uni 	BB6_1691;

BB6_1695:
	setp.eq.f64	%p1931, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1932, %fd852, 0d3FF0000000000000;
	selp.b32	%r2822, 2146435072, 0, %p1932;
	xor.b32  	%r2823, %r2822, 2146435072;
	setp.lt.s32	%p1933, %r92, 0;
	selp.b32	%r2824, %r2823, %r2822, %p1933;
	selp.b32	%r2825, 1072693248, %r2824, %p1931;
	mov.u32 	%r2826, 0;
	mov.b64 	%fd9229, {%r2826, %r2825};
	bra.uni 	BB6_1696;

BB6_1687:
	mov.f64 	%fd9229, %fd9228;

BB6_1696:
	mul.f64 	%fd8450, %fd52, 0d4008000000000000;
	selp.f64	%fd5603, 0d3FF0000000000000, %fd9229, %p1330;
	div.rn.f64 	%fd5604, %fd903, %fd5603;
	div.rn.f64 	%fd5605, %fd893, %fd1263;
	sub.f64 	%fd5606, %fd5605, %fd5604;
	fma.rn.f64 	%fd5607, %fd1068, %fd5606, %fd1254;
	mul.f64 	%fd5608, %fd52, %fd914;
	div.rn.f64 	%fd1272, %fd5608, %fd925;
	div.rn.f64 	%fd1273, %fd8450, %fd840;
	sub.f64 	%fd5609, %fd1272, %fd1273;
	mul.f64 	%fd1274, %fd9098, %fd5609;
	add.f64 	%fd5610, %fd5607, %fd1274;
	fma.rn.f64 	%fd1275, %fd50, %fd5610, %fd1215;
	st.global.f64 	[%rd11], %fd1275;
	mul.f64 	%fd5611, %fd52, %fd961;
	div.rn.f64 	%fd1276, %fd5611, %fd840;
	mov.f64 	%fd9231, %fd9600;
	@!%p61 bra 	BB6_1698;
	bra.uni 	BB6_1697;

BB6_1697:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2827}, %fd9600;
	}
	xor.b32  	%r2828, %r2827, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2829, %temp}, %fd9600;
	}
	mov.b64 	%fd9231, {%r2829, %r2828};

BB6_1698:
	@%p1299 bra 	BB6_1701;
	bra.uni 	BB6_1699;

BB6_1701:
	selp.b32	%r2830, %r93, 0, %p1297;
	or.b32  	%r2831, %r2830, 2146435072;
	setp.lt.s32	%p1939, %r92, 0;
	selp.b32	%r2832, %r2831, %r2830, %p1939;
	mov.u32 	%r2833, 0;
	mov.b64 	%fd9231, {%r2833, %r2832};
	bra.uni 	BB6_1702;

BB6_1699:
	setp.gt.s32	%p1936, %r93, -1;
	@%p1936 bra 	BB6_1702;

	cvt.rzi.f64.f64	%fd5613, %fd5340;
	setp.neu.f64	%p1937, %fd5613, 0d4000000000000000;
	selp.f64	%fd9231, 0dFFF8000000000000, %fd9231, %p1937;

BB6_1702:
	@%p1304 bra 	BB6_1703;

	setp.gtu.f64	%p1941, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9232, %fd15;
	@%p1941 bra 	BB6_1712;

	and.b32  	%r2834, %r92, 2147483647;
	setp.ne.s32	%p1942, %r2834, 2146435072;
	@%p1942 bra 	BB6_1707;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2835, %temp}, %fd5340;
	}
	setp.eq.s32	%p1943, %r2835, 0;
	@%p1943 bra 	BB6_1711;
	bra.uni 	BB6_1707;

BB6_1711:
	setp.eq.f64	%p1946, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1947, %fd841, 0d3FF0000000000000;
	selp.b32	%r2844, 2146435072, 0, %p1947;
	xor.b32  	%r2845, %r2844, 2146435072;
	setp.lt.s32	%p1948, %r92, 0;
	selp.b32	%r2846, %r2845, %r2844, %p1948;
	selp.b32	%r2847, 1072693248, %r2846, %p1946;
	mov.u32 	%r2848, 0;
	mov.b64 	%fd9232, {%r2848, %r2847};
	bra.uni 	BB6_1712;

BB6_1703:
	mov.f64 	%fd9232, %fd9231;

BB6_1712:
	selp.f64	%fd1285, 0d3FF0000000000000, %fd9232, %p1313;
	mov.f64 	%fd9234, %fd9603;
	@!%p62 bra 	BB6_1714;
	bra.uni 	BB6_1713;

BB6_1713:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2849}, %fd9603;
	}
	xor.b32  	%r2850, %r2849, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2851, %temp}, %fd9603;
	}
	mov.b64 	%fd9234, {%r2851, %r2850};

BB6_1714:
	@%p1316 bra 	BB6_1717;
	bra.uni 	BB6_1715;

BB6_1717:
	selp.b32	%r2852, %r95, 0, %p1297;
	or.b32  	%r2853, %r2852, 2146435072;
	setp.lt.s32	%p1954, %r92, 0;
	selp.b32	%r2854, %r2853, %r2852, %p1954;
	mov.u32 	%r2855, 0;
	mov.b64 	%fd9234, {%r2855, %r2854};
	bra.uni 	BB6_1718;

BB6_1715:
	setp.gt.s32	%p1951, %r95, -1;
	@%p1951 bra 	BB6_1718;

	cvt.rzi.f64.f64	%fd5616, %fd5340;
	setp.neu.f64	%p1952, %fd5616, 0d4000000000000000;
	selp.f64	%fd9234, 0dFFF8000000000000, %fd9234, %p1952;

BB6_1718:
	@%p1321 bra 	BB6_1719;

	setp.gtu.f64	%p1956, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9235, %fd16;
	@%p1956 bra 	BB6_1728;

	and.b32  	%r2856, %r92, 2147483647;
	setp.ne.s32	%p1957, %r2856, 2146435072;
	@%p1957 bra 	BB6_1723;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2857, %temp}, %fd5340;
	}
	setp.eq.s32	%p1958, %r2857, 0;
	@%p1958 bra 	BB6_1727;
	bra.uni 	BB6_1723;

BB6_1727:
	setp.eq.f64	%p1961, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1962, %fd852, 0d3FF0000000000000;
	selp.b32	%r2866, 2146435072, 0, %p1962;
	xor.b32  	%r2867, %r2866, 2146435072;
	setp.lt.s32	%p1963, %r92, 0;
	selp.b32	%r2868, %r2867, %r2866, %p1963;
	selp.b32	%r2869, 1072693248, %r2868, %p1961;
	mov.u32 	%r2870, 0;
	mov.b64 	%fd9235, {%r2870, %r2869};
	bra.uni 	BB6_1728;

BB6_1719:
	mov.f64 	%fd9235, %fd9234;

BB6_1728:
	selp.f64	%fd5618, 0d3FF0000000000000, %fd9235, %p1330;
	div.rn.f64 	%fd5619, %fd9097, %fd5618;
	div.rn.f64 	%fd5620, %fd9096, %fd1285;
	sub.f64 	%fd5621, %fd5620, %fd5619;
	mul.f64 	%fd1294, %fd1000, %fd1064;
	fma.rn.f64 	%fd1295, %fd1276, %fd5621, %fd1294;
	mov.f64 	%fd9237, %fd9600;
	@!%p61 bra 	BB6_1730;
	bra.uni 	BB6_1729;

BB6_1729:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2871}, %fd9600;
	}
	xor.b32  	%r2872, %r2871, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2873, %temp}, %fd9600;
	}
	mov.b64 	%fd9237, {%r2873, %r2872};

BB6_1730:
	@%p1299 bra 	BB6_1733;
	bra.uni 	BB6_1731;

BB6_1733:
	selp.b32	%r2874, %r93, 0, %p1297;
	or.b32  	%r2875, %r2874, 2146435072;
	setp.lt.s32	%p1969, %r92, 0;
	selp.b32	%r2876, %r2875, %r2874, %p1969;
	mov.u32 	%r2877, 0;
	mov.b64 	%fd9237, {%r2877, %r2876};
	bra.uni 	BB6_1734;

BB6_1731:
	setp.gt.s32	%p1966, %r93, -1;
	@%p1966 bra 	BB6_1734;

	cvt.rzi.f64.f64	%fd5623, %fd5340;
	setp.neu.f64	%p1967, %fd5623, 0d4000000000000000;
	selp.f64	%fd9237, 0dFFF8000000000000, %fd9237, %p1967;

BB6_1734:
	@%p1304 bra 	BB6_1735;

	setp.gtu.f64	%p1971, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9238, %fd15;
	@%p1971 bra 	BB6_1744;

	and.b32  	%r2878, %r92, 2147483647;
	setp.ne.s32	%p1972, %r2878, 2146435072;
	@%p1972 bra 	BB6_1739;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2879, %temp}, %fd5340;
	}
	setp.eq.s32	%p1973, %r2879, 0;
	@%p1973 bra 	BB6_1743;
	bra.uni 	BB6_1739;

BB6_1743:
	setp.eq.f64	%p1976, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1977, %fd841, 0d3FF0000000000000;
	selp.b32	%r2888, 2146435072, 0, %p1977;
	xor.b32  	%r2889, %r2888, 2146435072;
	setp.lt.s32	%p1978, %r92, 0;
	selp.b32	%r2890, %r2889, %r2888, %p1978;
	selp.b32	%r2891, 1072693248, %r2890, %p1976;
	mov.u32 	%r2892, 0;
	mov.b64 	%fd9238, {%r2892, %r2891};
	bra.uni 	BB6_1744;

BB6_1735:
	mov.f64 	%fd9238, %fd9237;

BB6_1744:
	selp.f64	%fd1304, 0d3FF0000000000000, %fd9238, %p1313;
	mov.f64 	%fd9240, %fd9603;
	@!%p62 bra 	BB6_1746;
	bra.uni 	BB6_1745;

BB6_1745:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2893}, %fd9603;
	}
	xor.b32  	%r2894, %r2893, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2895, %temp}, %fd9603;
	}
	mov.b64 	%fd9240, {%r2895, %r2894};

BB6_1746:
	@%p1316 bra 	BB6_1749;
	bra.uni 	BB6_1747;

BB6_1749:
	selp.b32	%r2896, %r95, 0, %p1297;
	or.b32  	%r2897, %r2896, 2146435072;
	setp.lt.s32	%p1984, %r92, 0;
	selp.b32	%r2898, %r2897, %r2896, %p1984;
	mov.u32 	%r2899, 0;
	mov.b64 	%fd9240, {%r2899, %r2898};
	bra.uni 	BB6_1750;

BB6_1747:
	setp.gt.s32	%p1981, %r95, -1;
	@%p1981 bra 	BB6_1750;

	cvt.rzi.f64.f64	%fd5626, %fd5340;
	setp.neu.f64	%p1982, %fd5626, 0d4000000000000000;
	selp.f64	%fd9240, 0dFFF8000000000000, %fd9240, %p1982;

BB6_1750:
	@%p1321 bra 	BB6_1751;

	setp.gtu.f64	%p1986, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9241, %fd16;
	@%p1986 bra 	BB6_1760;

	and.b32  	%r2900, %r92, 2147483647;
	setp.ne.s32	%p1987, %r2900, 2146435072;
	@%p1987 bra 	BB6_1755;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2901, %temp}, %fd5340;
	}
	setp.eq.s32	%p1988, %r2901, 0;
	@%p1988 bra 	BB6_1759;
	bra.uni 	BB6_1755;

BB6_1759:
	setp.eq.f64	%p1991, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1992, %fd852, 0d3FF0000000000000;
	selp.b32	%r2910, 2146435072, 0, %p1992;
	xor.b32  	%r2911, %r2910, 2146435072;
	setp.lt.s32	%p1993, %r92, 0;
	selp.b32	%r2912, %r2911, %r2910, %p1993;
	selp.b32	%r2913, 1072693248, %r2912, %p1991;
	mov.u32 	%r2914, 0;
	mov.b64 	%fd9241, {%r2914, %r2913};
	bra.uni 	BB6_1760;

BB6_1751:
	mov.f64 	%fd9241, %fd9240;

BB6_1760:
	mul.f64 	%fd8760, %fd85, 0d402E000000000000;
	mul.f64 	%fd8759, %fd63, %fd8760;
	selp.f64	%fd5628, 0d3FF0000000000000, %fd9241, %p1330;
	div.rn.f64 	%fd5629, %fd1014, %fd5628;
	div.rn.f64 	%fd5630, %fd1004, %fd1304;
	sub.f64 	%fd5631, %fd5630, %fd5629;
	fma.rn.f64 	%fd5632, %fd1068, %fd5631, %fd1295;
	mul.f64 	%fd5633, %fd52, %fd8759;
	div.rn.f64 	%fd5634, %fd5633, %fd925;
	mul.f64 	%fd1313, %fd9098, %fd5634;
	add.f64 	%fd5635, %fd1313, %fd5632;
	fma.rn.f64 	%fd1314, %fd51, %fd5635, %fd1275;
	st.global.f64 	[%rd11], %fd1314;
	mov.f64 	%fd9243, %fd9600;
	@!%p61 bra 	BB6_1762;
	bra.uni 	BB6_1761;

BB6_1761:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2915}, %fd9600;
	}
	xor.b32  	%r2916, %r2915, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2917, %temp}, %fd9600;
	}
	mov.b64 	%fd9243, {%r2917, %r2916};

BB6_1762:
	@%p1299 bra 	BB6_1765;
	bra.uni 	BB6_1763;

BB6_1765:
	selp.b32	%r2918, %r93, 0, %p1297;
	or.b32  	%r2919, %r2918, 2146435072;
	setp.lt.s32	%p1999, %r92, 0;
	selp.b32	%r2920, %r2919, %r2918, %p1999;
	mov.u32 	%r2921, 0;
	mov.b64 	%fd9243, {%r2921, %r2920};
	bra.uni 	BB6_1766;

BB6_1763:
	setp.gt.s32	%p1996, %r93, -1;
	@%p1996 bra 	BB6_1766;

	cvt.rzi.f64.f64	%fd5637, %fd5340;
	setp.neu.f64	%p1997, %fd5637, 0d4000000000000000;
	selp.f64	%fd9243, 0dFFF8000000000000, %fd9243, %p1997;

BB6_1766:
	@%p1304 bra 	BB6_1767;

	setp.gtu.f64	%p2001, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9244, %fd15;
	@%p2001 bra 	BB6_1776;

	and.b32  	%r2922, %r92, 2147483647;
	setp.ne.s32	%p2002, %r2922, 2146435072;
	@%p2002 bra 	BB6_1771;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2923, %temp}, %fd5340;
	}
	setp.eq.s32	%p2003, %r2923, 0;
	@%p2003 bra 	BB6_1775;
	bra.uni 	BB6_1771;

BB6_1775:
	setp.eq.f64	%p2006, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2007, %fd841, 0d3FF0000000000000;
	selp.b32	%r2932, 2146435072, 0, %p2007;
	xor.b32  	%r2933, %r2932, 2146435072;
	setp.lt.s32	%p2008, %r92, 0;
	selp.b32	%r2934, %r2933, %r2932, %p2008;
	selp.b32	%r2935, 1072693248, %r2934, %p2006;
	mov.u32 	%r2936, 0;
	mov.b64 	%fd9244, {%r2936, %r2935};
	bra.uni 	BB6_1776;

BB6_1767:
	mov.f64 	%fd9244, %fd9243;

BB6_1776:
	selp.f64	%fd1323, 0d3FF0000000000000, %fd9244, %p1313;
	mov.f64 	%fd9246, %fd9603;
	@!%p62 bra 	BB6_1778;
	bra.uni 	BB6_1777;

BB6_1777:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2937}, %fd9603;
	}
	xor.b32  	%r2938, %r2937, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2939, %temp}, %fd9603;
	}
	mov.b64 	%fd9246, {%r2939, %r2938};

BB6_1778:
	@%p1316 bra 	BB6_1781;
	bra.uni 	BB6_1779;

BB6_1781:
	selp.b32	%r2940, %r95, 0, %p1297;
	or.b32  	%r2941, %r2940, 2146435072;
	setp.lt.s32	%p2014, %r92, 0;
	selp.b32	%r2942, %r2941, %r2940, %p2014;
	mov.u32 	%r2943, 0;
	mov.b64 	%fd9246, {%r2943, %r2942};
	bra.uni 	BB6_1782;

BB6_1779:
	setp.gt.s32	%p2011, %r95, -1;
	@%p2011 bra 	BB6_1782;

	cvt.rzi.f64.f64	%fd5640, %fd5340;
	setp.neu.f64	%p2012, %fd5640, 0d4000000000000000;
	selp.f64	%fd9246, 0dFFF8000000000000, %fd9246, %p2012;

BB6_1782:
	@%p1321 bra 	BB6_1783;

	setp.gtu.f64	%p2016, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9247, %fd16;
	@%p2016 bra 	BB6_1792;

	and.b32  	%r2944, %r92, 2147483647;
	setp.ne.s32	%p2017, %r2944, 2146435072;
	@%p2017 bra 	BB6_1787;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2945, %temp}, %fd5340;
	}
	setp.eq.s32	%p2018, %r2945, 0;
	@%p2018 bra 	BB6_1791;
	bra.uni 	BB6_1787;

BB6_1791:
	setp.eq.f64	%p2021, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2022, %fd852, 0d3FF0000000000000;
	selp.b32	%r2954, 2146435072, 0, %p2022;
	xor.b32  	%r2955, %r2954, 2146435072;
	setp.lt.s32	%p2023, %r92, 0;
	selp.b32	%r2956, %r2955, %r2954, %p2023;
	selp.b32	%r2957, 1072693248, %r2956, %p2021;
	mov.u32 	%r2958, 0;
	mov.b64 	%fd9247, {%r2958, %r2957};
	bra.uni 	BB6_1792;

BB6_1783:
	mov.f64 	%fd9247, %fd9246;

BB6_1792:
	selp.f64	%fd5642, 0d3FF0000000000000, %fd9247, %p1330;
	div.rn.f64 	%fd5643, %fd9097, %fd5642;
	div.rn.f64 	%fd5644, %fd9096, %fd1323;
	sub.f64 	%fd1332, %fd5644, %fd5643;
	mov.f64 	%fd9249, %fd9600;
	@!%p61 bra 	BB6_1794;
	bra.uni 	BB6_1793;

BB6_1793:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2959}, %fd9600;
	}
	xor.b32  	%r2960, %r2959, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2961, %temp}, %fd9600;
	}
	mov.b64 	%fd9249, {%r2961, %r2960};

BB6_1794:
	@%p1299 bra 	BB6_1797;
	bra.uni 	BB6_1795;

BB6_1797:
	selp.b32	%r2962, %r93, 0, %p1297;
	or.b32  	%r2963, %r2962, 2146435072;
	setp.lt.s32	%p2029, %r92, 0;
	selp.b32	%r2964, %r2963, %r2962, %p2029;
	mov.u32 	%r2965, 0;
	mov.b64 	%fd9249, {%r2965, %r2964};
	bra.uni 	BB6_1798;

BB6_1795:
	setp.gt.s32	%p2026, %r93, -1;
	@%p2026 bra 	BB6_1798;

	cvt.rzi.f64.f64	%fd5646, %fd5340;
	setp.neu.f64	%p2027, %fd5646, 0d4000000000000000;
	selp.f64	%fd9249, 0dFFF8000000000000, %fd9249, %p2027;

BB6_1798:
	@%p1304 bra 	BB6_1799;

	setp.gtu.f64	%p2031, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9250, %fd15;
	@%p2031 bra 	BB6_1808;

	and.b32  	%r2966, %r92, 2147483647;
	setp.ne.s32	%p2032, %r2966, 2146435072;
	@%p2032 bra 	BB6_1803;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2967, %temp}, %fd5340;
	}
	setp.eq.s32	%p2033, %r2967, 0;
	@%p2033 bra 	BB6_1807;
	bra.uni 	BB6_1803;

BB6_1807:
	setp.eq.f64	%p2036, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2037, %fd841, 0d3FF0000000000000;
	selp.b32	%r2976, 2146435072, 0, %p2037;
	xor.b32  	%r2977, %r2976, 2146435072;
	setp.lt.s32	%p2038, %r92, 0;
	selp.b32	%r2978, %r2977, %r2976, %p2038;
	selp.b32	%r2979, 1072693248, %r2978, %p2036;
	mov.u32 	%r2980, 0;
	mov.b64 	%fd9250, {%r2980, %r2979};
	bra.uni 	BB6_1808;

BB6_1799:
	mov.f64 	%fd9250, %fd9249;

BB6_1808:
	selp.f64	%fd1341, 0d3FF0000000000000, %fd9250, %p1313;
	mov.f64 	%fd9252, %fd9603;
	@!%p62 bra 	BB6_1810;
	bra.uni 	BB6_1809;

BB6_1809:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2981}, %fd9603;
	}
	xor.b32  	%r2982, %r2981, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2983, %temp}, %fd9603;
	}
	mov.b64 	%fd9252, {%r2983, %r2982};

BB6_1810:
	@%p1316 bra 	BB6_1813;
	bra.uni 	BB6_1811;

BB6_1813:
	selp.b32	%r2984, %r95, 0, %p1297;
	or.b32  	%r2985, %r2984, 2146435072;
	setp.lt.s32	%p2044, %r92, 0;
	selp.b32	%r2986, %r2985, %r2984, %p2044;
	mov.u32 	%r2987, 0;
	mov.b64 	%fd9252, {%r2987, %r2986};
	bra.uni 	BB6_1814;

BB6_1811:
	setp.gt.s32	%p2041, %r95, -1;
	@%p2041 bra 	BB6_1814;

	cvt.rzi.f64.f64	%fd5649, %fd5340;
	setp.neu.f64	%p2042, %fd5649, 0d4000000000000000;
	selp.f64	%fd9252, 0dFFF8000000000000, %fd9252, %p2042;

BB6_1814:
	@%p1321 bra 	BB6_1815;

	setp.gtu.f64	%p2046, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9253, %fd16;
	@%p2046 bra 	BB6_1824;

	and.b32  	%r2988, %r92, 2147483647;
	setp.ne.s32	%p2047, %r2988, 2146435072;
	@%p2047 bra 	BB6_1819;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2989, %temp}, %fd5340;
	}
	setp.eq.s32	%p2048, %r2989, 0;
	@%p2048 bra 	BB6_1823;
	bra.uni 	BB6_1819;

BB6_1823:
	setp.eq.f64	%p2051, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2052, %fd852, 0d3FF0000000000000;
	selp.b32	%r2998, 2146435072, 0, %p2052;
	xor.b32  	%r2999, %r2998, 2146435072;
	setp.lt.s32	%p2053, %r92, 0;
	selp.b32	%r3000, %r2999, %r2998, %p2053;
	selp.b32	%r3001, 1072693248, %r3000, %p2051;
	mov.u32 	%r3002, 0;
	mov.b64 	%fd9253, {%r3002, %r3001};
	bra.uni 	BB6_1824;

BB6_1815:
	mov.f64 	%fd9253, %fd9252;

BB6_1824:
	selp.f64	%fd5651, 0d3FF0000000000000, %fd9253, %p1330;
	div.rn.f64 	%fd5652, %fd1079, %fd5651;
	div.rn.f64 	%fd5653, %fd1069, %fd1341;
	sub.f64 	%fd5654, %fd5653, %fd5652;
	mul.f64 	%fd5655, %fd892, %fd5654;
	fma.rn.f64 	%fd5656, %fd1216, %fd1332, %fd5655;
	fma.rn.f64 	%fd5657, %fd9098, %fd1272, %fd5656;
	fma.rn.f64 	%fd1350, %fd1065, %fd927, %fd5657;
	mov.f64 	%fd9255, %fd9600;
	@!%p61 bra 	BB6_1826;
	bra.uni 	BB6_1825;

BB6_1825:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3003}, %fd9600;
	}
	xor.b32  	%r3004, %r3003, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3005, %temp}, %fd9600;
	}
	mov.b64 	%fd9255, {%r3005, %r3004};

BB6_1826:
	@%p1299 bra 	BB6_1829;
	bra.uni 	BB6_1827;

BB6_1829:
	selp.b32	%r3006, %r93, 0, %p1297;
	or.b32  	%r3007, %r3006, 2146435072;
	setp.lt.s32	%p2059, %r92, 0;
	selp.b32	%r3008, %r3007, %r3006, %p2059;
	mov.u32 	%r3009, 0;
	mov.b64 	%fd9255, {%r3009, %r3008};
	bra.uni 	BB6_1830;

BB6_1827:
	setp.gt.s32	%p2056, %r93, -1;
	@%p2056 bra 	BB6_1830;

	cvt.rzi.f64.f64	%fd5659, %fd5340;
	setp.neu.f64	%p2057, %fd5659, 0d4000000000000000;
	selp.f64	%fd9255, 0dFFF8000000000000, %fd9255, %p2057;

BB6_1830:
	@%p1304 bra 	BB6_1831;

	setp.gtu.f64	%p2061, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9256, %fd15;
	@%p2061 bra 	BB6_1840;

	and.b32  	%r3010, %r92, 2147483647;
	setp.ne.s32	%p2062, %r3010, 2146435072;
	@%p2062 bra 	BB6_1835;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3011, %temp}, %fd5340;
	}
	setp.eq.s32	%p2063, %r3011, 0;
	@%p2063 bra 	BB6_1839;
	bra.uni 	BB6_1835;

BB6_1839:
	setp.eq.f64	%p2066, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2067, %fd841, 0d3FF0000000000000;
	selp.b32	%r3020, 2146435072, 0, %p2067;
	xor.b32  	%r3021, %r3020, 2146435072;
	setp.lt.s32	%p2068, %r92, 0;
	selp.b32	%r3022, %r3021, %r3020, %p2068;
	selp.b32	%r3023, 1072693248, %r3022, %p2066;
	mov.u32 	%r3024, 0;
	mov.b64 	%fd9256, {%r3024, %r3023};
	bra.uni 	BB6_1840;

BB6_1831:
	mov.f64 	%fd9256, %fd9255;

BB6_1840:
	selp.f64	%fd1359, 0d3FF0000000000000, %fd9256, %p1313;
	mov.f64 	%fd9258, %fd9603;
	@!%p62 bra 	BB6_1842;
	bra.uni 	BB6_1841;

BB6_1841:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3025}, %fd9603;
	}
	xor.b32  	%r3026, %r3025, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3027, %temp}, %fd9603;
	}
	mov.b64 	%fd9258, {%r3027, %r3026};

BB6_1842:
	@%p1316 bra 	BB6_1845;
	bra.uni 	BB6_1843;

BB6_1845:
	selp.b32	%r3028, %r95, 0, %p1297;
	or.b32  	%r3029, %r3028, 2146435072;
	setp.lt.s32	%p2074, %r92, 0;
	selp.b32	%r3030, %r3029, %r3028, %p2074;
	mov.u32 	%r3031, 0;
	mov.b64 	%fd9258, {%r3031, %r3030};
	bra.uni 	BB6_1846;

BB6_1843:
	setp.gt.s32	%p2071, %r95, -1;
	@%p2071 bra 	BB6_1846;

	cvt.rzi.f64.f64	%fd5662, %fd5340;
	setp.neu.f64	%p2072, %fd5662, 0d4000000000000000;
	selp.f64	%fd9258, 0dFFF8000000000000, %fd9258, %p2072;

BB6_1846:
	@%p1321 bra 	BB6_1847;

	setp.gtu.f64	%p2076, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9259, %fd16;
	@%p2076 bra 	BB6_1856;

	and.b32  	%r3032, %r92, 2147483647;
	setp.ne.s32	%p2077, %r3032, 2146435072;
	@%p2077 bra 	BB6_1851;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3033, %temp}, %fd5340;
	}
	setp.eq.s32	%p2078, %r3033, 0;
	@%p2078 bra 	BB6_1855;
	bra.uni 	BB6_1851;

BB6_1855:
	setp.eq.f64	%p2081, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2082, %fd852, 0d3FF0000000000000;
	selp.b32	%r3042, 2146435072, 0, %p2082;
	xor.b32  	%r3043, %r3042, 2146435072;
	setp.lt.s32	%p2083, %r92, 0;
	selp.b32	%r3044, %r3043, %r3042, %p2083;
	selp.b32	%r3045, 1072693248, %r3044, %p2081;
	mov.u32 	%r3046, 0;
	mov.b64 	%fd9259, {%r3046, %r3045};
	bra.uni 	BB6_1856;

BB6_1847:
	mov.f64 	%fd9259, %fd9258;

BB6_1856:
	selp.f64	%fd5664, 0d3FF0000000000000, %fd9259, %p1330;
	div.rn.f64 	%fd5665, %fd1079, %fd5664;
	div.rn.f64 	%fd5666, %fd1069, %fd1359;
	sub.f64 	%fd5667, %fd5666, %fd5665;
	mul.f64 	%fd5668, %fd929, %fd5667;
	sub.f64 	%fd1368, %fd1350, %fd5668;
	mov.f64 	%fd9261, %fd9603;
	@!%p62 bra 	BB6_1858;
	bra.uni 	BB6_1857;

BB6_1857:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3047}, %fd9603;
	}
	xor.b32  	%r3048, %r3047, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3049, %temp}, %fd9603;
	}
	mov.b64 	%fd9261, {%r3049, %r3048};

BB6_1858:
	@%p1316 bra 	BB6_1861;
	bra.uni 	BB6_1859;

BB6_1861:
	selp.b32	%r3050, %r95, 0, %p1297;
	or.b32  	%r3051, %r3050, 2146435072;
	setp.lt.s32	%p2089, %r92, 0;
	selp.b32	%r3052, %r3051, %r3050, %p2089;
	mov.u32 	%r3053, 0;
	mov.b64 	%fd9261, {%r3053, %r3052};
	bra.uni 	BB6_1862;

BB6_1859:
	setp.gt.s32	%p2086, %r95, -1;
	@%p2086 bra 	BB6_1862;

	cvt.rzi.f64.f64	%fd5670, %fd5340;
	setp.neu.f64	%p2087, %fd5670, 0d4000000000000000;
	selp.f64	%fd9261, 0dFFF8000000000000, %fd9261, %p2087;

BB6_1862:
	@%p1321 bra 	BB6_1863;

	setp.gtu.f64	%p2091, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9262, %fd16;
	@%p2091 bra 	BB6_1872;

	and.b32  	%r3054, %r92, 2147483647;
	setp.ne.s32	%p2092, %r3054, 2146435072;
	@%p2092 bra 	BB6_1867;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3055, %temp}, %fd5340;
	}
	setp.eq.s32	%p2093, %r3055, 0;
	@%p2093 bra 	BB6_1871;
	bra.uni 	BB6_1867;

BB6_1871:
	setp.eq.f64	%p2096, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2097, %fd852, 0d3FF0000000000000;
	selp.b32	%r3064, 2146435072, 0, %p2097;
	xor.b32  	%r3065, %r3064, 2146435072;
	setp.lt.s32	%p2098, %r92, 0;
	selp.b32	%r3066, %r3065, %r3064, %p2098;
	selp.b32	%r3067, 1072693248, %r3066, %p2096;
	mov.u32 	%r3068, 0;
	mov.b64 	%fd9262, {%r3068, %r3067};
	bra.uni 	BB6_1872;

BB6_1863:
	mov.f64 	%fd9262, %fd9261;

BB6_1872:
	mul.f64 	%fd8888, %fd9098, %fd1273;
	selp.f64	%fd5672, 0d3FF0000000000000, %fd9262, %p1330;
	mul.f64 	%fd5673, %fd873, %fd5672;
	div.rn.f64 	%fd5674, %fd52, %fd5673;
	sub.f64 	%fd5675, %fd1368, %fd8888;
	fma.rn.f64 	%fd5676, %fd9097, %fd5674, %fd5675;
	mul.f64 	%fd5677, %fd52, %fd958;
	mul.f64 	%fd1378, %fd9100, %fd5677;
	add.f64 	%fd5678, %fd1378, %fd5676;
	fma.rn.f64 	%fd1379, %fd50, %fd5678, %fd1314;
	st.global.f64 	[%rd11], %fd1379;
	mov.f64 	%fd9264, %fd9600;
	@!%p61 bra 	BB6_1874;
	bra.uni 	BB6_1873;

BB6_1873:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3069}, %fd9600;
	}
	xor.b32  	%r3070, %r3069, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3071, %temp}, %fd9600;
	}
	mov.b64 	%fd9264, {%r3071, %r3070};

BB6_1874:
	@%p1299 bra 	BB6_1877;
	bra.uni 	BB6_1875;

BB6_1877:
	selp.b32	%r3072, %r93, 0, %p1297;
	or.b32  	%r3073, %r3072, 2146435072;
	setp.lt.s32	%p2104, %r92, 0;
	selp.b32	%r3074, %r3073, %r3072, %p2104;
	mov.u32 	%r3075, 0;
	mov.b64 	%fd9264, {%r3075, %r3074};
	bra.uni 	BB6_1878;

BB6_1875:
	setp.gt.s32	%p2101, %r93, -1;
	@%p2101 bra 	BB6_1878;

	cvt.rzi.f64.f64	%fd5680, %fd5340;
	setp.neu.f64	%p2102, %fd5680, 0d4000000000000000;
	selp.f64	%fd9264, 0dFFF8000000000000, %fd9264, %p2102;

BB6_1878:
	@%p1304 bra 	BB6_1879;

	setp.gtu.f64	%p2106, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9265, %fd15;
	@%p2106 bra 	BB6_1888;

	and.b32  	%r3076, %r92, 2147483647;
	setp.ne.s32	%p2107, %r3076, 2146435072;
	@%p2107 bra 	BB6_1883;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3077, %temp}, %fd5340;
	}
	setp.eq.s32	%p2108, %r3077, 0;
	@%p2108 bra 	BB6_1887;
	bra.uni 	BB6_1883;

BB6_1887:
	setp.eq.f64	%p2111, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2112, %fd841, 0d3FF0000000000000;
	selp.b32	%r3086, 2146435072, 0, %p2112;
	xor.b32  	%r3087, %r3086, 2146435072;
	setp.lt.s32	%p2113, %r92, 0;
	selp.b32	%r3088, %r3087, %r3086, %p2113;
	selp.b32	%r3089, 1072693248, %r3088, %p2111;
	mov.u32 	%r3090, 0;
	mov.b64 	%fd9265, {%r3090, %r3089};
	bra.uni 	BB6_1888;

BB6_1879:
	mov.f64 	%fd9265, %fd9264;

BB6_1888:
	selp.f64	%fd1388, 0d3FF0000000000000, %fd9265, %p1313;
	mov.f64 	%fd9267, %fd9603;
	@!%p62 bra 	BB6_1890;
	bra.uni 	BB6_1889;

BB6_1889:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3091}, %fd9603;
	}
	xor.b32  	%r3092, %r3091, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3093, %temp}, %fd9603;
	}
	mov.b64 	%fd9267, {%r3093, %r3092};

BB6_1890:
	@%p1316 bra 	BB6_1893;
	bra.uni 	BB6_1891;

BB6_1893:
	selp.b32	%r3094, %r95, 0, %p1297;
	or.b32  	%r3095, %r3094, 2146435072;
	setp.lt.s32	%p2119, %r92, 0;
	selp.b32	%r3096, %r3095, %r3094, %p2119;
	mov.u32 	%r3097, 0;
	mov.b64 	%fd9267, {%r3097, %r3096};
	bra.uni 	BB6_1894;

BB6_1891:
	setp.gt.s32	%p2116, %r95, -1;
	@%p2116 bra 	BB6_1894;

	cvt.rzi.f64.f64	%fd5683, %fd5340;
	setp.neu.f64	%p2117, %fd5683, 0d4000000000000000;
	selp.f64	%fd9267, 0dFFF8000000000000, %fd9267, %p2117;

BB6_1894:
	@%p1321 bra 	BB6_1895;

	setp.gtu.f64	%p2121, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9268, %fd16;
	@%p2121 bra 	BB6_1904;

	and.b32  	%r3098, %r92, 2147483647;
	setp.ne.s32	%p2122, %r3098, 2146435072;
	@%p2122 bra 	BB6_1899;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3099, %temp}, %fd5340;
	}
	setp.eq.s32	%p2123, %r3099, 0;
	@%p2123 bra 	BB6_1903;
	bra.uni 	BB6_1899;

BB6_1903:
	setp.eq.f64	%p2126, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2127, %fd852, 0d3FF0000000000000;
	selp.b32	%r3108, 2146435072, 0, %p2127;
	xor.b32  	%r3109, %r3108, 2146435072;
	setp.lt.s32	%p2128, %r92, 0;
	selp.b32	%r3110, %r3109, %r3108, %p2128;
	selp.b32	%r3111, 1072693248, %r3110, %p2126;
	mov.u32 	%r3112, 0;
	mov.b64 	%fd9268, {%r3112, %r3111};
	bra.uni 	BB6_1904;

BB6_1895:
	mov.f64 	%fd9268, %fd9267;

BB6_1904:
	selp.f64	%fd5685, 0d3FF0000000000000, %fd9268, %p1330;
	div.rn.f64 	%fd5686, %fd9097, %fd5685;
	div.rn.f64 	%fd5687, %fd9096, %fd1388;
	sub.f64 	%fd5688, %fd5687, %fd5686;
	mul.f64 	%fd1397, %fd1065, %fd999;
	fma.rn.f64 	%fd1398, %fd1276, %fd5688, %fd1397;
	mov.f64 	%fd9270, %fd9600;
	@!%p61 bra 	BB6_1906;
	bra.uni 	BB6_1905;

BB6_1905:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3113}, %fd9600;
	}
	xor.b32  	%r3114, %r3113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3115, %temp}, %fd9600;
	}
	mov.b64 	%fd9270, {%r3115, %r3114};

BB6_1906:
	@%p1299 bra 	BB6_1909;
	bra.uni 	BB6_1907;

BB6_1909:
	selp.b32	%r3116, %r93, 0, %p1297;
	or.b32  	%r3117, %r3116, 2146435072;
	setp.lt.s32	%p2134, %r92, 0;
	selp.b32	%r3118, %r3117, %r3116, %p2134;
	mov.u32 	%r3119, 0;
	mov.b64 	%fd9270, {%r3119, %r3118};
	bra.uni 	BB6_1910;

BB6_1907:
	setp.gt.s32	%p2131, %r93, -1;
	@%p2131 bra 	BB6_1910;

	cvt.rzi.f64.f64	%fd5690, %fd5340;
	setp.neu.f64	%p2132, %fd5690, 0d4000000000000000;
	selp.f64	%fd9270, 0dFFF8000000000000, %fd9270, %p2132;

BB6_1910:
	@%p1304 bra 	BB6_1911;

	setp.gtu.f64	%p2136, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9271, %fd15;
	@%p2136 bra 	BB6_1920;

	and.b32  	%r3120, %r92, 2147483647;
	setp.ne.s32	%p2137, %r3120, 2146435072;
	@%p2137 bra 	BB6_1915;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3121, %temp}, %fd5340;
	}
	setp.eq.s32	%p2138, %r3121, 0;
	@%p2138 bra 	BB6_1919;
	bra.uni 	BB6_1915;

BB6_1919:
	setp.eq.f64	%p2141, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2142, %fd841, 0d3FF0000000000000;
	selp.b32	%r3130, 2146435072, 0, %p2142;
	xor.b32  	%r3131, %r3130, 2146435072;
	setp.lt.s32	%p2143, %r92, 0;
	selp.b32	%r3132, %r3131, %r3130, %p2143;
	selp.b32	%r3133, 1072693248, %r3132, %p2141;
	mov.u32 	%r3134, 0;
	mov.b64 	%fd9271, {%r3134, %r3133};
	bra.uni 	BB6_1920;

BB6_1911:
	mov.f64 	%fd9271, %fd9270;

BB6_1920:
	selp.f64	%fd1407, 0d3FF0000000000000, %fd9271, %p1313;
	mov.f64 	%fd9273, %fd9603;
	@!%p62 bra 	BB6_1922;
	bra.uni 	BB6_1921;

BB6_1921:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3135}, %fd9603;
	}
	xor.b32  	%r3136, %r3135, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3137, %temp}, %fd9603;
	}
	mov.b64 	%fd9273, {%r3137, %r3136};

BB6_1922:
	@%p1316 bra 	BB6_1925;
	bra.uni 	BB6_1923;

BB6_1925:
	selp.b32	%r3138, %r95, 0, %p1297;
	or.b32  	%r3139, %r3138, 2146435072;
	setp.lt.s32	%p2149, %r92, 0;
	selp.b32	%r3140, %r3139, %r3138, %p2149;
	mov.u32 	%r3141, 0;
	mov.b64 	%fd9273, {%r3141, %r3140};
	bra.uni 	BB6_1926;

BB6_1923:
	setp.gt.s32	%p2146, %r95, -1;
	@%p2146 bra 	BB6_1926;

	cvt.rzi.f64.f64	%fd5693, %fd5340;
	setp.neu.f64	%p2147, %fd5693, 0d4000000000000000;
	selp.f64	%fd9273, 0dFFF8000000000000, %fd9273, %p2147;

BB6_1926:
	@%p1321 bra 	BB6_1927;

	setp.gtu.f64	%p2151, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9274, %fd16;
	@%p2151 bra 	BB6_1936;

	and.b32  	%r3142, %r92, 2147483647;
	setp.ne.s32	%p2152, %r3142, 2146435072;
	@%p2152 bra 	BB6_1931;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3143, %temp}, %fd5340;
	}
	setp.eq.s32	%p2153, %r3143, 0;
	@%p2153 bra 	BB6_1935;
	bra.uni 	BB6_1931;

BB6_1935:
	setp.eq.f64	%p2156, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2157, %fd852, 0d3FF0000000000000;
	selp.b32	%r3152, 2146435072, 0, %p2157;
	xor.b32  	%r3153, %r3152, 2146435072;
	setp.lt.s32	%p2158, %r92, 0;
	selp.b32	%r3154, %r3153, %r3152, %p2158;
	selp.b32	%r3155, 1072693248, %r3154, %p2156;
	mov.u32 	%r3156, 0;
	mov.b64 	%fd9274, {%r3156, %r3155};
	bra.uni 	BB6_1936;

BB6_1927:
	mov.f64 	%fd9274, %fd9273;

BB6_1936:
	selp.f64	%fd5695, 0d3FF0000000000000, %fd9274, %p1330;
	div.rn.f64 	%fd5696, %fd1079, %fd5695;
	div.rn.f64 	%fd5697, %fd1069, %fd1407;
	sub.f64 	%fd5698, %fd5697, %fd5696;
	fma.rn.f64 	%fd5699, %fd1003, %fd5698, %fd1398;
	add.f64 	%fd5700, %fd1313, %fd5699;
	fma.rn.f64 	%fd5701, %fd51, %fd5700, %fd1379;
	st.global.f64 	[%rd11], %fd5701;
	mov.f64 	%fd9276, %fd9600;
	@!%p61 bra 	BB6_1938;
	bra.uni 	BB6_1937;

BB6_1937:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3157}, %fd9600;
	}
	xor.b32  	%r3158, %r3157, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3159, %temp}, %fd9600;
	}
	mov.b64 	%fd9276, {%r3159, %r3158};

BB6_1938:
	@%p1299 bra 	BB6_1941;
	bra.uni 	BB6_1939;

BB6_1941:
	selp.b32	%r3160, %r93, 0, %p1297;
	or.b32  	%r3161, %r3160, 2146435072;
	setp.lt.s32	%p2164, %r92, 0;
	selp.b32	%r3162, %r3161, %r3160, %p2164;
	mov.u32 	%r3163, 0;
	mov.b64 	%fd9276, {%r3163, %r3162};
	bra.uni 	BB6_1942;

BB6_1939:
	setp.gt.s32	%p2161, %r93, -1;
	@%p2161 bra 	BB6_1942;

	cvt.rzi.f64.f64	%fd5703, %fd5340;
	setp.neu.f64	%p2162, %fd5703, 0d4000000000000000;
	selp.f64	%fd9276, 0dFFF8000000000000, %fd9276, %p2162;

BB6_1942:
	@%p1304 bra 	BB6_1943;

	setp.gtu.f64	%p2166, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9277, %fd15;
	@%p2166 bra 	BB6_1952;

	and.b32  	%r3164, %r92, 2147483647;
	setp.ne.s32	%p2167, %r3164, 2146435072;
	@%p2167 bra 	BB6_1947;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3165, %temp}, %fd5340;
	}
	setp.eq.s32	%p2168, %r3165, 0;
	@%p2168 bra 	BB6_1951;
	bra.uni 	BB6_1947;

BB6_1951:
	setp.eq.f64	%p2171, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2172, %fd841, 0d3FF0000000000000;
	selp.b32	%r3174, 2146435072, 0, %p2172;
	xor.b32  	%r3175, %r3174, 2146435072;
	setp.lt.s32	%p2173, %r92, 0;
	selp.b32	%r3176, %r3175, %r3174, %p2173;
	selp.b32	%r3177, 1072693248, %r3176, %p2171;
	mov.u32 	%r3178, 0;
	mov.b64 	%fd9277, {%r3178, %r3177};
	bra.uni 	BB6_1952;

BB6_1943:
	mov.f64 	%fd9277, %fd9276;

BB6_1952:
	selp.f64	%fd1424, 0d3FF0000000000000, %fd9277, %p1313;
	mov.f64 	%fd9279, %fd9603;
	@!%p62 bra 	BB6_1954;
	bra.uni 	BB6_1953;

BB6_1953:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3179}, %fd9603;
	}
	xor.b32  	%r3180, %r3179, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3181, %temp}, %fd9603;
	}
	mov.b64 	%fd9279, {%r3181, %r3180};

BB6_1954:
	@%p1316 bra 	BB6_1957;
	bra.uni 	BB6_1955;

BB6_1957:
	selp.b32	%r3182, %r95, 0, %p1297;
	or.b32  	%r3183, %r3182, 2146435072;
	setp.lt.s32	%p2179, %r92, 0;
	selp.b32	%r3184, %r3183, %r3182, %p2179;
	mov.u32 	%r3185, 0;
	mov.b64 	%fd9279, {%r3185, %r3184};
	bra.uni 	BB6_1958;

BB6_1955:
	setp.gt.s32	%p2176, %r95, -1;
	@%p2176 bra 	BB6_1958;

	cvt.rzi.f64.f64	%fd5706, %fd5340;
	setp.neu.f64	%p2177, %fd5706, 0d4000000000000000;
	selp.f64	%fd9279, 0dFFF8000000000000, %fd9279, %p2177;

BB6_1958:
	@%p1321 bra 	BB6_1959;

	setp.gtu.f64	%p2181, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9280, %fd16;
	@%p2181 bra 	BB6_1968;

	and.b32  	%r3186, %r92, 2147483647;
	setp.ne.s32	%p2182, %r3186, 2146435072;
	@%p2182 bra 	BB6_1963;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3187, %temp}, %fd5340;
	}
	setp.eq.s32	%p2183, %r3187, 0;
	@%p2183 bra 	BB6_1967;
	bra.uni 	BB6_1963;

BB6_1967:
	setp.eq.f64	%p2186, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2187, %fd852, 0d3FF0000000000000;
	selp.b32	%r3196, 2146435072, 0, %p2187;
	xor.b32  	%r3197, %r3196, 2146435072;
	setp.lt.s32	%p2188, %r92, 0;
	selp.b32	%r3198, %r3197, %r3196, %p2188;
	selp.b32	%r3199, 1072693248, %r3198, %p2186;
	mov.u32 	%r3200, 0;
	mov.b64 	%fd9280, {%r3200, %r3199};
	bra.uni 	BB6_1968;

BB6_1959:
	mov.f64 	%fd9280, %fd9279;

BB6_1968:
	selp.f64	%fd5708, 0d3FF0000000000000, %fd9280, %p1330;
	div.rn.f64 	%fd5709, %fd9097, %fd5708;
	div.rn.f64 	%fd5710, %fd9096, %fd1424;
	sub.f64 	%fd5711, %fd5710, %fd5709;
	mul.f64 	%fd1433, %fd1091, %fd5711;
	mov.f64 	%fd9282, %fd9600;
	@!%p61 bra 	BB6_1970;
	bra.uni 	BB6_1969;

BB6_1969:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3201}, %fd9600;
	}
	xor.b32  	%r3202, %r3201, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3203, %temp}, %fd9600;
	}
	mov.b64 	%fd9282, {%r3203, %r3202};

BB6_1970:
	@%p1299 bra 	BB6_1973;
	bra.uni 	BB6_1971;

BB6_1973:
	selp.b32	%r3204, %r93, 0, %p1297;
	or.b32  	%r3205, %r3204, 2146435072;
	setp.lt.s32	%p2194, %r92, 0;
	selp.b32	%r3206, %r3205, %r3204, %p2194;
	mov.u32 	%r3207, 0;
	mov.b64 	%fd9282, {%r3207, %r3206};
	bra.uni 	BB6_1974;

BB6_1971:
	setp.gt.s32	%p2191, %r93, -1;
	@%p2191 bra 	BB6_1974;

	cvt.rzi.f64.f64	%fd5713, %fd5340;
	setp.neu.f64	%p2192, %fd5713, 0d4000000000000000;
	selp.f64	%fd9282, 0dFFF8000000000000, %fd9282, %p2192;

BB6_1974:
	@%p1304 bra 	BB6_1975;

	setp.gtu.f64	%p2196, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9283, %fd15;
	@%p2196 bra 	BB6_1984;

	and.b32  	%r3208, %r92, 2147483647;
	setp.ne.s32	%p2197, %r3208, 2146435072;
	@%p2197 bra 	BB6_1979;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3209, %temp}, %fd5340;
	}
	setp.eq.s32	%p2198, %r3209, 0;
	@%p2198 bra 	BB6_1983;
	bra.uni 	BB6_1979;

BB6_1983:
	setp.eq.f64	%p2201, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2202, %fd841, 0d3FF0000000000000;
	selp.b32	%r3218, 2146435072, 0, %p2202;
	xor.b32  	%r3219, %r3218, 2146435072;
	setp.lt.s32	%p2203, %r92, 0;
	selp.b32	%r3220, %r3219, %r3218, %p2203;
	selp.b32	%r3221, 1072693248, %r3220, %p2201;
	mov.u32 	%r3222, 0;
	mov.b64 	%fd9283, {%r3222, %r3221};
	bra.uni 	BB6_1984;

BB6_1975:
	mov.f64 	%fd9283, %fd9282;

BB6_1984:
	selp.f64	%fd1442, 0d3FF0000000000000, %fd9283, %p1313;
	mov.f64 	%fd9285, %fd9603;
	@!%p62 bra 	BB6_1986;
	bra.uni 	BB6_1985;

BB6_1985:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3223}, %fd9603;
	}
	xor.b32  	%r3224, %r3223, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3225, %temp}, %fd9603;
	}
	mov.b64 	%fd9285, {%r3225, %r3224};

BB6_1986:
	@%p1316 bra 	BB6_1989;
	bra.uni 	BB6_1987;

BB6_1989:
	selp.b32	%r3226, %r95, 0, %p1297;
	or.b32  	%r3227, %r3226, 2146435072;
	setp.lt.s32	%p2209, %r92, 0;
	selp.b32	%r3228, %r3227, %r3226, %p2209;
	mov.u32 	%r3229, 0;
	mov.b64 	%fd9285, {%r3229, %r3228};
	bra.uni 	BB6_1990;

BB6_1987:
	setp.gt.s32	%p2206, %r95, -1;
	@%p2206 bra 	BB6_1990;

	cvt.rzi.f64.f64	%fd5716, %fd5340;
	setp.neu.f64	%p2207, %fd5716, 0d4000000000000000;
	selp.f64	%fd9285, 0dFFF8000000000000, %fd9285, %p2207;

BB6_1990:
	@%p1321 bra 	BB6_1991;

	setp.gtu.f64	%p2211, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9286, %fd16;
	@%p2211 bra 	BB6_2000;

	and.b32  	%r3230, %r92, 2147483647;
	setp.ne.s32	%p2212, %r3230, 2146435072;
	@%p2212 bra 	BB6_1995;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3231, %temp}, %fd5340;
	}
	setp.eq.s32	%p2213, %r3231, 0;
	@%p2213 bra 	BB6_1999;
	bra.uni 	BB6_1995;

BB6_1999:
	setp.eq.f64	%p2216, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2217, %fd852, 0d3FF0000000000000;
	selp.b32	%r3240, 2146435072, 0, %p2217;
	xor.b32  	%r3241, %r3240, 2146435072;
	setp.lt.s32	%p2218, %r92, 0;
	selp.b32	%r3242, %r3241, %r3240, %p2218;
	selp.b32	%r3243, 1072693248, %r3242, %p2216;
	mov.u32 	%r3244, 0;
	mov.b64 	%fd9286, {%r3244, %r3243};
	bra.uni 	BB6_2000;

BB6_1991:
	mov.f64 	%fd9286, %fd9285;

BB6_2000:
	mul.f64 	%fd8822, %fd926, %fd999;
	selp.f64	%fd5718, 0d3FF0000000000000, %fd9286, %p1330;
	div.rn.f64 	%fd5719, %fd9097, %fd5718;
	div.rn.f64 	%fd5720, %fd9096, %fd1442;
	sub.f64 	%fd5721, %fd5720, %fd5719;
	mul.f64 	%fd5722, %fd1110, %fd5721;
	sub.f64 	%fd5723, %fd1433, %fd5722;
	add.f64 	%fd1451, %fd8822, %fd5723;
	mov.f64 	%fd9288, %fd9600;
	@!%p61 bra 	BB6_2002;
	bra.uni 	BB6_2001;

BB6_2001:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3245}, %fd9600;
	}
	xor.b32  	%r3246, %r3245, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3247, %temp}, %fd9600;
	}
	mov.b64 	%fd9288, {%r3247, %r3246};

BB6_2002:
	@%p1299 bra 	BB6_2005;
	bra.uni 	BB6_2003;

BB6_2005:
	selp.b32	%r3248, %r93, 0, %p1297;
	or.b32  	%r3249, %r3248, 2146435072;
	setp.lt.s32	%p2224, %r92, 0;
	selp.b32	%r3250, %r3249, %r3248, %p2224;
	mov.u32 	%r3251, 0;
	mov.b64 	%fd9288, {%r3251, %r3250};
	bra.uni 	BB6_2006;

BB6_2003:
	setp.gt.s32	%p2221, %r93, -1;
	@%p2221 bra 	BB6_2006;

	cvt.rzi.f64.f64	%fd5725, %fd5340;
	setp.neu.f64	%p2222, %fd5725, 0d4000000000000000;
	selp.f64	%fd9288, 0dFFF8000000000000, %fd9288, %p2222;

BB6_2006:
	@%p1304 bra 	BB6_2007;

	setp.gtu.f64	%p2226, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9289, %fd15;
	@%p2226 bra 	BB6_2016;

	and.b32  	%r3252, %r92, 2147483647;
	setp.ne.s32	%p2227, %r3252, 2146435072;
	@%p2227 bra 	BB6_2011;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3253, %temp}, %fd5340;
	}
	setp.eq.s32	%p2228, %r3253, 0;
	@%p2228 bra 	BB6_2015;
	bra.uni 	BB6_2011;

BB6_2015:
	setp.eq.f64	%p2231, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2232, %fd841, 0d3FF0000000000000;
	selp.b32	%r3262, 2146435072, 0, %p2232;
	xor.b32  	%r3263, %r3262, 2146435072;
	setp.lt.s32	%p2233, %r92, 0;
	selp.b32	%r3264, %r3263, %r3262, %p2233;
	selp.b32	%r3265, 1072693248, %r3264, %p2231;
	mov.u32 	%r3266, 0;
	mov.b64 	%fd9289, {%r3266, %r3265};
	bra.uni 	BB6_2016;

BB6_2007:
	mov.f64 	%fd9289, %fd9288;

BB6_2016:
	selp.f64	%fd1460, 0d3FF0000000000000, %fd9289, %p1313;
	mov.f64 	%fd9291, %fd9603;
	@!%p62 bra 	BB6_2018;
	bra.uni 	BB6_2017;

BB6_2017:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3267}, %fd9603;
	}
	xor.b32  	%r3268, %r3267, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3269, %temp}, %fd9603;
	}
	mov.b64 	%fd9291, {%r3269, %r3268};

BB6_2018:
	@%p1316 bra 	BB6_2021;
	bra.uni 	BB6_2019;

BB6_2021:
	selp.b32	%r3270, %r95, 0, %p1297;
	or.b32  	%r3271, %r3270, 2146435072;
	setp.lt.s32	%p2239, %r92, 0;
	selp.b32	%r3272, %r3271, %r3270, %p2239;
	mov.u32 	%r3273, 0;
	mov.b64 	%fd9291, {%r3273, %r3272};
	bra.uni 	BB6_2022;

BB6_2019:
	setp.gt.s32	%p2236, %r95, -1;
	@%p2236 bra 	BB6_2022;

	cvt.rzi.f64.f64	%fd5728, %fd5340;
	setp.neu.f64	%p2237, %fd5728, 0d4000000000000000;
	selp.f64	%fd9291, 0dFFF8000000000000, %fd9291, %p2237;

BB6_2022:
	@%p1321 bra 	BB6_2023;

	setp.gtu.f64	%p2241, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9292, %fd16;
	@%p2241 bra 	BB6_2032;

	and.b32  	%r3274, %r92, 2147483647;
	setp.ne.s32	%p2242, %r3274, 2146435072;
	@%p2242 bra 	BB6_2027;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3275, %temp}, %fd5340;
	}
	setp.eq.s32	%p2243, %r3275, 0;
	@%p2243 bra 	BB6_2031;
	bra.uni 	BB6_2027;

BB6_2031:
	setp.eq.f64	%p2246, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2247, %fd852, 0d3FF0000000000000;
	selp.b32	%r3284, 2146435072, 0, %p2247;
	xor.b32  	%r3285, %r3284, 2146435072;
	setp.lt.s32	%p2248, %r92, 0;
	selp.b32	%r3286, %r3285, %r3284, %p2248;
	selp.b32	%r3287, 1072693248, %r3286, %p2246;
	mov.u32 	%r3288, 0;
	mov.b64 	%fd9292, {%r3288, %r3287};
	bra.uni 	BB6_2032;

BB6_2023:
	mov.f64 	%fd9292, %fd9291;

BB6_2032:
	sub.f64 	%fd8805, %fd1147, %fd1148;
	mul.f64 	%fd8804, %fd9098, %fd8805;
	selp.f64	%fd5730, 0d3FF0000000000000, %fd9292, %p1330;
	div.rn.f64 	%fd5731, %fd903, %fd5730;
	div.rn.f64 	%fd5732, %fd893, %fd1460;
	sub.f64 	%fd5733, %fd5732, %fd5731;
	fma.rn.f64 	%fd5734, %fd1003, %fd5733, %fd1451;
	add.f64 	%fd5735, %fd5734, %fd8804;
	fma.rn.f64 	%fd1469, %fd46, %fd5735, 0d0000000000000000;
	st.global.f64 	[%rd11+8], %fd1469;
	mov.f64 	%fd9294, %fd9600;
	@!%p61 bra 	BB6_2034;
	bra.uni 	BB6_2033;

BB6_2033:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3289}, %fd9600;
	}
	xor.b32  	%r3290, %r3289, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3291, %temp}, %fd9600;
	}
	mov.b64 	%fd9294, {%r3291, %r3290};

BB6_2034:
	@%p1299 bra 	BB6_2037;
	bra.uni 	BB6_2035;

BB6_2037:
	selp.b32	%r3292, %r93, 0, %p1297;
	or.b32  	%r3293, %r3292, 2146435072;
	setp.lt.s32	%p2254, %r92, 0;
	selp.b32	%r3294, %r3293, %r3292, %p2254;
	mov.u32 	%r3295, 0;
	mov.b64 	%fd9294, {%r3295, %r3294};
	bra.uni 	BB6_2038;

BB6_2035:
	setp.gt.s32	%p2251, %r93, -1;
	@%p2251 bra 	BB6_2038;

	cvt.rzi.f64.f64	%fd5737, %fd5340;
	setp.neu.f64	%p2252, %fd5737, 0d4000000000000000;
	selp.f64	%fd9294, 0dFFF8000000000000, %fd9294, %p2252;

BB6_2038:
	@%p1304 bra 	BB6_2039;

	setp.gtu.f64	%p2256, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9295, %fd15;
	@%p2256 bra 	BB6_2048;

	and.b32  	%r3296, %r92, 2147483647;
	setp.ne.s32	%p2257, %r3296, 2146435072;
	@%p2257 bra 	BB6_2043;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3297, %temp}, %fd5340;
	}
	setp.eq.s32	%p2258, %r3297, 0;
	@%p2258 bra 	BB6_2047;
	bra.uni 	BB6_2043;

BB6_2047:
	setp.eq.f64	%p2261, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2262, %fd841, 0d3FF0000000000000;
	selp.b32	%r3306, 2146435072, 0, %p2262;
	xor.b32  	%r3307, %r3306, 2146435072;
	setp.lt.s32	%p2263, %r92, 0;
	selp.b32	%r3308, %r3307, %r3306, %p2263;
	selp.b32	%r3309, 1072693248, %r3308, %p2261;
	mov.u32 	%r3310, 0;
	mov.b64 	%fd9295, {%r3310, %r3309};
	bra.uni 	BB6_2048;

BB6_2039:
	mov.f64 	%fd9295, %fd9294;

BB6_2048:
	selp.f64	%fd1478, 0d3FF0000000000000, %fd9295, %p1313;
	mov.f64 	%fd9297, %fd9603;
	@!%p62 bra 	BB6_2050;
	bra.uni 	BB6_2049;

BB6_2049:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3311}, %fd9603;
	}
	xor.b32  	%r3312, %r3311, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3313, %temp}, %fd9603;
	}
	mov.b64 	%fd9297, {%r3313, %r3312};

BB6_2050:
	@%p1316 bra 	BB6_2053;
	bra.uni 	BB6_2051;

BB6_2053:
	selp.b32	%r3314, %r95, 0, %p1297;
	or.b32  	%r3315, %r3314, 2146435072;
	setp.lt.s32	%p2269, %r92, 0;
	selp.b32	%r3316, %r3315, %r3314, %p2269;
	mov.u32 	%r3317, 0;
	mov.b64 	%fd9297, {%r3317, %r3316};
	bra.uni 	BB6_2054;

BB6_2051:
	setp.gt.s32	%p2266, %r95, -1;
	@%p2266 bra 	BB6_2054;

	cvt.rzi.f64.f64	%fd5740, %fd5340;
	setp.neu.f64	%p2267, %fd5740, 0d4000000000000000;
	selp.f64	%fd9297, 0dFFF8000000000000, %fd9297, %p2267;

BB6_2054:
	@%p1321 bra 	BB6_2055;

	setp.gtu.f64	%p2271, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9298, %fd16;
	@%p2271 bra 	BB6_2064;

	and.b32  	%r3318, %r92, 2147483647;
	setp.ne.s32	%p2272, %r3318, 2146435072;
	@%p2272 bra 	BB6_2059;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3319, %temp}, %fd5340;
	}
	setp.eq.s32	%p2273, %r3319, 0;
	@%p2273 bra 	BB6_2063;
	bra.uni 	BB6_2059;

BB6_2063:
	setp.eq.f64	%p2276, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2277, %fd852, 0d3FF0000000000000;
	selp.b32	%r3328, 2146435072, 0, %p2277;
	xor.b32  	%r3329, %r3328, 2146435072;
	setp.lt.s32	%p2278, %r92, 0;
	selp.b32	%r3330, %r3329, %r3328, %p2278;
	selp.b32	%r3331, 1072693248, %r3330, %p2276;
	mov.u32 	%r3332, 0;
	mov.b64 	%fd9298, {%r3332, %r3331};
	bra.uni 	BB6_2064;

BB6_2055:
	mov.f64 	%fd9298, %fd9297;

BB6_2064:
	selp.f64	%fd5742, 0d3FF0000000000000, %fd9298, %p1330;
	div.rn.f64 	%fd5743, %fd9097, %fd5742;
	div.rn.f64 	%fd5744, %fd9096, %fd1478;
	sub.f64 	%fd1487, %fd5744, %fd5743;
	mov.f64 	%fd9300, %fd9600;
	@!%p61 bra 	BB6_2066;
	bra.uni 	BB6_2065;

BB6_2065:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3333}, %fd9600;
	}
	xor.b32  	%r3334, %r3333, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3335, %temp}, %fd9600;
	}
	mov.b64 	%fd9300, {%r3335, %r3334};

BB6_2066:
	@%p1299 bra 	BB6_2069;
	bra.uni 	BB6_2067;

BB6_2069:
	selp.b32	%r3336, %r93, 0, %p1297;
	or.b32  	%r3337, %r3336, 2146435072;
	setp.lt.s32	%p2284, %r92, 0;
	selp.b32	%r3338, %r3337, %r3336, %p2284;
	mov.u32 	%r3339, 0;
	mov.b64 	%fd9300, {%r3339, %r3338};
	bra.uni 	BB6_2070;

BB6_2067:
	setp.gt.s32	%p2281, %r93, -1;
	@%p2281 bra 	BB6_2070;

	cvt.rzi.f64.f64	%fd5746, %fd5340;
	setp.neu.f64	%p2282, %fd5746, 0d4000000000000000;
	selp.f64	%fd9300, 0dFFF8000000000000, %fd9300, %p2282;

BB6_2070:
	@%p1304 bra 	BB6_2071;

	setp.gtu.f64	%p2286, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9301, %fd15;
	@%p2286 bra 	BB6_2080;

	and.b32  	%r3340, %r92, 2147483647;
	setp.ne.s32	%p2287, %r3340, 2146435072;
	@%p2287 bra 	BB6_2075;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3341, %temp}, %fd5340;
	}
	setp.eq.s32	%p2288, %r3341, 0;
	@%p2288 bra 	BB6_2079;
	bra.uni 	BB6_2075;

BB6_2079:
	setp.eq.f64	%p2291, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2292, %fd841, 0d3FF0000000000000;
	selp.b32	%r3350, 2146435072, 0, %p2292;
	xor.b32  	%r3351, %r3350, 2146435072;
	setp.lt.s32	%p2293, %r92, 0;
	selp.b32	%r3352, %r3351, %r3350, %p2293;
	selp.b32	%r3353, 1072693248, %r3352, %p2291;
	mov.u32 	%r3354, 0;
	mov.b64 	%fd9301, {%r3354, %r3353};
	bra.uni 	BB6_2080;

BB6_2071:
	mov.f64 	%fd9301, %fd9300;

BB6_2080:
	selp.f64	%fd1496, 0d3FF0000000000000, %fd9301, %p1313;
	mov.f64 	%fd9303, %fd9603;
	@!%p62 bra 	BB6_2082;
	bra.uni 	BB6_2081;

BB6_2081:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3355}, %fd9603;
	}
	xor.b32  	%r3356, %r3355, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3357, %temp}, %fd9603;
	}
	mov.b64 	%fd9303, {%r3357, %r3356};

BB6_2082:
	@%p1316 bra 	BB6_2085;
	bra.uni 	BB6_2083;

BB6_2085:
	selp.b32	%r3358, %r95, 0, %p1297;
	or.b32  	%r3359, %r3358, 2146435072;
	setp.lt.s32	%p2299, %r92, 0;
	selp.b32	%r3360, %r3359, %r3358, %p2299;
	mov.u32 	%r3361, 0;
	mov.b64 	%fd9303, {%r3361, %r3360};
	bra.uni 	BB6_2086;

BB6_2083:
	setp.gt.s32	%p2296, %r95, -1;
	@%p2296 bra 	BB6_2086;

	cvt.rzi.f64.f64	%fd5749, %fd5340;
	setp.neu.f64	%p2297, %fd5749, 0d4000000000000000;
	selp.f64	%fd9303, 0dFFF8000000000000, %fd9303, %p2297;

BB6_2086:
	@%p1321 bra 	BB6_2087;

	setp.gtu.f64	%p2301, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9304, %fd16;
	@%p2301 bra 	BB6_2096;

	and.b32  	%r3362, %r92, 2147483647;
	setp.ne.s32	%p2302, %r3362, 2146435072;
	@%p2302 bra 	BB6_2091;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3363, %temp}, %fd5340;
	}
	setp.eq.s32	%p2303, %r3363, 0;
	@%p2303 bra 	BB6_2095;
	bra.uni 	BB6_2091;

BB6_2095:
	setp.eq.f64	%p2306, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2307, %fd852, 0d3FF0000000000000;
	selp.b32	%r3372, 2146435072, 0, %p2307;
	xor.b32  	%r3373, %r3372, 2146435072;
	setp.lt.s32	%p2308, %r92, 0;
	selp.b32	%r3374, %r3373, %r3372, %p2308;
	selp.b32	%r3375, 1072693248, %r3374, %p2306;
	mov.u32 	%r3376, 0;
	mov.b64 	%fd9304, {%r3376, %r3375};
	bra.uni 	BB6_2096;

BB6_2087:
	mov.f64 	%fd9304, %fd9303;

BB6_2096:
	mul.f64 	%fd8454, %fd63, 0d4008000000000000;
	mul.f64 	%fd8453, %fd63, %fd8454;
	mul.f64 	%fd8452, %fd63, %fd8453;
	add.f64 	%fd8451, %fd63, %fd63;
	selp.f64	%fd5751, 0d3FF0000000000000, %fd9304, %p1330;
	div.rn.f64 	%fd5752, %fd9097, %fd5751;
	div.rn.f64 	%fd5753, %fd9096, %fd1496;
	sub.f64 	%fd5754, %fd5753, %fd5752;
	div.rn.f64 	%fd5755, %fd8451, %fd873;
	mul.f64 	%fd5756, %fd5755, %fd5754;
	div.rn.f64 	%fd5757, %fd8452, %fd840;
	mul.f64 	%fd5758, %fd5757, %fd1487;
	sub.f64 	%fd1505, %fd5758, %fd5756;
	div.rn.f64 	%fd1506, %fd8453, %fd840;
	mov.f64 	%fd9306, %fd9600;
	@!%p61 bra 	BB6_2098;
	bra.uni 	BB6_2097;

BB6_2097:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3377}, %fd9600;
	}
	xor.b32  	%r3378, %r3377, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3379, %temp}, %fd9600;
	}
	mov.b64 	%fd9306, {%r3379, %r3378};

BB6_2098:
	@%p1299 bra 	BB6_2101;
	bra.uni 	BB6_2099;

BB6_2101:
	selp.b32	%r3380, %r93, 0, %p1297;
	or.b32  	%r3381, %r3380, 2146435072;
	setp.lt.s32	%p2314, %r92, 0;
	selp.b32	%r3382, %r3381, %r3380, %p2314;
	mov.u32 	%r3383, 0;
	mov.b64 	%fd9306, {%r3383, %r3382};
	bra.uni 	BB6_2102;

BB6_2099:
	setp.gt.s32	%p2311, %r93, -1;
	@%p2311 bra 	BB6_2102;

	cvt.rzi.f64.f64	%fd5760, %fd5340;
	setp.neu.f64	%p2312, %fd5760, 0d4000000000000000;
	selp.f64	%fd9306, 0dFFF8000000000000, %fd9306, %p2312;

BB6_2102:
	@%p1304 bra 	BB6_2103;

	setp.gtu.f64	%p2316, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9307, %fd15;
	@%p2316 bra 	BB6_2112;

	and.b32  	%r3384, %r92, 2147483647;
	setp.ne.s32	%p2317, %r3384, 2146435072;
	@%p2317 bra 	BB6_2107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3385, %temp}, %fd5340;
	}
	setp.eq.s32	%p2318, %r3385, 0;
	@%p2318 bra 	BB6_2111;
	bra.uni 	BB6_2107;

BB6_2111:
	setp.eq.f64	%p2321, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2322, %fd841, 0d3FF0000000000000;
	selp.b32	%r3394, 2146435072, 0, %p2322;
	xor.b32  	%r3395, %r3394, 2146435072;
	setp.lt.s32	%p2323, %r92, 0;
	selp.b32	%r3396, %r3395, %r3394, %p2323;
	selp.b32	%r3397, 1072693248, %r3396, %p2321;
	mov.u32 	%r3398, 0;
	mov.b64 	%fd9307, {%r3398, %r3397};
	bra.uni 	BB6_2112;

BB6_2103:
	mov.f64 	%fd9307, %fd9306;

BB6_2112:
	selp.f64	%fd1515, 0d3FF0000000000000, %fd9307, %p1313;
	mov.f64 	%fd9309, %fd9603;
	@!%p62 bra 	BB6_2114;
	bra.uni 	BB6_2113;

BB6_2113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3399}, %fd9603;
	}
	xor.b32  	%r3400, %r3399, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3401, %temp}, %fd9603;
	}
	mov.b64 	%fd9309, {%r3401, %r3400};

BB6_2114:
	@%p1316 bra 	BB6_2117;
	bra.uni 	BB6_2115;

BB6_2117:
	selp.b32	%r3402, %r95, 0, %p1297;
	or.b32  	%r3403, %r3402, 2146435072;
	setp.lt.s32	%p2329, %r92, 0;
	selp.b32	%r3404, %r3403, %r3402, %p2329;
	mov.u32 	%r3405, 0;
	mov.b64 	%fd9309, {%r3405, %r3404};
	bra.uni 	BB6_2118;

BB6_2115:
	setp.gt.s32	%p2326, %r95, -1;
	@%p2326 bra 	BB6_2118;

	cvt.rzi.f64.f64	%fd5763, %fd5340;
	setp.neu.f64	%p2327, %fd5763, 0d4000000000000000;
	selp.f64	%fd9309, 0dFFF8000000000000, %fd9309, %p2327;

BB6_2118:
	@%p1321 bra 	BB6_2119;

	setp.gtu.f64	%p2331, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9310, %fd16;
	@%p2331 bra 	BB6_2128;

	and.b32  	%r3406, %r92, 2147483647;
	setp.ne.s32	%p2332, %r3406, 2146435072;
	@%p2332 bra 	BB6_2123;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3407, %temp}, %fd5340;
	}
	setp.eq.s32	%p2333, %r3407, 0;
	@%p2333 bra 	BB6_2127;
	bra.uni 	BB6_2123;

BB6_2127:
	setp.eq.f64	%p2336, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2337, %fd852, 0d3FF0000000000000;
	selp.b32	%r3416, 2146435072, 0, %p2337;
	xor.b32  	%r3417, %r3416, 2146435072;
	setp.lt.s32	%p2338, %r92, 0;
	selp.b32	%r3418, %r3417, %r3416, %p2338;
	selp.b32	%r3419, 1072693248, %r3418, %p2336;
	mov.u32 	%r3420, 0;
	mov.b64 	%fd9310, {%r3420, %r3419};
	bra.uni 	BB6_2128;

BB6_2119:
	mov.f64 	%fd9310, %fd9309;

BB6_2128:
	mul.f64 	%fd8459, %fd63, 0d402E000000000000;
	mul.f64 	%fd8458, %fd63, %fd8459;
	mul.f64 	%fd8457, %fd63, %fd8458;
	mul.f64 	%fd8456, %fd63, 0d4018000000000000;
	selp.f64	%fd5765, 0d3FF0000000000000, %fd9310, %p1330;
	div.rn.f64 	%fd5766, %fd1014, %fd5765;
	div.rn.f64 	%fd5767, %fd1004, %fd1515;
	sub.f64 	%fd5768, %fd5767, %fd5766;
	fma.rn.f64 	%fd5769, %fd1506, %fd5768, %fd1505;
	div.rn.f64 	%fd5770, %fd8456, %fd840;
	div.rn.f64 	%fd5771, %fd8457, %fd925;
	sub.f64 	%fd5772, %fd5771, %fd5770;
	fma.rn.f64 	%fd5773, %fd9098, %fd5772, %fd5769;
	div.rn.f64 	%fd1524, %fd64, %fd873;
	fma.rn.f64 	%fd1525, %fd1000, %fd1524, %fd5773;
	mov.f64 	%fd9312, %fd9600;
	@!%p61 bra 	BB6_2130;
	bra.uni 	BB6_2129;

BB6_2129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3421}, %fd9600;
	}
	xor.b32  	%r3422, %r3421, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3423, %temp}, %fd9600;
	}
	mov.b64 	%fd9312, {%r3423, %r3422};

BB6_2130:
	@%p1299 bra 	BB6_2133;
	bra.uni 	BB6_2131;

BB6_2133:
	selp.b32	%r3424, %r93, 0, %p1297;
	or.b32  	%r3425, %r3424, 2146435072;
	setp.lt.s32	%p2344, %r92, 0;
	selp.b32	%r3426, %r3425, %r3424, %p2344;
	mov.u32 	%r3427, 0;
	mov.b64 	%fd9312, {%r3427, %r3426};
	bra.uni 	BB6_2134;

BB6_2131:
	setp.gt.s32	%p2341, %r93, -1;
	@%p2341 bra 	BB6_2134;

	cvt.rzi.f64.f64	%fd5775, %fd5340;
	setp.neu.f64	%p2342, %fd5775, 0d4000000000000000;
	selp.f64	%fd9312, 0dFFF8000000000000, %fd9312, %p2342;

BB6_2134:
	@%p1304 bra 	BB6_2135;

	setp.gtu.f64	%p2346, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9313, %fd15;
	@%p2346 bra 	BB6_2144;

	and.b32  	%r3428, %r92, 2147483647;
	setp.ne.s32	%p2347, %r3428, 2146435072;
	@%p2347 bra 	BB6_2139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3429, %temp}, %fd5340;
	}
	setp.eq.s32	%p2348, %r3429, 0;
	@%p2348 bra 	BB6_2143;
	bra.uni 	BB6_2139;

BB6_2143:
	setp.eq.f64	%p2351, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2352, %fd841, 0d3FF0000000000000;
	selp.b32	%r3438, 2146435072, 0, %p2352;
	xor.b32  	%r3439, %r3438, 2146435072;
	setp.lt.s32	%p2353, %r92, 0;
	selp.b32	%r3440, %r3439, %r3438, %p2353;
	selp.b32	%r3441, 1072693248, %r3440, %p2351;
	mov.u32 	%r3442, 0;
	mov.b64 	%fd9313, {%r3442, %r3441};
	bra.uni 	BB6_2144;

BB6_2135:
	mov.f64 	%fd9313, %fd9312;

BB6_2144:
	selp.f64	%fd1534, 0d3FF0000000000000, %fd9313, %p1313;
	mov.f64 	%fd9315, %fd9603;
	@!%p62 bra 	BB6_2146;
	bra.uni 	BB6_2145;

BB6_2145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3443}, %fd9603;
	}
	xor.b32  	%r3444, %r3443, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3445, %temp}, %fd9603;
	}
	mov.b64 	%fd9315, {%r3445, %r3444};

BB6_2146:
	@%p1316 bra 	BB6_2149;
	bra.uni 	BB6_2147;

BB6_2149:
	selp.b32	%r3446, %r95, 0, %p1297;
	or.b32  	%r3447, %r3446, 2146435072;
	setp.lt.s32	%p2359, %r92, 0;
	selp.b32	%r3448, %r3447, %r3446, %p2359;
	mov.u32 	%r3449, 0;
	mov.b64 	%fd9315, {%r3449, %r3448};
	bra.uni 	BB6_2150;

BB6_2147:
	setp.gt.s32	%p2356, %r95, -1;
	@%p2356 bra 	BB6_2150;

	cvt.rzi.f64.f64	%fd5778, %fd5340;
	setp.neu.f64	%p2357, %fd5778, 0d4000000000000000;
	selp.f64	%fd9315, 0dFFF8000000000000, %fd9315, %p2357;

BB6_2150:
	@%p1321 bra 	BB6_2151;

	setp.gtu.f64	%p2361, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9316, %fd16;
	@%p2361 bra 	BB6_2160;

	and.b32  	%r3450, %r92, 2147483647;
	setp.ne.s32	%p2362, %r3450, 2146435072;
	@%p2362 bra 	BB6_2155;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3451, %temp}, %fd5340;
	}
	setp.eq.s32	%p2363, %r3451, 0;
	@%p2363 bra 	BB6_2159;
	bra.uni 	BB6_2155;

BB6_2159:
	setp.eq.f64	%p2366, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2367, %fd852, 0d3FF0000000000000;
	selp.b32	%r3460, 2146435072, 0, %p2367;
	xor.b32  	%r3461, %r3460, 2146435072;
	setp.lt.s32	%p2368, %r92, 0;
	selp.b32	%r3462, %r3461, %r3460, %p2368;
	selp.b32	%r3463, 1072693248, %r3462, %p2366;
	mov.u32 	%r3464, 0;
	mov.b64 	%fd9316, {%r3464, %r3463};
	bra.uni 	BB6_2160;

BB6_2151:
	mov.f64 	%fd9316, %fd9315;

BB6_2160:
	selp.f64	%fd5780, 0d3FF0000000000000, %fd9316, %p1330;
	div.rn.f64 	%fd5781, %fd1014, %fd5780;
	div.rn.f64 	%fd5782, %fd1004, %fd1534;
	sub.f64 	%fd5783, %fd5782, %fd5781;
	mul.f64 	%fd5784, %fd929, %fd5783;
	sub.f64 	%fd1543, %fd1525, %fd5784;
	mov.f64 	%fd9318, %fd9603;
	@!%p62 bra 	BB6_2162;
	bra.uni 	BB6_2161;

BB6_2161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3465}, %fd9603;
	}
	xor.b32  	%r3466, %r3465, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3467, %temp}, %fd9603;
	}
	mov.b64 	%fd9318, {%r3467, %r3466};

BB6_2162:
	@%p1316 bra 	BB6_2165;
	bra.uni 	BB6_2163;

BB6_2165:
	selp.b32	%r3468, %r95, 0, %p1297;
	or.b32  	%r3469, %r3468, 2146435072;
	setp.lt.s32	%p2374, %r92, 0;
	selp.b32	%r3470, %r3469, %r3468, %p2374;
	mov.u32 	%r3471, 0;
	mov.b64 	%fd9318, {%r3471, %r3470};
	bra.uni 	BB6_2166;

BB6_2163:
	setp.gt.s32	%p2371, %r95, -1;
	@%p2371 bra 	BB6_2166;

	cvt.rzi.f64.f64	%fd5786, %fd5340;
	setp.neu.f64	%p2372, %fd5786, 0d4000000000000000;
	selp.f64	%fd9318, 0dFFF8000000000000, %fd9318, %p2372;

BB6_2166:
	@%p1321 bra 	BB6_2167;

	setp.gtu.f64	%p2376, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9319, %fd16;
	@%p2376 bra 	BB6_2176;

	and.b32  	%r3472, %r92, 2147483647;
	setp.ne.s32	%p2377, %r3472, 2146435072;
	@%p2377 bra 	BB6_2171;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3473, %temp}, %fd5340;
	}
	setp.eq.s32	%p2378, %r3473, 0;
	@%p2378 bra 	BB6_2175;
	bra.uni 	BB6_2171;

BB6_2175:
	setp.eq.f64	%p2381, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2382, %fd852, 0d3FF0000000000000;
	selp.b32	%r3482, 2146435072, 0, %p2382;
	xor.b32  	%r3483, %r3482, 2146435072;
	setp.lt.s32	%p2383, %r92, 0;
	selp.b32	%r3484, %r3483, %r3482, %p2383;
	selp.b32	%r3485, 1072693248, %r3484, %p2381;
	mov.u32 	%r3486, 0;
	mov.b64 	%fd9319, {%r3486, %r3485};
	bra.uni 	BB6_2176;

BB6_2167:
	mov.f64 	%fd9319, %fd9318;

BB6_2176:
	mul.f64 	%fd8761, %fd9098, %fd1148;
	mul.f64 	%fd8462, %fd52, 0d4008000000000000;
	mul.f64 	%fd8461, %fd52, %fd8462;
	mul.f64 	%fd8460, %fd63, %fd8461;
	selp.f64	%fd5788, 0d3FF0000000000000, %fd9319, %p1330;
	mul.f64 	%fd5789, %fd873, %fd5788;
	div.rn.f64 	%fd5790, %fd63, %fd5789;
	sub.f64 	%fd5791, %fd1543, %fd8761;
	fma.rn.f64 	%fd5792, %fd9097, %fd5790, %fd5791;
	add.f64 	%fd5793, %fd1214, %fd5792;
	fma.rn.f64 	%fd1552, %fd47, %fd5793, %fd1469;
	st.global.f64 	[%rd11+8], %fd1552;
	div.rn.f64 	%fd1553, %fd8460, %fd840;
	mov.f64 	%fd9321, %fd9600;
	@!%p61 bra 	BB6_2178;
	bra.uni 	BB6_2177;

BB6_2177:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3487}, %fd9600;
	}
	xor.b32  	%r3488, %r3487, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3489, %temp}, %fd9600;
	}
	mov.b64 	%fd9321, {%r3489, %r3488};

BB6_2178:
	@%p1299 bra 	BB6_2181;
	bra.uni 	BB6_2179;

BB6_2181:
	selp.b32	%r3490, %r93, 0, %p1297;
	or.b32  	%r3491, %r3490, 2146435072;
	setp.lt.s32	%p2389, %r92, 0;
	selp.b32	%r3492, %r3491, %r3490, %p2389;
	mov.u32 	%r3493, 0;
	mov.b64 	%fd9321, {%r3493, %r3492};
	bra.uni 	BB6_2182;

BB6_2179:
	setp.gt.s32	%p2386, %r93, -1;
	@%p2386 bra 	BB6_2182;

	cvt.rzi.f64.f64	%fd5795, %fd5340;
	setp.neu.f64	%p2387, %fd5795, 0d4000000000000000;
	selp.f64	%fd9321, 0dFFF8000000000000, %fd9321, %p2387;

BB6_2182:
	@%p1304 bra 	BB6_2183;

	setp.gtu.f64	%p2391, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9322, %fd15;
	@%p2391 bra 	BB6_2192;

	and.b32  	%r3494, %r92, 2147483647;
	setp.ne.s32	%p2392, %r3494, 2146435072;
	@%p2392 bra 	BB6_2187;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3495, %temp}, %fd5340;
	}
	setp.eq.s32	%p2393, %r3495, 0;
	@%p2393 bra 	BB6_2191;
	bra.uni 	BB6_2187;

BB6_2191:
	setp.eq.f64	%p2396, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2397, %fd841, 0d3FF0000000000000;
	selp.b32	%r3504, 2146435072, 0, %p2397;
	xor.b32  	%r3505, %r3504, 2146435072;
	setp.lt.s32	%p2398, %r92, 0;
	selp.b32	%r3506, %r3505, %r3504, %p2398;
	selp.b32	%r3507, 1072693248, %r3506, %p2396;
	mov.u32 	%r3508, 0;
	mov.b64 	%fd9322, {%r3508, %r3507};
	bra.uni 	BB6_2192;

BB6_2183:
	mov.f64 	%fd9322, %fd9321;

BB6_2192:
	selp.f64	%fd1562, 0d3FF0000000000000, %fd9322, %p1313;
	mov.f64 	%fd9324, %fd9603;
	@!%p62 bra 	BB6_2194;
	bra.uni 	BB6_2193;

BB6_2193:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3509}, %fd9603;
	}
	xor.b32  	%r3510, %r3509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3511, %temp}, %fd9603;
	}
	mov.b64 	%fd9324, {%r3511, %r3510};

BB6_2194:
	@%p1316 bra 	BB6_2197;
	bra.uni 	BB6_2195;

BB6_2197:
	selp.b32	%r3512, %r95, 0, %p1297;
	or.b32  	%r3513, %r3512, 2146435072;
	setp.lt.s32	%p2404, %r92, 0;
	selp.b32	%r3514, %r3513, %r3512, %p2404;
	mov.u32 	%r3515, 0;
	mov.b64 	%fd9324, {%r3515, %r3514};
	bra.uni 	BB6_2198;

BB6_2195:
	setp.gt.s32	%p2401, %r95, -1;
	@%p2401 bra 	BB6_2198;

	cvt.rzi.f64.f64	%fd5798, %fd5340;
	setp.neu.f64	%p2402, %fd5798, 0d4000000000000000;
	selp.f64	%fd9324, 0dFFF8000000000000, %fd9324, %p2402;

BB6_2198:
	@%p1321 bra 	BB6_2199;

	setp.gtu.f64	%p2406, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9325, %fd16;
	@%p2406 bra 	BB6_2208;

	and.b32  	%r3516, %r92, 2147483647;
	setp.ne.s32	%p2407, %r3516, 2146435072;
	@%p2407 bra 	BB6_2203;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3517, %temp}, %fd5340;
	}
	setp.eq.s32	%p2408, %r3517, 0;
	@%p2408 bra 	BB6_2207;
	bra.uni 	BB6_2203;

BB6_2207:
	setp.eq.f64	%p2411, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2412, %fd852, 0d3FF0000000000000;
	selp.b32	%r3526, 2146435072, 0, %p2412;
	xor.b32  	%r3527, %r3526, 2146435072;
	setp.lt.s32	%p2413, %r92, 0;
	selp.b32	%r3528, %r3527, %r3526, %p2413;
	selp.b32	%r3529, 1072693248, %r3528, %p2411;
	mov.u32 	%r3530, 0;
	mov.b64 	%fd9325, {%r3530, %r3529};
	bra.uni 	BB6_2208;

BB6_2199:
	mov.f64 	%fd9325, %fd9324;

BB6_2208:
	selp.f64	%fd5800, 0d3FF0000000000000, %fd9325, %p1330;
	div.rn.f64 	%fd5801, %fd9097, %fd5800;
	div.rn.f64 	%fd5802, %fd9096, %fd1562;
	sub.f64 	%fd1571, %fd5802, %fd5801;
	mov.f64 	%fd9327, %fd9600;
	@!%p61 bra 	BB6_2210;
	bra.uni 	BB6_2209;

BB6_2209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3531}, %fd9600;
	}
	xor.b32  	%r3532, %r3531, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3533, %temp}, %fd9600;
	}
	mov.b64 	%fd9327, {%r3533, %r3532};

BB6_2210:
	@%p1299 bra 	BB6_2213;
	bra.uni 	BB6_2211;

BB6_2213:
	selp.b32	%r3534, %r93, 0, %p1297;
	or.b32  	%r3535, %r3534, 2146435072;
	setp.lt.s32	%p2419, %r92, 0;
	selp.b32	%r3536, %r3535, %r3534, %p2419;
	mov.u32 	%r3537, 0;
	mov.b64 	%fd9327, {%r3537, %r3536};
	bra.uni 	BB6_2214;

BB6_2211:
	setp.gt.s32	%p2416, %r93, -1;
	@%p2416 bra 	BB6_2214;

	cvt.rzi.f64.f64	%fd5804, %fd5340;
	setp.neu.f64	%p2417, %fd5804, 0d4000000000000000;
	selp.f64	%fd9327, 0dFFF8000000000000, %fd9327, %p2417;

BB6_2214:
	@%p1304 bra 	BB6_2215;

	setp.gtu.f64	%p2421, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9328, %fd15;
	@%p2421 bra 	BB6_2224;

	and.b32  	%r3538, %r92, 2147483647;
	setp.ne.s32	%p2422, %r3538, 2146435072;
	@%p2422 bra 	BB6_2219;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3539, %temp}, %fd5340;
	}
	setp.eq.s32	%p2423, %r3539, 0;
	@%p2423 bra 	BB6_2223;
	bra.uni 	BB6_2219;

BB6_2223:
	setp.eq.f64	%p2426, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2427, %fd841, 0d3FF0000000000000;
	selp.b32	%r3548, 2146435072, 0, %p2427;
	xor.b32  	%r3549, %r3548, 2146435072;
	setp.lt.s32	%p2428, %r92, 0;
	selp.b32	%r3550, %r3549, %r3548, %p2428;
	selp.b32	%r3551, 1072693248, %r3550, %p2426;
	mov.u32 	%r3552, 0;
	mov.b64 	%fd9328, {%r3552, %r3551};
	bra.uni 	BB6_2224;

BB6_2215:
	mov.f64 	%fd9328, %fd9327;

BB6_2224:
	selp.f64	%fd1580, 0d3FF0000000000000, %fd9328, %p1313;
	mov.f64 	%fd9330, %fd9603;
	@!%p62 bra 	BB6_2226;
	bra.uni 	BB6_2225;

BB6_2225:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3553}, %fd9603;
	}
	xor.b32  	%r3554, %r3553, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3555, %temp}, %fd9603;
	}
	mov.b64 	%fd9330, {%r3555, %r3554};

BB6_2226:
	@%p1316 bra 	BB6_2229;
	bra.uni 	BB6_2227;

BB6_2229:
	selp.b32	%r3556, %r95, 0, %p1297;
	or.b32  	%r3557, %r3556, 2146435072;
	setp.lt.s32	%p2434, %r92, 0;
	selp.b32	%r3558, %r3557, %r3556, %p2434;
	mov.u32 	%r3559, 0;
	mov.b64 	%fd9330, {%r3559, %r3558};
	bra.uni 	BB6_2230;

BB6_2227:
	setp.gt.s32	%p2431, %r95, -1;
	@%p2431 bra 	BB6_2230;

	cvt.rzi.f64.f64	%fd5807, %fd5340;
	setp.neu.f64	%p2432, %fd5807, 0d4000000000000000;
	selp.f64	%fd9330, 0dFFF8000000000000, %fd9330, %p2432;

BB6_2230:
	@%p1321 bra 	BB6_2231;

	setp.gtu.f64	%p2436, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9331, %fd16;
	@%p2436 bra 	BB6_2240;

	and.b32  	%r3560, %r92, 2147483647;
	setp.ne.s32	%p2437, %r3560, 2146435072;
	@%p2437 bra 	BB6_2235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3561, %temp}, %fd5340;
	}
	setp.eq.s32	%p2438, %r3561, 0;
	@%p2438 bra 	BB6_2239;
	bra.uni 	BB6_2235;

BB6_2239:
	setp.eq.f64	%p2441, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2442, %fd852, 0d3FF0000000000000;
	selp.b32	%r3570, 2146435072, 0, %p2442;
	xor.b32  	%r3571, %r3570, 2146435072;
	setp.lt.s32	%p2443, %r92, 0;
	selp.b32	%r3572, %r3571, %r3570, %p2443;
	selp.b32	%r3573, 1072693248, %r3572, %p2441;
	mov.u32 	%r3574, 0;
	mov.b64 	%fd9331, {%r3574, %r3573};
	bra.uni 	BB6_2240;

BB6_2231:
	mov.f64 	%fd9331, %fd9330;

BB6_2240:
	mul.f64 	%fd8464, %fd63, %fd8445;
	mul.f64 	%fd8463, %fd63, %fd52;
	selp.f64	%fd5809, 0d3FF0000000000000, %fd9331, %p1330;
	div.rn.f64 	%fd5810, %fd9097, %fd5809;
	div.rn.f64 	%fd5811, %fd9096, %fd1580;
	sub.f64 	%fd5812, %fd5811, %fd5810;
	mul.f64 	%fd5813, %fd1110, %fd5812;
	mul.f64 	%fd5814, %fd1553, %fd1571;
	sub.f64 	%fd5815, %fd5814, %fd5813;
	div.rn.f64 	%fd1589, %fd8463, %fd873;
	mul.f64 	%fd1590, %fd1065, %fd1589;
	add.f64 	%fd1591, %fd1590, %fd5815;
	div.rn.f64 	%fd1592, %fd8464, %fd840;
	mov.f64 	%fd9333, %fd9600;
	@!%p61 bra 	BB6_2242;
	bra.uni 	BB6_2241;

BB6_2241:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3575}, %fd9600;
	}
	xor.b32  	%r3576, %r3575, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3577, %temp}, %fd9600;
	}
	mov.b64 	%fd9333, {%r3577, %r3576};

BB6_2242:
	@%p1299 bra 	BB6_2245;
	bra.uni 	BB6_2243;

BB6_2245:
	selp.b32	%r3578, %r93, 0, %p1297;
	or.b32  	%r3579, %r3578, 2146435072;
	setp.lt.s32	%p2449, %r92, 0;
	selp.b32	%r3580, %r3579, %r3578, %p2449;
	mov.u32 	%r3581, 0;
	mov.b64 	%fd9333, {%r3581, %r3580};
	bra.uni 	BB6_2246;

BB6_2243:
	setp.gt.s32	%p2446, %r93, -1;
	@%p2446 bra 	BB6_2246;

	cvt.rzi.f64.f64	%fd5817, %fd5340;
	setp.neu.f64	%p2447, %fd5817, 0d4000000000000000;
	selp.f64	%fd9333, 0dFFF8000000000000, %fd9333, %p2447;

BB6_2246:
	@%p1304 bra 	BB6_2247;

	setp.gtu.f64	%p2451, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9334, %fd15;
	@%p2451 bra 	BB6_2256;

	and.b32  	%r3582, %r92, 2147483647;
	setp.ne.s32	%p2452, %r3582, 2146435072;
	@%p2452 bra 	BB6_2251;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3583, %temp}, %fd5340;
	}
	setp.eq.s32	%p2453, %r3583, 0;
	@%p2453 bra 	BB6_2255;
	bra.uni 	BB6_2251;

BB6_2255:
	setp.eq.f64	%p2456, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2457, %fd841, 0d3FF0000000000000;
	selp.b32	%r3592, 2146435072, 0, %p2457;
	xor.b32  	%r3593, %r3592, 2146435072;
	setp.lt.s32	%p2458, %r92, 0;
	selp.b32	%r3594, %r3593, %r3592, %p2458;
	selp.b32	%r3595, 1072693248, %r3594, %p2456;
	mov.u32 	%r3596, 0;
	mov.b64 	%fd9334, {%r3596, %r3595};
	bra.uni 	BB6_2256;

BB6_2247:
	mov.f64 	%fd9334, %fd9333;

BB6_2256:
	selp.f64	%fd1601, 0d3FF0000000000000, %fd9334, %p1313;
	mov.f64 	%fd9336, %fd9603;
	@!%p62 bra 	BB6_2258;
	bra.uni 	BB6_2257;

BB6_2257:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3597}, %fd9603;
	}
	xor.b32  	%r3598, %r3597, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3599, %temp}, %fd9603;
	}
	mov.b64 	%fd9336, {%r3599, %r3598};

BB6_2258:
	@%p1316 bra 	BB6_2261;
	bra.uni 	BB6_2259;

BB6_2261:
	selp.b32	%r3600, %r95, 0, %p1297;
	or.b32  	%r3601, %r3600, 2146435072;
	setp.lt.s32	%p2464, %r92, 0;
	selp.b32	%r3602, %r3601, %r3600, %p2464;
	mov.u32 	%r3603, 0;
	mov.b64 	%fd9336, {%r3603, %r3602};
	bra.uni 	BB6_2262;

BB6_2259:
	setp.gt.s32	%p2461, %r95, -1;
	@%p2461 bra 	BB6_2262;

	cvt.rzi.f64.f64	%fd5820, %fd5340;
	setp.neu.f64	%p2462, %fd5820, 0d4000000000000000;
	selp.f64	%fd9336, 0dFFF8000000000000, %fd9336, %p2462;

BB6_2262:
	@%p1321 bra 	BB6_2263;

	setp.gtu.f64	%p2466, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9337, %fd16;
	@%p2466 bra 	BB6_2272;

	and.b32  	%r3604, %r92, 2147483647;
	setp.ne.s32	%p2467, %r3604, 2146435072;
	@%p2467 bra 	BB6_2267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3605, %temp}, %fd5340;
	}
	setp.eq.s32	%p2468, %r3605, 0;
	@%p2468 bra 	BB6_2271;
	bra.uni 	BB6_2267;

BB6_2271:
	setp.eq.f64	%p2471, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2472, %fd852, 0d3FF0000000000000;
	selp.b32	%r3614, 2146435072, 0, %p2472;
	xor.b32  	%r3615, %r3614, 2146435072;
	setp.lt.s32	%p2473, %r92, 0;
	selp.b32	%r3616, %r3615, %r3614, %p2473;
	selp.b32	%r3617, 1072693248, %r3616, %p2471;
	mov.u32 	%r3618, 0;
	mov.b64 	%fd9337, {%r3618, %r3617};
	bra.uni 	BB6_2272;

BB6_2263:
	mov.f64 	%fd9337, %fd9336;

BB6_2272:
	mul.f64 	%fd8466, %fd63, %fd8442;
	selp.f64	%fd5822, 0d3FF0000000000000, %fd9337, %p1330;
	div.rn.f64 	%fd5823, %fd1079, %fd5822;
	div.rn.f64 	%fd5824, %fd1069, %fd1601;
	sub.f64 	%fd5825, %fd5824, %fd5823;
	fma.rn.f64 	%fd5826, %fd1592, %fd5825, %fd1591;
	div.rn.f64 	%fd5827, %fd8466, %fd925;
	sub.f64 	%fd5828, %fd5827, %fd1148;
	mul.f64 	%fd1610, %fd9098, %fd5828;
	add.f64 	%fd5829, %fd5826, %fd1610;
	fma.rn.f64 	%fd1611, %fd48, %fd5829, %fd1552;
	st.global.f64 	[%rd11+8], %fd1611;
	mov.f64 	%fd9339, %fd9600;
	@!%p61 bra 	BB6_2274;
	bra.uni 	BB6_2273;

BB6_2273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3619}, %fd9600;
	}
	xor.b32  	%r3620, %r3619, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3621, %temp}, %fd9600;
	}
	mov.b64 	%fd9339, {%r3621, %r3620};

BB6_2274:
	@%p1299 bra 	BB6_2277;
	bra.uni 	BB6_2275;

BB6_2277:
	selp.b32	%r3622, %r93, 0, %p1297;
	or.b32  	%r3623, %r3622, 2146435072;
	setp.lt.s32	%p2479, %r92, 0;
	selp.b32	%r3624, %r3623, %r3622, %p2479;
	mov.u32 	%r3625, 0;
	mov.b64 	%fd9339, {%r3625, %r3624};
	bra.uni 	BB6_2278;

BB6_2275:
	setp.gt.s32	%p2476, %r93, -1;
	@%p2476 bra 	BB6_2278;

	cvt.rzi.f64.f64	%fd5831, %fd5340;
	setp.neu.f64	%p2477, %fd5831, 0d4000000000000000;
	selp.f64	%fd9339, 0dFFF8000000000000, %fd9339, %p2477;

BB6_2278:
	@%p1304 bra 	BB6_2279;

	setp.gtu.f64	%p2481, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9340, %fd15;
	@%p2481 bra 	BB6_2288;

	and.b32  	%r3626, %r92, 2147483647;
	setp.ne.s32	%p2482, %r3626, 2146435072;
	@%p2482 bra 	BB6_2283;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3627, %temp}, %fd5340;
	}
	setp.eq.s32	%p2483, %r3627, 0;
	@%p2483 bra 	BB6_2287;
	bra.uni 	BB6_2283;

BB6_2287:
	setp.eq.f64	%p2486, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2487, %fd841, 0d3FF0000000000000;
	selp.b32	%r3636, 2146435072, 0, %p2487;
	xor.b32  	%r3637, %r3636, 2146435072;
	setp.lt.s32	%p2488, %r92, 0;
	selp.b32	%r3638, %r3637, %r3636, %p2488;
	selp.b32	%r3639, 1072693248, %r3638, %p2486;
	mov.u32 	%r3640, 0;
	mov.b64 	%fd9340, {%r3640, %r3639};
	bra.uni 	BB6_2288;

BB6_2279:
	mov.f64 	%fd9340, %fd9339;

BB6_2288:
	selp.f64	%fd1620, 0d3FF0000000000000, %fd9340, %p1313;
	mov.f64 	%fd9342, %fd9603;
	@!%p62 bra 	BB6_2290;
	bra.uni 	BB6_2289;

BB6_2289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3641}, %fd9603;
	}
	xor.b32  	%r3642, %r3641, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3643, %temp}, %fd9603;
	}
	mov.b64 	%fd9342, {%r3643, %r3642};

BB6_2290:
	@%p1316 bra 	BB6_2293;
	bra.uni 	BB6_2291;

BB6_2293:
	selp.b32	%r3644, %r95, 0, %p1297;
	or.b32  	%r3645, %r3644, 2146435072;
	setp.lt.s32	%p2494, %r92, 0;
	selp.b32	%r3646, %r3645, %r3644, %p2494;
	mov.u32 	%r3647, 0;
	mov.b64 	%fd9342, {%r3647, %r3646};
	bra.uni 	BB6_2294;

BB6_2291:
	setp.gt.s32	%p2491, %r95, -1;
	@%p2491 bra 	BB6_2294;

	cvt.rzi.f64.f64	%fd5834, %fd5340;
	setp.neu.f64	%p2492, %fd5834, 0d4000000000000000;
	selp.f64	%fd9342, 0dFFF8000000000000, %fd9342, %p2492;

BB6_2294:
	@%p1321 bra 	BB6_2295;

	setp.gtu.f64	%p2496, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9343, %fd16;
	@%p2496 bra 	BB6_2304;

	and.b32  	%r3648, %r92, 2147483647;
	setp.ne.s32	%p2497, %r3648, 2146435072;
	@%p2497 bra 	BB6_2299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3649, %temp}, %fd5340;
	}
	setp.eq.s32	%p2498, %r3649, 0;
	@%p2498 bra 	BB6_2303;
	bra.uni 	BB6_2299;

BB6_2303:
	setp.eq.f64	%p2501, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2502, %fd852, 0d3FF0000000000000;
	selp.b32	%r3658, 2146435072, 0, %p2502;
	xor.b32  	%r3659, %r3658, 2146435072;
	setp.lt.s32	%p2503, %r92, 0;
	selp.b32	%r3660, %r3659, %r3658, %p2503;
	selp.b32	%r3661, 1072693248, %r3660, %p2501;
	mov.u32 	%r3662, 0;
	mov.b64 	%fd9343, {%r3662, %r3661};
	bra.uni 	BB6_2304;

BB6_2295:
	mov.f64 	%fd9343, %fd9342;

BB6_2304:
	selp.f64	%fd5836, 0d3FF0000000000000, %fd9343, %p1330;
	div.rn.f64 	%fd5837, %fd9097, %fd5836;
	div.rn.f64 	%fd5838, %fd9096, %fd1620;
	sub.f64 	%fd1629, %fd5838, %fd5837;
	mov.f64 	%fd9345, %fd9600;
	@!%p61 bra 	BB6_2306;
	bra.uni 	BB6_2305;

BB6_2305:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3663}, %fd9600;
	}
	xor.b32  	%r3664, %r3663, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3665, %temp}, %fd9600;
	}
	mov.b64 	%fd9345, {%r3665, %r3664};

BB6_2306:
	@%p1299 bra 	BB6_2309;
	bra.uni 	BB6_2307;

BB6_2309:
	selp.b32	%r3666, %r93, 0, %p1297;
	or.b32  	%r3667, %r3666, 2146435072;
	setp.lt.s32	%p2509, %r92, 0;
	selp.b32	%r3668, %r3667, %r3666, %p2509;
	mov.u32 	%r3669, 0;
	mov.b64 	%fd9345, {%r3669, %r3668};
	bra.uni 	BB6_2310;

BB6_2307:
	setp.gt.s32	%p2506, %r93, -1;
	@%p2506 bra 	BB6_2310;

	cvt.rzi.f64.f64	%fd5840, %fd5340;
	setp.neu.f64	%p2507, %fd5840, 0d4000000000000000;
	selp.f64	%fd9345, 0dFFF8000000000000, %fd9345, %p2507;

BB6_2310:
	@%p1304 bra 	BB6_2311;

	setp.gtu.f64	%p2511, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9346, %fd15;
	@%p2511 bra 	BB6_2320;

	and.b32  	%r3670, %r92, 2147483647;
	setp.ne.s32	%p2512, %r3670, 2146435072;
	@%p2512 bra 	BB6_2315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3671, %temp}, %fd5340;
	}
	setp.eq.s32	%p2513, %r3671, 0;
	@%p2513 bra 	BB6_2319;
	bra.uni 	BB6_2315;

BB6_2319:
	setp.eq.f64	%p2516, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2517, %fd841, 0d3FF0000000000000;
	selp.b32	%r3680, 2146435072, 0, %p2517;
	xor.b32  	%r3681, %r3680, 2146435072;
	setp.lt.s32	%p2518, %r92, 0;
	selp.b32	%r3682, %r3681, %r3680, %p2518;
	selp.b32	%r3683, 1072693248, %r3682, %p2516;
	mov.u32 	%r3684, 0;
	mov.b64 	%fd9346, {%r3684, %r3683};
	bra.uni 	BB6_2320;

BB6_2311:
	mov.f64 	%fd9346, %fd9345;

BB6_2320:
	selp.f64	%fd1638, 0d3FF0000000000000, %fd9346, %p1313;
	mov.f64 	%fd9348, %fd9603;
	@!%p62 bra 	BB6_2322;
	bra.uni 	BB6_2321;

BB6_2321:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3685}, %fd9603;
	}
	xor.b32  	%r3686, %r3685, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3687, %temp}, %fd9603;
	}
	mov.b64 	%fd9348, {%r3687, %r3686};

BB6_2322:
	@%p1316 bra 	BB6_2325;
	bra.uni 	BB6_2323;

BB6_2325:
	selp.b32	%r3688, %r95, 0, %p1297;
	or.b32  	%r3689, %r3688, 2146435072;
	setp.lt.s32	%p2524, %r92, 0;
	selp.b32	%r3690, %r3689, %r3688, %p2524;
	mov.u32 	%r3691, 0;
	mov.b64 	%fd9348, {%r3691, %r3690};
	bra.uni 	BB6_2326;

BB6_2323:
	setp.gt.s32	%p2521, %r95, -1;
	@%p2521 bra 	BB6_2326;

	cvt.rzi.f64.f64	%fd5843, %fd5340;
	setp.neu.f64	%p2522, %fd5843, 0d4000000000000000;
	selp.f64	%fd9348, 0dFFF8000000000000, %fd9348, %p2522;

BB6_2326:
	@%p1321 bra 	BB6_2327;

	setp.gtu.f64	%p2526, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9349, %fd16;
	@%p2526 bra 	BB6_2336;

	and.b32  	%r3692, %r92, 2147483647;
	setp.ne.s32	%p2527, %r3692, 2146435072;
	@%p2527 bra 	BB6_2331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3693, %temp}, %fd5340;
	}
	setp.eq.s32	%p2528, %r3693, 0;
	@%p2528 bra 	BB6_2335;
	bra.uni 	BB6_2331;

BB6_2335:
	setp.eq.f64	%p2531, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2532, %fd852, 0d3FF0000000000000;
	selp.b32	%r3702, 2146435072, 0, %p2532;
	xor.b32  	%r3703, %r3702, 2146435072;
	setp.lt.s32	%p2533, %r92, 0;
	selp.b32	%r3704, %r3703, %r3702, %p2533;
	selp.b32	%r3705, 1072693248, %r3704, %p2531;
	mov.u32 	%r3706, 0;
	mov.b64 	%fd9349, {%r3706, %r3705};
	bra.uni 	BB6_2336;

BB6_2327:
	mov.f64 	%fd9349, %fd9348;

BB6_2336:
	selp.f64	%fd5845, 0d3FF0000000000000, %fd9349, %p1330;
	div.rn.f64 	%fd5846, %fd903, %fd5845;
	div.rn.f64 	%fd5847, %fd893, %fd1638;
	sub.f64 	%fd5848, %fd5847, %fd5846;
	mul.f64 	%fd5849, %fd1506, %fd5848;
	fma.rn.f64 	%fd5850, %fd962, %fd1629, %fd5849;
	fma.rn.f64 	%fd5851, %fd9098, %fd1024, %fd5850;
	fma.rn.f64 	%fd1647, %fd926, %fd1524, %fd5851;
	mov.f64 	%fd9351, %fd9600;
	@!%p61 bra 	BB6_2338;
	bra.uni 	BB6_2337;

BB6_2337:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3707}, %fd9600;
	}
	xor.b32  	%r3708, %r3707, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3709, %temp}, %fd9600;
	}
	mov.b64 	%fd9351, {%r3709, %r3708};

BB6_2338:
	@%p1299 bra 	BB6_2341;
	bra.uni 	BB6_2339;

BB6_2341:
	selp.b32	%r3710, %r93, 0, %p1297;
	or.b32  	%r3711, %r3710, 2146435072;
	setp.lt.s32	%p2539, %r92, 0;
	selp.b32	%r3712, %r3711, %r3710, %p2539;
	mov.u32 	%r3713, 0;
	mov.b64 	%fd9351, {%r3713, %r3712};
	bra.uni 	BB6_2342;

BB6_2339:
	setp.gt.s32	%p2536, %r93, -1;
	@%p2536 bra 	BB6_2342;

	cvt.rzi.f64.f64	%fd5853, %fd5340;
	setp.neu.f64	%p2537, %fd5853, 0d4000000000000000;
	selp.f64	%fd9351, 0dFFF8000000000000, %fd9351, %p2537;

BB6_2342:
	@%p1304 bra 	BB6_2343;

	setp.gtu.f64	%p2541, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9352, %fd15;
	@%p2541 bra 	BB6_2352;

	and.b32  	%r3714, %r92, 2147483647;
	setp.ne.s32	%p2542, %r3714, 2146435072;
	@%p2542 bra 	BB6_2347;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3715, %temp}, %fd5340;
	}
	setp.eq.s32	%p2543, %r3715, 0;
	@%p2543 bra 	BB6_2351;
	bra.uni 	BB6_2347;

BB6_2351:
	setp.eq.f64	%p2546, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2547, %fd841, 0d3FF0000000000000;
	selp.b32	%r3724, 2146435072, 0, %p2547;
	xor.b32  	%r3725, %r3724, 2146435072;
	setp.lt.s32	%p2548, %r92, 0;
	selp.b32	%r3726, %r3725, %r3724, %p2548;
	selp.b32	%r3727, 1072693248, %r3726, %p2546;
	mov.u32 	%r3728, 0;
	mov.b64 	%fd9352, {%r3728, %r3727};
	bra.uni 	BB6_2352;

BB6_2343:
	mov.f64 	%fd9352, %fd9351;

BB6_2352:
	selp.f64	%fd1656, 0d3FF0000000000000, %fd9352, %p1313;
	mov.f64 	%fd9354, %fd9603;
	@!%p62 bra 	BB6_2354;
	bra.uni 	BB6_2353;

BB6_2353:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3729}, %fd9603;
	}
	xor.b32  	%r3730, %r3729, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3731, %temp}, %fd9603;
	}
	mov.b64 	%fd9354, {%r3731, %r3730};

BB6_2354:
	@%p1316 bra 	BB6_2357;
	bra.uni 	BB6_2355;

BB6_2357:
	selp.b32	%r3732, %r95, 0, %p1297;
	or.b32  	%r3733, %r3732, 2146435072;
	setp.lt.s32	%p2554, %r92, 0;
	selp.b32	%r3734, %r3733, %r3732, %p2554;
	mov.u32 	%r3735, 0;
	mov.b64 	%fd9354, {%r3735, %r3734};
	bra.uni 	BB6_2358;

BB6_2355:
	setp.gt.s32	%p2551, %r95, -1;
	@%p2551 bra 	BB6_2358;

	cvt.rzi.f64.f64	%fd5856, %fd5340;
	setp.neu.f64	%p2552, %fd5856, 0d4000000000000000;
	selp.f64	%fd9354, 0dFFF8000000000000, %fd9354, %p2552;

BB6_2358:
	@%p1321 bra 	BB6_2359;

	setp.gtu.f64	%p2556, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9355, %fd16;
	@%p2556 bra 	BB6_2368;

	and.b32  	%r3736, %r92, 2147483647;
	setp.ne.s32	%p2557, %r3736, 2146435072;
	@%p2557 bra 	BB6_2363;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3737, %temp}, %fd5340;
	}
	setp.eq.s32	%p2558, %r3737, 0;
	@%p2558 bra 	BB6_2367;
	bra.uni 	BB6_2363;

BB6_2367:
	setp.eq.f64	%p2561, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2562, %fd852, 0d3FF0000000000000;
	selp.b32	%r3746, 2146435072, 0, %p2562;
	xor.b32  	%r3747, %r3746, 2146435072;
	setp.lt.s32	%p2563, %r92, 0;
	selp.b32	%r3748, %r3747, %r3746, %p2563;
	selp.b32	%r3749, 1072693248, %r3748, %p2561;
	mov.u32 	%r3750, 0;
	mov.b64 	%fd9355, {%r3750, %r3749};
	bra.uni 	BB6_2368;

BB6_2359:
	mov.f64 	%fd9355, %fd9354;

BB6_2368:
	selp.f64	%fd5858, 0d3FF0000000000000, %fd9355, %p1330;
	div.rn.f64 	%fd5859, %fd903, %fd5858;
	div.rn.f64 	%fd5860, %fd893, %fd1656;
	sub.f64 	%fd5861, %fd5860, %fd5859;
	mul.f64 	%fd5862, %fd929, %fd5861;
	sub.f64 	%fd1665, %fd1647, %fd5862;
	mov.f64 	%fd9357, %fd9603;
	@!%p62 bra 	BB6_2370;
	bra.uni 	BB6_2369;

BB6_2369:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3751}, %fd9603;
	}
	xor.b32  	%r3752, %r3751, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3753, %temp}, %fd9603;
	}
	mov.b64 	%fd9357, {%r3753, %r3752};

BB6_2370:
	@%p1316 bra 	BB6_2373;
	bra.uni 	BB6_2371;

BB6_2373:
	selp.b32	%r3754, %r95, 0, %p1297;
	or.b32  	%r3755, %r3754, 2146435072;
	setp.lt.s32	%p2569, %r92, 0;
	selp.b32	%r3756, %r3755, %r3754, %p2569;
	mov.u32 	%r3757, 0;
	mov.b64 	%fd9357, {%r3757, %r3756};
	bra.uni 	BB6_2374;

BB6_2371:
	setp.gt.s32	%p2566, %r95, -1;
	@%p2566 bra 	BB6_2374;

	cvt.rzi.f64.f64	%fd5864, %fd5340;
	setp.neu.f64	%p2567, %fd5864, 0d4000000000000000;
	selp.f64	%fd9357, 0dFFF8000000000000, %fd9357, %p2567;

BB6_2374:
	@%p1321 bra 	BB6_2375;

	setp.gtu.f64	%p2571, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9358, %fd16;
	@%p2571 bra 	BB6_2384;

	and.b32  	%r3758, %r92, 2147483647;
	setp.ne.s32	%p2572, %r3758, 2146435072;
	@%p2572 bra 	BB6_2379;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3759, %temp}, %fd5340;
	}
	setp.eq.s32	%p2573, %r3759, 0;
	@%p2573 bra 	BB6_2383;
	bra.uni 	BB6_2379;

BB6_2383:
	setp.eq.f64	%p2576, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2577, %fd852, 0d3FF0000000000000;
	selp.b32	%r3768, 2146435072, 0, %p2577;
	xor.b32  	%r3769, %r3768, 2146435072;
	setp.lt.s32	%p2578, %r92, 0;
	selp.b32	%r3770, %r3769, %r3768, %p2578;
	selp.b32	%r3771, 1072693248, %r3770, %p2576;
	mov.u32 	%r3772, 0;
	mov.b64 	%fd9358, {%r3772, %r3771};
	bra.uni 	BB6_2384;

BB6_2375:
	mov.f64 	%fd9358, %fd9357;

BB6_2384:
	mul.f64 	%fd8762, %fd9098, %fd948;
	selp.f64	%fd5866, 0d3FF0000000000000, %fd9358, %p1330;
	mul.f64 	%fd5867, %fd873, %fd5866;
	div.rn.f64 	%fd5868, %fd85, %fd5867;
	sub.f64 	%fd5869, %fd1665, %fd8762;
	fma.rn.f64 	%fd5870, %fd9097, %fd5868, %fd5869;
	add.f64 	%fd5871, %fd959, %fd5870;
	fma.rn.f64 	%fd1674, %fd49, %fd5871, %fd1611;
	st.global.f64 	[%rd11+8], %fd1674;
	mov.f64 	%fd9360, %fd9600;
	@!%p61 bra 	BB6_2386;
	bra.uni 	BB6_2385;

BB6_2385:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3773}, %fd9600;
	}
	xor.b32  	%r3774, %r3773, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3775, %temp}, %fd9600;
	}
	mov.b64 	%fd9360, {%r3775, %r3774};

BB6_2386:
	@%p1299 bra 	BB6_2389;
	bra.uni 	BB6_2387;

BB6_2389:
	selp.b32	%r3776, %r93, 0, %p1297;
	or.b32  	%r3777, %r3776, 2146435072;
	setp.lt.s32	%p2584, %r92, 0;
	selp.b32	%r3778, %r3777, %r3776, %p2584;
	mov.u32 	%r3779, 0;
	mov.b64 	%fd9360, {%r3779, %r3778};
	bra.uni 	BB6_2390;

BB6_2387:
	setp.gt.s32	%p2581, %r93, -1;
	@%p2581 bra 	BB6_2390;

	cvt.rzi.f64.f64	%fd5873, %fd5340;
	setp.neu.f64	%p2582, %fd5873, 0d4000000000000000;
	selp.f64	%fd9360, 0dFFF8000000000000, %fd9360, %p2582;

BB6_2390:
	@%p1304 bra 	BB6_2391;

	setp.gtu.f64	%p2586, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9361, %fd15;
	@%p2586 bra 	BB6_2400;

	and.b32  	%r3780, %r92, 2147483647;
	setp.ne.s32	%p2587, %r3780, 2146435072;
	@%p2587 bra 	BB6_2395;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3781, %temp}, %fd5340;
	}
	setp.eq.s32	%p2588, %r3781, 0;
	@%p2588 bra 	BB6_2399;
	bra.uni 	BB6_2395;

BB6_2399:
	setp.eq.f64	%p2591, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2592, %fd841, 0d3FF0000000000000;
	selp.b32	%r3790, 2146435072, 0, %p2592;
	xor.b32  	%r3791, %r3790, 2146435072;
	setp.lt.s32	%p2593, %r92, 0;
	selp.b32	%r3792, %r3791, %r3790, %p2593;
	selp.b32	%r3793, 1072693248, %r3792, %p2591;
	mov.u32 	%r3794, 0;
	mov.b64 	%fd9361, {%r3794, %r3793};
	bra.uni 	BB6_2400;

BB6_2391:
	mov.f64 	%fd9361, %fd9360;

BB6_2400:
	selp.f64	%fd1683, 0d3FF0000000000000, %fd9361, %p1313;
	mov.f64 	%fd9363, %fd9603;
	@!%p62 bra 	BB6_2402;
	bra.uni 	BB6_2401;

BB6_2401:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3795}, %fd9603;
	}
	xor.b32  	%r3796, %r3795, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3797, %temp}, %fd9603;
	}
	mov.b64 	%fd9363, {%r3797, %r3796};

BB6_2402:
	@%p1316 bra 	BB6_2405;
	bra.uni 	BB6_2403;

BB6_2405:
	selp.b32	%r3798, %r95, 0, %p1297;
	or.b32  	%r3799, %r3798, 2146435072;
	setp.lt.s32	%p2599, %r92, 0;
	selp.b32	%r3800, %r3799, %r3798, %p2599;
	mov.u32 	%r3801, 0;
	mov.b64 	%fd9363, {%r3801, %r3800};
	bra.uni 	BB6_2406;

BB6_2403:
	setp.gt.s32	%p2596, %r95, -1;
	@%p2596 bra 	BB6_2406;

	cvt.rzi.f64.f64	%fd5876, %fd5340;
	setp.neu.f64	%p2597, %fd5876, 0d4000000000000000;
	selp.f64	%fd9363, 0dFFF8000000000000, %fd9363, %p2597;

BB6_2406:
	@%p1321 bra 	BB6_2407;

	setp.gtu.f64	%p2601, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9364, %fd16;
	@%p2601 bra 	BB6_2416;

	and.b32  	%r3802, %r92, 2147483647;
	setp.ne.s32	%p2602, %r3802, 2146435072;
	@%p2602 bra 	BB6_2411;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3803, %temp}, %fd5340;
	}
	setp.eq.s32	%p2603, %r3803, 0;
	@%p2603 bra 	BB6_2415;
	bra.uni 	BB6_2411;

BB6_2415:
	setp.eq.f64	%p2606, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2607, %fd852, 0d3FF0000000000000;
	selp.b32	%r3812, 2146435072, 0, %p2607;
	xor.b32  	%r3813, %r3812, 2146435072;
	setp.lt.s32	%p2608, %r92, 0;
	selp.b32	%r3814, %r3813, %r3812, %p2608;
	selp.b32	%r3815, 1072693248, %r3814, %p2606;
	mov.u32 	%r3816, 0;
	mov.b64 	%fd9364, {%r3816, %r3815};
	bra.uni 	BB6_2416;

BB6_2407:
	mov.f64 	%fd9364, %fd9363;

BB6_2416:
	mul.f64 	%fd8470, %fd63, 0d4008000000000000;
	mul.f64 	%fd8469, %fd52, %fd8470;
	selp.f64	%fd5878, 0d3FF0000000000000, %fd9364, %p1330;
	div.rn.f64 	%fd5879, %fd9097, %fd5878;
	div.rn.f64 	%fd5880, %fd9096, %fd1683;
	sub.f64 	%fd5881, %fd5880, %fd5879;
	mul.f64 	%fd1692, %fd926, %fd1589;
	fma.rn.f64 	%fd1693, %fd1276, %fd5881, %fd1692;
	div.rn.f64 	%fd1694, %fd8469, %fd840;
	mov.f64 	%fd9366, %fd9600;
	@!%p61 bra 	BB6_2418;
	bra.uni 	BB6_2417;

BB6_2417:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3817}, %fd9600;
	}
	xor.b32  	%r3818, %r3817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3819, %temp}, %fd9600;
	}
	mov.b64 	%fd9366, {%r3819, %r3818};

BB6_2418:
	@%p1299 bra 	BB6_2421;
	bra.uni 	BB6_2419;

BB6_2421:
	selp.b32	%r3820, %r93, 0, %p1297;
	or.b32  	%r3821, %r3820, 2146435072;
	setp.lt.s32	%p2614, %r92, 0;
	selp.b32	%r3822, %r3821, %r3820, %p2614;
	mov.u32 	%r3823, 0;
	mov.b64 	%fd9366, {%r3823, %r3822};
	bra.uni 	BB6_2422;

BB6_2419:
	setp.gt.s32	%p2611, %r93, -1;
	@%p2611 bra 	BB6_2422;

	cvt.rzi.f64.f64	%fd5883, %fd5340;
	setp.neu.f64	%p2612, %fd5883, 0d4000000000000000;
	selp.f64	%fd9366, 0dFFF8000000000000, %fd9366, %p2612;

BB6_2422:
	@%p1304 bra 	BB6_2423;

	setp.gtu.f64	%p2616, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9367, %fd15;
	@%p2616 bra 	BB6_2432;

	and.b32  	%r3824, %r92, 2147483647;
	setp.ne.s32	%p2617, %r3824, 2146435072;
	@%p2617 bra 	BB6_2427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3825, %temp}, %fd5340;
	}
	setp.eq.s32	%p2618, %r3825, 0;
	@%p2618 bra 	BB6_2431;
	bra.uni 	BB6_2427;

BB6_2431:
	setp.eq.f64	%p2621, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2622, %fd841, 0d3FF0000000000000;
	selp.b32	%r3834, 2146435072, 0, %p2622;
	xor.b32  	%r3835, %r3834, 2146435072;
	setp.lt.s32	%p2623, %r92, 0;
	selp.b32	%r3836, %r3835, %r3834, %p2623;
	selp.b32	%r3837, 1072693248, %r3836, %p2621;
	mov.u32 	%r3838, 0;
	mov.b64 	%fd9367, {%r3838, %r3837};
	bra.uni 	BB6_2432;

BB6_2423:
	mov.f64 	%fd9367, %fd9366;

BB6_2432:
	selp.f64	%fd1703, 0d3FF0000000000000, %fd9367, %p1313;
	mov.f64 	%fd9369, %fd9603;
	@!%p62 bra 	BB6_2434;
	bra.uni 	BB6_2433;

BB6_2433:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3839}, %fd9603;
	}
	xor.b32  	%r3840, %r3839, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3841, %temp}, %fd9603;
	}
	mov.b64 	%fd9369, {%r3841, %r3840};

BB6_2434:
	@%p1316 bra 	BB6_2437;
	bra.uni 	BB6_2435;

BB6_2437:
	selp.b32	%r3842, %r95, 0, %p1297;
	or.b32  	%r3843, %r3842, 2146435072;
	setp.lt.s32	%p2629, %r92, 0;
	selp.b32	%r3844, %r3843, %r3842, %p2629;
	mov.u32 	%r3845, 0;
	mov.b64 	%fd9369, {%r3845, %r3844};
	bra.uni 	BB6_2438;

BB6_2435:
	setp.gt.s32	%p2626, %r95, -1;
	@%p2626 bra 	BB6_2438;

	cvt.rzi.f64.f64	%fd5886, %fd5340;
	setp.neu.f64	%p2627, %fd5886, 0d4000000000000000;
	selp.f64	%fd9369, 0dFFF8000000000000, %fd9369, %p2627;

BB6_2438:
	@%p1321 bra 	BB6_2439;

	setp.gtu.f64	%p2631, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9370, %fd16;
	@%p2631 bra 	BB6_2448;

	and.b32  	%r3846, %r92, 2147483647;
	setp.ne.s32	%p2632, %r3846, 2146435072;
	@%p2632 bra 	BB6_2443;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3847, %temp}, %fd5340;
	}
	setp.eq.s32	%p2633, %r3847, 0;
	@%p2633 bra 	BB6_2447;
	bra.uni 	BB6_2443;

BB6_2447:
	setp.eq.f64	%p2636, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2637, %fd852, 0d3FF0000000000000;
	selp.b32	%r3856, 2146435072, 0, %p2637;
	xor.b32  	%r3857, %r3856, 2146435072;
	setp.lt.s32	%p2638, %r92, 0;
	selp.b32	%r3858, %r3857, %r3856, %p2638;
	selp.b32	%r3859, 1072693248, %r3858, %p2636;
	mov.u32 	%r3860, 0;
	mov.b64 	%fd9370, {%r3860, %r3859};
	bra.uni 	BB6_2448;

BB6_2439:
	mov.f64 	%fd9370, %fd9369;

BB6_2448:
	selp.f64	%fd5888, 0d3FF0000000000000, %fd9370, %p1330;
	div.rn.f64 	%fd5889, %fd903, %fd5888;
	div.rn.f64 	%fd5890, %fd893, %fd1703;
	sub.f64 	%fd5891, %fd5890, %fd5889;
	fma.rn.f64 	%fd5892, %fd1694, %fd5891, %fd1693;
	add.f64 	%fd5893, %fd1313, %fd5892;
	fma.rn.f64 	%fd1712, %fd50, %fd5893, %fd1674;
	st.global.f64 	[%rd11+8], %fd1712;
	mov.f64 	%fd9372, %fd9600;
	@!%p61 bra 	BB6_2450;
	bra.uni 	BB6_2449;

BB6_2449:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3861}, %fd9600;
	}
	xor.b32  	%r3862, %r3861, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3863, %temp}, %fd9600;
	}
	mov.b64 	%fd9372, {%r3863, %r3862};

BB6_2450:
	@%p1299 bra 	BB6_2453;
	bra.uni 	BB6_2451;

BB6_2453:
	selp.b32	%r3864, %r93, 0, %p1297;
	or.b32  	%r3865, %r3864, 2146435072;
	setp.lt.s32	%p2644, %r92, 0;
	selp.b32	%r3866, %r3865, %r3864, %p2644;
	mov.u32 	%r3867, 0;
	mov.b64 	%fd9372, {%r3867, %r3866};
	bra.uni 	BB6_2454;

BB6_2451:
	setp.gt.s32	%p2641, %r93, -1;
	@%p2641 bra 	BB6_2454;

	cvt.rzi.f64.f64	%fd5895, %fd5340;
	setp.neu.f64	%p2642, %fd5895, 0d4000000000000000;
	selp.f64	%fd9372, 0dFFF8000000000000, %fd9372, %p2642;

BB6_2454:
	@%p1304 bra 	BB6_2455;

	setp.gtu.f64	%p2646, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9373, %fd15;
	@%p2646 bra 	BB6_2464;

	and.b32  	%r3868, %r92, 2147483647;
	setp.ne.s32	%p2647, %r3868, 2146435072;
	@%p2647 bra 	BB6_2459;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3869, %temp}, %fd5340;
	}
	setp.eq.s32	%p2648, %r3869, 0;
	@%p2648 bra 	BB6_2463;
	bra.uni 	BB6_2459;

BB6_2463:
	setp.eq.f64	%p2651, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2652, %fd841, 0d3FF0000000000000;
	selp.b32	%r3878, 2146435072, 0, %p2652;
	xor.b32  	%r3879, %r3878, 2146435072;
	setp.lt.s32	%p2653, %r92, 0;
	selp.b32	%r3880, %r3879, %r3878, %p2653;
	selp.b32	%r3881, 1072693248, %r3880, %p2651;
	mov.u32 	%r3882, 0;
	mov.b64 	%fd9373, {%r3882, %r3881};
	bra.uni 	BB6_2464;

BB6_2455:
	mov.f64 	%fd9373, %fd9372;

BB6_2464:
	selp.f64	%fd1721, 0d3FF0000000000000, %fd9373, %p1313;
	mov.f64 	%fd9375, %fd9603;
	@!%p62 bra 	BB6_2466;
	bra.uni 	BB6_2465;

BB6_2465:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3883}, %fd9603;
	}
	xor.b32  	%r3884, %r3883, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3885, %temp}, %fd9603;
	}
	mov.b64 	%fd9375, {%r3885, %r3884};

BB6_2466:
	@%p1316 bra 	BB6_2469;
	bra.uni 	BB6_2467;

BB6_2469:
	selp.b32	%r3886, %r95, 0, %p1297;
	or.b32  	%r3887, %r3886, 2146435072;
	setp.lt.s32	%p2659, %r92, 0;
	selp.b32	%r3888, %r3887, %r3886, %p2659;
	mov.u32 	%r3889, 0;
	mov.b64 	%fd9375, {%r3889, %r3888};
	bra.uni 	BB6_2470;

BB6_2467:
	setp.gt.s32	%p2656, %r95, -1;
	@%p2656 bra 	BB6_2470;

	cvt.rzi.f64.f64	%fd5898, %fd5340;
	setp.neu.f64	%p2657, %fd5898, 0d4000000000000000;
	selp.f64	%fd9375, 0dFFF8000000000000, %fd9375, %p2657;

BB6_2470:
	@%p1321 bra 	BB6_2471;

	setp.gtu.f64	%p2661, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9376, %fd16;
	@%p2661 bra 	BB6_2480;

	and.b32  	%r3890, %r92, 2147483647;
	setp.ne.s32	%p2662, %r3890, 2146435072;
	@%p2662 bra 	BB6_2475;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3891, %temp}, %fd5340;
	}
	setp.eq.s32	%p2663, %r3891, 0;
	@%p2663 bra 	BB6_2479;
	bra.uni 	BB6_2475;

BB6_2479:
	setp.eq.f64	%p2666, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2667, %fd852, 0d3FF0000000000000;
	selp.b32	%r3900, 2146435072, 0, %p2667;
	xor.b32  	%r3901, %r3900, 2146435072;
	setp.lt.s32	%p2668, %r92, 0;
	selp.b32	%r3902, %r3901, %r3900, %p2668;
	selp.b32	%r3903, 1072693248, %r3902, %p2666;
	mov.u32 	%r3904, 0;
	mov.b64 	%fd9376, {%r3904, %r3903};
	bra.uni 	BB6_2480;

BB6_2471:
	mov.f64 	%fd9376, %fd9375;

BB6_2480:
	selp.f64	%fd5900, 0d3FF0000000000000, %fd9376, %p1330;
	div.rn.f64 	%fd5901, %fd9097, %fd5900;
	div.rn.f64 	%fd5902, %fd9096, %fd1721;
	sub.f64 	%fd5903, %fd5902, %fd5901;
	mul.f64 	%fd1730, %fd962, %fd5903;
	mov.f64 	%fd9378, %fd9600;
	@!%p61 bra 	BB6_2482;
	bra.uni 	BB6_2481;

BB6_2481:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3905}, %fd9600;
	}
	xor.b32  	%r3906, %r3905, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3907, %temp}, %fd9600;
	}
	mov.b64 	%fd9378, {%r3907, %r3906};

BB6_2482:
	@%p1299 bra 	BB6_2485;
	bra.uni 	BB6_2483;

BB6_2485:
	selp.b32	%r3908, %r93, 0, %p1297;
	or.b32  	%r3909, %r3908, 2146435072;
	setp.lt.s32	%p2674, %r92, 0;
	selp.b32	%r3910, %r3909, %r3908, %p2674;
	mov.u32 	%r3911, 0;
	mov.b64 	%fd9378, {%r3911, %r3910};
	bra.uni 	BB6_2486;

BB6_2483:
	setp.gt.s32	%p2671, %r93, -1;
	@%p2671 bra 	BB6_2486;

	cvt.rzi.f64.f64	%fd5905, %fd5340;
	setp.neu.f64	%p2672, %fd5905, 0d4000000000000000;
	selp.f64	%fd9378, 0dFFF8000000000000, %fd9378, %p2672;

BB6_2486:
	@%p1304 bra 	BB6_2487;

	setp.gtu.f64	%p2676, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9379, %fd15;
	@%p2676 bra 	BB6_2496;

	and.b32  	%r3912, %r92, 2147483647;
	setp.ne.s32	%p2677, %r3912, 2146435072;
	@%p2677 bra 	BB6_2491;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3913, %temp}, %fd5340;
	}
	setp.eq.s32	%p2678, %r3913, 0;
	@%p2678 bra 	BB6_2495;
	bra.uni 	BB6_2491;

BB6_2495:
	setp.eq.f64	%p2681, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2682, %fd841, 0d3FF0000000000000;
	selp.b32	%r3922, 2146435072, 0, %p2682;
	xor.b32  	%r3923, %r3922, 2146435072;
	setp.lt.s32	%p2683, %r92, 0;
	selp.b32	%r3924, %r3923, %r3922, %p2683;
	selp.b32	%r3925, 1072693248, %r3924, %p2681;
	mov.u32 	%r3926, 0;
	mov.b64 	%fd9379, {%r3926, %r3925};
	bra.uni 	BB6_2496;

BB6_2487:
	mov.f64 	%fd9379, %fd9378;

BB6_2496:
	selp.f64	%fd1739, 0d3FF0000000000000, %fd9379, %p1313;
	mov.f64 	%fd9381, %fd9603;
	@!%p62 bra 	BB6_2498;
	bra.uni 	BB6_2497;

BB6_2497:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3927}, %fd9603;
	}
	xor.b32  	%r3928, %r3927, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3929, %temp}, %fd9603;
	}
	mov.b64 	%fd9381, {%r3929, %r3928};

BB6_2498:
	@%p1316 bra 	BB6_2501;
	bra.uni 	BB6_2499;

BB6_2501:
	selp.b32	%r3930, %r95, 0, %p1297;
	or.b32  	%r3931, %r3930, 2146435072;
	setp.lt.s32	%p2689, %r92, 0;
	selp.b32	%r3932, %r3931, %r3930, %p2689;
	mov.u32 	%r3933, 0;
	mov.b64 	%fd9381, {%r3933, %r3932};
	bra.uni 	BB6_2502;

BB6_2499:
	setp.gt.s32	%p2686, %r95, -1;
	@%p2686 bra 	BB6_2502;

	cvt.rzi.f64.f64	%fd5908, %fd5340;
	setp.neu.f64	%p2687, %fd5908, 0d4000000000000000;
	selp.f64	%fd9381, 0dFFF8000000000000, %fd9381, %p2687;

BB6_2502:
	@%p1321 bra 	BB6_2503;

	setp.gtu.f64	%p2691, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9382, %fd16;
	@%p2691 bra 	BB6_2512;

	and.b32  	%r3934, %r92, 2147483647;
	setp.ne.s32	%p2692, %r3934, 2146435072;
	@%p2692 bra 	BB6_2507;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3935, %temp}, %fd5340;
	}
	setp.eq.s32	%p2693, %r3935, 0;
	@%p2693 bra 	BB6_2511;
	bra.uni 	BB6_2507;

BB6_2511:
	setp.eq.f64	%p2696, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2697, %fd852, 0d3FF0000000000000;
	selp.b32	%r3944, 2146435072, 0, %p2697;
	xor.b32  	%r3945, %r3944, 2146435072;
	setp.lt.s32	%p2698, %r92, 0;
	selp.b32	%r3946, %r3945, %r3944, %p2698;
	selp.b32	%r3947, 1072693248, %r3946, %p2696;
	mov.u32 	%r3948, 0;
	mov.b64 	%fd9382, {%r3948, %r3947};
	bra.uni 	BB6_2512;

BB6_2503:
	mov.f64 	%fd9382, %fd9381;

BB6_2512:
	mul.f64 	%fd8771, %fd1000, %fd999;
	selp.f64	%fd5910, 0d3FF0000000000000, %fd9382, %p1330;
	div.rn.f64 	%fd5911, %fd9097, %fd5910;
	div.rn.f64 	%fd5912, %fd9096, %fd1739;
	sub.f64 	%fd5913, %fd5912, %fd5911;
	mul.f64 	%fd5914, %fd981, %fd5913;
	sub.f64 	%fd5915, %fd1730, %fd5914;
	add.f64 	%fd1748, %fd8771, %fd5915;
	mov.f64 	%fd9384, %fd9600;
	@!%p61 bra 	BB6_2514;
	bra.uni 	BB6_2513;

BB6_2513:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3949}, %fd9600;
	}
	xor.b32  	%r3950, %r3949, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3951, %temp}, %fd9600;
	}
	mov.b64 	%fd9384, {%r3951, %r3950};

BB6_2514:
	@%p1299 bra 	BB6_2517;
	bra.uni 	BB6_2515;

BB6_2517:
	selp.b32	%r3952, %r93, 0, %p1297;
	or.b32  	%r3953, %r3952, 2146435072;
	setp.lt.s32	%p2704, %r92, 0;
	selp.b32	%r3954, %r3953, %r3952, %p2704;
	mov.u32 	%r3955, 0;
	mov.b64 	%fd9384, {%r3955, %r3954};
	bra.uni 	BB6_2518;

BB6_2515:
	setp.gt.s32	%p2701, %r93, -1;
	@%p2701 bra 	BB6_2518;

	cvt.rzi.f64.f64	%fd5917, %fd5340;
	setp.neu.f64	%p2702, %fd5917, 0d4000000000000000;
	selp.f64	%fd9384, 0dFFF8000000000000, %fd9384, %p2702;

BB6_2518:
	@%p1304 bra 	BB6_2519;

	setp.gtu.f64	%p2706, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9385, %fd15;
	@%p2706 bra 	BB6_2528;

	and.b32  	%r3956, %r92, 2147483647;
	setp.ne.s32	%p2707, %r3956, 2146435072;
	@%p2707 bra 	BB6_2523;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3957, %temp}, %fd5340;
	}
	setp.eq.s32	%p2708, %r3957, 0;
	@%p2708 bra 	BB6_2527;
	bra.uni 	BB6_2523;

BB6_2527:
	setp.eq.f64	%p2711, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2712, %fd841, 0d3FF0000000000000;
	selp.b32	%r3966, 2146435072, 0, %p2712;
	xor.b32  	%r3967, %r3966, 2146435072;
	setp.lt.s32	%p2713, %r92, 0;
	selp.b32	%r3968, %r3967, %r3966, %p2713;
	selp.b32	%r3969, 1072693248, %r3968, %p2711;
	mov.u32 	%r3970, 0;
	mov.b64 	%fd9385, {%r3970, %r3969};
	bra.uni 	BB6_2528;

BB6_2519:
	mov.f64 	%fd9385, %fd9384;

BB6_2528:
	selp.f64	%fd1757, 0d3FF0000000000000, %fd9385, %p1313;
	mov.f64 	%fd9387, %fd9603;
	@!%p62 bra 	BB6_2530;
	bra.uni 	BB6_2529;

BB6_2529:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3971}, %fd9603;
	}
	xor.b32  	%r3972, %r3971, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3973, %temp}, %fd9603;
	}
	mov.b64 	%fd9387, {%r3973, %r3972};

BB6_2530:
	@%p1316 bra 	BB6_2533;
	bra.uni 	BB6_2531;

BB6_2533:
	selp.b32	%r3974, %r95, 0, %p1297;
	or.b32  	%r3975, %r3974, 2146435072;
	setp.lt.s32	%p2719, %r92, 0;
	selp.b32	%r3976, %r3975, %r3974, %p2719;
	mov.u32 	%r3977, 0;
	mov.b64 	%fd9387, {%r3977, %r3976};
	bra.uni 	BB6_2534;

BB6_2531:
	setp.gt.s32	%p2716, %r95, -1;
	@%p2716 bra 	BB6_2534;

	cvt.rzi.f64.f64	%fd5920, %fd5340;
	setp.neu.f64	%p2717, %fd5920, 0d4000000000000000;
	selp.f64	%fd9387, 0dFFF8000000000000, %fd9387, %p2717;

BB6_2534:
	@%p1321 bra 	BB6_2535;

	setp.gtu.f64	%p2721, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9388, %fd16;
	@%p2721 bra 	BB6_2544;

	and.b32  	%r3978, %r92, 2147483647;
	setp.ne.s32	%p2722, %r3978, 2146435072;
	@%p2722 bra 	BB6_2539;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3979, %temp}, %fd5340;
	}
	setp.eq.s32	%p2723, %r3979, 0;
	@%p2723 bra 	BB6_2543;
	bra.uni 	BB6_2539;

BB6_2543:
	setp.eq.f64	%p2726, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2727, %fd852, 0d3FF0000000000000;
	selp.b32	%r3988, 2146435072, 0, %p2727;
	xor.b32  	%r3989, %r3988, 2146435072;
	setp.lt.s32	%p2728, %r92, 0;
	selp.b32	%r3990, %r3989, %r3988, %p2728;
	selp.b32	%r3991, 1072693248, %r3990, %p2726;
	mov.u32 	%r3992, 0;
	mov.b64 	%fd9388, {%r3992, %r3991};
	bra.uni 	BB6_2544;

BB6_2535:
	mov.f64 	%fd9388, %fd9387;

BB6_2544:
	sub.f64 	%fd8764, %fd1024, %fd948;
	mul.f64 	%fd8763, %fd9098, %fd8764;
	mul.f64 	%fd8472, %fd63, %fd8445;
	mul.f64 	%fd8471, %fd63, %fd8472;
	selp.f64	%fd5922, 0d3FF0000000000000, %fd9388, %p1330;
	div.rn.f64 	%fd5923, %fd1014, %fd5922;
	div.rn.f64 	%fd5924, %fd1004, %fd1757;
	sub.f64 	%fd5925, %fd5924, %fd5923;
	fma.rn.f64 	%fd5926, %fd1003, %fd5925, %fd1748;
	add.f64 	%fd5927, %fd5926, %fd8763;
	fma.rn.f64 	%fd1766, %fd49, %fd5927, %fd1712;
	st.global.f64 	[%rd11+8], %fd1766;
	div.rn.f64 	%fd1767, %fd8471, %fd840;
	mov.f64 	%fd9390, %fd9600;
	@!%p61 bra 	BB6_2546;
	bra.uni 	BB6_2545;

BB6_2545:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3993}, %fd9600;
	}
	xor.b32  	%r3994, %r3993, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3995, %temp}, %fd9600;
	}
	mov.b64 	%fd9390, {%r3995, %r3994};

BB6_2546:
	@%p1299 bra 	BB6_2549;
	bra.uni 	BB6_2547;

BB6_2549:
	selp.b32	%r3996, %r93, 0, %p1297;
	or.b32  	%r3997, %r3996, 2146435072;
	setp.lt.s32	%p2734, %r92, 0;
	selp.b32	%r3998, %r3997, %r3996, %p2734;
	mov.u32 	%r3999, 0;
	mov.b64 	%fd9390, {%r3999, %r3998};
	bra.uni 	BB6_2550;

BB6_2547:
	setp.gt.s32	%p2731, %r93, -1;
	@%p2731 bra 	BB6_2550;

	cvt.rzi.f64.f64	%fd5929, %fd5340;
	setp.neu.f64	%p2732, %fd5929, 0d4000000000000000;
	selp.f64	%fd9390, 0dFFF8000000000000, %fd9390, %p2732;

BB6_2550:
	@%p1304 bra 	BB6_2551;

	setp.gtu.f64	%p2736, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9391, %fd15;
	@%p2736 bra 	BB6_2560;

	and.b32  	%r4000, %r92, 2147483647;
	setp.ne.s32	%p2737, %r4000, 2146435072;
	@%p2737 bra 	BB6_2555;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4001, %temp}, %fd5340;
	}
	setp.eq.s32	%p2738, %r4001, 0;
	@%p2738 bra 	BB6_2559;
	bra.uni 	BB6_2555;

BB6_2559:
	setp.eq.f64	%p2741, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2742, %fd841, 0d3FF0000000000000;
	selp.b32	%r4010, 2146435072, 0, %p2742;
	xor.b32  	%r4011, %r4010, 2146435072;
	setp.lt.s32	%p2743, %r92, 0;
	selp.b32	%r4012, %r4011, %r4010, %p2743;
	selp.b32	%r4013, 1072693248, %r4012, %p2741;
	mov.u32 	%r4014, 0;
	mov.b64 	%fd9391, {%r4014, %r4013};
	bra.uni 	BB6_2560;

BB6_2551:
	mov.f64 	%fd9391, %fd9390;

BB6_2560:
	selp.f64	%fd1776, 0d3FF0000000000000, %fd9391, %p1313;
	mov.f64 	%fd9393, %fd9603;
	@!%p62 bra 	BB6_2562;
	bra.uni 	BB6_2561;

BB6_2561:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4015}, %fd9603;
	}
	xor.b32  	%r4016, %r4015, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4017, %temp}, %fd9603;
	}
	mov.b64 	%fd9393, {%r4017, %r4016};

BB6_2562:
	@%p1316 bra 	BB6_2565;
	bra.uni 	BB6_2563;

BB6_2565:
	selp.b32	%r4018, %r95, 0, %p1297;
	or.b32  	%r4019, %r4018, 2146435072;
	setp.lt.s32	%p2749, %r92, 0;
	selp.b32	%r4020, %r4019, %r4018, %p2749;
	mov.u32 	%r4021, 0;
	mov.b64 	%fd9393, {%r4021, %r4020};
	bra.uni 	BB6_2566;

BB6_2563:
	setp.gt.s32	%p2746, %r95, -1;
	@%p2746 bra 	BB6_2566;

	cvt.rzi.f64.f64	%fd5932, %fd5340;
	setp.neu.f64	%p2747, %fd5932, 0d4000000000000000;
	selp.f64	%fd9393, 0dFFF8000000000000, %fd9393, %p2747;

BB6_2566:
	@%p1321 bra 	BB6_2567;

	setp.gtu.f64	%p2751, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9394, %fd16;
	@%p2751 bra 	BB6_2576;

	and.b32  	%r4022, %r92, 2147483647;
	setp.ne.s32	%p2752, %r4022, 2146435072;
	@%p2752 bra 	BB6_2571;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4023, %temp}, %fd5340;
	}
	setp.eq.s32	%p2753, %r4023, 0;
	@%p2753 bra 	BB6_2575;
	bra.uni 	BB6_2571;

BB6_2575:
	setp.eq.f64	%p2756, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2757, %fd852, 0d3FF0000000000000;
	selp.b32	%r4032, 2146435072, 0, %p2757;
	xor.b32  	%r4033, %r4032, 2146435072;
	setp.lt.s32	%p2758, %r92, 0;
	selp.b32	%r4034, %r4033, %r4032, %p2758;
	selp.b32	%r4035, 1072693248, %r4034, %p2756;
	mov.u32 	%r4036, 0;
	mov.b64 	%fd9394, {%r4036, %r4035};
	bra.uni 	BB6_2576;

BB6_2567:
	mov.f64 	%fd9394, %fd9393;

BB6_2576:
	selp.f64	%fd5934, 0d3FF0000000000000, %fd9394, %p1330;
	div.rn.f64 	%fd5935, %fd9097, %fd5934;
	div.rn.f64 	%fd5936, %fd9096, %fd1776;
	sub.f64 	%fd1785, %fd5936, %fd5935;
	mov.f64 	%fd9396, %fd9600;
	@!%p61 bra 	BB6_2578;
	bra.uni 	BB6_2577;

BB6_2577:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4037}, %fd9600;
	}
	xor.b32  	%r4038, %r4037, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4039, %temp}, %fd9600;
	}
	mov.b64 	%fd9396, {%r4039, %r4038};

BB6_2578:
	@%p1299 bra 	BB6_2581;
	bra.uni 	BB6_2579;

BB6_2581:
	selp.b32	%r4040, %r93, 0, %p1297;
	or.b32  	%r4041, %r4040, 2146435072;
	setp.lt.s32	%p2764, %r92, 0;
	selp.b32	%r4042, %r4041, %r4040, %p2764;
	mov.u32 	%r4043, 0;
	mov.b64 	%fd9396, {%r4043, %r4042};
	bra.uni 	BB6_2582;

BB6_2579:
	setp.gt.s32	%p2761, %r93, -1;
	@%p2761 bra 	BB6_2582;

	cvt.rzi.f64.f64	%fd5938, %fd5340;
	setp.neu.f64	%p2762, %fd5938, 0d4000000000000000;
	selp.f64	%fd9396, 0dFFF8000000000000, %fd9396, %p2762;

BB6_2582:
	@%p1304 bra 	BB6_2583;

	setp.gtu.f64	%p2766, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9397, %fd15;
	@%p2766 bra 	BB6_2592;

	and.b32  	%r4044, %r92, 2147483647;
	setp.ne.s32	%p2767, %r4044, 2146435072;
	@%p2767 bra 	BB6_2587;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4045, %temp}, %fd5340;
	}
	setp.eq.s32	%p2768, %r4045, 0;
	@%p2768 bra 	BB6_2591;
	bra.uni 	BB6_2587;

BB6_2591:
	setp.eq.f64	%p2771, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2772, %fd841, 0d3FF0000000000000;
	selp.b32	%r4054, 2146435072, 0, %p2772;
	xor.b32  	%r4055, %r4054, 2146435072;
	setp.lt.s32	%p2773, %r92, 0;
	selp.b32	%r4056, %r4055, %r4054, %p2773;
	selp.b32	%r4057, 1072693248, %r4056, %p2771;
	mov.u32 	%r4058, 0;
	mov.b64 	%fd9397, {%r4058, %r4057};
	bra.uni 	BB6_2592;

BB6_2583:
	mov.f64 	%fd9397, %fd9396;

BB6_2592:
	selp.f64	%fd1794, 0d3FF0000000000000, %fd9397, %p1313;
	mov.f64 	%fd9399, %fd9603;
	@!%p62 bra 	BB6_2594;
	bra.uni 	BB6_2593;

BB6_2593:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4059}, %fd9603;
	}
	xor.b32  	%r4060, %r4059, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4061, %temp}, %fd9603;
	}
	mov.b64 	%fd9399, {%r4061, %r4060};

BB6_2594:
	@%p1316 bra 	BB6_2597;
	bra.uni 	BB6_2595;

BB6_2597:
	selp.b32	%r4062, %r95, 0, %p1297;
	or.b32  	%r4063, %r4062, 2146435072;
	setp.lt.s32	%p2779, %r92, 0;
	selp.b32	%r4064, %r4063, %r4062, %p2779;
	mov.u32 	%r4065, 0;
	mov.b64 	%fd9399, {%r4065, %r4064};
	bra.uni 	BB6_2598;

BB6_2595:
	setp.gt.s32	%p2776, %r95, -1;
	@%p2776 bra 	BB6_2598;

	cvt.rzi.f64.f64	%fd5941, %fd5340;
	setp.neu.f64	%p2777, %fd5941, 0d4000000000000000;
	selp.f64	%fd9399, 0dFFF8000000000000, %fd9399, %p2777;

BB6_2598:
	@%p1321 bra 	BB6_2599;

	setp.gtu.f64	%p2781, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9400, %fd16;
	@%p2781 bra 	BB6_2608;

	and.b32  	%r4066, %r92, 2147483647;
	setp.ne.s32	%p2782, %r4066, 2146435072;
	@%p2782 bra 	BB6_2603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4067, %temp}, %fd5340;
	}
	setp.eq.s32	%p2783, %r4067, 0;
	@%p2783 bra 	BB6_2607;
	bra.uni 	BB6_2603;

BB6_2607:
	setp.eq.f64	%p2786, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2787, %fd852, 0d3FF0000000000000;
	selp.b32	%r4076, 2146435072, 0, %p2787;
	xor.b32  	%r4077, %r4076, 2146435072;
	setp.lt.s32	%p2788, %r92, 0;
	selp.b32	%r4078, %r4077, %r4076, %p2788;
	selp.b32	%r4079, 1072693248, %r4078, %p2786;
	mov.u32 	%r4080, 0;
	mov.b64 	%fd9400, {%r4080, %r4079};
	bra.uni 	BB6_2608;

BB6_2599:
	mov.f64 	%fd9400, %fd9399;

BB6_2608:
	selp.f64	%fd5943, 0d3FF0000000000000, %fd9400, %p1330;
	div.rn.f64 	%fd5944, %fd9097, %fd5943;
	div.rn.f64 	%fd5945, %fd9096, %fd1794;
	sub.f64 	%fd5946, %fd5945, %fd5944;
	mul.f64 	%fd5947, %fd1235, %fd5946;
	mul.f64 	%fd5948, %fd1767, %fd1785;
	sub.f64 	%fd5949, %fd5948, %fd5947;
	mul.f64 	%fd1803, %fd1000, %fd1589;
	add.f64 	%fd1804, %fd1803, %fd5949;
	mov.f64 	%fd9402, %fd9600;
	@!%p61 bra 	BB6_2610;
	bra.uni 	BB6_2609;

BB6_2609:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4081}, %fd9600;
	}
	xor.b32  	%r4082, %r4081, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4083, %temp}, %fd9600;
	}
	mov.b64 	%fd9402, {%r4083, %r4082};

BB6_2610:
	@%p1299 bra 	BB6_2613;
	bra.uni 	BB6_2611;

BB6_2613:
	selp.b32	%r4084, %r93, 0, %p1297;
	or.b32  	%r4085, %r4084, 2146435072;
	setp.lt.s32	%p2794, %r92, 0;
	selp.b32	%r4086, %r4085, %r4084, %p2794;
	mov.u32 	%r4087, 0;
	mov.b64 	%fd9402, {%r4087, %r4086};
	bra.uni 	BB6_2614;

BB6_2611:
	setp.gt.s32	%p2791, %r93, -1;
	@%p2791 bra 	BB6_2614;

	cvt.rzi.f64.f64	%fd5951, %fd5340;
	setp.neu.f64	%p2792, %fd5951, 0d4000000000000000;
	selp.f64	%fd9402, 0dFFF8000000000000, %fd9402, %p2792;

BB6_2614:
	@%p1304 bra 	BB6_2615;

	setp.gtu.f64	%p2796, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9403, %fd15;
	@%p2796 bra 	BB6_2624;

	and.b32  	%r4088, %r92, 2147483647;
	setp.ne.s32	%p2797, %r4088, 2146435072;
	@%p2797 bra 	BB6_2619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4089, %temp}, %fd5340;
	}
	setp.eq.s32	%p2798, %r4089, 0;
	@%p2798 bra 	BB6_2623;
	bra.uni 	BB6_2619;

BB6_2623:
	setp.eq.f64	%p2801, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2802, %fd841, 0d3FF0000000000000;
	selp.b32	%r4098, 2146435072, 0, %p2802;
	xor.b32  	%r4099, %r4098, 2146435072;
	setp.lt.s32	%p2803, %r92, 0;
	selp.b32	%r4100, %r4099, %r4098, %p2803;
	selp.b32	%r4101, 1072693248, %r4100, %p2801;
	mov.u32 	%r4102, 0;
	mov.b64 	%fd9403, {%r4102, %r4101};
	bra.uni 	BB6_2624;

BB6_2615:
	mov.f64 	%fd9403, %fd9402;

BB6_2624:
	selp.f64	%fd1813, 0d3FF0000000000000, %fd9403, %p1313;
	mov.f64 	%fd9405, %fd9603;
	@!%p62 bra 	BB6_2626;
	bra.uni 	BB6_2625;

BB6_2625:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4103}, %fd9603;
	}
	xor.b32  	%r4104, %r4103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4105, %temp}, %fd9603;
	}
	mov.b64 	%fd9405, {%r4105, %r4104};

BB6_2626:
	@%p1316 bra 	BB6_2629;
	bra.uni 	BB6_2627;

BB6_2629:
	selp.b32	%r4106, %r95, 0, %p1297;
	or.b32  	%r4107, %r4106, 2146435072;
	setp.lt.s32	%p2809, %r92, 0;
	selp.b32	%r4108, %r4107, %r4106, %p2809;
	mov.u32 	%r4109, 0;
	mov.b64 	%fd9405, {%r4109, %r4108};
	bra.uni 	BB6_2630;

BB6_2627:
	setp.gt.s32	%p2806, %r95, -1;
	@%p2806 bra 	BB6_2630;

	cvt.rzi.f64.f64	%fd5954, %fd5340;
	setp.neu.f64	%p2807, %fd5954, 0d4000000000000000;
	selp.f64	%fd9405, 0dFFF8000000000000, %fd9405, %p2807;

BB6_2630:
	@%p1321 bra 	BB6_2631;

	setp.gtu.f64	%p2811, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9406, %fd16;
	@%p2811 bra 	BB6_2640;

	and.b32  	%r4110, %r92, 2147483647;
	setp.ne.s32	%p2812, %r4110, 2146435072;
	@%p2812 bra 	BB6_2635;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4111, %temp}, %fd5340;
	}
	setp.eq.s32	%p2813, %r4111, 0;
	@%p2813 bra 	BB6_2639;
	bra.uni 	BB6_2635;

BB6_2639:
	setp.eq.f64	%p2816, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2817, %fd852, 0d3FF0000000000000;
	selp.b32	%r4120, 2146435072, 0, %p2817;
	xor.b32  	%r4121, %r4120, 2146435072;
	setp.lt.s32	%p2818, %r92, 0;
	selp.b32	%r4122, %r4121, %r4120, %p2818;
	selp.b32	%r4123, 1072693248, %r4122, %p2816;
	mov.u32 	%r4124, 0;
	mov.b64 	%fd9406, {%r4124, %r4123};
	bra.uni 	BB6_2640;

BB6_2631:
	mov.f64 	%fd9406, %fd9405;

BB6_2640:
	mul.f64 	%fd8475, %fd63, %fd8443;
	mul.f64 	%fd8474, %fd63, %fd8475;
	selp.f64	%fd5956, 0d3FF0000000000000, %fd9406, %p1330;
	div.rn.f64 	%fd5957, %fd1014, %fd5956;
	div.rn.f64 	%fd5958, %fd1004, %fd1813;
	sub.f64 	%fd5959, %fd5958, %fd5957;
	fma.rn.f64 	%fd5960, %fd1592, %fd5959, %fd1804;
	div.rn.f64 	%fd1822, %fd8474, %fd925;
	sub.f64 	%fd5961, %fd1822, %fd1273;
	fma.rn.f64 	%fd5962, %fd9098, %fd5961, %fd5960;
	fma.rn.f64 	%fd1823, %fd51, %fd5962, %fd1766;
	st.global.f64 	[%rd11+8], %fd1823;
	mov.f64 	%fd9408, %fd9600;
	@!%p61 bra 	BB6_2642;
	bra.uni 	BB6_2641;

BB6_2641:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4125}, %fd9600;
	}
	xor.b32  	%r4126, %r4125, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4127, %temp}, %fd9600;
	}
	mov.b64 	%fd9408, {%r4127, %r4126};

BB6_2642:
	@%p1299 bra 	BB6_2645;
	bra.uni 	BB6_2643;

BB6_2645:
	selp.b32	%r4128, %r93, 0, %p1297;
	or.b32  	%r4129, %r4128, 2146435072;
	setp.lt.s32	%p2824, %r92, 0;
	selp.b32	%r4130, %r4129, %r4128, %p2824;
	mov.u32 	%r4131, 0;
	mov.b64 	%fd9408, {%r4131, %r4130};
	bra.uni 	BB6_2646;

BB6_2643:
	setp.gt.s32	%p2821, %r93, -1;
	@%p2821 bra 	BB6_2646;

	cvt.rzi.f64.f64	%fd5964, %fd5340;
	setp.neu.f64	%p2822, %fd5964, 0d4000000000000000;
	selp.f64	%fd9408, 0dFFF8000000000000, %fd9408, %p2822;

BB6_2646:
	@%p1304 bra 	BB6_2647;

	setp.gtu.f64	%p2826, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9409, %fd15;
	@%p2826 bra 	BB6_2656;

	and.b32  	%r4132, %r92, 2147483647;
	setp.ne.s32	%p2827, %r4132, 2146435072;
	@%p2827 bra 	BB6_2651;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4133, %temp}, %fd5340;
	}
	setp.eq.s32	%p2828, %r4133, 0;
	@%p2828 bra 	BB6_2655;
	bra.uni 	BB6_2651;

BB6_2655:
	setp.eq.f64	%p2831, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2832, %fd841, 0d3FF0000000000000;
	selp.b32	%r4142, 2146435072, 0, %p2832;
	xor.b32  	%r4143, %r4142, 2146435072;
	setp.lt.s32	%p2833, %r92, 0;
	selp.b32	%r4144, %r4143, %r4142, %p2833;
	selp.b32	%r4145, 1072693248, %r4144, %p2831;
	mov.u32 	%r4146, 0;
	mov.b64 	%fd9409, {%r4146, %r4145};
	bra.uni 	BB6_2656;

BB6_2647:
	mov.f64 	%fd9409, %fd9408;

BB6_2656:
	selp.f64	%fd1832, 0d3FF0000000000000, %fd9409, %p1313;
	mov.f64 	%fd9411, %fd9603;
	@!%p62 bra 	BB6_2658;
	bra.uni 	BB6_2657;

BB6_2657:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4147}, %fd9603;
	}
	xor.b32  	%r4148, %r4147, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4149, %temp}, %fd9603;
	}
	mov.b64 	%fd9411, {%r4149, %r4148};

BB6_2658:
	@%p1316 bra 	BB6_2661;
	bra.uni 	BB6_2659;

BB6_2661:
	selp.b32	%r4150, %r95, 0, %p1297;
	or.b32  	%r4151, %r4150, 2146435072;
	setp.lt.s32	%p2839, %r92, 0;
	selp.b32	%r4152, %r4151, %r4150, %p2839;
	mov.u32 	%r4153, 0;
	mov.b64 	%fd9411, {%r4153, %r4152};
	bra.uni 	BB6_2662;

BB6_2659:
	setp.gt.s32	%p2836, %r95, -1;
	@%p2836 bra 	BB6_2662;

	cvt.rzi.f64.f64	%fd5967, %fd5340;
	setp.neu.f64	%p2837, %fd5967, 0d4000000000000000;
	selp.f64	%fd9411, 0dFFF8000000000000, %fd9411, %p2837;

BB6_2662:
	@%p1321 bra 	BB6_2663;

	setp.gtu.f64	%p2841, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9412, %fd16;
	@%p2841 bra 	BB6_2672;

	and.b32  	%r4154, %r92, 2147483647;
	setp.ne.s32	%p2842, %r4154, 2146435072;
	@%p2842 bra 	BB6_2667;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4155, %temp}, %fd5340;
	}
	setp.eq.s32	%p2843, %r4155, 0;
	@%p2843 bra 	BB6_2671;
	bra.uni 	BB6_2667;

BB6_2671:
	setp.eq.f64	%p2846, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2847, %fd852, 0d3FF0000000000000;
	selp.b32	%r4164, 2146435072, 0, %p2847;
	xor.b32  	%r4165, %r4164, 2146435072;
	setp.lt.s32	%p2848, %r92, 0;
	selp.b32	%r4166, %r4165, %r4164, %p2848;
	selp.b32	%r4167, 1072693248, %r4166, %p2846;
	mov.u32 	%r4168, 0;
	mov.b64 	%fd9412, {%r4168, %r4167};
	bra.uni 	BB6_2672;

BB6_2663:
	mov.f64 	%fd9412, %fd9411;

BB6_2672:
	mul.f64 	%fd8772, %fd1065, %fd999;
	selp.f64	%fd5969, 0d3FF0000000000000, %fd9412, %p1330;
	div.rn.f64 	%fd5970, %fd9097, %fd5969;
	div.rn.f64 	%fd5971, %fd9096, %fd1832;
	sub.f64 	%fd5972, %fd5971, %fd5970;
	fma.rn.f64 	%fd1841, %fd1276, %fd5972, %fd8772;
	mov.f64 	%fd9414, %fd9600;
	@!%p61 bra 	BB6_2674;
	bra.uni 	BB6_2673;

BB6_2673:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4169}, %fd9600;
	}
	xor.b32  	%r4170, %r4169, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4171, %temp}, %fd9600;
	}
	mov.b64 	%fd9414, {%r4171, %r4170};

BB6_2674:
	@%p1299 bra 	BB6_2677;
	bra.uni 	BB6_2675;

BB6_2677:
	selp.b32	%r4172, %r93, 0, %p1297;
	or.b32  	%r4173, %r4172, 2146435072;
	setp.lt.s32	%p2854, %r92, 0;
	selp.b32	%r4174, %r4173, %r4172, %p2854;
	mov.u32 	%r4175, 0;
	mov.b64 	%fd9414, {%r4175, %r4174};
	bra.uni 	BB6_2678;

BB6_2675:
	setp.gt.s32	%p2851, %r93, -1;
	@%p2851 bra 	BB6_2678;

	cvt.rzi.f64.f64	%fd5974, %fd5340;
	setp.neu.f64	%p2852, %fd5974, 0d4000000000000000;
	selp.f64	%fd9414, 0dFFF8000000000000, %fd9414, %p2852;

BB6_2678:
	@%p1304 bra 	BB6_2679;

	setp.gtu.f64	%p2856, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9415, %fd15;
	@%p2856 bra 	BB6_2688;

	and.b32  	%r4176, %r92, 2147483647;
	setp.ne.s32	%p2857, %r4176, 2146435072;
	@%p2857 bra 	BB6_2683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4177, %temp}, %fd5340;
	}
	setp.eq.s32	%p2858, %r4177, 0;
	@%p2858 bra 	BB6_2687;
	bra.uni 	BB6_2683;

BB6_2687:
	setp.eq.f64	%p2861, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2862, %fd841, 0d3FF0000000000000;
	selp.b32	%r4186, 2146435072, 0, %p2862;
	xor.b32  	%r4187, %r4186, 2146435072;
	setp.lt.s32	%p2863, %r92, 0;
	selp.b32	%r4188, %r4187, %r4186, %p2863;
	selp.b32	%r4189, 1072693248, %r4188, %p2861;
	mov.u32 	%r4190, 0;
	mov.b64 	%fd9415, {%r4190, %r4189};
	bra.uni 	BB6_2688;

BB6_2679:
	mov.f64 	%fd9415, %fd9414;

BB6_2688:
	selp.f64	%fd1850, 0d3FF0000000000000, %fd9415, %p1313;
	mov.f64 	%fd9417, %fd9603;
	@!%p62 bra 	BB6_2690;
	bra.uni 	BB6_2689;

BB6_2689:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4191}, %fd9603;
	}
	xor.b32  	%r4192, %r4191, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4193, %temp}, %fd9603;
	}
	mov.b64 	%fd9417, {%r4193, %r4192};

BB6_2690:
	@%p1316 bra 	BB6_2693;
	bra.uni 	BB6_2691;

BB6_2693:
	selp.b32	%r4194, %r95, 0, %p1297;
	or.b32  	%r4195, %r4194, 2146435072;
	setp.lt.s32	%p2869, %r92, 0;
	selp.b32	%r4196, %r4195, %r4194, %p2869;
	mov.u32 	%r4197, 0;
	mov.b64 	%fd9417, {%r4197, %r4196};
	bra.uni 	BB6_2694;

BB6_2691:
	setp.gt.s32	%p2866, %r95, -1;
	@%p2866 bra 	BB6_2694;

	cvt.rzi.f64.f64	%fd5977, %fd5340;
	setp.neu.f64	%p2867, %fd5977, 0d4000000000000000;
	selp.f64	%fd9417, 0dFFF8000000000000, %fd9417, %p2867;

BB6_2694:
	@%p1321 bra 	BB6_2695;

	setp.gtu.f64	%p2871, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9418, %fd16;
	@%p2871 bra 	BB6_2704;

	and.b32  	%r4198, %r92, 2147483647;
	setp.ne.s32	%p2872, %r4198, 2146435072;
	@%p2872 bra 	BB6_2699;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4199, %temp}, %fd5340;
	}
	setp.eq.s32	%p2873, %r4199, 0;
	@%p2873 bra 	BB6_2703;
	bra.uni 	BB6_2699;

BB6_2703:
	setp.eq.f64	%p2876, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2877, %fd852, 0d3FF0000000000000;
	selp.b32	%r4208, 2146435072, 0, %p2877;
	xor.b32  	%r4209, %r4208, 2146435072;
	setp.lt.s32	%p2878, %r92, 0;
	selp.b32	%r4210, %r4209, %r4208, %p2878;
	selp.b32	%r4211, 1072693248, %r4210, %p2876;
	mov.u32 	%r4212, 0;
	mov.b64 	%fd9418, {%r4212, %r4211};
	bra.uni 	BB6_2704;

BB6_2695:
	mov.f64 	%fd9418, %fd9417;

BB6_2704:
	selp.f64	%fd5979, 0d3FF0000000000000, %fd9418, %p1330;
	div.rn.f64 	%fd5980, %fd1079, %fd5979;
	div.rn.f64 	%fd5981, %fd1069, %fd1850;
	sub.f64 	%fd5982, %fd5981, %fd5980;
	fma.rn.f64 	%fd5983, %fd1003, %fd5982, %fd1841;
	add.f64 	%fd5984, %fd1313, %fd5983;
	fma.rn.f64 	%fd1859, %fd50, %fd5984, %fd1823;
	st.global.f64 	[%rd11+8], %fd1859;
	mov.f64 	%fd9420, %fd9600;
	@!%p61 bra 	BB6_2706;
	bra.uni 	BB6_2705;

BB6_2705:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4213}, %fd9600;
	}
	xor.b32  	%r4214, %r4213, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4215, %temp}, %fd9600;
	}
	mov.b64 	%fd9420, {%r4215, %r4214};

BB6_2706:
	@%p1299 bra 	BB6_2709;
	bra.uni 	BB6_2707;

BB6_2709:
	selp.b32	%r4216, %r93, 0, %p1297;
	or.b32  	%r4217, %r4216, 2146435072;
	setp.lt.s32	%p2884, %r92, 0;
	selp.b32	%r4218, %r4217, %r4216, %p2884;
	mov.u32 	%r4219, 0;
	mov.b64 	%fd9420, {%r4219, %r4218};
	bra.uni 	BB6_2710;

BB6_2707:
	setp.gt.s32	%p2881, %r93, -1;
	@%p2881 bra 	BB6_2710;

	cvt.rzi.f64.f64	%fd5986, %fd5340;
	setp.neu.f64	%p2882, %fd5986, 0d4000000000000000;
	selp.f64	%fd9420, 0dFFF8000000000000, %fd9420, %p2882;

BB6_2710:
	@%p1304 bra 	BB6_2711;

	setp.gtu.f64	%p2886, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9421, %fd15;
	@%p2886 bra 	BB6_2720;

	and.b32  	%r4220, %r92, 2147483647;
	setp.ne.s32	%p2887, %r4220, 2146435072;
	@%p2887 bra 	BB6_2715;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4221, %temp}, %fd5340;
	}
	setp.eq.s32	%p2888, %r4221, 0;
	@%p2888 bra 	BB6_2719;
	bra.uni 	BB6_2715;

BB6_2719:
	setp.eq.f64	%p2891, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2892, %fd841, 0d3FF0000000000000;
	selp.b32	%r4230, 2146435072, 0, %p2892;
	xor.b32  	%r4231, %r4230, 2146435072;
	setp.lt.s32	%p2893, %r92, 0;
	selp.b32	%r4232, %r4231, %r4230, %p2893;
	selp.b32	%r4233, 1072693248, %r4232, %p2891;
	mov.u32 	%r4234, 0;
	mov.b64 	%fd9421, {%r4234, %r4233};
	bra.uni 	BB6_2720;

BB6_2711:
	mov.f64 	%fd9421, %fd9420;

BB6_2720:
	selp.f64	%fd1868, 0d3FF0000000000000, %fd9421, %p1313;
	mov.f64 	%fd9423, %fd9603;
	@!%p62 bra 	BB6_2722;
	bra.uni 	BB6_2721;

BB6_2721:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4235}, %fd9603;
	}
	xor.b32  	%r4236, %r4235, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4237, %temp}, %fd9603;
	}
	mov.b64 	%fd9423, {%r4237, %r4236};

BB6_2722:
	@%p1316 bra 	BB6_2725;
	bra.uni 	BB6_2723;

BB6_2725:
	selp.b32	%r4238, %r95, 0, %p1297;
	or.b32  	%r4239, %r4238, 2146435072;
	setp.lt.s32	%p2899, %r92, 0;
	selp.b32	%r4240, %r4239, %r4238, %p2899;
	mov.u32 	%r4241, 0;
	mov.b64 	%fd9423, {%r4241, %r4240};
	bra.uni 	BB6_2726;

BB6_2723:
	setp.gt.s32	%p2896, %r95, -1;
	@%p2896 bra 	BB6_2726;

	cvt.rzi.f64.f64	%fd5989, %fd5340;
	setp.neu.f64	%p2897, %fd5989, 0d4000000000000000;
	selp.f64	%fd9423, 0dFFF8000000000000, %fd9423, %p2897;

BB6_2726:
	@%p1321 bra 	BB6_2727;

	setp.gtu.f64	%p2901, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9424, %fd16;
	@%p2901 bra 	BB6_2736;

	and.b32  	%r4242, %r92, 2147483647;
	setp.ne.s32	%p2902, %r4242, 2146435072;
	@%p2902 bra 	BB6_2731;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4243, %temp}, %fd5340;
	}
	setp.eq.s32	%p2903, %r4243, 0;
	@%p2903 bra 	BB6_2735;
	bra.uni 	BB6_2731;

BB6_2735:
	setp.eq.f64	%p2906, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2907, %fd852, 0d3FF0000000000000;
	selp.b32	%r4252, 2146435072, 0, %p2907;
	xor.b32  	%r4253, %r4252, 2146435072;
	setp.lt.s32	%p2908, %r92, 0;
	selp.b32	%r4254, %r4253, %r4252, %p2908;
	selp.b32	%r4255, 1072693248, %r4254, %p2906;
	mov.u32 	%r4256, 0;
	mov.b64 	%fd9424, {%r4256, %r4255};
	bra.uni 	BB6_2736;

BB6_2727:
	mov.f64 	%fd9424, %fd9423;

BB6_2736:
	selp.f64	%fd5991, 0d3FF0000000000000, %fd9424, %p1330;
	div.rn.f64 	%fd5992, %fd9097, %fd5991;
	div.rn.f64 	%fd5993, %fd9096, %fd1868;
	sub.f64 	%fd5994, %fd5993, %fd5992;
	mul.f64 	%fd1877, %fd1767, %fd5994;
	mov.f64 	%fd9426, %fd9600;
	@!%p61 bra 	BB6_2738;
	bra.uni 	BB6_2737;

BB6_2737:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4257}, %fd9600;
	}
	xor.b32  	%r4258, %r4257, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4259, %temp}, %fd9600;
	}
	mov.b64 	%fd9426, {%r4259, %r4258};

BB6_2738:
	@%p1299 bra 	BB6_2741;
	bra.uni 	BB6_2739;

BB6_2741:
	selp.b32	%r4260, %r93, 0, %p1297;
	or.b32  	%r4261, %r4260, 2146435072;
	setp.lt.s32	%p2914, %r92, 0;
	selp.b32	%r4262, %r4261, %r4260, %p2914;
	mov.u32 	%r4263, 0;
	mov.b64 	%fd9426, {%r4263, %r4262};
	bra.uni 	BB6_2742;

BB6_2739:
	setp.gt.s32	%p2911, %r93, -1;
	@%p2911 bra 	BB6_2742;

	cvt.rzi.f64.f64	%fd5996, %fd5340;
	setp.neu.f64	%p2912, %fd5996, 0d4000000000000000;
	selp.f64	%fd9426, 0dFFF8000000000000, %fd9426, %p2912;

BB6_2742:
	@%p1304 bra 	BB6_2743;

	setp.gtu.f64	%p2916, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9427, %fd15;
	@%p2916 bra 	BB6_2752;

	and.b32  	%r4264, %r92, 2147483647;
	setp.ne.s32	%p2917, %r4264, 2146435072;
	@%p2917 bra 	BB6_2747;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4265, %temp}, %fd5340;
	}
	setp.eq.s32	%p2918, %r4265, 0;
	@%p2918 bra 	BB6_2751;
	bra.uni 	BB6_2747;

BB6_2751:
	setp.eq.f64	%p2921, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2922, %fd841, 0d3FF0000000000000;
	selp.b32	%r4274, 2146435072, 0, %p2922;
	xor.b32  	%r4275, %r4274, 2146435072;
	setp.lt.s32	%p2923, %r92, 0;
	selp.b32	%r4276, %r4275, %r4274, %p2923;
	selp.b32	%r4277, 1072693248, %r4276, %p2921;
	mov.u32 	%r4278, 0;
	mov.b64 	%fd9427, {%r4278, %r4277};
	bra.uni 	BB6_2752;

BB6_2743:
	mov.f64 	%fd9427, %fd9426;

BB6_2752:
	selp.f64	%fd1886, 0d3FF0000000000000, %fd9427, %p1313;
	mov.f64 	%fd9429, %fd9603;
	@!%p62 bra 	BB6_2754;
	bra.uni 	BB6_2753;

BB6_2753:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4279}, %fd9603;
	}
	xor.b32  	%r4280, %r4279, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4281, %temp}, %fd9603;
	}
	mov.b64 	%fd9429, {%r4281, %r4280};

BB6_2754:
	@%p1316 bra 	BB6_2757;
	bra.uni 	BB6_2755;

BB6_2757:
	selp.b32	%r4282, %r95, 0, %p1297;
	or.b32  	%r4283, %r4282, 2146435072;
	setp.lt.s32	%p2929, %r92, 0;
	selp.b32	%r4284, %r4283, %r4282, %p2929;
	mov.u32 	%r4285, 0;
	mov.b64 	%fd9429, {%r4285, %r4284};
	bra.uni 	BB6_2758;

BB6_2755:
	setp.gt.s32	%p2926, %r95, -1;
	@%p2926 bra 	BB6_2758;

	cvt.rzi.f64.f64	%fd5999, %fd5340;
	setp.neu.f64	%p2927, %fd5999, 0d4000000000000000;
	selp.f64	%fd9429, 0dFFF8000000000000, %fd9429, %p2927;

BB6_2758:
	@%p1321 bra 	BB6_2759;

	setp.gtu.f64	%p2931, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9430, %fd16;
	@%p2931 bra 	BB6_2768;

	and.b32  	%r4286, %r92, 2147483647;
	setp.ne.s32	%p2932, %r4286, 2146435072;
	@%p2932 bra 	BB6_2763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4287, %temp}, %fd5340;
	}
	setp.eq.s32	%p2933, %r4287, 0;
	@%p2933 bra 	BB6_2767;
	bra.uni 	BB6_2763;

BB6_2767:
	setp.eq.f64	%p2936, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2937, %fd852, 0d3FF0000000000000;
	selp.b32	%r4296, 2146435072, 0, %p2937;
	xor.b32  	%r4297, %r4296, 2146435072;
	setp.lt.s32	%p2938, %r92, 0;
	selp.b32	%r4298, %r4297, %r4296, %p2938;
	selp.b32	%r4299, 1072693248, %r4298, %p2936;
	mov.u32 	%r4300, 0;
	mov.b64 	%fd9430, {%r4300, %r4299};
	bra.uni 	BB6_2768;

BB6_2759:
	mov.f64 	%fd9430, %fd9429;

BB6_2768:
	selp.f64	%fd6001, 0d3FF0000000000000, %fd9430, %p1330;
	div.rn.f64 	%fd6002, %fd1079, %fd6001;
	div.rn.f64 	%fd6003, %fd1069, %fd1886;
	sub.f64 	%fd6004, %fd6003, %fd6002;
	fma.rn.f64 	%fd6005, %fd1506, %fd6004, %fd1877;
	fma.rn.f64 	%fd6006, %fd9098, %fd1822, %fd6005;
	fma.rn.f64 	%fd1895, %fd1065, %fd1524, %fd6006;
	mov.f64 	%fd9432, %fd9600;
	@!%p61 bra 	BB6_2770;
	bra.uni 	BB6_2769;

BB6_2769:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4301}, %fd9600;
	}
	xor.b32  	%r4302, %r4301, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4303, %temp}, %fd9600;
	}
	mov.b64 	%fd9432, {%r4303, %r4302};

BB6_2770:
	@%p1299 bra 	BB6_2773;
	bra.uni 	BB6_2771;

BB6_2773:
	selp.b32	%r4304, %r93, 0, %p1297;
	or.b32  	%r4305, %r4304, 2146435072;
	setp.lt.s32	%p2944, %r92, 0;
	selp.b32	%r4306, %r4305, %r4304, %p2944;
	mov.u32 	%r4307, 0;
	mov.b64 	%fd9432, {%r4307, %r4306};
	bra.uni 	BB6_2774;

BB6_2771:
	setp.gt.s32	%p2941, %r93, -1;
	@%p2941 bra 	BB6_2774;

	cvt.rzi.f64.f64	%fd6008, %fd5340;
	setp.neu.f64	%p2942, %fd6008, 0d4000000000000000;
	selp.f64	%fd9432, 0dFFF8000000000000, %fd9432, %p2942;

BB6_2774:
	@%p1304 bra 	BB6_2775;

	setp.gtu.f64	%p2946, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9433, %fd15;
	@%p2946 bra 	BB6_2784;

	and.b32  	%r4308, %r92, 2147483647;
	setp.ne.s32	%p2947, %r4308, 2146435072;
	@%p2947 bra 	BB6_2779;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4309, %temp}, %fd5340;
	}
	setp.eq.s32	%p2948, %r4309, 0;
	@%p2948 bra 	BB6_2783;
	bra.uni 	BB6_2779;

BB6_2783:
	setp.eq.f64	%p2951, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2952, %fd841, 0d3FF0000000000000;
	selp.b32	%r4318, 2146435072, 0, %p2952;
	xor.b32  	%r4319, %r4318, 2146435072;
	setp.lt.s32	%p2953, %r92, 0;
	selp.b32	%r4320, %r4319, %r4318, %p2953;
	selp.b32	%r4321, 1072693248, %r4320, %p2951;
	mov.u32 	%r4322, 0;
	mov.b64 	%fd9433, {%r4322, %r4321};
	bra.uni 	BB6_2784;

BB6_2775:
	mov.f64 	%fd9433, %fd9432;

BB6_2784:
	selp.f64	%fd1904, 0d3FF0000000000000, %fd9433, %p1313;
	mov.f64 	%fd9435, %fd9603;
	@!%p62 bra 	BB6_2786;
	bra.uni 	BB6_2785;

BB6_2785:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4323}, %fd9603;
	}
	xor.b32  	%r4324, %r4323, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4325, %temp}, %fd9603;
	}
	mov.b64 	%fd9435, {%r4325, %r4324};

BB6_2786:
	@%p1316 bra 	BB6_2789;
	bra.uni 	BB6_2787;

BB6_2789:
	selp.b32	%r4326, %r95, 0, %p1297;
	or.b32  	%r4327, %r4326, 2146435072;
	setp.lt.s32	%p2959, %r92, 0;
	selp.b32	%r4328, %r4327, %r4326, %p2959;
	mov.u32 	%r4329, 0;
	mov.b64 	%fd9435, {%r4329, %r4328};
	bra.uni 	BB6_2790;

BB6_2787:
	setp.gt.s32	%p2956, %r95, -1;
	@%p2956 bra 	BB6_2790;

	cvt.rzi.f64.f64	%fd6011, %fd5340;
	setp.neu.f64	%p2957, %fd6011, 0d4000000000000000;
	selp.f64	%fd9435, 0dFFF8000000000000, %fd9435, %p2957;

BB6_2790:
	@%p1321 bra 	BB6_2791;

	setp.gtu.f64	%p2961, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9436, %fd16;
	@%p2961 bra 	BB6_2800;

	and.b32  	%r4330, %r92, 2147483647;
	setp.ne.s32	%p2962, %r4330, 2146435072;
	@%p2962 bra 	BB6_2795;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4331, %temp}, %fd5340;
	}
	setp.eq.s32	%p2963, %r4331, 0;
	@%p2963 bra 	BB6_2799;
	bra.uni 	BB6_2795;

BB6_2799:
	setp.eq.f64	%p2966, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2967, %fd852, 0d3FF0000000000000;
	selp.b32	%r4340, 2146435072, 0, %p2967;
	xor.b32  	%r4341, %r4340, 2146435072;
	setp.lt.s32	%p2968, %r92, 0;
	selp.b32	%r4342, %r4341, %r4340, %p2968;
	selp.b32	%r4343, 1072693248, %r4342, %p2966;
	mov.u32 	%r4344, 0;
	mov.b64 	%fd9436, {%r4344, %r4343};
	bra.uni 	BB6_2800;

BB6_2791:
	mov.f64 	%fd9436, %fd9435;

BB6_2800:
	selp.f64	%fd6013, 0d3FF0000000000000, %fd9436, %p1330;
	div.rn.f64 	%fd6014, %fd1079, %fd6013;
	div.rn.f64 	%fd6015, %fd1069, %fd1904;
	sub.f64 	%fd6016, %fd6015, %fd6014;
	mul.f64 	%fd6017, %fd929, %fd6016;
	sub.f64 	%fd1913, %fd1895, %fd6017;
	mov.f64 	%fd9438, %fd9603;
	@!%p62 bra 	BB6_2802;
	bra.uni 	BB6_2801;

BB6_2801:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4345}, %fd9603;
	}
	xor.b32  	%r4346, %r4345, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4347, %temp}, %fd9603;
	}
	mov.b64 	%fd9438, {%r4347, %r4346};

BB6_2802:
	@%p1316 bra 	BB6_2805;
	bra.uni 	BB6_2803;

BB6_2805:
	selp.b32	%r4348, %r95, 0, %p1297;
	or.b32  	%r4349, %r4348, 2146435072;
	setp.lt.s32	%p2974, %r92, 0;
	selp.b32	%r4350, %r4349, %r4348, %p2974;
	mov.u32 	%r4351, 0;
	mov.b64 	%fd9438, {%r4351, %r4350};
	bra.uni 	BB6_2806;

BB6_2803:
	setp.gt.s32	%p2971, %r95, -1;
	@%p2971 bra 	BB6_2806;

	cvt.rzi.f64.f64	%fd6019, %fd5340;
	setp.neu.f64	%p2972, %fd6019, 0d4000000000000000;
	selp.f64	%fd9438, 0dFFF8000000000000, %fd9438, %p2972;

BB6_2806:
	@%p1321 bra 	BB6_2807;

	setp.gtu.f64	%p2976, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9439, %fd16;
	@%p2976 bra 	BB6_2816;

	and.b32  	%r4352, %r92, 2147483647;
	setp.ne.s32	%p2977, %r4352, 2146435072;
	@%p2977 bra 	BB6_2811;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4353, %temp}, %fd5340;
	}
	setp.eq.s32	%p2978, %r4353, 0;
	@%p2978 bra 	BB6_2815;
	bra.uni 	BB6_2811;

BB6_2815:
	setp.eq.f64	%p2981, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2982, %fd852, 0d3FF0000000000000;
	selp.b32	%r4362, 2146435072, 0, %p2982;
	xor.b32  	%r4363, %r4362, 2146435072;
	setp.lt.s32	%p2983, %r92, 0;
	selp.b32	%r4364, %r4363, %r4362, %p2983;
	selp.b32	%r4365, 1072693248, %r4364, %p2981;
	mov.u32 	%r4366, 0;
	mov.b64 	%fd9439, {%r4366, %r4365};
	bra.uni 	BB6_2816;

BB6_2807:
	mov.f64 	%fd9439, %fd9438;

BB6_2816:
	mul.f64 	%fd8777, %fd9098, %fd1273;
	selp.f64	%fd6021, 0d3FF0000000000000, %fd9439, %p1330;
	mul.f64 	%fd6022, %fd873, %fd6021;
	div.rn.f64 	%fd6023, %fd52, %fd6022;
	sub.f64 	%fd6024, %fd1913, %fd8777;
	fma.rn.f64 	%fd6025, %fd9097, %fd6023, %fd6024;
	add.f64 	%fd6026, %fd1378, %fd6025;
	fma.rn.f64 	%fd6027, %fd51, %fd6026, %fd1859;
	st.global.f64 	[%rd11+8], %fd6027;
	mov.f64 	%fd9441, %fd9600;
	@!%p61 bra 	BB6_2818;
	bra.uni 	BB6_2817;

BB6_2817:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4367}, %fd9600;
	}
	xor.b32  	%r4368, %r4367, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4369, %temp}, %fd9600;
	}
	mov.b64 	%fd9441, {%r4369, %r4368};

BB6_2818:
	@%p1299 bra 	BB6_2821;
	bra.uni 	BB6_2819;

BB6_2821:
	selp.b32	%r4370, %r93, 0, %p1297;
	or.b32  	%r4371, %r4370, 2146435072;
	setp.lt.s32	%p2989, %r92, 0;
	selp.b32	%r4372, %r4371, %r4370, %p2989;
	mov.u32 	%r4373, 0;
	mov.b64 	%fd9441, {%r4373, %r4372};
	bra.uni 	BB6_2822;

BB6_2819:
	setp.gt.s32	%p2986, %r93, -1;
	@%p2986 bra 	BB6_2822;

	cvt.rzi.f64.f64	%fd6029, %fd5340;
	setp.neu.f64	%p2987, %fd6029, 0d4000000000000000;
	selp.f64	%fd9441, 0dFFF8000000000000, %fd9441, %p2987;

BB6_2822:
	@%p1304 bra 	BB6_2823;

	setp.gtu.f64	%p2991, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9442, %fd15;
	@%p2991 bra 	BB6_2832;

	and.b32  	%r4374, %r92, 2147483647;
	setp.ne.s32	%p2992, %r4374, 2146435072;
	@%p2992 bra 	BB6_2827;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4375, %temp}, %fd5340;
	}
	setp.eq.s32	%p2993, %r4375, 0;
	@%p2993 bra 	BB6_2831;
	bra.uni 	BB6_2827;

BB6_2831:
	setp.eq.f64	%p2996, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2997, %fd841, 0d3FF0000000000000;
	selp.b32	%r4384, 2146435072, 0, %p2997;
	xor.b32  	%r4385, %r4384, 2146435072;
	setp.lt.s32	%p2998, %r92, 0;
	selp.b32	%r4386, %r4385, %r4384, %p2998;
	selp.b32	%r4387, 1072693248, %r4386, %p2996;
	mov.u32 	%r4388, 0;
	mov.b64 	%fd9442, {%r4388, %r4387};
	bra.uni 	BB6_2832;

BB6_2823:
	mov.f64 	%fd9442, %fd9441;

BB6_2832:
	selp.f64	%fd1930, 0d3FF0000000000000, %fd9442, %p1313;
	mov.f64 	%fd9444, %fd9603;
	@!%p62 bra 	BB6_2834;
	bra.uni 	BB6_2833;

BB6_2833:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4389}, %fd9603;
	}
	xor.b32  	%r4390, %r4389, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4391, %temp}, %fd9603;
	}
	mov.b64 	%fd9444, {%r4391, %r4390};

BB6_2834:
	@%p1316 bra 	BB6_2837;
	bra.uni 	BB6_2835;

BB6_2837:
	selp.b32	%r4392, %r95, 0, %p1297;
	or.b32  	%r4393, %r4392, 2146435072;
	setp.lt.s32	%p3004, %r92, 0;
	selp.b32	%r4394, %r4393, %r4392, %p3004;
	mov.u32 	%r4395, 0;
	mov.b64 	%fd9444, {%r4395, %r4394};
	bra.uni 	BB6_2838;

BB6_2835:
	setp.gt.s32	%p3001, %r95, -1;
	@%p3001 bra 	BB6_2838;

	cvt.rzi.f64.f64	%fd6032, %fd5340;
	setp.neu.f64	%p3002, %fd6032, 0d4000000000000000;
	selp.f64	%fd9444, 0dFFF8000000000000, %fd9444, %p3002;

BB6_2838:
	@%p1321 bra 	BB6_2839;

	setp.gtu.f64	%p3006, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9445, %fd16;
	@%p3006 bra 	BB6_2848;

	and.b32  	%r4396, %r92, 2147483647;
	setp.ne.s32	%p3007, %r4396, 2146435072;
	@%p3007 bra 	BB6_2843;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4397, %temp}, %fd5340;
	}
	setp.eq.s32	%p3008, %r4397, 0;
	@%p3008 bra 	BB6_2847;
	bra.uni 	BB6_2843;

BB6_2847:
	setp.eq.f64	%p3011, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3012, %fd852, 0d3FF0000000000000;
	selp.b32	%r4406, 2146435072, 0, %p3012;
	xor.b32  	%r4407, %r4406, 2146435072;
	setp.lt.s32	%p3013, %r92, 0;
	selp.b32	%r4408, %r4407, %r4406, %p3013;
	selp.b32	%r4409, 1072693248, %r4408, %p3011;
	mov.u32 	%r4410, 0;
	mov.b64 	%fd9445, {%r4410, %r4409};
	bra.uni 	BB6_2848;

BB6_2839:
	mov.f64 	%fd9445, %fd9444;

BB6_2848:
	selp.f64	%fd6034, 0d3FF0000000000000, %fd9445, %p1330;
	div.rn.f64 	%fd6035, %fd9097, %fd6034;
	div.rn.f64 	%fd6036, %fd9096, %fd1930;
	sub.f64 	%fd6037, %fd6036, %fd6035;
	mul.f64 	%fd1939, %fd1216, %fd6037;
	mov.f64 	%fd9447, %fd9600;
	@!%p61 bra 	BB6_2850;
	bra.uni 	BB6_2849;

BB6_2849:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4411}, %fd9600;
	}
	xor.b32  	%r4412, %r4411, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4413, %temp}, %fd9600;
	}
	mov.b64 	%fd9447, {%r4413, %r4412};

BB6_2850:
	@%p1299 bra 	BB6_2853;
	bra.uni 	BB6_2851;

BB6_2853:
	selp.b32	%r4414, %r93, 0, %p1297;
	or.b32  	%r4415, %r4414, 2146435072;
	setp.lt.s32	%p3019, %r92, 0;
	selp.b32	%r4416, %r4415, %r4414, %p3019;
	mov.u32 	%r4417, 0;
	mov.b64 	%fd9447, {%r4417, %r4416};
	bra.uni 	BB6_2854;

BB6_2851:
	setp.gt.s32	%p3016, %r93, -1;
	@%p3016 bra 	BB6_2854;

	cvt.rzi.f64.f64	%fd6039, %fd5340;
	setp.neu.f64	%p3017, %fd6039, 0d4000000000000000;
	selp.f64	%fd9447, 0dFFF8000000000000, %fd9447, %p3017;

BB6_2854:
	@%p1304 bra 	BB6_2855;

	setp.gtu.f64	%p3021, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9448, %fd15;
	@%p3021 bra 	BB6_2864;

	and.b32  	%r4418, %r92, 2147483647;
	setp.ne.s32	%p3022, %r4418, 2146435072;
	@%p3022 bra 	BB6_2859;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4419, %temp}, %fd5340;
	}
	setp.eq.s32	%p3023, %r4419, 0;
	@%p3023 bra 	BB6_2863;
	bra.uni 	BB6_2859;

BB6_2863:
	setp.eq.f64	%p3026, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3027, %fd841, 0d3FF0000000000000;
	selp.b32	%r4428, 2146435072, 0, %p3027;
	xor.b32  	%r4429, %r4428, 2146435072;
	setp.lt.s32	%p3028, %r92, 0;
	selp.b32	%r4430, %r4429, %r4428, %p3028;
	selp.b32	%r4431, 1072693248, %r4430, %p3026;
	mov.u32 	%r4432, 0;
	mov.b64 	%fd9448, {%r4432, %r4431};
	bra.uni 	BB6_2864;

BB6_2855:
	mov.f64 	%fd9448, %fd9447;

BB6_2864:
	selp.f64	%fd1948, 0d3FF0000000000000, %fd9448, %p1313;
	mov.f64 	%fd9450, %fd9603;
	@!%p62 bra 	BB6_2866;
	bra.uni 	BB6_2865;

BB6_2865:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4433}, %fd9603;
	}
	xor.b32  	%r4434, %r4433, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4435, %temp}, %fd9603;
	}
	mov.b64 	%fd9450, {%r4435, %r4434};

BB6_2866:
	@%p1316 bra 	BB6_2869;
	bra.uni 	BB6_2867;

BB6_2869:
	selp.b32	%r4436, %r95, 0, %p1297;
	or.b32  	%r4437, %r4436, 2146435072;
	setp.lt.s32	%p3034, %r92, 0;
	selp.b32	%r4438, %r4437, %r4436, %p3034;
	mov.u32 	%r4439, 0;
	mov.b64 	%fd9450, {%r4439, %r4438};
	bra.uni 	BB6_2870;

BB6_2867:
	setp.gt.s32	%p3031, %r95, -1;
	@%p3031 bra 	BB6_2870;

	cvt.rzi.f64.f64	%fd6042, %fd5340;
	setp.neu.f64	%p3032, %fd6042, 0d4000000000000000;
	selp.f64	%fd9450, 0dFFF8000000000000, %fd9450, %p3032;

BB6_2870:
	@%p1321 bra 	BB6_2871;

	setp.gtu.f64	%p3036, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9451, %fd16;
	@%p3036 bra 	BB6_2880;

	and.b32  	%r4440, %r92, 2147483647;
	setp.ne.s32	%p3037, %r4440, 2146435072;
	@%p3037 bra 	BB6_2875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4441, %temp}, %fd5340;
	}
	setp.eq.s32	%p3038, %r4441, 0;
	@%p3038 bra 	BB6_2879;
	bra.uni 	BB6_2875;

BB6_2879:
	setp.eq.f64	%p3041, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3042, %fd852, 0d3FF0000000000000;
	selp.b32	%r4450, 2146435072, 0, %p3042;
	xor.b32  	%r4451, %r4450, 2146435072;
	setp.lt.s32	%p3043, %r92, 0;
	selp.b32	%r4452, %r4451, %r4450, %p3043;
	selp.b32	%r4453, 1072693248, %r4452, %p3041;
	mov.u32 	%r4454, 0;
	mov.b64 	%fd9451, {%r4454, %r4453};
	bra.uni 	BB6_2880;

BB6_2871:
	mov.f64 	%fd9451, %fd9450;

BB6_2880:
	mul.f64 	%fd8773, %fd926, %fd1064;
	selp.f64	%fd6044, 0d3FF0000000000000, %fd9451, %p1330;
	div.rn.f64 	%fd6045, %fd9097, %fd6044;
	div.rn.f64 	%fd6046, %fd9096, %fd1948;
	sub.f64 	%fd6047, %fd6046, %fd6045;
	mul.f64 	%fd6048, %fd1235, %fd6047;
	sub.f64 	%fd6049, %fd1939, %fd6048;
	add.f64 	%fd1957, %fd8773, %fd6049;
	mov.f64 	%fd9453, %fd9600;
	@!%p61 bra 	BB6_2882;
	bra.uni 	BB6_2881;

BB6_2881:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4455}, %fd9600;
	}
	xor.b32  	%r4456, %r4455, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4457, %temp}, %fd9600;
	}
	mov.b64 	%fd9453, {%r4457, %r4456};

BB6_2882:
	@%p1299 bra 	BB6_2885;
	bra.uni 	BB6_2883;

BB6_2885:
	selp.b32	%r4458, %r93, 0, %p1297;
	or.b32  	%r4459, %r4458, 2146435072;
	setp.lt.s32	%p3049, %r92, 0;
	selp.b32	%r4460, %r4459, %r4458, %p3049;
	mov.u32 	%r4461, 0;
	mov.b64 	%fd9453, {%r4461, %r4460};
	bra.uni 	BB6_2886;

BB6_2883:
	setp.gt.s32	%p3046, %r93, -1;
	@%p3046 bra 	BB6_2886;

	cvt.rzi.f64.f64	%fd6051, %fd5340;
	setp.neu.f64	%p3047, %fd6051, 0d4000000000000000;
	selp.f64	%fd9453, 0dFFF8000000000000, %fd9453, %p3047;

BB6_2886:
	@%p1304 bra 	BB6_2887;

	setp.gtu.f64	%p3051, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9454, %fd15;
	@%p3051 bra 	BB6_2896;

	and.b32  	%r4462, %r92, 2147483647;
	setp.ne.s32	%p3052, %r4462, 2146435072;
	@%p3052 bra 	BB6_2891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4463, %temp}, %fd5340;
	}
	setp.eq.s32	%p3053, %r4463, 0;
	@%p3053 bra 	BB6_2895;
	bra.uni 	BB6_2891;

BB6_2895:
	setp.eq.f64	%p3056, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3057, %fd841, 0d3FF0000000000000;
	selp.b32	%r4472, 2146435072, 0, %p3057;
	xor.b32  	%r4473, %r4472, 2146435072;
	setp.lt.s32	%p3058, %r92, 0;
	selp.b32	%r4474, %r4473, %r4472, %p3058;
	selp.b32	%r4475, 1072693248, %r4474, %p3056;
	mov.u32 	%r4476, 0;
	mov.b64 	%fd9454, {%r4476, %r4475};
	bra.uni 	BB6_2896;

BB6_2887:
	mov.f64 	%fd9454, %fd9453;

BB6_2896:
	selp.f64	%fd1966, 0d3FF0000000000000, %fd9454, %p1313;
	mov.f64 	%fd9456, %fd9603;
	@!%p62 bra 	BB6_2898;
	bra.uni 	BB6_2897;

BB6_2897:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4477}, %fd9603;
	}
	xor.b32  	%r4478, %r4477, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4479, %temp}, %fd9603;
	}
	mov.b64 	%fd9456, {%r4479, %r4478};

BB6_2898:
	@%p1316 bra 	BB6_2901;
	bra.uni 	BB6_2899;

BB6_2901:
	selp.b32	%r4480, %r95, 0, %p1297;
	or.b32  	%r4481, %r4480, 2146435072;
	setp.lt.s32	%p3064, %r92, 0;
	selp.b32	%r4482, %r4481, %r4480, %p3064;
	mov.u32 	%r4483, 0;
	mov.b64 	%fd9456, {%r4483, %r4482};
	bra.uni 	BB6_2902;

BB6_2899:
	setp.gt.s32	%p3061, %r95, -1;
	@%p3061 bra 	BB6_2902;

	cvt.rzi.f64.f64	%fd6054, %fd5340;
	setp.neu.f64	%p3062, %fd6054, 0d4000000000000000;
	selp.f64	%fd9456, 0dFFF8000000000000, %fd9456, %p3062;

BB6_2902:
	@%p1321 bra 	BB6_2903;

	setp.gtu.f64	%p3066, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9457, %fd16;
	@%p3066 bra 	BB6_2912;

	and.b32  	%r4484, %r92, 2147483647;
	setp.ne.s32	%p3067, %r4484, 2146435072;
	@%p3067 bra 	BB6_2907;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4485, %temp}, %fd5340;
	}
	setp.eq.s32	%p3068, %r4485, 0;
	@%p3068 bra 	BB6_2911;
	bra.uni 	BB6_2907;

BB6_2911:
	setp.eq.f64	%p3071, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3072, %fd852, 0d3FF0000000000000;
	selp.b32	%r4494, 2146435072, 0, %p3072;
	xor.b32  	%r4495, %r4494, 2146435072;
	setp.lt.s32	%p3073, %r92, 0;
	selp.b32	%r4496, %r4495, %r4494, %p3073;
	selp.b32	%r4497, 1072693248, %r4496, %p3071;
	mov.u32 	%r4498, 0;
	mov.b64 	%fd9457, {%r4498, %r4497};
	bra.uni 	BB6_2912;

BB6_2903:
	mov.f64 	%fd9457, %fd9456;

BB6_2912:
	sub.f64 	%fd8766, %fd1272, %fd1273;
	mul.f64 	%fd8765, %fd9098, %fd8766;
	selp.f64	%fd6056, 0d3FF0000000000000, %fd9457, %p1330;
	div.rn.f64 	%fd6057, %fd903, %fd6056;
	div.rn.f64 	%fd6058, %fd893, %fd1966;
	sub.f64 	%fd6059, %fd6058, %fd6057;
	fma.rn.f64 	%fd6060, %fd1068, %fd6059, %fd1957;
	add.f64 	%fd6061, %fd6060, %fd8765;
	fma.rn.f64 	%fd1975, %fd46, %fd6061, 0d0000000000000000;
	st.global.f64 	[%rd11+16], %fd1975;
	mov.f64 	%fd9459, %fd9600;
	@!%p61 bra 	BB6_2914;
	bra.uni 	BB6_2913;

BB6_2913:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4499}, %fd9600;
	}
	xor.b32  	%r4500, %r4499, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4501, %temp}, %fd9600;
	}
	mov.b64 	%fd9459, {%r4501, %r4500};

BB6_2914:
	@%p1299 bra 	BB6_2917;
	bra.uni 	BB6_2915;

BB6_2917:
	selp.b32	%r4502, %r93, 0, %p1297;
	or.b32  	%r4503, %r4502, 2146435072;
	setp.lt.s32	%p3079, %r92, 0;
	selp.b32	%r4504, %r4503, %r4502, %p3079;
	mov.u32 	%r4505, 0;
	mov.b64 	%fd9459, {%r4505, %r4504};
	bra.uni 	BB6_2918;

BB6_2915:
	setp.gt.s32	%p3076, %r93, -1;
	@%p3076 bra 	BB6_2918;

	cvt.rzi.f64.f64	%fd6063, %fd5340;
	setp.neu.f64	%p3077, %fd6063, 0d4000000000000000;
	selp.f64	%fd9459, 0dFFF8000000000000, %fd9459, %p3077;

BB6_2918:
	@%p1304 bra 	BB6_2919;

	setp.gtu.f64	%p3081, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9460, %fd15;
	@%p3081 bra 	BB6_2928;

	and.b32  	%r4506, %r92, 2147483647;
	setp.ne.s32	%p3082, %r4506, 2146435072;
	@%p3082 bra 	BB6_2923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4507, %temp}, %fd5340;
	}
	setp.eq.s32	%p3083, %r4507, 0;
	@%p3083 bra 	BB6_2927;
	bra.uni 	BB6_2923;

BB6_2927:
	setp.eq.f64	%p3086, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3087, %fd841, 0d3FF0000000000000;
	selp.b32	%r4516, 2146435072, 0, %p3087;
	xor.b32  	%r4517, %r4516, 2146435072;
	setp.lt.s32	%p3088, %r92, 0;
	selp.b32	%r4518, %r4517, %r4516, %p3088;
	selp.b32	%r4519, 1072693248, %r4518, %p3086;
	mov.u32 	%r4520, 0;
	mov.b64 	%fd9460, {%r4520, %r4519};
	bra.uni 	BB6_2928;

BB6_2919:
	mov.f64 	%fd9460, %fd9459;

BB6_2928:
	selp.f64	%fd1984, 0d3FF0000000000000, %fd9460, %p1313;
	mov.f64 	%fd9462, %fd9603;
	@!%p62 bra 	BB6_2930;
	bra.uni 	BB6_2929;

BB6_2929:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4521}, %fd9603;
	}
	xor.b32  	%r4522, %r4521, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4523, %temp}, %fd9603;
	}
	mov.b64 	%fd9462, {%r4523, %r4522};

BB6_2930:
	@%p1316 bra 	BB6_2933;
	bra.uni 	BB6_2931;

BB6_2933:
	selp.b32	%r4524, %r95, 0, %p1297;
	or.b32  	%r4525, %r4524, 2146435072;
	setp.lt.s32	%p3094, %r92, 0;
	selp.b32	%r4526, %r4525, %r4524, %p3094;
	mov.u32 	%r4527, 0;
	mov.b64 	%fd9462, {%r4527, %r4526};
	bra.uni 	BB6_2934;

BB6_2931:
	setp.gt.s32	%p3091, %r95, -1;
	@%p3091 bra 	BB6_2934;

	cvt.rzi.f64.f64	%fd6066, %fd5340;
	setp.neu.f64	%p3092, %fd6066, 0d4000000000000000;
	selp.f64	%fd9462, 0dFFF8000000000000, %fd9462, %p3092;

BB6_2934:
	@%p1321 bra 	BB6_2935;

	setp.gtu.f64	%p3096, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9463, %fd16;
	@%p3096 bra 	BB6_2944;

	and.b32  	%r4528, %r92, 2147483647;
	setp.ne.s32	%p3097, %r4528, 2146435072;
	@%p3097 bra 	BB6_2939;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4529, %temp}, %fd5340;
	}
	setp.eq.s32	%p3098, %r4529, 0;
	@%p3098 bra 	BB6_2943;
	bra.uni 	BB6_2939;

BB6_2943:
	setp.eq.f64	%p3101, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3102, %fd852, 0d3FF0000000000000;
	selp.b32	%r4538, 2146435072, 0, %p3102;
	xor.b32  	%r4539, %r4538, 2146435072;
	setp.lt.s32	%p3103, %r92, 0;
	selp.b32	%r4540, %r4539, %r4538, %p3103;
	selp.b32	%r4541, 1072693248, %r4540, %p3101;
	mov.u32 	%r4542, 0;
	mov.b64 	%fd9463, {%r4542, %r4541};
	bra.uni 	BB6_2944;

BB6_2935:
	mov.f64 	%fd9463, %fd9462;

BB6_2944:
	selp.f64	%fd6068, 0d3FF0000000000000, %fd9463, %p1330;
	div.rn.f64 	%fd6069, %fd9097, %fd6068;
	div.rn.f64 	%fd6070, %fd9096, %fd1984;
	sub.f64 	%fd1993, %fd6070, %fd6069;
	mov.f64 	%fd9465, %fd9600;
	@!%p61 bra 	BB6_2946;
	bra.uni 	BB6_2945;

BB6_2945:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4543}, %fd9600;
	}
	xor.b32  	%r4544, %r4543, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4545, %temp}, %fd9600;
	}
	mov.b64 	%fd9465, {%r4545, %r4544};

BB6_2946:
	@%p1299 bra 	BB6_2949;
	bra.uni 	BB6_2947;

BB6_2949:
	selp.b32	%r4546, %r93, 0, %p1297;
	or.b32  	%r4547, %r4546, 2146435072;
	setp.lt.s32	%p3109, %r92, 0;
	selp.b32	%r4548, %r4547, %r4546, %p3109;
	mov.u32 	%r4549, 0;
	mov.b64 	%fd9465, {%r4549, %r4548};
	bra.uni 	BB6_2950;

BB6_2947:
	setp.gt.s32	%p3106, %r93, -1;
	@%p3106 bra 	BB6_2950;

	cvt.rzi.f64.f64	%fd6072, %fd5340;
	setp.neu.f64	%p3107, %fd6072, 0d4000000000000000;
	selp.f64	%fd9465, 0dFFF8000000000000, %fd9465, %p3107;

BB6_2950:
	@%p1304 bra 	BB6_2951;

	setp.gtu.f64	%p3111, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9466, %fd15;
	@%p3111 bra 	BB6_2960;

	and.b32  	%r4550, %r92, 2147483647;
	setp.ne.s32	%p3112, %r4550, 2146435072;
	@%p3112 bra 	BB6_2955;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4551, %temp}, %fd5340;
	}
	setp.eq.s32	%p3113, %r4551, 0;
	@%p3113 bra 	BB6_2959;
	bra.uni 	BB6_2955;

BB6_2959:
	setp.eq.f64	%p3116, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3117, %fd841, 0d3FF0000000000000;
	selp.b32	%r4560, 2146435072, 0, %p3117;
	xor.b32  	%r4561, %r4560, 2146435072;
	setp.lt.s32	%p3118, %r92, 0;
	selp.b32	%r4562, %r4561, %r4560, %p3118;
	selp.b32	%r4563, 1072693248, %r4562, %p3116;
	mov.u32 	%r4564, 0;
	mov.b64 	%fd9466, {%r4564, %r4563};
	bra.uni 	BB6_2960;

BB6_2951:
	mov.f64 	%fd9466, %fd9465;

BB6_2960:
	selp.f64	%fd2002, 0d3FF0000000000000, %fd9466, %p1313;
	mov.f64 	%fd9468, %fd9603;
	@!%p62 bra 	BB6_2962;
	bra.uni 	BB6_2961;

BB6_2961:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4565}, %fd9603;
	}
	xor.b32  	%r4566, %r4565, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4567, %temp}, %fd9603;
	}
	mov.b64 	%fd9468, {%r4567, %r4566};

BB6_2962:
	@%p1316 bra 	BB6_2965;
	bra.uni 	BB6_2963;

BB6_2965:
	selp.b32	%r4568, %r95, 0, %p1297;
	or.b32  	%r4569, %r4568, 2146435072;
	setp.lt.s32	%p3124, %r92, 0;
	selp.b32	%r4570, %r4569, %r4568, %p3124;
	mov.u32 	%r4571, 0;
	mov.b64 	%fd9468, {%r4571, %r4570};
	bra.uni 	BB6_2966;

BB6_2963:
	setp.gt.s32	%p3121, %r95, -1;
	@%p3121 bra 	BB6_2966;

	cvt.rzi.f64.f64	%fd6075, %fd5340;
	setp.neu.f64	%p3122, %fd6075, 0d4000000000000000;
	selp.f64	%fd9468, 0dFFF8000000000000, %fd9468, %p3122;

BB6_2966:
	@%p1321 bra 	BB6_2967;

	setp.gtu.f64	%p3126, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9469, %fd16;
	@%p3126 bra 	BB6_2976;

	and.b32  	%r4572, %r92, 2147483647;
	setp.ne.s32	%p3127, %r4572, 2146435072;
	@%p3127 bra 	BB6_2971;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4573, %temp}, %fd5340;
	}
	setp.eq.s32	%p3128, %r4573, 0;
	@%p3128 bra 	BB6_2975;
	bra.uni 	BB6_2971;

BB6_2975:
	setp.eq.f64	%p3131, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3132, %fd852, 0d3FF0000000000000;
	selp.b32	%r4582, 2146435072, 0, %p3132;
	xor.b32  	%r4583, %r4582, 2146435072;
	setp.lt.s32	%p3133, %r92, 0;
	selp.b32	%r4584, %r4583, %r4582, %p3133;
	selp.b32	%r4585, 1072693248, %r4584, %p3131;
	mov.u32 	%r4586, 0;
	mov.b64 	%fd9469, {%r4586, %r4585};
	bra.uni 	BB6_2976;

BB6_2967:
	mov.f64 	%fd9469, %fd9468;

BB6_2976:
	mul.f64 	%fd8778, %fd1000, %fd1589;
	mul.f64 	%fd8479, %fd63, 0d4008000000000000;
	mul.f64 	%fd8478, %fd63, %fd8479;
	mul.f64 	%fd8477, %fd52, %fd8478;
	selp.f64	%fd6077, 0d3FF0000000000000, %fd9469, %p1330;
	div.rn.f64 	%fd6078, %fd9097, %fd6077;
	div.rn.f64 	%fd6079, %fd9096, %fd2002;
	sub.f64 	%fd6080, %fd6079, %fd6078;
	mul.f64 	%fd6081, %fd1235, %fd6080;
	div.rn.f64 	%fd6082, %fd8477, %fd840;
	mul.f64 	%fd6083, %fd6082, %fd1993;
	sub.f64 	%fd6084, %fd6083, %fd6081;
	add.f64 	%fd2011, %fd8778, %fd6084;
	mov.f64 	%fd9471, %fd9600;
	@!%p61 bra 	BB6_2978;
	bra.uni 	BB6_2977;

BB6_2977:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4587}, %fd9600;
	}
	xor.b32  	%r4588, %r4587, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4589, %temp}, %fd9600;
	}
	mov.b64 	%fd9471, {%r4589, %r4588};

BB6_2978:
	@%p1299 bra 	BB6_2981;
	bra.uni 	BB6_2979;

BB6_2981:
	selp.b32	%r4590, %r93, 0, %p1297;
	or.b32  	%r4591, %r4590, 2146435072;
	setp.lt.s32	%p3139, %r92, 0;
	selp.b32	%r4592, %r4591, %r4590, %p3139;
	mov.u32 	%r4593, 0;
	mov.b64 	%fd9471, {%r4593, %r4592};
	bra.uni 	BB6_2982;

BB6_2979:
	setp.gt.s32	%p3136, %r93, -1;
	@%p3136 bra 	BB6_2982;

	cvt.rzi.f64.f64	%fd6086, %fd5340;
	setp.neu.f64	%p3137, %fd6086, 0d4000000000000000;
	selp.f64	%fd9471, 0dFFF8000000000000, %fd9471, %p3137;

BB6_2982:
	@%p1304 bra 	BB6_2983;

	setp.gtu.f64	%p3141, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9472, %fd15;
	@%p3141 bra 	BB6_2992;

	and.b32  	%r4594, %r92, 2147483647;
	setp.ne.s32	%p3142, %r4594, 2146435072;
	@%p3142 bra 	BB6_2987;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4595, %temp}, %fd5340;
	}
	setp.eq.s32	%p3143, %r4595, 0;
	@%p3143 bra 	BB6_2991;
	bra.uni 	BB6_2987;

BB6_2991:
	setp.eq.f64	%p3146, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3147, %fd841, 0d3FF0000000000000;
	selp.b32	%r4604, 2146435072, 0, %p3147;
	xor.b32  	%r4605, %r4604, 2146435072;
	setp.lt.s32	%p3148, %r92, 0;
	selp.b32	%r4606, %r4605, %r4604, %p3148;
	selp.b32	%r4607, 1072693248, %r4606, %p3146;
	mov.u32 	%r4608, 0;
	mov.b64 	%fd9472, {%r4608, %r4607};
	bra.uni 	BB6_2992;

BB6_2983:
	mov.f64 	%fd9472, %fd9471;

BB6_2992:
	selp.f64	%fd2020, 0d3FF0000000000000, %fd9472, %p1313;
	mov.f64 	%fd9474, %fd9603;
	@!%p62 bra 	BB6_2994;
	bra.uni 	BB6_2993;

BB6_2993:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4609}, %fd9603;
	}
	xor.b32  	%r4610, %r4609, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4611, %temp}, %fd9603;
	}
	mov.b64 	%fd9474, {%r4611, %r4610};

BB6_2994:
	@%p1316 bra 	BB6_2997;
	bra.uni 	BB6_2995;

BB6_2997:
	selp.b32	%r4612, %r95, 0, %p1297;
	or.b32  	%r4613, %r4612, 2146435072;
	setp.lt.s32	%p3154, %r92, 0;
	selp.b32	%r4614, %r4613, %r4612, %p3154;
	mov.u32 	%r4615, 0;
	mov.b64 	%fd9474, {%r4615, %r4614};
	bra.uni 	BB6_2998;

BB6_2995:
	setp.gt.s32	%p3151, %r95, -1;
	@%p3151 bra 	BB6_2998;

	cvt.rzi.f64.f64	%fd6089, %fd5340;
	setp.neu.f64	%p3152, %fd6089, 0d4000000000000000;
	selp.f64	%fd9474, 0dFFF8000000000000, %fd9474, %p3152;

BB6_2998:
	@%p1321 bra 	BB6_2999;

	setp.gtu.f64	%p3156, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9475, %fd16;
	@%p3156 bra 	BB6_3008;

	and.b32  	%r4616, %r92, 2147483647;
	setp.ne.s32	%p3157, %r4616, 2146435072;
	@%p3157 bra 	BB6_3003;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4617, %temp}, %fd5340;
	}
	setp.eq.s32	%p3158, %r4617, 0;
	@%p3158 bra 	BB6_3007;
	bra.uni 	BB6_3003;

BB6_3007:
	setp.eq.f64	%p3161, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3162, %fd852, 0d3FF0000000000000;
	selp.b32	%r4626, 2146435072, 0, %p3162;
	xor.b32  	%r4627, %r4626, 2146435072;
	setp.lt.s32	%p3163, %r92, 0;
	selp.b32	%r4628, %r4627, %r4626, %p3163;
	selp.b32	%r4629, 1072693248, %r4628, %p3161;
	mov.u32 	%r4630, 0;
	mov.b64 	%fd9475, {%r4630, %r4629};
	bra.uni 	BB6_3008;

BB6_2999:
	mov.f64 	%fd9475, %fd9474;

BB6_3008:
	mul.f64 	%fd8482, %fd63, 0d402E000000000000;
	mul.f64 	%fd8481, %fd63, %fd8482;
	mul.f64 	%fd8480, %fd52, %fd8481;
	selp.f64	%fd6091, 0d3FF0000000000000, %fd9475, %p1330;
	div.rn.f64 	%fd6092, %fd1014, %fd6091;
	div.rn.f64 	%fd6093, %fd1004, %fd2020;
	sub.f64 	%fd6094, %fd6093, %fd6092;
	fma.rn.f64 	%fd6095, %fd1694, %fd6094, %fd2011;
	div.rn.f64 	%fd6096, %fd8480, %fd925;
	sub.f64 	%fd6097, %fd6096, %fd1273;
	fma.rn.f64 	%fd6098, %fd9098, %fd6097, %fd6095;
	fma.rn.f64 	%fd2029, %fd47, %fd6098, %fd1975;
	st.global.f64 	[%rd11+16], %fd2029;
	mov.f64 	%fd9477, %fd9600;
	@!%p61 bra 	BB6_3010;
	bra.uni 	BB6_3009;

BB6_3009:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4631}, %fd9600;
	}
	xor.b32  	%r4632, %r4631, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4633, %temp}, %fd9600;
	}
	mov.b64 	%fd9477, {%r4633, %r4632};

BB6_3010:
	@%p1299 bra 	BB6_3013;
	bra.uni 	BB6_3011;

BB6_3013:
	selp.b32	%r4634, %r93, 0, %p1297;
	or.b32  	%r4635, %r4634, 2146435072;
	setp.lt.s32	%p3169, %r92, 0;
	selp.b32	%r4636, %r4635, %r4634, %p3169;
	mov.u32 	%r4637, 0;
	mov.b64 	%fd9477, {%r4637, %r4636};
	bra.uni 	BB6_3014;

BB6_3011:
	setp.gt.s32	%p3166, %r93, -1;
	@%p3166 bra 	BB6_3014;

	cvt.rzi.f64.f64	%fd6100, %fd5340;
	setp.neu.f64	%p3167, %fd6100, 0d4000000000000000;
	selp.f64	%fd9477, 0dFFF8000000000000, %fd9477, %p3167;

BB6_3014:
	@%p1304 bra 	BB6_3015;

	setp.gtu.f64	%p3171, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9478, %fd15;
	@%p3171 bra 	BB6_3024;

	and.b32  	%r4638, %r92, 2147483647;
	setp.ne.s32	%p3172, %r4638, 2146435072;
	@%p3172 bra 	BB6_3019;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4639, %temp}, %fd5340;
	}
	setp.eq.s32	%p3173, %r4639, 0;
	@%p3173 bra 	BB6_3023;
	bra.uni 	BB6_3019;

BB6_3023:
	setp.eq.f64	%p3176, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3177, %fd841, 0d3FF0000000000000;
	selp.b32	%r4648, 2146435072, 0, %p3177;
	xor.b32  	%r4649, %r4648, 2146435072;
	setp.lt.s32	%p3178, %r92, 0;
	selp.b32	%r4650, %r4649, %r4648, %p3178;
	selp.b32	%r4651, 1072693248, %r4650, %p3176;
	mov.u32 	%r4652, 0;
	mov.b64 	%fd9478, {%r4652, %r4651};
	bra.uni 	BB6_3024;

BB6_3015:
	mov.f64 	%fd9478, %fd9477;

BB6_3024:
	selp.f64	%fd2038, 0d3FF0000000000000, %fd9478, %p1313;
	mov.f64 	%fd9480, %fd9603;
	@!%p62 bra 	BB6_3026;
	bra.uni 	BB6_3025;

BB6_3025:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4653}, %fd9603;
	}
	xor.b32  	%r4654, %r4653, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4655, %temp}, %fd9603;
	}
	mov.b64 	%fd9480, {%r4655, %r4654};

BB6_3026:
	@%p1316 bra 	BB6_3029;
	bra.uni 	BB6_3027;

BB6_3029:
	selp.b32	%r4656, %r95, 0, %p1297;
	or.b32  	%r4657, %r4656, 2146435072;
	setp.lt.s32	%p3184, %r92, 0;
	selp.b32	%r4658, %r4657, %r4656, %p3184;
	mov.u32 	%r4659, 0;
	mov.b64 	%fd9480, {%r4659, %r4658};
	bra.uni 	BB6_3030;

BB6_3027:
	setp.gt.s32	%p3181, %r95, -1;
	@%p3181 bra 	BB6_3030;

	cvt.rzi.f64.f64	%fd6103, %fd5340;
	setp.neu.f64	%p3182, %fd6103, 0d4000000000000000;
	selp.f64	%fd9480, 0dFFF8000000000000, %fd9480, %p3182;

BB6_3030:
	@%p1321 bra 	BB6_3031;

	setp.gtu.f64	%p3186, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9481, %fd16;
	@%p3186 bra 	BB6_3040;

	and.b32  	%r4660, %r92, 2147483647;
	setp.ne.s32	%p3187, %r4660, 2146435072;
	@%p3187 bra 	BB6_3035;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4661, %temp}, %fd5340;
	}
	setp.eq.s32	%p3188, %r4661, 0;
	@%p3188 bra 	BB6_3039;
	bra.uni 	BB6_3035;

BB6_3039:
	setp.eq.f64	%p3191, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3192, %fd852, 0d3FF0000000000000;
	selp.b32	%r4670, 2146435072, 0, %p3192;
	xor.b32  	%r4671, %r4670, 2146435072;
	setp.lt.s32	%p3193, %r92, 0;
	selp.b32	%r4672, %r4671, %r4670, %p3193;
	selp.b32	%r4673, 1072693248, %r4672, %p3191;
	mov.u32 	%r4674, 0;
	mov.b64 	%fd9481, {%r4674, %r4673};
	bra.uni 	BB6_3040;

BB6_3031:
	mov.f64 	%fd9481, %fd9480;

BB6_3040:
	selp.f64	%fd6105, 0d3FF0000000000000, %fd9481, %p1330;
	div.rn.f64 	%fd6106, %fd9097, %fd6105;
	div.rn.f64 	%fd6107, %fd9096, %fd2038;
	sub.f64 	%fd2047, %fd6107, %fd6106;
	mov.f64 	%fd9483, %fd9600;
	@!%p61 bra 	BB6_3042;
	bra.uni 	BB6_3041;

BB6_3041:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4675}, %fd9600;
	}
	xor.b32  	%r4676, %r4675, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4677, %temp}, %fd9600;
	}
	mov.b64 	%fd9483, {%r4677, %r4676};

BB6_3042:
	@%p1299 bra 	BB6_3045;
	bra.uni 	BB6_3043;

BB6_3045:
	selp.b32	%r4678, %r93, 0, %p1297;
	or.b32  	%r4679, %r4678, 2146435072;
	setp.lt.s32	%p3199, %r92, 0;
	selp.b32	%r4680, %r4679, %r4678, %p3199;
	mov.u32 	%r4681, 0;
	mov.b64 	%fd9483, {%r4681, %r4680};
	bra.uni 	BB6_3046;

BB6_3043:
	setp.gt.s32	%p3196, %r93, -1;
	@%p3196 bra 	BB6_3046;

	cvt.rzi.f64.f64	%fd6109, %fd5340;
	setp.neu.f64	%p3197, %fd6109, 0d4000000000000000;
	selp.f64	%fd9483, 0dFFF8000000000000, %fd9483, %p3197;

BB6_3046:
	@%p1304 bra 	BB6_3047;

	setp.gtu.f64	%p3201, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9484, %fd15;
	@%p3201 bra 	BB6_3056;

	and.b32  	%r4682, %r92, 2147483647;
	setp.ne.s32	%p3202, %r4682, 2146435072;
	@%p3202 bra 	BB6_3051;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4683, %temp}, %fd5340;
	}
	setp.eq.s32	%p3203, %r4683, 0;
	@%p3203 bra 	BB6_3055;
	bra.uni 	BB6_3051;

BB6_3055:
	setp.eq.f64	%p3206, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3207, %fd841, 0d3FF0000000000000;
	selp.b32	%r4692, 2146435072, 0, %p3207;
	xor.b32  	%r4693, %r4692, 2146435072;
	setp.lt.s32	%p3208, %r92, 0;
	selp.b32	%r4694, %r4693, %r4692, %p3208;
	selp.b32	%r4695, 1072693248, %r4694, %p3206;
	mov.u32 	%r4696, 0;
	mov.b64 	%fd9484, {%r4696, %r4695};
	bra.uni 	BB6_3056;

BB6_3047:
	mov.f64 	%fd9484, %fd9483;

BB6_3056:
	selp.f64	%fd2056, 0d3FF0000000000000, %fd9484, %p1313;
	mov.f64 	%fd9486, %fd9603;
	@!%p62 bra 	BB6_3058;
	bra.uni 	BB6_3057;

BB6_3057:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4697}, %fd9603;
	}
	xor.b32  	%r4698, %r4697, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4699, %temp}, %fd9603;
	}
	mov.b64 	%fd9486, {%r4699, %r4698};

BB6_3058:
	@%p1316 bra 	BB6_3061;
	bra.uni 	BB6_3059;

BB6_3061:
	selp.b32	%r4700, %r95, 0, %p1297;
	or.b32  	%r4701, %r4700, 2146435072;
	setp.lt.s32	%p3214, %r92, 0;
	selp.b32	%r4702, %r4701, %r4700, %p3214;
	mov.u32 	%r4703, 0;
	mov.b64 	%fd9486, {%r4703, %r4702};
	bra.uni 	BB6_3062;

BB6_3059:
	setp.gt.s32	%p3211, %r95, -1;
	@%p3211 bra 	BB6_3062;

	cvt.rzi.f64.f64	%fd6112, %fd5340;
	setp.neu.f64	%p3212, %fd6112, 0d4000000000000000;
	selp.f64	%fd9486, 0dFFF8000000000000, %fd9486, %p3212;

BB6_3062:
	@%p1321 bra 	BB6_3063;

	setp.gtu.f64	%p3216, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9487, %fd16;
	@%p3216 bra 	BB6_3072;

	and.b32  	%r4704, %r92, 2147483647;
	setp.ne.s32	%p3217, %r4704, 2146435072;
	@%p3217 bra 	BB6_3067;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4705, %temp}, %fd5340;
	}
	setp.eq.s32	%p3218, %r4705, 0;
	@%p3218 bra 	BB6_3071;
	bra.uni 	BB6_3067;

BB6_3071:
	setp.eq.f64	%p3221, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3222, %fd852, 0d3FF0000000000000;
	selp.b32	%r4714, 2146435072, 0, %p3222;
	xor.b32  	%r4715, %r4714, 2146435072;
	setp.lt.s32	%p3223, %r92, 0;
	selp.b32	%r4716, %r4715, %r4714, %p3223;
	selp.b32	%r4717, 1072693248, %r4716, %p3221;
	mov.u32 	%r4718, 0;
	mov.b64 	%fd9487, {%r4718, %r4717};
	bra.uni 	BB6_3072;

BB6_3063:
	mov.f64 	%fd9487, %fd9486;

BB6_3072:
	mul.f64 	%fd8486, %fd52, 0d4008000000000000;
	mul.f64 	%fd8485, %fd52, %fd8486;
	mul.f64 	%fd8484, %fd52, %fd8485;
	add.f64 	%fd8483, %fd52, %fd52;
	selp.f64	%fd6114, 0d3FF0000000000000, %fd9487, %p1330;
	div.rn.f64 	%fd6115, %fd9097, %fd6114;
	div.rn.f64 	%fd6116, %fd9096, %fd2056;
	sub.f64 	%fd6117, %fd6116, %fd6115;
	div.rn.f64 	%fd6118, %fd8483, %fd873;
	mul.f64 	%fd6119, %fd6118, %fd6117;
	div.rn.f64 	%fd6120, %fd8484, %fd840;
	mul.f64 	%fd6121, %fd6120, %fd2047;
	sub.f64 	%fd2065, %fd6121, %fd6119;
	div.rn.f64 	%fd2066, %fd8485, %fd840;
	mov.f64 	%fd9489, %fd9600;
	@!%p61 bra 	BB6_3074;
	bra.uni 	BB6_3073;

BB6_3073:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4719}, %fd9600;
	}
	xor.b32  	%r4720, %r4719, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4721, %temp}, %fd9600;
	}
	mov.b64 	%fd9489, {%r4721, %r4720};

BB6_3074:
	@%p1299 bra 	BB6_3077;
	bra.uni 	BB6_3075;

BB6_3077:
	selp.b32	%r4722, %r93, 0, %p1297;
	or.b32  	%r4723, %r4722, 2146435072;
	setp.lt.s32	%p3229, %r92, 0;
	selp.b32	%r4724, %r4723, %r4722, %p3229;
	mov.u32 	%r4725, 0;
	mov.b64 	%fd9489, {%r4725, %r4724};
	bra.uni 	BB6_3078;

BB6_3075:
	setp.gt.s32	%p3226, %r93, -1;
	@%p3226 bra 	BB6_3078;

	cvt.rzi.f64.f64	%fd6123, %fd5340;
	setp.neu.f64	%p3227, %fd6123, 0d4000000000000000;
	selp.f64	%fd9489, 0dFFF8000000000000, %fd9489, %p3227;

BB6_3078:
	@%p1304 bra 	BB6_3079;

	setp.gtu.f64	%p3231, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9490, %fd15;
	@%p3231 bra 	BB6_3088;

	and.b32  	%r4726, %r92, 2147483647;
	setp.ne.s32	%p3232, %r4726, 2146435072;
	@%p3232 bra 	BB6_3083;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4727, %temp}, %fd5340;
	}
	setp.eq.s32	%p3233, %r4727, 0;
	@%p3233 bra 	BB6_3087;
	bra.uni 	BB6_3083;

BB6_3087:
	setp.eq.f64	%p3236, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3237, %fd841, 0d3FF0000000000000;
	selp.b32	%r4736, 2146435072, 0, %p3237;
	xor.b32  	%r4737, %r4736, 2146435072;
	setp.lt.s32	%p3238, %r92, 0;
	selp.b32	%r4738, %r4737, %r4736, %p3238;
	selp.b32	%r4739, 1072693248, %r4738, %p3236;
	mov.u32 	%r4740, 0;
	mov.b64 	%fd9490, {%r4740, %r4739};
	bra.uni 	BB6_3088;

BB6_3079:
	mov.f64 	%fd9490, %fd9489;

BB6_3088:
	selp.f64	%fd2075, 0d3FF0000000000000, %fd9490, %p1313;
	mov.f64 	%fd9492, %fd9603;
	@!%p62 bra 	BB6_3090;
	bra.uni 	BB6_3089;

BB6_3089:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4741}, %fd9603;
	}
	xor.b32  	%r4742, %r4741, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4743, %temp}, %fd9603;
	}
	mov.b64 	%fd9492, {%r4743, %r4742};

BB6_3090:
	@%p1316 bra 	BB6_3093;
	bra.uni 	BB6_3091;

BB6_3093:
	selp.b32	%r4744, %r95, 0, %p1297;
	or.b32  	%r4745, %r4744, 2146435072;
	setp.lt.s32	%p3244, %r92, 0;
	selp.b32	%r4746, %r4745, %r4744, %p3244;
	mov.u32 	%r4747, 0;
	mov.b64 	%fd9492, {%r4747, %r4746};
	bra.uni 	BB6_3094;

BB6_3091:
	setp.gt.s32	%p3241, %r95, -1;
	@%p3241 bra 	BB6_3094;

	cvt.rzi.f64.f64	%fd6126, %fd5340;
	setp.neu.f64	%p3242, %fd6126, 0d4000000000000000;
	selp.f64	%fd9492, 0dFFF8000000000000, %fd9492, %p3242;

BB6_3094:
	@%p1321 bra 	BB6_3095;

	setp.gtu.f64	%p3246, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9493, %fd16;
	@%p3246 bra 	BB6_3104;

	and.b32  	%r4748, %r92, 2147483647;
	setp.ne.s32	%p3247, %r4748, 2146435072;
	@%p3247 bra 	BB6_3099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4749, %temp}, %fd5340;
	}
	setp.eq.s32	%p3248, %r4749, 0;
	@%p3248 bra 	BB6_3103;
	bra.uni 	BB6_3099;

BB6_3103:
	setp.eq.f64	%p3251, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3252, %fd852, 0d3FF0000000000000;
	selp.b32	%r4758, 2146435072, 0, %p3252;
	xor.b32  	%r4759, %r4758, 2146435072;
	setp.lt.s32	%p3253, %r92, 0;
	selp.b32	%r4760, %r4759, %r4758, %p3253;
	selp.b32	%r4761, 1072693248, %r4760, %p3251;
	mov.u32 	%r4762, 0;
	mov.b64 	%fd9493, {%r4762, %r4761};
	bra.uni 	BB6_3104;

BB6_3095:
	mov.f64 	%fd9493, %fd9492;

BB6_3104:
	mul.f64 	%fd8491, %fd52, 0d402E000000000000;
	mul.f64 	%fd8490, %fd52, %fd8491;
	mul.f64 	%fd8489, %fd52, %fd8490;
	mul.f64 	%fd8488, %fd52, 0d4018000000000000;
	mul.f64 	%fd8487, %fd52, %fd52;
	selp.f64	%fd6128, 0d3FF0000000000000, %fd9493, %p1330;
	div.rn.f64 	%fd6129, %fd1079, %fd6128;
	div.rn.f64 	%fd6130, %fd1069, %fd2075;
	sub.f64 	%fd6131, %fd6130, %fd6129;
	fma.rn.f64 	%fd6132, %fd2066, %fd6131, %fd2065;
	div.rn.f64 	%fd6133, %fd8488, %fd840;
	div.rn.f64 	%fd6134, %fd8489, %fd925;
	sub.f64 	%fd6135, %fd6134, %fd6133;
	fma.rn.f64 	%fd6136, %fd9098, %fd6135, %fd6132;
	div.rn.f64 	%fd2084, %fd8487, %fd873;
	fma.rn.f64 	%fd2085, %fd1065, %fd2084, %fd6136;
	mov.f64 	%fd9495, %fd9600;
	@!%p61 bra 	BB6_3106;
	bra.uni 	BB6_3105;

BB6_3105:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4763}, %fd9600;
	}
	xor.b32  	%r4764, %r4763, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4765, %temp}, %fd9600;
	}
	mov.b64 	%fd9495, {%r4765, %r4764};

BB6_3106:
	@%p1299 bra 	BB6_3109;
	bra.uni 	BB6_3107;

BB6_3109:
	selp.b32	%r4766, %r93, 0, %p1297;
	or.b32  	%r4767, %r4766, 2146435072;
	setp.lt.s32	%p3259, %r92, 0;
	selp.b32	%r4768, %r4767, %r4766, %p3259;
	mov.u32 	%r4769, 0;
	mov.b64 	%fd9495, {%r4769, %r4768};
	bra.uni 	BB6_3110;

BB6_3107:
	setp.gt.s32	%p3256, %r93, -1;
	@%p3256 bra 	BB6_3110;

	cvt.rzi.f64.f64	%fd6138, %fd5340;
	setp.neu.f64	%p3257, %fd6138, 0d4000000000000000;
	selp.f64	%fd9495, 0dFFF8000000000000, %fd9495, %p3257;

BB6_3110:
	@%p1304 bra 	BB6_3111;

	setp.gtu.f64	%p3261, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9496, %fd15;
	@%p3261 bra 	BB6_3120;

	and.b32  	%r4770, %r92, 2147483647;
	setp.ne.s32	%p3262, %r4770, 2146435072;
	@%p3262 bra 	BB6_3115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4771, %temp}, %fd5340;
	}
	setp.eq.s32	%p3263, %r4771, 0;
	@%p3263 bra 	BB6_3119;
	bra.uni 	BB6_3115;

BB6_3119:
	setp.eq.f64	%p3266, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3267, %fd841, 0d3FF0000000000000;
	selp.b32	%r4780, 2146435072, 0, %p3267;
	xor.b32  	%r4781, %r4780, 2146435072;
	setp.lt.s32	%p3268, %r92, 0;
	selp.b32	%r4782, %r4781, %r4780, %p3268;
	selp.b32	%r4783, 1072693248, %r4782, %p3266;
	mov.u32 	%r4784, 0;
	mov.b64 	%fd9496, {%r4784, %r4783};
	bra.uni 	BB6_3120;

BB6_3111:
	mov.f64 	%fd9496, %fd9495;

BB6_3120:
	selp.f64	%fd2094, 0d3FF0000000000000, %fd9496, %p1313;
	mov.f64 	%fd9498, %fd9603;
	@!%p62 bra 	BB6_3122;
	bra.uni 	BB6_3121;

BB6_3121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4785}, %fd9603;
	}
	xor.b32  	%r4786, %r4785, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4787, %temp}, %fd9603;
	}
	mov.b64 	%fd9498, {%r4787, %r4786};

BB6_3122:
	@%p1316 bra 	BB6_3125;
	bra.uni 	BB6_3123;

BB6_3125:
	selp.b32	%r4788, %r95, 0, %p1297;
	or.b32  	%r4789, %r4788, 2146435072;
	setp.lt.s32	%p3274, %r92, 0;
	selp.b32	%r4790, %r4789, %r4788, %p3274;
	mov.u32 	%r4791, 0;
	mov.b64 	%fd9498, {%r4791, %r4790};
	bra.uni 	BB6_3126;

BB6_3123:
	setp.gt.s32	%p3271, %r95, -1;
	@%p3271 bra 	BB6_3126;

	cvt.rzi.f64.f64	%fd6141, %fd5340;
	setp.neu.f64	%p3272, %fd6141, 0d4000000000000000;
	selp.f64	%fd9498, 0dFFF8000000000000, %fd9498, %p3272;

BB6_3126:
	@%p1321 bra 	BB6_3127;

	setp.gtu.f64	%p3276, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9499, %fd16;
	@%p3276 bra 	BB6_3136;

	and.b32  	%r4792, %r92, 2147483647;
	setp.ne.s32	%p3277, %r4792, 2146435072;
	@%p3277 bra 	BB6_3131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4793, %temp}, %fd5340;
	}
	setp.eq.s32	%p3278, %r4793, 0;
	@%p3278 bra 	BB6_3135;
	bra.uni 	BB6_3131;

BB6_3135:
	setp.eq.f64	%p3281, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3282, %fd852, 0d3FF0000000000000;
	selp.b32	%r4802, 2146435072, 0, %p3282;
	xor.b32  	%r4803, %r4802, 2146435072;
	setp.lt.s32	%p3283, %r92, 0;
	selp.b32	%r4804, %r4803, %r4802, %p3283;
	selp.b32	%r4805, 1072693248, %r4804, %p3281;
	mov.u32 	%r4806, 0;
	mov.b64 	%fd9499, {%r4806, %r4805};
	bra.uni 	BB6_3136;

BB6_3127:
	mov.f64 	%fd9499, %fd9498;

BB6_3136:
	mul.f64 	%fd8779, %fd9098, %fd1273;
	selp.f64	%fd6143, 0d3FF0000000000000, %fd9499, %p1330;
	div.rn.f64 	%fd6144, %fd1079, %fd6143;
	div.rn.f64 	%fd6145, %fd1069, %fd2094;
	sub.f64 	%fd6146, %fd6145, %fd6144;
	mul.f64 	%fd6147, %fd929, %fd6146;
	sub.f64 	%fd6148, %fd2085, %fd6147;
	sub.f64 	%fd2103, %fd6148, %fd8779;
	mov.f64 	%fd9501, %fd9603;
	@!%p62 bra 	BB6_3138;
	bra.uni 	BB6_3137;

BB6_3137:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4807}, %fd9603;
	}
	xor.b32  	%r4808, %r4807, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4809, %temp}, %fd9603;
	}
	mov.b64 	%fd9501, {%r4809, %r4808};

BB6_3138:
	@%p1316 bra 	BB6_3141;
	bra.uni 	BB6_3139;

BB6_3141:
	selp.b32	%r4810, %r95, 0, %p1297;
	or.b32  	%r4811, %r4810, 2146435072;
	setp.lt.s32	%p3289, %r92, 0;
	selp.b32	%r4812, %r4811, %r4810, %p3289;
	mov.u32 	%r4813, 0;
	mov.b64 	%fd9501, {%r4813, %r4812};
	bra.uni 	BB6_3142;

BB6_3139:
	setp.gt.s32	%p3286, %r95, -1;
	@%p3286 bra 	BB6_3142;

	cvt.rzi.f64.f64	%fd6150, %fd5340;
	setp.neu.f64	%p3287, %fd6150, 0d4000000000000000;
	selp.f64	%fd9501, 0dFFF8000000000000, %fd9501, %p3287;

BB6_3142:
	@%p1321 bra 	BB6_3143;

	setp.gtu.f64	%p3291, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9502, %fd16;
	@%p3291 bra 	BB6_3152;

	and.b32  	%r4814, %r92, 2147483647;
	setp.ne.s32	%p3292, %r4814, 2146435072;
	@%p3292 bra 	BB6_3147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4815, %temp}, %fd5340;
	}
	setp.eq.s32	%p3293, %r4815, 0;
	@%p3293 bra 	BB6_3151;
	bra.uni 	BB6_3147;

BB6_3151:
	setp.eq.f64	%p3296, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3297, %fd852, 0d3FF0000000000000;
	selp.b32	%r4824, 2146435072, 0, %p3297;
	xor.b32  	%r4825, %r4824, 2146435072;
	setp.lt.s32	%p3298, %r92, 0;
	selp.b32	%r4826, %r4825, %r4824, %p3298;
	selp.b32	%r4827, 1072693248, %r4826, %p3296;
	mov.u32 	%r4828, 0;
	mov.b64 	%fd9502, {%r4828, %r4827};
	bra.uni 	BB6_3152;

BB6_3143:
	mov.f64 	%fd9502, %fd9501;

BB6_3152:
	selp.f64	%fd6152, 0d3FF0000000000000, %fd9502, %p1330;
	mul.f64 	%fd6153, %fd873, %fd6152;
	div.rn.f64 	%fd6154, %fd52, %fd6153;
	fma.rn.f64 	%fd6155, %fd9097, %fd6154, %fd2103;
	add.f64 	%fd6156, %fd1378, %fd6155;
	fma.rn.f64 	%fd2112, %fd48, %fd6156, %fd2029;
	st.global.f64 	[%rd11+16], %fd2112;
	mov.f64 	%fd9504, %fd9600;
	@!%p61 bra 	BB6_3154;
	bra.uni 	BB6_3153;

BB6_3153:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4829}, %fd9600;
	}
	xor.b32  	%r4830, %r4829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4831, %temp}, %fd9600;
	}
	mov.b64 	%fd9504, {%r4831, %r4830};

BB6_3154:
	@%p1299 bra 	BB6_3157;
	bra.uni 	BB6_3155;

BB6_3157:
	selp.b32	%r4832, %r93, 0, %p1297;
	or.b32  	%r4833, %r4832, 2146435072;
	setp.lt.s32	%p3304, %r92, 0;
	selp.b32	%r4834, %r4833, %r4832, %p3304;
	mov.u32 	%r4835, 0;
	mov.b64 	%fd9504, {%r4835, %r4834};
	bra.uni 	BB6_3158;

BB6_3155:
	setp.gt.s32	%p3301, %r93, -1;
	@%p3301 bra 	BB6_3158;

	cvt.rzi.f64.f64	%fd6158, %fd5340;
	setp.neu.f64	%p3302, %fd6158, 0d4000000000000000;
	selp.f64	%fd9504, 0dFFF8000000000000, %fd9504, %p3302;

BB6_3158:
	@%p1304 bra 	BB6_3159;

	setp.gtu.f64	%p3306, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9505, %fd15;
	@%p3306 bra 	BB6_3168;

	and.b32  	%r4836, %r92, 2147483647;
	setp.ne.s32	%p3307, %r4836, 2146435072;
	@%p3307 bra 	BB6_3163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4837, %temp}, %fd5340;
	}
	setp.eq.s32	%p3308, %r4837, 0;
	@%p3308 bra 	BB6_3167;
	bra.uni 	BB6_3163;

BB6_3167:
	setp.eq.f64	%p3311, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3312, %fd841, 0d3FF0000000000000;
	selp.b32	%r4846, 2146435072, 0, %p3312;
	xor.b32  	%r4847, %r4846, 2146435072;
	setp.lt.s32	%p3313, %r92, 0;
	selp.b32	%r4848, %r4847, %r4846, %p3313;
	selp.b32	%r4849, 1072693248, %r4848, %p3311;
	mov.u32 	%r4850, 0;
	mov.b64 	%fd9505, {%r4850, %r4849};
	bra.uni 	BB6_3168;

BB6_3159:
	mov.f64 	%fd9505, %fd9504;

BB6_3168:
	selp.f64	%fd2121, 0d3FF0000000000000, %fd9505, %p1313;
	mov.f64 	%fd9507, %fd9603;
	@!%p62 bra 	BB6_3170;
	bra.uni 	BB6_3169;

BB6_3169:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4851}, %fd9603;
	}
	xor.b32  	%r4852, %r4851, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4853, %temp}, %fd9603;
	}
	mov.b64 	%fd9507, {%r4853, %r4852};

BB6_3170:
	@%p1316 bra 	BB6_3173;
	bra.uni 	BB6_3171;

BB6_3173:
	selp.b32	%r4854, %r95, 0, %p1297;
	or.b32  	%r4855, %r4854, 2146435072;
	setp.lt.s32	%p3319, %r92, 0;
	selp.b32	%r4856, %r4855, %r4854, %p3319;
	mov.u32 	%r4857, 0;
	mov.b64 	%fd9507, {%r4857, %r4856};
	bra.uni 	BB6_3174;

BB6_3171:
	setp.gt.s32	%p3316, %r95, -1;
	@%p3316 bra 	BB6_3174;

	cvt.rzi.f64.f64	%fd6161, %fd5340;
	setp.neu.f64	%p3317, %fd6161, 0d4000000000000000;
	selp.f64	%fd9507, 0dFFF8000000000000, %fd9507, %p3317;

BB6_3174:
	@%p1321 bra 	BB6_3175;

	setp.gtu.f64	%p3321, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9508, %fd16;
	@%p3321 bra 	BB6_3184;

	and.b32  	%r4858, %r92, 2147483647;
	setp.ne.s32	%p3322, %r4858, 2146435072;
	@%p3322 bra 	BB6_3179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4859, %temp}, %fd5340;
	}
	setp.eq.s32	%p3323, %r4859, 0;
	@%p3323 bra 	BB6_3183;
	bra.uni 	BB6_3179;

BB6_3183:
	setp.eq.f64	%p3326, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3327, %fd852, 0d3FF0000000000000;
	selp.b32	%r4868, 2146435072, 0, %p3327;
	xor.b32  	%r4869, %r4868, 2146435072;
	setp.lt.s32	%p3328, %r92, 0;
	selp.b32	%r4870, %r4869, %r4868, %p3328;
	selp.b32	%r4871, 1072693248, %r4870, %p3326;
	mov.u32 	%r4872, 0;
	mov.b64 	%fd9508, {%r4872, %r4871};
	bra.uni 	BB6_3184;

BB6_3175:
	mov.f64 	%fd9508, %fd9507;

BB6_3184:
	mul.f64 	%fd8780, %fd926, %fd1589;
	selp.f64	%fd6163, 0d3FF0000000000000, %fd9508, %p1330;
	div.rn.f64 	%fd6164, %fd9097, %fd6163;
	div.rn.f64 	%fd6165, %fd9096, %fd2121;
	sub.f64 	%fd6166, %fd6165, %fd6164;
	fma.rn.f64 	%fd2130, %fd1276, %fd6166, %fd8780;
	mov.f64 	%fd9510, %fd9600;
	@!%p61 bra 	BB6_3186;
	bra.uni 	BB6_3185;

BB6_3185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4873}, %fd9600;
	}
	xor.b32  	%r4874, %r4873, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4875, %temp}, %fd9600;
	}
	mov.b64 	%fd9510, {%r4875, %r4874};

BB6_3186:
	@%p1299 bra 	BB6_3189;
	bra.uni 	BB6_3187;

BB6_3189:
	selp.b32	%r4876, %r93, 0, %p1297;
	or.b32  	%r4877, %r4876, 2146435072;
	setp.lt.s32	%p3334, %r92, 0;
	selp.b32	%r4878, %r4877, %r4876, %p3334;
	mov.u32 	%r4879, 0;
	mov.b64 	%fd9510, {%r4879, %r4878};
	bra.uni 	BB6_3190;

BB6_3187:
	setp.gt.s32	%p3331, %r93, -1;
	@%p3331 bra 	BB6_3190;

	cvt.rzi.f64.f64	%fd6168, %fd5340;
	setp.neu.f64	%p3332, %fd6168, 0d4000000000000000;
	selp.f64	%fd9510, 0dFFF8000000000000, %fd9510, %p3332;

BB6_3190:
	@%p1304 bra 	BB6_3191;

	setp.gtu.f64	%p3336, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9511, %fd15;
	@%p3336 bra 	BB6_3200;

	and.b32  	%r4880, %r92, 2147483647;
	setp.ne.s32	%p3337, %r4880, 2146435072;
	@%p3337 bra 	BB6_3195;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4881, %temp}, %fd5340;
	}
	setp.eq.s32	%p3338, %r4881, 0;
	@%p3338 bra 	BB6_3199;
	bra.uni 	BB6_3195;

BB6_3199:
	setp.eq.f64	%p3341, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3342, %fd841, 0d3FF0000000000000;
	selp.b32	%r4890, 2146435072, 0, %p3342;
	xor.b32  	%r4891, %r4890, 2146435072;
	setp.lt.s32	%p3343, %r92, 0;
	selp.b32	%r4892, %r4891, %r4890, %p3343;
	selp.b32	%r4893, 1072693248, %r4892, %p3341;
	mov.u32 	%r4894, 0;
	mov.b64 	%fd9511, {%r4894, %r4893};
	bra.uni 	BB6_3200;

BB6_3191:
	mov.f64 	%fd9511, %fd9510;

BB6_3200:
	selp.f64	%fd2139, 0d3FF0000000000000, %fd9511, %p1313;
	mov.f64 	%fd9513, %fd9603;
	@!%p62 bra 	BB6_3202;
	bra.uni 	BB6_3201;

BB6_3201:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4895}, %fd9603;
	}
	xor.b32  	%r4896, %r4895, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4897, %temp}, %fd9603;
	}
	mov.b64 	%fd9513, {%r4897, %r4896};

BB6_3202:
	@%p1316 bra 	BB6_3205;
	bra.uni 	BB6_3203;

BB6_3205:
	selp.b32	%r4898, %r95, 0, %p1297;
	or.b32  	%r4899, %r4898, 2146435072;
	setp.lt.s32	%p3349, %r92, 0;
	selp.b32	%r4900, %r4899, %r4898, %p3349;
	mov.u32 	%r4901, 0;
	mov.b64 	%fd9513, {%r4901, %r4900};
	bra.uni 	BB6_3206;

BB6_3203:
	setp.gt.s32	%p3346, %r95, -1;
	@%p3346 bra 	BB6_3206;

	cvt.rzi.f64.f64	%fd6171, %fd5340;
	setp.neu.f64	%p3347, %fd6171, 0d4000000000000000;
	selp.f64	%fd9513, 0dFFF8000000000000, %fd9513, %p3347;

BB6_3206:
	@%p1321 bra 	BB6_3207;

	setp.gtu.f64	%p3351, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9514, %fd16;
	@%p3351 bra 	BB6_3216;

	and.b32  	%r4902, %r92, 2147483647;
	setp.ne.s32	%p3352, %r4902, 2146435072;
	@%p3352 bra 	BB6_3211;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4903, %temp}, %fd5340;
	}
	setp.eq.s32	%p3353, %r4903, 0;
	@%p3353 bra 	BB6_3215;
	bra.uni 	BB6_3211;

BB6_3215:
	setp.eq.f64	%p3356, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3357, %fd852, 0d3FF0000000000000;
	selp.b32	%r4912, 2146435072, 0, %p3357;
	xor.b32  	%r4913, %r4912, 2146435072;
	setp.lt.s32	%p3358, %r92, 0;
	selp.b32	%r4914, %r4913, %r4912, %p3358;
	selp.b32	%r4915, 1072693248, %r4914, %p3356;
	mov.u32 	%r4916, 0;
	mov.b64 	%fd9514, {%r4916, %r4915};
	bra.uni 	BB6_3216;

BB6_3207:
	mov.f64 	%fd9514, %fd9513;

BB6_3216:
	selp.f64	%fd6173, 0d3FF0000000000000, %fd9514, %p1330;
	div.rn.f64 	%fd6174, %fd903, %fd6173;
	div.rn.f64 	%fd6175, %fd893, %fd2139;
	sub.f64 	%fd6176, %fd6175, %fd6174;
	fma.rn.f64 	%fd6177, %fd1694, %fd6176, %fd2130;
	add.f64 	%fd6178, %fd1313, %fd6177;
	fma.rn.f64 	%fd2148, %fd49, %fd6178, %fd2112;
	st.global.f64 	[%rd11+16], %fd2148;
	mov.f64 	%fd9516, %fd9600;
	@!%p61 bra 	BB6_3218;
	bra.uni 	BB6_3217;

BB6_3217:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4917}, %fd9600;
	}
	xor.b32  	%r4918, %r4917, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4919, %temp}, %fd9600;
	}
	mov.b64 	%fd9516, {%r4919, %r4918};

BB6_3218:
	@%p1299 bra 	BB6_3221;
	bra.uni 	BB6_3219;

BB6_3221:
	selp.b32	%r4920, %r93, 0, %p1297;
	or.b32  	%r4921, %r4920, 2146435072;
	setp.lt.s32	%p3364, %r92, 0;
	selp.b32	%r4922, %r4921, %r4920, %p3364;
	mov.u32 	%r4923, 0;
	mov.b64 	%fd9516, {%r4923, %r4922};
	bra.uni 	BB6_3222;

BB6_3219:
	setp.gt.s32	%p3361, %r93, -1;
	@%p3361 bra 	BB6_3222;

	cvt.rzi.f64.f64	%fd6180, %fd5340;
	setp.neu.f64	%p3362, %fd6180, 0d4000000000000000;
	selp.f64	%fd9516, 0dFFF8000000000000, %fd9516, %p3362;

BB6_3222:
	@%p1304 bra 	BB6_3223;

	setp.gtu.f64	%p3366, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9517, %fd15;
	@%p3366 bra 	BB6_3232;

	and.b32  	%r4924, %r92, 2147483647;
	setp.ne.s32	%p3367, %r4924, 2146435072;
	@%p3367 bra 	BB6_3227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4925, %temp}, %fd5340;
	}
	setp.eq.s32	%p3368, %r4925, 0;
	@%p3368 bra 	BB6_3231;
	bra.uni 	BB6_3227;

BB6_3231:
	setp.eq.f64	%p3371, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3372, %fd841, 0d3FF0000000000000;
	selp.b32	%r4934, 2146435072, 0, %p3372;
	xor.b32  	%r4935, %r4934, 2146435072;
	setp.lt.s32	%p3373, %r92, 0;
	selp.b32	%r4936, %r4935, %r4934, %p3373;
	selp.b32	%r4937, 1072693248, %r4936, %p3371;
	mov.u32 	%r4938, 0;
	mov.b64 	%fd9517, {%r4938, %r4937};
	bra.uni 	BB6_3232;

BB6_3223:
	mov.f64 	%fd9517, %fd9516;

BB6_3232:
	selp.f64	%fd2157, 0d3FF0000000000000, %fd9517, %p1313;
	mov.f64 	%fd9519, %fd9603;
	@!%p62 bra 	BB6_3234;
	bra.uni 	BB6_3233;

BB6_3233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4939}, %fd9603;
	}
	xor.b32  	%r4940, %r4939, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4941, %temp}, %fd9603;
	}
	mov.b64 	%fd9519, {%r4941, %r4940};

BB6_3234:
	@%p1316 bra 	BB6_3237;
	bra.uni 	BB6_3235;

BB6_3237:
	selp.b32	%r4942, %r95, 0, %p1297;
	or.b32  	%r4943, %r4942, 2146435072;
	setp.lt.s32	%p3379, %r92, 0;
	selp.b32	%r4944, %r4943, %r4942, %p3379;
	mov.u32 	%r4945, 0;
	mov.b64 	%fd9519, {%r4945, %r4944};
	bra.uni 	BB6_3238;

BB6_3235:
	setp.gt.s32	%p3376, %r95, -1;
	@%p3376 bra 	BB6_3238;

	cvt.rzi.f64.f64	%fd6183, %fd5340;
	setp.neu.f64	%p3377, %fd6183, 0d4000000000000000;
	selp.f64	%fd9519, 0dFFF8000000000000, %fd9519, %p3377;

BB6_3238:
	@%p1321 bra 	BB6_3239;

	setp.gtu.f64	%p3381, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9520, %fd16;
	@%p3381 bra 	BB6_3248;

	and.b32  	%r4946, %r92, 2147483647;
	setp.ne.s32	%p3382, %r4946, 2146435072;
	@%p3382 bra 	BB6_3243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4947, %temp}, %fd5340;
	}
	setp.eq.s32	%p3383, %r4947, 0;
	@%p3383 bra 	BB6_3247;
	bra.uni 	BB6_3243;

BB6_3247:
	setp.eq.f64	%p3386, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3387, %fd852, 0d3FF0000000000000;
	selp.b32	%r4956, 2146435072, 0, %p3387;
	xor.b32  	%r4957, %r4956, 2146435072;
	setp.lt.s32	%p3388, %r92, 0;
	selp.b32	%r4958, %r4957, %r4956, %p3388;
	selp.b32	%r4959, 1072693248, %r4958, %p3386;
	mov.u32 	%r4960, 0;
	mov.b64 	%fd9520, {%r4960, %r4959};
	bra.uni 	BB6_3248;

BB6_3239:
	mov.f64 	%fd9520, %fd9519;

BB6_3248:
	selp.f64	%fd6185, 0d3FF0000000000000, %fd9520, %p1330;
	div.rn.f64 	%fd6186, %fd9097, %fd6185;
	div.rn.f64 	%fd6187, %fd9096, %fd2157;
	sub.f64 	%fd2166, %fd6187, %fd6186;
	mov.f64 	%fd9522, %fd9600;
	@!%p61 bra 	BB6_3250;
	bra.uni 	BB6_3249;

BB6_3249:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4961}, %fd9600;
	}
	xor.b32  	%r4962, %r4961, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4963, %temp}, %fd9600;
	}
	mov.b64 	%fd9522, {%r4963, %r4962};

BB6_3250:
	@%p1299 bra 	BB6_3253;
	bra.uni 	BB6_3251;

BB6_3253:
	selp.b32	%r4964, %r93, 0, %p1297;
	or.b32  	%r4965, %r4964, 2146435072;
	setp.lt.s32	%p3394, %r92, 0;
	selp.b32	%r4966, %r4965, %r4964, %p3394;
	mov.u32 	%r4967, 0;
	mov.b64 	%fd9522, {%r4967, %r4966};
	bra.uni 	BB6_3254;

BB6_3251:
	setp.gt.s32	%p3391, %r93, -1;
	@%p3391 bra 	BB6_3254;

	cvt.rzi.f64.f64	%fd6189, %fd5340;
	setp.neu.f64	%p3392, %fd6189, 0d4000000000000000;
	selp.f64	%fd9522, 0dFFF8000000000000, %fd9522, %p3392;

BB6_3254:
	@%p1304 bra 	BB6_3255;

	setp.gtu.f64	%p3396, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9523, %fd15;
	@%p3396 bra 	BB6_3264;

	and.b32  	%r4968, %r92, 2147483647;
	setp.ne.s32	%p3397, %r4968, 2146435072;
	@%p3397 bra 	BB6_3259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4969, %temp}, %fd5340;
	}
	setp.eq.s32	%p3398, %r4969, 0;
	@%p3398 bra 	BB6_3263;
	bra.uni 	BB6_3259;

BB6_3263:
	setp.eq.f64	%p3401, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3402, %fd841, 0d3FF0000000000000;
	selp.b32	%r4978, 2146435072, 0, %p3402;
	xor.b32  	%r4979, %r4978, 2146435072;
	setp.lt.s32	%p3403, %r92, 0;
	selp.b32	%r4980, %r4979, %r4978, %p3403;
	selp.b32	%r4981, 1072693248, %r4980, %p3401;
	mov.u32 	%r4982, 0;
	mov.b64 	%fd9523, {%r4982, %r4981};
	bra.uni 	BB6_3264;

BB6_3255:
	mov.f64 	%fd9523, %fd9522;

BB6_3264:
	selp.f64	%fd2175, 0d3FF0000000000000, %fd9523, %p1313;
	mov.f64 	%fd9525, %fd9603;
	@!%p62 bra 	BB6_3266;
	bra.uni 	BB6_3265;

BB6_3265:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4983}, %fd9603;
	}
	xor.b32  	%r4984, %r4983, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4985, %temp}, %fd9603;
	}
	mov.b64 	%fd9525, {%r4985, %r4984};

BB6_3266:
	@%p1316 bra 	BB6_3269;
	bra.uni 	BB6_3267;

BB6_3269:
	selp.b32	%r4986, %r95, 0, %p1297;
	or.b32  	%r4987, %r4986, 2146435072;
	setp.lt.s32	%p3409, %r92, 0;
	selp.b32	%r4988, %r4987, %r4986, %p3409;
	mov.u32 	%r4989, 0;
	mov.b64 	%fd9525, {%r4989, %r4988};
	bra.uni 	BB6_3270;

BB6_3267:
	setp.gt.s32	%p3406, %r95, -1;
	@%p3406 bra 	BB6_3270;

	cvt.rzi.f64.f64	%fd6192, %fd5340;
	setp.neu.f64	%p3407, %fd6192, 0d4000000000000000;
	selp.f64	%fd9525, 0dFFF8000000000000, %fd9525, %p3407;

BB6_3270:
	@%p1321 bra 	BB6_3271;

	setp.gtu.f64	%p3411, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9526, %fd16;
	@%p3411 bra 	BB6_3280;

	and.b32  	%r4990, %r92, 2147483647;
	setp.ne.s32	%p3412, %r4990, 2146435072;
	@%p3412 bra 	BB6_3275;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4991, %temp}, %fd5340;
	}
	setp.eq.s32	%p3413, %r4991, 0;
	@%p3413 bra 	BB6_3279;
	bra.uni 	BB6_3275;

BB6_3279:
	setp.eq.f64	%p3416, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3417, %fd852, 0d3FF0000000000000;
	selp.b32	%r5000, 2146435072, 0, %p3417;
	xor.b32  	%r5001, %r5000, 2146435072;
	setp.lt.s32	%p3418, %r92, 0;
	selp.b32	%r5002, %r5001, %r5000, %p3418;
	selp.b32	%r5003, 1072693248, %r5002, %p3416;
	mov.u32 	%r5004, 0;
	mov.b64 	%fd9526, {%r5004, %r5003};
	bra.uni 	BB6_3280;

BB6_3271:
	mov.f64 	%fd9526, %fd9525;

BB6_3280:
	selp.f64	%fd6194, 0d3FF0000000000000, %fd9526, %p1330;
	div.rn.f64 	%fd6195, %fd903, %fd6194;
	div.rn.f64 	%fd6196, %fd893, %fd2175;
	sub.f64 	%fd6197, %fd6196, %fd6195;
	mul.f64 	%fd6198, %fd2066, %fd6197;
	fma.rn.f64 	%fd6199, %fd1028, %fd2166, %fd6198;
	fma.rn.f64 	%fd6200, %fd9098, %fd1088, %fd6199;
	fma.rn.f64 	%fd2184, %fd926, %fd2084, %fd6200;
	mov.f64 	%fd9528, %fd9600;
	@!%p61 bra 	BB6_3282;
	bra.uni 	BB6_3281;

BB6_3281:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5005}, %fd9600;
	}
	xor.b32  	%r5006, %r5005, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5007, %temp}, %fd9600;
	}
	mov.b64 	%fd9528, {%r5007, %r5006};

BB6_3282:
	@%p1299 bra 	BB6_3285;
	bra.uni 	BB6_3283;

BB6_3285:
	selp.b32	%r5008, %r93, 0, %p1297;
	or.b32  	%r5009, %r5008, 2146435072;
	setp.lt.s32	%p3424, %r92, 0;
	selp.b32	%r5010, %r5009, %r5008, %p3424;
	mov.u32 	%r5011, 0;
	mov.b64 	%fd9528, {%r5011, %r5010};
	bra.uni 	BB6_3286;

BB6_3283:
	setp.gt.s32	%p3421, %r93, -1;
	@%p3421 bra 	BB6_3286;

	cvt.rzi.f64.f64	%fd6202, %fd5340;
	setp.neu.f64	%p3422, %fd6202, 0d4000000000000000;
	selp.f64	%fd9528, 0dFFF8000000000000, %fd9528, %p3422;

BB6_3286:
	@%p1304 bra 	BB6_3287;

	setp.gtu.f64	%p3426, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9529, %fd15;
	@%p3426 bra 	BB6_3296;

	and.b32  	%r5012, %r92, 2147483647;
	setp.ne.s32	%p3427, %r5012, 2146435072;
	@%p3427 bra 	BB6_3291;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5013, %temp}, %fd5340;
	}
	setp.eq.s32	%p3428, %r5013, 0;
	@%p3428 bra 	BB6_3295;
	bra.uni 	BB6_3291;

BB6_3295:
	setp.eq.f64	%p3431, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3432, %fd841, 0d3FF0000000000000;
	selp.b32	%r5022, 2146435072, 0, %p3432;
	xor.b32  	%r5023, %r5022, 2146435072;
	setp.lt.s32	%p3433, %r92, 0;
	selp.b32	%r5024, %r5023, %r5022, %p3433;
	selp.b32	%r5025, 1072693248, %r5024, %p3431;
	mov.u32 	%r5026, 0;
	mov.b64 	%fd9529, {%r5026, %r5025};
	bra.uni 	BB6_3296;

BB6_3287:
	mov.f64 	%fd9529, %fd9528;

BB6_3296:
	selp.f64	%fd6204, 0d3FF0000000000000, %fd9529, %p1313;
	div.rn.f64 	%fd2193, %fd893, %fd6204;
	mov.f64 	%fd9531, %fd9603;
	@!%p62 bra 	BB6_3298;
	bra.uni 	BB6_3297;

BB6_3297:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5027}, %fd9603;
	}
	xor.b32  	%r5028, %r5027, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5029, %temp}, %fd9603;
	}
	mov.b64 	%fd9531, {%r5029, %r5028};

BB6_3298:
	@%p1316 bra 	BB6_3301;
	bra.uni 	BB6_3299;

BB6_3301:
	selp.b32	%r5030, %r95, 0, %p1297;
	or.b32  	%r5031, %r5030, 2146435072;
	setp.lt.s32	%p3439, %r92, 0;
	selp.b32	%r5032, %r5031, %r5030, %p3439;
	mov.u32 	%r5033, 0;
	mov.b64 	%fd9531, {%r5033, %r5032};
	bra.uni 	BB6_3302;

BB6_3299:
	setp.gt.s32	%p3436, %r95, -1;
	@%p3436 bra 	BB6_3302;

	cvt.rzi.f64.f64	%fd6206, %fd5340;
	setp.neu.f64	%p3437, %fd6206, 0d4000000000000000;
	selp.f64	%fd9531, 0dFFF8000000000000, %fd9531, %p3437;

BB6_3302:
	@%p1321 bra 	BB6_3303;

	setp.gtu.f64	%p3441, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9532, %fd16;
	@%p3441 bra 	BB6_3312;

	and.b32  	%r5034, %r92, 2147483647;
	setp.ne.s32	%p3442, %r5034, 2146435072;
	@%p3442 bra 	BB6_3307;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5035, %temp}, %fd5340;
	}
	setp.eq.s32	%p3443, %r5035, 0;
	@%p3443 bra 	BB6_3311;
	bra.uni 	BB6_3307;

BB6_3311:
	setp.eq.f64	%p3446, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3447, %fd852, 0d3FF0000000000000;
	selp.b32	%r5044, 2146435072, 0, %p3447;
	xor.b32  	%r5045, %r5044, 2146435072;
	setp.lt.s32	%p3448, %r92, 0;
	selp.b32	%r5046, %r5045, %r5044, %p3448;
	selp.b32	%r5047, 1072693248, %r5046, %p3446;
	mov.u32 	%r5048, 0;
	mov.b64 	%fd9532, {%r5048, %r5047};
	bra.uni 	BB6_3312;

BB6_3303:
	mov.f64 	%fd9532, %fd9531;

BB6_3312:
	mul.f64 	%fd8767, %fd9098, %fd948;
	selp.f64	%fd6208, 0d3FF0000000000000, %fd9532, %p1330;
	div.rn.f64 	%fd6209, %fd903, %fd6208;
	sub.f64 	%fd6210, %fd2193, %fd6209;
	mul.f64 	%fd6211, %fd929, %fd6210;
	sub.f64 	%fd6212, %fd2184, %fd6211;
	sub.f64 	%fd2202, %fd6212, %fd8767;
	mov.f64 	%fd9534, %fd9603;
	@!%p62 bra 	BB6_3314;
	bra.uni 	BB6_3313;

BB6_3313:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5049}, %fd9603;
	}
	xor.b32  	%r5050, %r5049, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5051, %temp}, %fd9603;
	}
	mov.b64 	%fd9534, {%r5051, %r5050};

BB6_3314:
	@%p1316 bra 	BB6_3317;
	bra.uni 	BB6_3315;

BB6_3317:
	selp.b32	%r5052, %r95, 0, %p1297;
	or.b32  	%r5053, %r5052, 2146435072;
	setp.lt.s32	%p3454, %r92, 0;
	selp.b32	%r5054, %r5053, %r5052, %p3454;
	mov.u32 	%r5055, 0;
	mov.b64 	%fd9534, {%r5055, %r5054};
	bra.uni 	BB6_3318;

BB6_3315:
	setp.gt.s32	%p3451, %r95, -1;
	@%p3451 bra 	BB6_3318;

	cvt.rzi.f64.f64	%fd6214, %fd5340;
	setp.neu.f64	%p3452, %fd6214, 0d4000000000000000;
	selp.f64	%fd9534, 0dFFF8000000000000, %fd9534, %p3452;

BB6_3318:
	@%p1321 bra 	BB6_3319;

	setp.gtu.f64	%p3456, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9535, %fd16;
	@%p3456 bra 	BB6_3328;

	and.b32  	%r5056, %r92, 2147483647;
	setp.ne.s32	%p3457, %r5056, 2146435072;
	@%p3457 bra 	BB6_3323;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5057, %temp}, %fd5340;
	}
	setp.eq.s32	%p3458, %r5057, 0;
	@%p3458 bra 	BB6_3327;
	bra.uni 	BB6_3323;

BB6_3327:
	setp.eq.f64	%p3461, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3462, %fd852, 0d3FF0000000000000;
	selp.b32	%r5066, 2146435072, 0, %p3462;
	xor.b32  	%r5067, %r5066, 2146435072;
	setp.lt.s32	%p3463, %r92, 0;
	selp.b32	%r5068, %r5067, %r5066, %p3463;
	selp.b32	%r5069, 1072693248, %r5068, %p3461;
	mov.u32 	%r5070, 0;
	mov.b64 	%fd9535, {%r5070, %r5069};
	bra.uni 	BB6_3328;

BB6_3319:
	mov.f64 	%fd9535, %fd9534;

BB6_3328:
	selp.f64	%fd6216, 0d3FF0000000000000, %fd9535, %p1330;
	mul.f64 	%fd6217, %fd873, %fd6216;
	div.rn.f64 	%fd6218, %fd85, %fd6217;
	fma.rn.f64 	%fd6219, %fd9097, %fd6218, %fd2202;
	add.f64 	%fd6220, %fd959, %fd6219;
	fma.rn.f64 	%fd2211, %fd50, %fd6220, %fd2148;
	st.global.f64 	[%rd11+16], %fd2211;
	mov.f64 	%fd9537, %fd9600;
	@!%p61 bra 	BB6_3330;
	bra.uni 	BB6_3329;

BB6_3329:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5071}, %fd9600;
	}
	xor.b32  	%r5072, %r5071, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5073, %temp}, %fd9600;
	}
	mov.b64 	%fd9537, {%r5073, %r5072};

BB6_3330:
	@%p1299 bra 	BB6_3333;
	bra.uni 	BB6_3331;

BB6_3333:
	selp.b32	%r5074, %r93, 0, %p1297;
	or.b32  	%r5075, %r5074, 2146435072;
	setp.lt.s32	%p3469, %r92, 0;
	selp.b32	%r5076, %r5075, %r5074, %p3469;
	mov.u32 	%r5077, 0;
	mov.b64 	%fd9537, {%r5077, %r5076};
	bra.uni 	BB6_3334;

BB6_3331:
	setp.gt.s32	%p3466, %r93, -1;
	@%p3466 bra 	BB6_3334;

	cvt.rzi.f64.f64	%fd6222, %fd5340;
	setp.neu.f64	%p3467, %fd6222, 0d4000000000000000;
	selp.f64	%fd9537, 0dFFF8000000000000, %fd9537, %p3467;

BB6_3334:
	@%p1304 bra 	BB6_3335;

	setp.gtu.f64	%p3471, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9538, %fd15;
	@%p3471 bra 	BB6_3344;

	and.b32  	%r5078, %r92, 2147483647;
	setp.ne.s32	%p3472, %r5078, 2146435072;
	@%p3472 bra 	BB6_3339;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5079, %temp}, %fd5340;
	}
	setp.eq.s32	%p3473, %r5079, 0;
	@%p3473 bra 	BB6_3343;
	bra.uni 	BB6_3339;

BB6_3343:
	setp.eq.f64	%p3476, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3477, %fd841, 0d3FF0000000000000;
	selp.b32	%r5088, 2146435072, 0, %p3477;
	xor.b32  	%r5089, %r5088, 2146435072;
	setp.lt.s32	%p3478, %r92, 0;
	selp.b32	%r5090, %r5089, %r5088, %p3478;
	selp.b32	%r5091, 1072693248, %r5090, %p3476;
	mov.u32 	%r5092, 0;
	mov.b64 	%fd9538, {%r5092, %r5091};
	bra.uni 	BB6_3344;

BB6_3335:
	mov.f64 	%fd9538, %fd9537;

BB6_3344:
	selp.f64	%fd2220, 0d3FF0000000000000, %fd9538, %p1313;
	mov.f64 	%fd9540, %fd9603;
	@!%p62 bra 	BB6_3346;
	bra.uni 	BB6_3345;

BB6_3345:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5093}, %fd9603;
	}
	xor.b32  	%r5094, %r5093, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5095, %temp}, %fd9603;
	}
	mov.b64 	%fd9540, {%r5095, %r5094};

BB6_3346:
	@%p1316 bra 	BB6_3349;
	bra.uni 	BB6_3347;

BB6_3349:
	selp.b32	%r5096, %r95, 0, %p1297;
	or.b32  	%r5097, %r5096, 2146435072;
	setp.lt.s32	%p3484, %r92, 0;
	selp.b32	%r5098, %r5097, %r5096, %p3484;
	mov.u32 	%r5099, 0;
	mov.b64 	%fd9540, {%r5099, %r5098};
	bra.uni 	BB6_3350;

BB6_3347:
	setp.gt.s32	%p3481, %r95, -1;
	@%p3481 bra 	BB6_3350;

	cvt.rzi.f64.f64	%fd6225, %fd5340;
	setp.neu.f64	%p3482, %fd6225, 0d4000000000000000;
	selp.f64	%fd9540, 0dFFF8000000000000, %fd9540, %p3482;

BB6_3350:
	@%p1321 bra 	BB6_3351;

	setp.gtu.f64	%p3486, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9541, %fd16;
	@%p3486 bra 	BB6_3360;

	and.b32  	%r5100, %r92, 2147483647;
	setp.ne.s32	%p3487, %r5100, 2146435072;
	@%p3487 bra 	BB6_3355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5101, %temp}, %fd5340;
	}
	setp.eq.s32	%p3488, %r5101, 0;
	@%p3488 bra 	BB6_3359;
	bra.uni 	BB6_3355;

BB6_3359:
	setp.eq.f64	%p3491, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3492, %fd852, 0d3FF0000000000000;
	selp.b32	%r5110, 2146435072, 0, %p3492;
	xor.b32  	%r5111, %r5110, 2146435072;
	setp.lt.s32	%p3493, %r92, 0;
	selp.b32	%r5112, %r5111, %r5110, %p3493;
	selp.b32	%r5113, 1072693248, %r5112, %p3491;
	mov.u32 	%r5114, 0;
	mov.b64 	%fd9541, {%r5114, %r5113};
	bra.uni 	BB6_3360;

BB6_3351:
	mov.f64 	%fd9541, %fd9540;

BB6_3360:
	mul.f64 	%fd8774, %fd1000, %fd1064;
	selp.f64	%fd6227, 0d3FF0000000000000, %fd9541, %p1330;
	div.rn.f64 	%fd6228, %fd9097, %fd6227;
	div.rn.f64 	%fd6229, %fd9096, %fd2220;
	sub.f64 	%fd6230, %fd6229, %fd6228;
	fma.rn.f64 	%fd2229, %fd1276, %fd6230, %fd8774;
	mov.f64 	%fd9543, %fd9600;
	@!%p61 bra 	BB6_3362;
	bra.uni 	BB6_3361;

BB6_3361:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5115}, %fd9600;
	}
	xor.b32  	%r5116, %r5115, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5117, %temp}, %fd9600;
	}
	mov.b64 	%fd9543, {%r5117, %r5116};

BB6_3362:
	@%p1299 bra 	BB6_3365;
	bra.uni 	BB6_3363;

BB6_3365:
	selp.b32	%r5118, %r93, 0, %p1297;
	or.b32  	%r5119, %r5118, 2146435072;
	setp.lt.s32	%p3499, %r92, 0;
	selp.b32	%r5120, %r5119, %r5118, %p3499;
	mov.u32 	%r5121, 0;
	mov.b64 	%fd9543, {%r5121, %r5120};
	bra.uni 	BB6_3366;

BB6_3363:
	setp.gt.s32	%p3496, %r93, -1;
	@%p3496 bra 	BB6_3366;

	cvt.rzi.f64.f64	%fd6232, %fd5340;
	setp.neu.f64	%p3497, %fd6232, 0d4000000000000000;
	selp.f64	%fd9543, 0dFFF8000000000000, %fd9543, %p3497;

BB6_3366:
	@%p1304 bra 	BB6_3367;

	setp.gtu.f64	%p3501, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9544, %fd15;
	@%p3501 bra 	BB6_3376;

	and.b32  	%r5122, %r92, 2147483647;
	setp.ne.s32	%p3502, %r5122, 2146435072;
	@%p3502 bra 	BB6_3371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5123, %temp}, %fd5340;
	}
	setp.eq.s32	%p3503, %r5123, 0;
	@%p3503 bra 	BB6_3375;
	bra.uni 	BB6_3371;

BB6_3375:
	setp.eq.f64	%p3506, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3507, %fd841, 0d3FF0000000000000;
	selp.b32	%r5132, 2146435072, 0, %p3507;
	xor.b32  	%r5133, %r5132, 2146435072;
	setp.lt.s32	%p3508, %r92, 0;
	selp.b32	%r5134, %r5133, %r5132, %p3508;
	selp.b32	%r5135, 1072693248, %r5134, %p3506;
	mov.u32 	%r5136, 0;
	mov.b64 	%fd9544, {%r5136, %r5135};
	bra.uni 	BB6_3376;

BB6_3367:
	mov.f64 	%fd9544, %fd9543;

BB6_3376:
	selp.f64	%fd2238, 0d3FF0000000000000, %fd9544, %p1313;
	mov.f64 	%fd9546, %fd9603;
	@!%p62 bra 	BB6_3378;
	bra.uni 	BB6_3377;

BB6_3377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5137}, %fd9603;
	}
	xor.b32  	%r5138, %r5137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5139, %temp}, %fd9603;
	}
	mov.b64 	%fd9546, {%r5139, %r5138};

BB6_3378:
	@%p1316 bra 	BB6_3381;
	bra.uni 	BB6_3379;

BB6_3381:
	selp.b32	%r5140, %r95, 0, %p1297;
	or.b32  	%r5141, %r5140, 2146435072;
	setp.lt.s32	%p3514, %r92, 0;
	selp.b32	%r5142, %r5141, %r5140, %p3514;
	mov.u32 	%r5143, 0;
	mov.b64 	%fd9546, {%r5143, %r5142};
	bra.uni 	BB6_3382;

BB6_3379:
	setp.gt.s32	%p3511, %r95, -1;
	@%p3511 bra 	BB6_3382;

	cvt.rzi.f64.f64	%fd6235, %fd5340;
	setp.neu.f64	%p3512, %fd6235, 0d4000000000000000;
	selp.f64	%fd9546, 0dFFF8000000000000, %fd9546, %p3512;

BB6_3382:
	@%p1321 bra 	BB6_3383;

	setp.gtu.f64	%p3516, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9547, %fd16;
	@%p3516 bra 	BB6_3392;

	and.b32  	%r5144, %r92, 2147483647;
	setp.ne.s32	%p3517, %r5144, 2146435072;
	@%p3517 bra 	BB6_3387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5145, %temp}, %fd5340;
	}
	setp.eq.s32	%p3518, %r5145, 0;
	@%p3518 bra 	BB6_3391;
	bra.uni 	BB6_3387;

BB6_3391:
	setp.eq.f64	%p3521, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3522, %fd852, 0d3FF0000000000000;
	selp.b32	%r5154, 2146435072, 0, %p3522;
	xor.b32  	%r5155, %r5154, 2146435072;
	setp.lt.s32	%p3523, %r92, 0;
	selp.b32	%r5156, %r5155, %r5154, %p3523;
	selp.b32	%r5157, 1072693248, %r5156, %p3521;
	mov.u32 	%r5158, 0;
	mov.b64 	%fd9547, {%r5158, %r5157};
	bra.uni 	BB6_3392;

BB6_3383:
	mov.f64 	%fd9547, %fd9546;

BB6_3392:
	selp.f64	%fd6237, 0d3FF0000000000000, %fd9547, %p1330;
	div.rn.f64 	%fd6238, %fd1014, %fd6237;
	div.rn.f64 	%fd6239, %fd1004, %fd2238;
	sub.f64 	%fd6240, %fd6239, %fd6238;
	fma.rn.f64 	%fd6241, %fd1068, %fd6240, %fd2229;
	add.f64 	%fd6242, %fd1313, %fd6241;
	fma.rn.f64 	%fd2247, %fd49, %fd6242, %fd2211;
	st.global.f64 	[%rd11+16], %fd2247;
	mov.f64 	%fd9549, %fd9600;
	@!%p61 bra 	BB6_3394;
	bra.uni 	BB6_3393;

BB6_3393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5159}, %fd9600;
	}
	xor.b32  	%r5160, %r5159, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5161, %temp}, %fd9600;
	}
	mov.b64 	%fd9549, {%r5161, %r5160};

BB6_3394:
	@%p1299 bra 	BB6_3397;
	bra.uni 	BB6_3395;

BB6_3397:
	selp.b32	%r5162, %r93, 0, %p1297;
	or.b32  	%r5163, %r5162, 2146435072;
	setp.lt.s32	%p3529, %r92, 0;
	selp.b32	%r5164, %r5163, %r5162, %p3529;
	mov.u32 	%r5165, 0;
	mov.b64 	%fd9549, {%r5165, %r5164};
	bra.uni 	BB6_3398;

BB6_3395:
	setp.gt.s32	%p3526, %r93, -1;
	@%p3526 bra 	BB6_3398;

	cvt.rzi.f64.f64	%fd6244, %fd5340;
	setp.neu.f64	%p3527, %fd6244, 0d4000000000000000;
	selp.f64	%fd9549, 0dFFF8000000000000, %fd9549, %p3527;

BB6_3398:
	@%p1304 bra 	BB6_3399;

	setp.gtu.f64	%p3531, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9550, %fd15;
	@%p3531 bra 	BB6_3408;

	and.b32  	%r5166, %r92, 2147483647;
	setp.ne.s32	%p3532, %r5166, 2146435072;
	@%p3532 bra 	BB6_3403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5167, %temp}, %fd5340;
	}
	setp.eq.s32	%p3533, %r5167, 0;
	@%p3533 bra 	BB6_3407;
	bra.uni 	BB6_3403;

BB6_3407:
	setp.eq.f64	%p3536, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3537, %fd841, 0d3FF0000000000000;
	selp.b32	%r5176, 2146435072, 0, %p3537;
	xor.b32  	%r5177, %r5176, 2146435072;
	setp.lt.s32	%p3538, %r92, 0;
	selp.b32	%r5178, %r5177, %r5176, %p3538;
	selp.b32	%r5179, 1072693248, %r5178, %p3536;
	mov.u32 	%r5180, 0;
	mov.b64 	%fd9550, {%r5180, %r5179};
	bra.uni 	BB6_3408;

BB6_3399:
	mov.f64 	%fd9550, %fd9549;

BB6_3408:
	selp.f64	%fd2256, 0d3FF0000000000000, %fd9550, %p1313;
	mov.f64 	%fd9552, %fd9603;
	@!%p62 bra 	BB6_3410;
	bra.uni 	BB6_3409;

BB6_3409:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5181}, %fd9603;
	}
	xor.b32  	%r5182, %r5181, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5183, %temp}, %fd9603;
	}
	mov.b64 	%fd9552, {%r5183, %r5182};

BB6_3410:
	@%p1316 bra 	BB6_3413;
	bra.uni 	BB6_3411;

BB6_3413:
	selp.b32	%r5184, %r95, 0, %p1297;
	or.b32  	%r5185, %r5184, 2146435072;
	setp.lt.s32	%p3544, %r92, 0;
	selp.b32	%r5186, %r5185, %r5184, %p3544;
	mov.u32 	%r5187, 0;
	mov.b64 	%fd9552, {%r5187, %r5186};
	bra.uni 	BB6_3414;

BB6_3411:
	setp.gt.s32	%p3541, %r95, -1;
	@%p3541 bra 	BB6_3414;

	cvt.rzi.f64.f64	%fd6247, %fd5340;
	setp.neu.f64	%p3542, %fd6247, 0d4000000000000000;
	selp.f64	%fd9552, 0dFFF8000000000000, %fd9552, %p3542;

BB6_3414:
	@%p1321 bra 	BB6_3415;

	setp.gtu.f64	%p3546, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9553, %fd16;
	@%p3546 bra 	BB6_3424;

	and.b32  	%r5188, %r92, 2147483647;
	setp.ne.s32	%p3547, %r5188, 2146435072;
	@%p3547 bra 	BB6_3419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5189, %temp}, %fd5340;
	}
	setp.eq.s32	%p3548, %r5189, 0;
	@%p3548 bra 	BB6_3423;
	bra.uni 	BB6_3419;

BB6_3423:
	setp.eq.f64	%p3551, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3552, %fd852, 0d3FF0000000000000;
	selp.b32	%r5198, 2146435072, 0, %p3552;
	xor.b32  	%r5199, %r5198, 2146435072;
	setp.lt.s32	%p3553, %r92, 0;
	selp.b32	%r5200, %r5199, %r5198, %p3553;
	selp.b32	%r5201, 1072693248, %r5200, %p3551;
	mov.u32 	%r5202, 0;
	mov.b64 	%fd9553, {%r5202, %r5201};
	bra.uni 	BB6_3424;

BB6_3415:
	mov.f64 	%fd9553, %fd9552;

BB6_3424:
	mul.f64 	%fd8494, %fd63, 0d4008000000000000;
	mul.f64 	%fd8493, %fd52, %fd8494;
	mul.f64 	%fd8492, %fd52, %fd8493;
	selp.f64	%fd6249, 0d3FF0000000000000, %fd9553, %p1330;
	div.rn.f64 	%fd6250, %fd9097, %fd6249;
	div.rn.f64 	%fd6251, %fd9096, %fd2256;
	sub.f64 	%fd6252, %fd6251, %fd6250;
	div.rn.f64 	%fd6253, %fd8492, %fd840;
	mul.f64 	%fd2265, %fd6253, %fd6252;
	mov.f64 	%fd9555, %fd9600;
	@!%p61 bra 	BB6_3426;
	bra.uni 	BB6_3425;

BB6_3425:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5203}, %fd9600;
	}
	xor.b32  	%r5204, %r5203, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5205, %temp}, %fd9600;
	}
	mov.b64 	%fd9555, {%r5205, %r5204};

BB6_3426:
	@%p1299 bra 	BB6_3429;
	bra.uni 	BB6_3427;

BB6_3429:
	selp.b32	%r5206, %r93, 0, %p1297;
	or.b32  	%r5207, %r5206, 2146435072;
	setp.lt.s32	%p3559, %r92, 0;
	selp.b32	%r5208, %r5207, %r5206, %p3559;
	mov.u32 	%r5209, 0;
	mov.b64 	%fd9555, {%r5209, %r5208};
	bra.uni 	BB6_3430;

BB6_3427:
	setp.gt.s32	%p3556, %r93, -1;
	@%p3556 bra 	BB6_3430;

	cvt.rzi.f64.f64	%fd6255, %fd5340;
	setp.neu.f64	%p3557, %fd6255, 0d4000000000000000;
	selp.f64	%fd9555, 0dFFF8000000000000, %fd9555, %p3557;

BB6_3430:
	@%p1304 bra 	BB6_3431;

	setp.gtu.f64	%p3561, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9556, %fd15;
	@%p3561 bra 	BB6_3440;

	and.b32  	%r5210, %r92, 2147483647;
	setp.ne.s32	%p3562, %r5210, 2146435072;
	@%p3562 bra 	BB6_3435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5211, %temp}, %fd5340;
	}
	setp.eq.s32	%p3563, %r5211, 0;
	@%p3563 bra 	BB6_3439;
	bra.uni 	BB6_3435;

BB6_3439:
	setp.eq.f64	%p3566, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3567, %fd841, 0d3FF0000000000000;
	selp.b32	%r5220, 2146435072, 0, %p3567;
	xor.b32  	%r5221, %r5220, 2146435072;
	setp.lt.s32	%p3568, %r92, 0;
	selp.b32	%r5222, %r5221, %r5220, %p3568;
	selp.b32	%r5223, 1072693248, %r5222, %p3566;
	mov.u32 	%r5224, 0;
	mov.b64 	%fd9556, {%r5224, %r5223};
	bra.uni 	BB6_3440;

BB6_3431:
	mov.f64 	%fd9556, %fd9555;

BB6_3440:
	selp.f64	%fd2274, 0d3FF0000000000000, %fd9556, %p1313;
	mov.f64 	%fd9558, %fd9603;
	@!%p62 bra 	BB6_3442;
	bra.uni 	BB6_3441;

BB6_3441:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5225}, %fd9603;
	}
	xor.b32  	%r5226, %r5225, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5227, %temp}, %fd9603;
	}
	mov.b64 	%fd9558, {%r5227, %r5226};

BB6_3442:
	@%p1316 bra 	BB6_3445;
	bra.uni 	BB6_3443;

BB6_3445:
	selp.b32	%r5228, %r95, 0, %p1297;
	or.b32  	%r5229, %r5228, 2146435072;
	setp.lt.s32	%p3574, %r92, 0;
	selp.b32	%r5230, %r5229, %r5228, %p3574;
	mov.u32 	%r5231, 0;
	mov.b64 	%fd9558, {%r5231, %r5230};
	bra.uni 	BB6_3446;

BB6_3443:
	setp.gt.s32	%p3571, %r95, -1;
	@%p3571 bra 	BB6_3446;

	cvt.rzi.f64.f64	%fd6258, %fd5340;
	setp.neu.f64	%p3572, %fd6258, 0d4000000000000000;
	selp.f64	%fd9558, 0dFFF8000000000000, %fd9558, %p3572;

BB6_3446:
	@%p1321 bra 	BB6_3447;

	setp.gtu.f64	%p3576, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9559, %fd16;
	@%p3576 bra 	BB6_3456;

	and.b32  	%r5232, %r92, 2147483647;
	setp.ne.s32	%p3577, %r5232, 2146435072;
	@%p3577 bra 	BB6_3451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5233, %temp}, %fd5340;
	}
	setp.eq.s32	%p3578, %r5233, 0;
	@%p3578 bra 	BB6_3455;
	bra.uni 	BB6_3451;

BB6_3455:
	setp.eq.f64	%p3581, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3582, %fd852, 0d3FF0000000000000;
	selp.b32	%r5242, 2146435072, 0, %p3582;
	xor.b32  	%r5243, %r5242, 2146435072;
	setp.lt.s32	%p3583, %r92, 0;
	selp.b32	%r5244, %r5243, %r5242, %p3583;
	selp.b32	%r5245, 1072693248, %r5244, %p3581;
	mov.u32 	%r5246, 0;
	mov.b64 	%fd9559, {%r5246, %r5245};
	bra.uni 	BB6_3456;

BB6_3447:
	mov.f64 	%fd9559, %fd9558;

BB6_3456:
	mul.f64 	%fd8497, %fd63, 0d402E000000000000;
	mul.f64 	%fd8496, %fd52, %fd8497;
	mul.f64 	%fd8495, %fd52, %fd8496;
	selp.f64	%fd6260, 0d3FF0000000000000, %fd9559, %p1330;
	div.rn.f64 	%fd6261, %fd1014, %fd6260;
	div.rn.f64 	%fd6262, %fd1004, %fd2274;
	sub.f64 	%fd6263, %fd6262, %fd6261;
	fma.rn.f64 	%fd6264, %fd2066, %fd6263, %fd2265;
	div.rn.f64 	%fd6265, %fd8495, %fd925;
	fma.rn.f64 	%fd6266, %fd9098, %fd6265, %fd6264;
	fma.rn.f64 	%fd2283, %fd1000, %fd2084, %fd6266;
	mov.f64 	%fd9561, %fd9600;
	@!%p61 bra 	BB6_3458;
	bra.uni 	BB6_3457;

BB6_3457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5247}, %fd9600;
	}
	xor.b32  	%r5248, %r5247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5249, %temp}, %fd9600;
	}
	mov.b64 	%fd9561, {%r5249, %r5248};

BB6_3458:
	@%p1299 bra 	BB6_3461;
	bra.uni 	BB6_3459;

BB6_3461:
	selp.b32	%r5250, %r93, 0, %p1297;
	or.b32  	%r5251, %r5250, 2146435072;
	setp.lt.s32	%p3589, %r92, 0;
	selp.b32	%r5252, %r5251, %r5250, %p3589;
	mov.u32 	%r5253, 0;
	mov.b64 	%fd9561, {%r5253, %r5252};
	bra.uni 	BB6_3462;

BB6_3459:
	setp.gt.s32	%p3586, %r93, -1;
	@%p3586 bra 	BB6_3462;

	cvt.rzi.f64.f64	%fd6268, %fd5340;
	setp.neu.f64	%p3587, %fd6268, 0d4000000000000000;
	selp.f64	%fd9561, 0dFFF8000000000000, %fd9561, %p3587;

BB6_3462:
	@%p1304 bra 	BB6_3463;

	setp.gtu.f64	%p3591, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9562, %fd15;
	@%p3591 bra 	BB6_3472;

	and.b32  	%r5254, %r92, 2147483647;
	setp.ne.s32	%p3592, %r5254, 2146435072;
	@%p3592 bra 	BB6_3467;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5255, %temp}, %fd5340;
	}
	setp.eq.s32	%p3593, %r5255, 0;
	@%p3593 bra 	BB6_3471;
	bra.uni 	BB6_3467;

BB6_3471:
	setp.eq.f64	%p3596, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3597, %fd841, 0d3FF0000000000000;
	selp.b32	%r5264, 2146435072, 0, %p3597;
	xor.b32  	%r5265, %r5264, 2146435072;
	setp.lt.s32	%p3598, %r92, 0;
	selp.b32	%r5266, %r5265, %r5264, %p3598;
	selp.b32	%r5267, 1072693248, %r5266, %p3596;
	mov.u32 	%r5268, 0;
	mov.b64 	%fd9562, {%r5268, %r5267};
	bra.uni 	BB6_3472;

BB6_3463:
	mov.f64 	%fd9562, %fd9561;

BB6_3472:
	selp.f64	%fd6270, 0d3FF0000000000000, %fd9562, %p1313;
	div.rn.f64 	%fd2292, %fd1004, %fd6270;
	mov.f64 	%fd9564, %fd9603;
	@!%p62 bra 	BB6_3474;
	bra.uni 	BB6_3473;

BB6_3473:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5269}, %fd9603;
	}
	xor.b32  	%r5270, %r5269, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5271, %temp}, %fd9603;
	}
	mov.b64 	%fd9564, {%r5271, %r5270};

BB6_3474:
	@%p1316 bra 	BB6_3477;
	bra.uni 	BB6_3475;

BB6_3477:
	selp.b32	%r5272, %r95, 0, %p1297;
	or.b32  	%r5273, %r5272, 2146435072;
	setp.lt.s32	%p3604, %r92, 0;
	selp.b32	%r5274, %r5273, %r5272, %p3604;
	mov.u32 	%r5275, 0;
	mov.b64 	%fd9564, {%r5275, %r5274};
	bra.uni 	BB6_3478;

BB6_3475:
	setp.gt.s32	%p3601, %r95, -1;
	@%p3601 bra 	BB6_3478;

	cvt.rzi.f64.f64	%fd6272, %fd5340;
	setp.neu.f64	%p3602, %fd6272, 0d4000000000000000;
	selp.f64	%fd9564, 0dFFF8000000000000, %fd9564, %p3602;

BB6_3478:
	@%p1321 bra 	BB6_3479;

	setp.gtu.f64	%p3606, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9565, %fd16;
	@%p3606 bra 	BB6_3488;

	and.b32  	%r5276, %r92, 2147483647;
	setp.ne.s32	%p3607, %r5276, 2146435072;
	@%p3607 bra 	BB6_3483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5277, %temp}, %fd5340;
	}
	setp.eq.s32	%p3608, %r5277, 0;
	@%p3608 bra 	BB6_3487;
	bra.uni 	BB6_3483;

BB6_3487:
	setp.eq.f64	%p3611, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3612, %fd852, 0d3FF0000000000000;
	selp.b32	%r5286, 2146435072, 0, %p3612;
	xor.b32  	%r5287, %r5286, 2146435072;
	setp.lt.s32	%p3613, %r92, 0;
	selp.b32	%r5288, %r5287, %r5286, %p3613;
	selp.b32	%r5289, 1072693248, %r5288, %p3611;
	mov.u32 	%r5290, 0;
	mov.b64 	%fd9565, {%r5290, %r5289};
	bra.uni 	BB6_3488;

BB6_3479:
	mov.f64 	%fd9565, %fd9564;

BB6_3488:
	mul.f64 	%fd8768, %fd9098, %fd1148;
	selp.f64	%fd6274, 0d3FF0000000000000, %fd9565, %p1330;
	div.rn.f64 	%fd6275, %fd1014, %fd6274;
	sub.f64 	%fd6276, %fd2292, %fd6275;
	mul.f64 	%fd6277, %fd929, %fd6276;
	sub.f64 	%fd6278, %fd2283, %fd6277;
	sub.f64 	%fd2301, %fd6278, %fd8768;
	mov.f64 	%fd9567, %fd9603;
	@!%p62 bra 	BB6_3490;
	bra.uni 	BB6_3489;

BB6_3489:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5291}, %fd9603;
	}
	xor.b32  	%r5292, %r5291, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5293, %temp}, %fd9603;
	}
	mov.b64 	%fd9567, {%r5293, %r5292};

BB6_3490:
	@%p1316 bra 	BB6_3493;
	bra.uni 	BB6_3491;

BB6_3493:
	selp.b32	%r5294, %r95, 0, %p1297;
	or.b32  	%r5295, %r5294, 2146435072;
	setp.lt.s32	%p3619, %r92, 0;
	selp.b32	%r5296, %r5295, %r5294, %p3619;
	mov.u32 	%r5297, 0;
	mov.b64 	%fd9567, {%r5297, %r5296};
	bra.uni 	BB6_3494;

BB6_3491:
	setp.gt.s32	%p3616, %r95, -1;
	@%p3616 bra 	BB6_3494;

	cvt.rzi.f64.f64	%fd6280, %fd5340;
	setp.neu.f64	%p3617, %fd6280, 0d4000000000000000;
	selp.f64	%fd9567, 0dFFF8000000000000, %fd9567, %p3617;

BB6_3494:
	@%p1321 bra 	BB6_3495;

	setp.gtu.f64	%p3621, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9568, %fd16;
	@%p3621 bra 	BB6_3504;

	and.b32  	%r5298, %r92, 2147483647;
	setp.ne.s32	%p3622, %r5298, 2146435072;
	@%p3622 bra 	BB6_3499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5299, %temp}, %fd5340;
	}
	setp.eq.s32	%p3623, %r5299, 0;
	@%p3623 bra 	BB6_3503;
	bra.uni 	BB6_3499;

BB6_3503:
	setp.eq.f64	%p3626, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3627, %fd852, 0d3FF0000000000000;
	selp.b32	%r5308, 2146435072, 0, %p3627;
	xor.b32  	%r5309, %r5308, 2146435072;
	setp.lt.s32	%p3628, %r92, 0;
	selp.b32	%r5310, %r5309, %r5308, %p3628;
	selp.b32	%r5311, 1072693248, %r5310, %p3626;
	mov.u32 	%r5312, 0;
	mov.b64 	%fd9568, {%r5312, %r5311};
	bra.uni 	BB6_3504;

BB6_3495:
	mov.f64 	%fd9568, %fd9567;

BB6_3504:
	selp.f64	%fd6282, 0d3FF0000000000000, %fd9568, %p1330;
	mul.f64 	%fd6283, %fd873, %fd6282;
	div.rn.f64 	%fd6284, %fd63, %fd6283;
	fma.rn.f64 	%fd6285, %fd9097, %fd6284, %fd2301;
	add.f64 	%fd6286, %fd1214, %fd6285;
	fma.rn.f64 	%fd2310, %fd51, %fd6286, %fd2247;
	st.global.f64 	[%rd11+16], %fd2310;
	mov.f64 	%fd9570, %fd9600;
	@!%p61 bra 	BB6_3506;
	bra.uni 	BB6_3505;

BB6_3505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5313}, %fd9600;
	}
	xor.b32  	%r5314, %r5313, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5315, %temp}, %fd9600;
	}
	mov.b64 	%fd9570, {%r5315, %r5314};

BB6_3506:
	@%p1299 bra 	BB6_3509;
	bra.uni 	BB6_3507;

BB6_3509:
	selp.b32	%r5316, %r93, 0, %p1297;
	or.b32  	%r5317, %r5316, 2146435072;
	setp.lt.s32	%p3634, %r92, 0;
	selp.b32	%r5318, %r5317, %r5316, %p3634;
	mov.u32 	%r5319, 0;
	mov.b64 	%fd9570, {%r5319, %r5318};
	bra.uni 	BB6_3510;

BB6_3507:
	setp.gt.s32	%p3631, %r93, -1;
	@%p3631 bra 	BB6_3510;

	cvt.rzi.f64.f64	%fd6288, %fd5340;
	setp.neu.f64	%p3632, %fd6288, 0d4000000000000000;
	selp.f64	%fd9570, 0dFFF8000000000000, %fd9570, %p3632;

BB6_3510:
	@%p1304 bra 	BB6_3511;

	setp.gtu.f64	%p3636, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9571, %fd15;
	@%p3636 bra 	BB6_3520;

	and.b32  	%r5320, %r92, 2147483647;
	setp.ne.s32	%p3637, %r5320, 2146435072;
	@%p3637 bra 	BB6_3515;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5321, %temp}, %fd5340;
	}
	setp.eq.s32	%p3638, %r5321, 0;
	@%p3638 bra 	BB6_3519;
	bra.uni 	BB6_3515;

BB6_3519:
	setp.eq.f64	%p3641, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3642, %fd841, 0d3FF0000000000000;
	selp.b32	%r5330, 2146435072, 0, %p3642;
	xor.b32  	%r5331, %r5330, 2146435072;
	setp.lt.s32	%p3643, %r92, 0;
	selp.b32	%r5332, %r5331, %r5330, %p3643;
	selp.b32	%r5333, 1072693248, %r5332, %p3641;
	mov.u32 	%r5334, 0;
	mov.b64 	%fd9571, {%r5334, %r5333};
	bra.uni 	BB6_3520;

BB6_3511:
	mov.f64 	%fd9571, %fd9570;

BB6_3520:
	selp.f64	%fd2319, 0d3FF0000000000000, %fd9571, %p1313;
	mov.f64 	%fd9573, %fd9603;
	@!%p62 bra 	BB6_3522;
	bra.uni 	BB6_3521;

BB6_3521:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5335}, %fd9603;
	}
	xor.b32  	%r5336, %r5335, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5337, %temp}, %fd9603;
	}
	mov.b64 	%fd9573, {%r5337, %r5336};

BB6_3522:
	@%p1316 bra 	BB6_3525;
	bra.uni 	BB6_3523;

BB6_3525:
	selp.b32	%r5338, %r95, 0, %p1297;
	or.b32  	%r5339, %r5338, 2146435072;
	setp.lt.s32	%p3649, %r92, 0;
	selp.b32	%r5340, %r5339, %r5338, %p3649;
	mov.u32 	%r5341, 0;
	mov.b64 	%fd9573, {%r5341, %r5340};
	bra.uni 	BB6_3526;

BB6_3523:
	setp.gt.s32	%p3646, %r95, -1;
	@%p3646 bra 	BB6_3526;

	cvt.rzi.f64.f64	%fd6291, %fd5340;
	setp.neu.f64	%p3647, %fd6291, 0d4000000000000000;
	selp.f64	%fd9573, 0dFFF8000000000000, %fd9573, %p3647;

BB6_3526:
	@%p1321 bra 	BB6_3527;

	setp.gtu.f64	%p3651, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9574, %fd16;
	@%p3651 bra 	BB6_3536;

	and.b32  	%r5342, %r92, 2147483647;
	setp.ne.s32	%p3652, %r5342, 2146435072;
	@%p3652 bra 	BB6_3531;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5343, %temp}, %fd5340;
	}
	setp.eq.s32	%p3653, %r5343, 0;
	@%p3653 bra 	BB6_3535;
	bra.uni 	BB6_3531;

BB6_3535:
	setp.eq.f64	%p3656, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3657, %fd852, 0d3FF0000000000000;
	selp.b32	%r5352, 2146435072, 0, %p3657;
	xor.b32  	%r5353, %r5352, 2146435072;
	setp.lt.s32	%p3658, %r92, 0;
	selp.b32	%r5354, %r5353, %r5352, %p3658;
	selp.b32	%r5355, 1072693248, %r5354, %p3656;
	mov.u32 	%r5356, 0;
	mov.b64 	%fd9574, {%r5356, %r5355};
	bra.uni 	BB6_3536;

BB6_3527:
	mov.f64 	%fd9574, %fd9573;

BB6_3536:
	selp.f64	%fd6293, 0d3FF0000000000000, %fd9574, %p1330;
	div.rn.f64 	%fd6294, %fd9097, %fd6293;
	div.rn.f64 	%fd6295, %fd9096, %fd2319;
	sub.f64 	%fd6296, %fd6295, %fd6294;
	mul.f64 	%fd2328, %fd1028, %fd6296;
	mov.f64 	%fd9576, %fd9600;
	@!%p61 bra 	BB6_3538;
	bra.uni 	BB6_3537;

BB6_3537:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5357}, %fd9600;
	}
	xor.b32  	%r5358, %r5357, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5359, %temp}, %fd9600;
	}
	mov.b64 	%fd9576, {%r5359, %r5358};

BB6_3538:
	@%p1299 bra 	BB6_3541;
	bra.uni 	BB6_3539;

BB6_3541:
	selp.b32	%r5360, %r93, 0, %p1297;
	or.b32  	%r5361, %r5360, 2146435072;
	setp.lt.s32	%p3664, %r92, 0;
	selp.b32	%r5362, %r5361, %r5360, %p3664;
	mov.u32 	%r5363, 0;
	mov.b64 	%fd9576, {%r5363, %r5362};
	bra.uni 	BB6_3542;

BB6_3539:
	setp.gt.s32	%p3661, %r93, -1;
	@%p3661 bra 	BB6_3542;

	cvt.rzi.f64.f64	%fd6298, %fd5340;
	setp.neu.f64	%p3662, %fd6298, 0d4000000000000000;
	selp.f64	%fd9576, 0dFFF8000000000000, %fd9576, %p3662;

BB6_3542:
	@%p1304 bra 	BB6_3543;

	setp.gtu.f64	%p3666, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9577, %fd15;
	@%p3666 bra 	BB6_3552;

	and.b32  	%r5364, %r92, 2147483647;
	setp.ne.s32	%p3667, %r5364, 2146435072;
	@%p3667 bra 	BB6_3547;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5365, %temp}, %fd5340;
	}
	setp.eq.s32	%p3668, %r5365, 0;
	@%p3668 bra 	BB6_3551;
	bra.uni 	BB6_3547;

BB6_3551:
	setp.eq.f64	%p3671, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3672, %fd841, 0d3FF0000000000000;
	selp.b32	%r5374, 2146435072, 0, %p3672;
	xor.b32  	%r5375, %r5374, 2146435072;
	setp.lt.s32	%p3673, %r92, 0;
	selp.b32	%r5376, %r5375, %r5374, %p3673;
	selp.b32	%r5377, 1072693248, %r5376, %p3671;
	mov.u32 	%r5378, 0;
	mov.b64 	%fd9577, {%r5378, %r5377};
	bra.uni 	BB6_3552;

BB6_3543:
	mov.f64 	%fd9577, %fd9576;

BB6_3552:
	selp.f64	%fd2337, 0d3FF0000000000000, %fd9577, %p1313;
	mov.f64 	%fd9579, %fd9603;
	@!%p62 bra 	BB6_3554;
	bra.uni 	BB6_3553;

BB6_3553:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5379}, %fd9603;
	}
	xor.b32  	%r5380, %r5379, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5381, %temp}, %fd9603;
	}
	mov.b64 	%fd9579, {%r5381, %r5380};

BB6_3554:
	@%p1316 bra 	BB6_3557;
	bra.uni 	BB6_3555;

BB6_3557:
	selp.b32	%r5382, %r95, 0, %p1297;
	or.b32  	%r5383, %r5382, 2146435072;
	setp.lt.s32	%p3679, %r92, 0;
	selp.b32	%r5384, %r5383, %r5382, %p3679;
	mov.u32 	%r5385, 0;
	mov.b64 	%fd9579, {%r5385, %r5384};
	bra.uni 	BB6_3558;

BB6_3555:
	setp.gt.s32	%p3676, %r95, -1;
	@%p3676 bra 	BB6_3558;

	cvt.rzi.f64.f64	%fd6301, %fd5340;
	setp.neu.f64	%p3677, %fd6301, 0d4000000000000000;
	selp.f64	%fd9579, 0dFFF8000000000000, %fd9579, %p3677;

BB6_3558:
	@%p1321 bra 	BB6_3559;

	setp.gtu.f64	%p3681, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9580, %fd16;
	@%p3681 bra 	BB6_3568;

	and.b32  	%r5386, %r92, 2147483647;
	setp.ne.s32	%p3682, %r5386, 2146435072;
	@%p3682 bra 	BB6_3563;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5387, %temp}, %fd5340;
	}
	setp.eq.s32	%p3683, %r5387, 0;
	@%p3683 bra 	BB6_3567;
	bra.uni 	BB6_3563;

BB6_3567:
	setp.eq.f64	%p3686, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3687, %fd852, 0d3FF0000000000000;
	selp.b32	%r5396, 2146435072, 0, %p3687;
	xor.b32  	%r5397, %r5396, 2146435072;
	setp.lt.s32	%p3688, %r92, 0;
	selp.b32	%r5398, %r5397, %r5396, %p3688;
	selp.b32	%r5399, 1072693248, %r5398, %p3686;
	mov.u32 	%r5400, 0;
	mov.b64 	%fd9580, {%r5400, %r5399};
	bra.uni 	BB6_3568;

BB6_3559:
	mov.f64 	%fd9580, %fd9579;

BB6_3568:
	mul.f64 	%fd8775, %fd1065, %fd1064;
	selp.f64	%fd6303, 0d3FF0000000000000, %fd9580, %p1330;
	div.rn.f64 	%fd6304, %fd9097, %fd6303;
	div.rn.f64 	%fd6305, %fd9096, %fd2337;
	sub.f64 	%fd6306, %fd6305, %fd6304;
	mul.f64 	%fd6307, %fd981, %fd6306;
	sub.f64 	%fd6308, %fd2328, %fd6307;
	add.f64 	%fd2346, %fd8775, %fd6308;
	mov.f64 	%fd9582, %fd9600;
	@!%p61 bra 	BB6_3570;
	bra.uni 	BB6_3569;

BB6_3569:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5401}, %fd9600;
	}
	xor.b32  	%r5402, %r5401, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5403, %temp}, %fd9600;
	}
	mov.b64 	%fd9582, {%r5403, %r5402};

BB6_3570:
	@%p1299 bra 	BB6_3573;
	bra.uni 	BB6_3571;

BB6_3573:
	selp.b32	%r5404, %r93, 0, %p1297;
	or.b32  	%r5405, %r5404, 2146435072;
	setp.lt.s32	%p3694, %r92, 0;
	selp.b32	%r5406, %r5405, %r5404, %p3694;
	mov.u32 	%r5407, 0;
	mov.b64 	%fd9582, {%r5407, %r5406};
	bra.uni 	BB6_3574;

BB6_3571:
	setp.gt.s32	%p3691, %r93, -1;
	@%p3691 bra 	BB6_3574;

	cvt.rzi.f64.f64	%fd6310, %fd5340;
	setp.neu.f64	%p3692, %fd6310, 0d4000000000000000;
	selp.f64	%fd9582, 0dFFF8000000000000, %fd9582, %p3692;

BB6_3574:
	@%p1304 bra 	BB6_3575;

	setp.gtu.f64	%p3696, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9583, %fd15;
	@%p3696 bra 	BB6_3584;

	and.b32  	%r5408, %r92, 2147483647;
	setp.ne.s32	%p3697, %r5408, 2146435072;
	@%p3697 bra 	BB6_3579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5409, %temp}, %fd5340;
	}
	setp.eq.s32	%p3698, %r5409, 0;
	@%p3698 bra 	BB6_3583;
	bra.uni 	BB6_3579;

BB6_3583:
	setp.eq.f64	%p3701, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3702, %fd841, 0d3FF0000000000000;
	selp.b32	%r5418, 2146435072, 0, %p3702;
	xor.b32  	%r5419, %r5418, 2146435072;
	setp.lt.s32	%p3703, %r92, 0;
	selp.b32	%r5420, %r5419, %r5418, %p3703;
	selp.b32	%r5421, 1072693248, %r5420, %p3701;
	mov.u32 	%r5422, 0;
	mov.b64 	%fd9583, {%r5422, %r5421};
	bra.uni 	BB6_3584;

BB6_3575:
	mov.f64 	%fd9583, %fd9582;

BB6_3584:
	selp.f64	%fd2355, 0d3FF0000000000000, %fd9583, %p1313;
	mov.f64 	%fd9585, %fd9603;
	@!%p62 bra 	BB6_3586;
	bra.uni 	BB6_3585;

BB6_3585:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5423}, %fd9603;
	}
	xor.b32  	%r5424, %r5423, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5425, %temp}, %fd9603;
	}
	mov.b64 	%fd9585, {%r5425, %r5424};

BB6_3586:
	@%p1316 bra 	BB6_3589;
	bra.uni 	BB6_3587;

BB6_3589:
	selp.b32	%r5426, %r95, 0, %p1297;
	or.b32  	%r5427, %r5426, 2146435072;
	setp.lt.s32	%p3709, %r92, 0;
	selp.b32	%r5428, %r5427, %r5426, %p3709;
	mov.u32 	%r5429, 0;
	mov.b64 	%fd9585, {%r5429, %r5428};
	bra.uni 	BB6_3590;

BB6_3587:
	setp.gt.s32	%p3706, %r95, -1;
	@%p3706 bra 	BB6_3590;

	cvt.rzi.f64.f64	%fd6313, %fd5340;
	setp.neu.f64	%p3707, %fd6313, 0d4000000000000000;
	selp.f64	%fd9585, 0dFFF8000000000000, %fd9585, %p3707;

BB6_3590:
	@%p1321 bra 	BB6_3591;

	setp.gtu.f64	%p3711, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9586, %fd16;
	@%p3711 bra 	BB6_3600;

	and.b32  	%r5430, %r92, 2147483647;
	setp.ne.s32	%p3712, %r5430, 2146435072;
	@%p3712 bra 	BB6_3595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5431, %temp}, %fd5340;
	}
	setp.eq.s32	%p3713, %r5431, 0;
	@%p3713 bra 	BB6_3599;
	bra.uni 	BB6_3595;

BB6_3599:
	setp.eq.f64	%p3716, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3717, %fd852, 0d3FF0000000000000;
	selp.b32	%r5440, 2146435072, 0, %p3717;
	xor.b32  	%r5441, %r5440, 2146435072;
	setp.lt.s32	%p3718, %r92, 0;
	selp.b32	%r5442, %r5441, %r5440, %p3718;
	selp.b32	%r5443, 1072693248, %r5442, %p3716;
	mov.u32 	%r5444, 0;
	mov.b64 	%fd9586, {%r5444, %r5443};
	bra.uni 	BB6_3600;

BB6_3591:
	mov.f64 	%fd9586, %fd9585;

BB6_3600:
	sub.f64 	%fd8770, %fd1088, %fd948;
	mul.f64 	%fd8769, %fd9098, %fd8770;
	selp.f64	%fd6315, 0d3FF0000000000000, %fd9586, %p1330;
	div.rn.f64 	%fd6316, %fd1079, %fd6315;
	div.rn.f64 	%fd6317, %fd1069, %fd2355;
	sub.f64 	%fd6318, %fd6317, %fd6316;
	fma.rn.f64 	%fd6319, %fd1068, %fd6318, %fd2346;
	add.f64 	%fd6320, %fd6319, %fd8769;
	fma.rn.f64 	%fd2364, %fd50, %fd6320, %fd2310;
	st.global.f64 	[%rd11+16], %fd2364;
	mov.f64 	%fd9588, %fd9600;
	@!%p61 bra 	BB6_3602;
	bra.uni 	BB6_3601;

BB6_3601:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5445}, %fd9600;
	}
	xor.b32  	%r5446, %r5445, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5447, %temp}, %fd9600;
	}
	mov.b64 	%fd9588, {%r5447, %r5446};

BB6_3602:
	@%p1299 bra 	BB6_3605;
	bra.uni 	BB6_3603;

BB6_3605:
	selp.b32	%r5448, %r93, 0, %p1297;
	or.b32  	%r5449, %r5448, 2146435072;
	setp.lt.s32	%p3724, %r92, 0;
	selp.b32	%r5450, %r5449, %r5448, %p3724;
	mov.u32 	%r5451, 0;
	mov.b64 	%fd9588, {%r5451, %r5450};
	bra.uni 	BB6_3606;

BB6_3603:
	setp.gt.s32	%p3721, %r93, -1;
	@%p3721 bra 	BB6_3606;

	cvt.rzi.f64.f64	%fd6322, %fd5340;
	setp.neu.f64	%p3722, %fd6322, 0d4000000000000000;
	selp.f64	%fd9588, 0dFFF8000000000000, %fd9588, %p3722;

BB6_3606:
	@%p1304 bra 	BB6_3607;

	setp.gtu.f64	%p3726, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9589, %fd15;
	@%p3726 bra 	BB6_3616;

	and.b32  	%r5452, %r92, 2147483647;
	setp.ne.s32	%p3727, %r5452, 2146435072;
	@%p3727 bra 	BB6_3611;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5453, %temp}, %fd5340;
	}
	setp.eq.s32	%p3728, %r5453, 0;
	@%p3728 bra 	BB6_3615;
	bra.uni 	BB6_3611;

BB6_3615:
	setp.eq.f64	%p3731, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3732, %fd841, 0d3FF0000000000000;
	selp.b32	%r5462, 2146435072, 0, %p3732;
	xor.b32  	%r5463, %r5462, 2146435072;
	setp.lt.s32	%p3733, %r92, 0;
	selp.b32	%r5464, %r5463, %r5462, %p3733;
	selp.b32	%r5465, 1072693248, %r5464, %p3731;
	mov.u32 	%r5466, 0;
	mov.b64 	%fd9589, {%r5466, %r5465};
	bra.uni 	BB6_3616;

BB6_3607:
	mov.f64 	%fd9589, %fd9588;

BB6_3616:
	selp.f64	%fd2373, 0d3FF0000000000000, %fd9589, %p1313;
	mov.f64 	%fd9591, %fd9603;
	@!%p62 bra 	BB6_3618;
	bra.uni 	BB6_3617;

BB6_3617:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5467}, %fd9603;
	}
	xor.b32  	%r5468, %r5467, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5469, %temp}, %fd9603;
	}
	mov.b64 	%fd9591, {%r5469, %r5468};

BB6_3618:
	@%p1316 bra 	BB6_3621;
	bra.uni 	BB6_3619;

BB6_3621:
	selp.b32	%r5470, %r95, 0, %p1297;
	or.b32  	%r5471, %r5470, 2146435072;
	setp.lt.s32	%p3739, %r92, 0;
	selp.b32	%r5472, %r5471, %r5470, %p3739;
	mov.u32 	%r5473, 0;
	mov.b64 	%fd9591, {%r5473, %r5472};
	bra.uni 	BB6_3622;

BB6_3619:
	setp.gt.s32	%p3736, %r95, -1;
	@%p3736 bra 	BB6_3622;

	cvt.rzi.f64.f64	%fd6325, %fd5340;
	setp.neu.f64	%p3737, %fd6325, 0d4000000000000000;
	selp.f64	%fd9591, 0dFFF8000000000000, %fd9591, %p3737;

BB6_3622:
	@%p1321 bra 	BB6_3623;

	setp.gtu.f64	%p3741, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9592, %fd16;
	@%p3741 bra 	BB6_3632;

	and.b32  	%r5474, %r92, 2147483647;
	setp.ne.s32	%p3742, %r5474, 2146435072;
	@%p3742 bra 	BB6_3627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5475, %temp}, %fd5340;
	}
	setp.eq.s32	%p3743, %r5475, 0;
	@%p3743 bra 	BB6_3631;
	bra.uni 	BB6_3627;

BB6_3631:
	setp.eq.f64	%p3746, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3747, %fd852, 0d3FF0000000000000;
	selp.b32	%r5484, 2146435072, 0, %p3747;
	xor.b32  	%r5485, %r5484, 2146435072;
	setp.lt.s32	%p3748, %r92, 0;
	selp.b32	%r5486, %r5485, %r5484, %p3748;
	selp.b32	%r5487, 1072693248, %r5486, %p3746;
	mov.u32 	%r5488, 0;
	mov.b64 	%fd9592, {%r5488, %r5487};
	bra.uni 	BB6_3632;

BB6_3623:
	mov.f64 	%fd9592, %fd9591;

BB6_3632:
	selp.f64	%fd6327, 0d3FF0000000000000, %fd9592, %p1330;
	div.rn.f64 	%fd6328, %fd9097, %fd6327;
	div.rn.f64 	%fd6329, %fd9096, %fd2373;
	sub.f64 	%fd6330, %fd6329, %fd6328;
	mul.f64 	%fd2382, %fd1553, %fd6330;
	mov.f64 	%fd9594, %fd9600;
	@!%p61 bra 	BB6_3634;
	bra.uni 	BB6_3633;

BB6_3633:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5489}, %fd9600;
	}
	xor.b32  	%r5490, %r5489, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5491, %temp}, %fd9600;
	}
	mov.b64 	%fd9594, {%r5491, %r5490};

BB6_3634:
	@%p1299 bra 	BB6_3637;
	bra.uni 	BB6_3635;

BB6_3637:
	selp.b32	%r5492, %r93, 0, %p1297;
	or.b32  	%r5493, %r5492, 2146435072;
	setp.lt.s32	%p3754, %r92, 0;
	selp.b32	%r5494, %r5493, %r5492, %p3754;
	mov.u32 	%r5495, 0;
	mov.b64 	%fd9594, {%r5495, %r5494};
	bra.uni 	BB6_3638;

BB6_3635:
	setp.gt.s32	%p3751, %r93, -1;
	@%p3751 bra 	BB6_3638;

	cvt.rzi.f64.f64	%fd6332, %fd5340;
	setp.neu.f64	%p3752, %fd6332, 0d4000000000000000;
	selp.f64	%fd9594, 0dFFF8000000000000, %fd9594, %p3752;

BB6_3638:
	@%p1304 bra 	BB6_3639;

	setp.gtu.f64	%p3756, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9595, %fd15;
	@%p3756 bra 	BB6_3648;

	and.b32  	%r5496, %r92, 2147483647;
	setp.ne.s32	%p3757, %r5496, 2146435072;
	@%p3757 bra 	BB6_3643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5497, %temp}, %fd5340;
	}
	setp.eq.s32	%p3758, %r5497, 0;
	@%p3758 bra 	BB6_3647;
	bra.uni 	BB6_3643;

BB6_3647:
	setp.eq.f64	%p3761, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3762, %fd841, 0d3FF0000000000000;
	selp.b32	%r5506, 2146435072, 0, %p3762;
	xor.b32  	%r5507, %r5506, 2146435072;
	setp.lt.s32	%p3763, %r92, 0;
	selp.b32	%r5508, %r5507, %r5506, %p3763;
	selp.b32	%r5509, 1072693248, %r5508, %p3761;
	mov.u32 	%r5510, 0;
	mov.b64 	%fd9595, {%r5510, %r5509};
	bra.uni 	BB6_3648;

BB6_3639:
	mov.f64 	%fd9595, %fd9594;

BB6_3648:
	selp.f64	%fd6334, 0d3FF0000000000000, %fd9595, %p1313;
	div.rn.f64 	%fd2391, %fd9096, %fd6334;
	mov.f64 	%fd9597, %fd9603;
	@!%p62 bra 	BB6_3650;
	bra.uni 	BB6_3649;

BB6_3649:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5511}, %fd9603;
	}
	xor.b32  	%r5512, %r5511, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5513, %temp}, %fd9603;
	}
	mov.b64 	%fd9597, {%r5513, %r5512};

BB6_3650:
	@%p1316 bra 	BB6_3653;
	bra.uni 	BB6_3651;

BB6_3653:
	selp.b32	%r5514, %r95, 0, %p1297;
	or.b32  	%r5515, %r5514, 2146435072;
	setp.lt.s32	%p3769, %r92, 0;
	selp.b32	%r5516, %r5515, %r5514, %p3769;
	mov.u32 	%r5517, 0;
	mov.b64 	%fd9597, {%r5517, %r5516};
	bra.uni 	BB6_3654;

BB6_3651:
	setp.gt.s32	%p3766, %r95, -1;
	@%p3766 bra 	BB6_3654;

	cvt.rzi.f64.f64	%fd6336, %fd5340;
	setp.neu.f64	%p3767, %fd6336, 0d4000000000000000;
	selp.f64	%fd9597, 0dFFF8000000000000, %fd9597, %p3767;

BB6_3654:
	@%p1321 bra 	BB6_3655;

	setp.gtu.f64	%p3771, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9598, %fd16;
	@%p3771 bra 	BB6_3664;

	and.b32  	%r5518, %r92, 2147483647;
	setp.ne.s32	%p3772, %r5518, 2146435072;
	@%p3772 bra 	BB6_3659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5519, %temp}, %fd5340;
	}
	setp.eq.s32	%p3773, %r5519, 0;
	@%p3773 bra 	BB6_3663;
	bra.uni 	BB6_3659;

BB6_3663:
	setp.eq.f64	%p3776, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3777, %fd852, 0d3FF0000000000000;
	selp.b32	%r5528, 2146435072, 0, %p3777;
	xor.b32  	%r5529, %r5528, 2146435072;
	setp.lt.s32	%p3778, %r92, 0;
	selp.b32	%r5530, %r5529, %r5528, %p3778;
	selp.b32	%r5531, 1072693248, %r5530, %p3776;
	mov.u32 	%r5532, 0;
	mov.b64 	%fd9598, {%r5532, %r5531};
	bra.uni 	BB6_3664;

BB6_3655:
	mov.f64 	%fd9598, %fd9597;

BB6_3664:
	mul.f64 	%fd8776, %fd1065, %fd1589;
	selp.f64	%fd6338, 0d3FF0000000000000, %fd9598, %p1330;
	div.rn.f64 	%fd6339, %fd9097, %fd6338;
	sub.f64 	%fd6340, %fd2391, %fd6339;
	mul.f64 	%fd6341, %fd1110, %fd6340;
	sub.f64 	%fd6342, %fd2382, %fd6341;
	add.f64 	%fd2400, %fd8776, %fd6342;
	@!%p61 bra 	BB6_3666;
	bra.uni 	BB6_3665;

BB6_3665:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5533}, %fd9600;
	}
	xor.b32  	%r5534, %r5533, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5535, %temp}, %fd9600;
	}
	mov.b64 	%fd9600, {%r5535, %r5534};

BB6_3666:
	@%p1299 bra 	BB6_3669;
	bra.uni 	BB6_3667;

BB6_3669:
	selp.b32	%r5536, %r93, 0, %p1297;
	or.b32  	%r5537, %r5536, 2146435072;
	setp.lt.s32	%p3784, %r92, 0;
	selp.b32	%r5538, %r5537, %r5536, %p3784;
	mov.u32 	%r5539, 0;
	mov.b64 	%fd9600, {%r5539, %r5538};
	bra.uni 	BB6_3670;

BB6_3667:
	setp.gt.s32	%p3781, %r93, -1;
	@%p3781 bra 	BB6_3670;

	cvt.rzi.f64.f64	%fd6344, %fd5340;
	setp.neu.f64	%p3782, %fd6344, 0d4000000000000000;
	selp.f64	%fd9600, 0dFFF8000000000000, %fd9600, %p3782;

BB6_3670:
	@%p1304 bra 	BB6_3671;

	setp.gtu.f64	%p3786, %fd841, 0d7FF0000000000000;
	mov.f64 	%fd9601, %fd15;
	@%p3786 bra 	BB6_3680;

	and.b32  	%r5540, %r92, 2147483647;
	setp.ne.s32	%p3787, %r5540, 2146435072;
	@%p3787 bra 	BB6_3675;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5541, %temp}, %fd5340;
	}
	setp.eq.s32	%p3788, %r5541, 0;
	@%p3788 bra 	BB6_3679;
	bra.uni 	BB6_3675;

BB6_3679:
	setp.eq.f64	%p3791, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p3792, %fd841, 0d3FF0000000000000;
	selp.b32	%r5550, 2146435072, 0, %p3792;
	xor.b32  	%r5551, %r5550, 2146435072;
	setp.lt.s32	%p3793, %r92, 0;
	selp.b32	%r5552, %r5551, %r5550, %p3793;
	selp.b32	%r5553, 1072693248, %r5552, %p3791;
	mov.u32 	%r5554, 0;
	mov.b64 	%fd9601, {%r5554, %r5553};
	bra.uni 	BB6_3680;

BB6_3671:
	mov.f64 	%fd9601, %fd9600;

BB6_3680:
	selp.f64	%fd6346, 0d3FF0000000000000, %fd9601, %p1313;
	div.rn.f64 	%fd2409, %fd1069, %fd6346;
	@!%p62 bra 	BB6_3682;
	bra.uni 	BB6_3681;

BB6_3681:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5555}, %fd9603;
	}
	xor.b32  	%r5556, %r5555, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5557, %temp}, %fd9603;
	}
	mov.b64 	%fd9603, {%r5557, %r5556};

BB6_3682:
	@%p1316 bra 	BB6_3685;
	bra.uni 	BB6_3683;

BB6_3685:
	selp.b32	%r5558, %r95, 0, %p1297;
	or.b32  	%r5559, %r5558, 2146435072;
	setp.lt.s32	%p3799, %r92, 0;
	selp.b32	%r5560, %r5559, %r5558, %p3799;
	mov.u32 	%r5561, 0;
	mov.b64 	%fd9603, {%r5561, %r5560};
	bra.uni 	BB6_3686;

BB6_3683:
	setp.gt.s32	%p3796, %r95, -1;
	@%p3796 bra 	BB6_3686;

	cvt.rzi.f64.f64	%fd6348, %fd5340;
	setp.neu.f64	%p3797, %fd6348, 0d4000000000000000;
	selp.f64	%fd9603, 0dFFF8000000000000, %fd9603, %p3797;

BB6_3686:
	@%p1321 bra 	BB6_3687;

	setp.gtu.f64	%p3801, %fd852, 0d7FF0000000000000;
	mov.f64 	%fd9604, %fd16;
	@%p3801 bra 	BB6_3696;

	and.b32  	%r5562, %r92, 2147483647;
	setp.ne.s32	%p3802, %r5562, 2146435072;
	@%p3802 bra 	BB6_3691;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5563, %temp}, %fd5340;
	}
	setp.eq.s32	%p3803, %r5563, 0;
	@%p3803 bra 	BB6_3695;
	bra.uni 	BB6_3691;

BB6_3695:
	setp.eq.f64	%p3806, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3807, %fd852, 0d3FF0000000000000;
	selp.b32	%r5572, 2146435072, 0, %p3807;
	xor.b32  	%r5573, %r5572, 2146435072;
	setp.lt.s32	%p3808, %r92, 0;
	selp.b32	%r5574, %r5573, %r5572, %p3808;
	selp.b32	%r5575, 1072693248, %r5574, %p3806;
	mov.u32 	%r5576, 0;
	mov.b64 	%fd9604, {%r5576, %r5575};
	bra.uni 	BB6_3696;

BB6_3687:
	mov.f64 	%fd9604, %fd9603;

BB6_3696:
	selp.f64	%fd6350, 0d3FF0000000000000, %fd9604, %p1330;
	div.rn.f64 	%fd6351, %fd1079, %fd6350;
	sub.f64 	%fd6352, %fd2409, %fd6351;
	fma.rn.f64 	%fd6353, %fd1592, %fd6352, %fd2400;
	add.f64 	%fd6354, %fd6353, %fd1610;
	fma.rn.f64 	%fd6355, %fd51, %fd6354, %fd2364;
	st.global.f64 	[%rd11+16], %fd6355;

BB6_7021:
	sub.s64 	%rd303, %rd4, %rd3;
	cvt.u32.u64	%r10632, %rd303;
	mov.u32 	%r10620, %nctaid.z;
	shl.b32 	%r10621, %r10620, 2;
	add.s32 	%r10721, %r10721, %r10621;
	setp.lt.s32	%p7240, %r10721, %r10632;
	@%p7240 bra 	BB6_6;

BB6_7022:
	sub.s64 	%rd304, %rd2, %rd1;
	cvt.u32.u64	%r10633, %rd304;
	mov.u32 	%r10623, %nctaid.y;
	shl.b32 	%r10624, %r10623, 2;
	add.s32 	%r10720, %r10720, %r10624;
	setp.lt.s32	%p7241, %r10720, %r10633;
	@%p7241 bra 	BB6_4;

BB6_7023:
	mov.u32 	%r10626, %nctaid.x;
	shl.b32 	%r10627, %r10626, 4;
	add.s32 	%r10719, %r10719, %r10627;
	setp.lt.s32	%p7242, %r10719, %r285;
	@%p7242 bra 	BB6_2;

BB6_7024:
	ret;
}

	// .weak	_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0_
.weak .entry _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0_(
	.param .align 8 .b8 _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0[240]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<3651>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<5391>;
	.reg .f64 	%fd<5472>;
	.reg .b64 	%rd<264>;


	mov.b64	%rd94, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd95, %rd94;
	ld.param.u64 	%rd1, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+16];
	ld.param.u64 	%rd2, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd3, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd4, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+40];
	add.s64 	%rd5, %rd95, 56;
	ld.param.v2.u32 	{%r198, %r199}, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+56];
	ld.param.f64 	%fd1, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+80];
	ld.param.u64 	%rd6, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+128];
	ld.param.u32 	%r4, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+136];
	ld.param.f64 	%fd6, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+144];
	ld.param.f64 	%fd7, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+160];
	ld.param.f64 	%fd8, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+168];
	ld.param.f64 	%fd9, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+176];
	ld.param.f64 	%fd11, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+200];
	ld.param.f64 	%fd12, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+208];
	ld.param.u64 	%rd7, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+8];
	ld.param.u64 	%rd8, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0];
	sub.s64 	%rd96, %rd7, %rd8;
	cvt.u32.u64	%r200, %rd96;
	mov.u32 	%r201, %ctaid.x;
	shl.b32 	%r5388, %r201, 4;
	setp.ge.s32	%p174, %r5388, %r200;
	@%p174 bra 	BB7_3333;

	ld.param.f64 	%fd2395, [%rd5+128];
	ld.param.u32 	%r202, [%rd5+32];
	cvt.rn.f64.s32	%fd13, %r202;
	add.f64 	%fd14, %fd9, 0d4000000000000000;
	fma.rn.f64 	%fd15, %fd7, 0dC0955B8000000000, 0d4071160000000000;
	add.f64 	%fd16, %fd7, 0d4000000000000000;
	add.f64 	%fd17, %fd7, 0d4010000000000000;
	mul.f64 	%fd18, %fd7, 0dC0B55B8000000000;
	fma.rn.f64 	%fd19, %fd7, 0dC0C004A000000000, 0d4089A10000000000;
	fma.rn.f64 	%fd20, %fd7, 0d40C806F000000000, 0dC0955B8000000000;
	fma.rn.f64 	%fd21, %fd7, 0d40C66CE000000000, 0dC0A338C000000000;
	fma.rn.f64 	%fd22, %fd7, 0d40ADE68000000000, 0dC09DE68000000000;
	mul.f64 	%fd23, %fd2395, 0d402921FB54442D18;
	fma.rn.f64 	%fd24, %fd7, 0d41789C0000000000, 0dC1689C0000000000;
	mul.f64 	%fd25, %fd7, 0d419E744000000000;
	mul.f64 	%fd26, %fd7, 0dC1AE140000000000;
	mul.f64 	%fd27, %fd7, 0d41AD9BB000000000;
	mul.f64 	%fd28, %fd7, 0dC19D010000000000;
	mul.f64 	%fd29, %fd7, 0d41768F0000000000;
	add.f64 	%fd2396, %fd7, 0d401C000000000000;
	mul.f64 	%fd30, %fd2396, 0d40AAD00000000000;
	add.f64 	%fd31, %fd7, 0d4008000000000000;
	mul.f64 	%fd32, %fd31, 0d40D9230000000000;
	fma.rn.f64 	%fd2397, %fd7, 0d4008000000000000, 0d4014000000000000;
	mul.f64 	%fd33, %fd2397, 0d40DB120000000000;
	add.f64 	%fd2398, %fd7, 0d3FF0000000000000;
	mul.f64 	%fd34, %fd2398, 0d4102543000000000;
	fma.rn.f64 	%fd2399, %fd7, 0d4014000000000000, 0d4008000000000000;
	mul.f64 	%fd35, %fd2399, 0d40DFFE0000000000;
	fma.rn.f64 	%fd2400, %fd7, 0d4008000000000000, 0d3FF0000000000000;
	mul.f64 	%fd36, %fd2400, 0d40E1988000000000;
	fma.rn.f64 	%fd2401, %fd7, 0d401C000000000000, 0d3FF0000000000000;
	mul.f64 	%fd37, %fd2401, 0d40B6580000000000;
	mul.f64 	%fd38, %fd7, 0d40B9230000000000;
	mul.f64 	%fd2402, %fd8, 0d40040D931FF62705;
	rcp.rn.f64 	%fd39, %fd2402;
	add.f64 	%fd2403, %fd8, %fd8;
	mul.f64 	%fd40, %fd8, %fd2403;
	mul.f64 	%fd41, %fd7, 0dBFE0000000000000;
	mul.f64 	%fd42, %fd8, 0d3FF6A09E667F3BCD;
	div.rn.f64 	%fd43, %fd8, 0d40040D931FF62705;
	cvta.to.global.u64 	%rd125, %rd6;

BB7_2:
	mov.u32 	%r203, %ctaid.y;
	shl.b32 	%r5389, %r203, 2;
	sub.s64 	%rd97, %rd2, %rd1;
	cvt.u32.u64	%r205, %rd97;
	setp.ge.s32	%p175, %r5389, %r205;
	@%p175 bra 	BB7_3332;

	mov.b64	%rd227, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd226, %rd227;
	add.s64 	%rd225, %rd226, 56;
	ld.param.u32 	%r5308, [%rd225+8];
	ld.param.f64 	%fd4540, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+112];
	ld.param.u32 	%r5307, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+68];
	ld.param.u64 	%rd224, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+8];
	ld.param.u64 	%rd223, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0];
	cvt.s64.s32	%rd98, %r5388;
	add.s64 	%rd99, %rd98, %rd223;
	mov.u32 	%r206, %tid.x;
	cvt.u64.u32	%rd102, %r206;
	add.s64 	%rd103, %rd102, %rd99;
	cvt.u32.u64	%r207, %rd103;
	add.s32 	%r215, %r207, -1;
	cvt.rn.f64.s32	%fd2404, %r215;
	fma.rn.f64 	%fd2405, %fd1, %fd2404, %fd13;
	sub.f64 	%fd44, %fd2405, %fd4540;

BB7_4:
	mov.u32 	%r217, %ctaid.z;
	shl.b32 	%r5390, %r217, 2;
	sub.s64 	%rd104, %rd4, %rd3;
	cvt.u32.u64	%r219, %rd104;
	setp.ge.s32	%p176, %r5390, %r219;
	@%p176 bra 	BB7_3331;

	cvt.s64.s32	%rd235, %r5388;
	ld.param.f64 	%fd4541, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+104];
	add.s64 	%rd234, %rd235, %rd223;
	add.s64 	%rd233, %rd234, 16;
	min.s64 	%rd230, %rd224, %rd233;
	sub.s64 	%rd229, %rd230, %rd234;
	mov.u32 	%r5309, %tid.x;
	cvt.u64.u32	%rd228, %r5309;
	bra.uni 	BB7_6;

BB7_2304:
	and.b32  	%r3722, %r145, 2147483647;
	setp.ne.s32	%p2544, %r3722, 2146435072;
	@%p2544 bra 	BB7_2305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3723, %temp}, %fd6;
	}
	setp.ne.s32	%p2545, %r3723, 0;
	mov.f64 	%fd5275, %fd5274;
	@%p2545 bra 	BB7_2309;

	shr.s32 	%r3724, %r146, 31;
	and.b32  	%r3725, %r3724, -2146435072;
	add.s32 	%r3726, %r3725, 2146435072;
	or.b32  	%r3727, %r3726, -2147483648;
	selp.b32	%r3728, %r3727, %r3726, %p116;
	mov.u32 	%r3729, 0;
	mov.b64 	%fd5275, {%r3729, %r3728};
	bra.uni 	BB7_2309;

BB7_251:
	and.b32  	%r638, %r50, 2147483647;
	setp.ne.s32	%p418, %r638, 2146435072;
	@%p418 bra 	BB7_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r639, %temp}, %fd6;
	}
	setp.ne.s32	%p419, %r639, 0;
	mov.f64 	%fd4884, %fd4883;
	@%p419 bra 	BB7_256;

	shr.s32 	%r640, %r51, 31;
	and.b32  	%r641, %r640, -2146435072;
	add.s32 	%r642, %r641, 2146435072;
	or.b32  	%r643, %r642, -2147483648;
	selp.b32	%r644, %r643, %r642, %p7;
	mov.u32 	%r645, 0;
	mov.b64 	%fd4884, {%r645, %r644};
	bra.uni 	BB7_256;

BB7_663:
	and.b32  	%r1258, %r76, 2147483647;
	setp.ne.s32	%p851, %r1258, 2146435072;
	@%p851 bra 	BB7_664;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1259, %temp}, %fd535;
	}
	setp.ne.s32	%p852, %r1259, 0;
	mov.f64 	%fd4964, %fd4963;
	@%p852 bra 	BB7_668;

	shr.s32 	%r1260, %r77, 31;
	and.b32  	%r1261, %r1260, -2146435072;
	add.s32 	%r1262, %r1261, 2146435072;
	or.b32  	%r1263, %r1262, -2147483648;
	selp.b32	%r1264, %r1263, %r1262, %p32;
	mov.u32 	%r1265, 0;
	mov.b64 	%fd4964, {%r1265, %r1264};
	bra.uni 	BB7_668;

BB7_679:
	and.b32  	%r1284, %r76, 2147483647;
	setp.ne.s32	%p867, %r1284, 2146435072;
	@%p867 bra 	BB7_680;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1285, %temp}, %fd535;
	}
	setp.ne.s32	%p868, %r1285, 0;
	mov.f64 	%fd4967, %fd4966;
	@%p868 bra 	BB7_684;

	shr.s32 	%r1286, %r78, 31;
	and.b32  	%r1287, %r1286, -2146435072;
	add.s32 	%r1288, %r1287, 2146435072;
	or.b32  	%r1289, %r1288, -2147483648;
	selp.b32	%r1290, %r1289, %r1288, %p33;
	mov.u32 	%r1291, 0;
	mov.b64 	%fd4967, {%r1291, %r1290};
	bra.uni 	BB7_684;

BB7_695:
	and.b32  	%r1310, %r76, 2147483647;
	setp.ne.s32	%p884, %r1310, 2146435072;
	@%p884 bra 	BB7_696;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1311, %temp}, %fd535;
	}
	setp.ne.s32	%p885, %r1311, 0;
	mov.f64 	%fd4970, %fd4969;
	@%p885 bra 	BB7_700;

	shr.s32 	%r1312, %r79, 31;
	and.b32  	%r1313, %r1312, -2146435072;
	add.s32 	%r1314, %r1313, 2146435072;
	or.b32  	%r1315, %r1314, -2147483648;
	selp.b32	%r1316, %r1315, %r1314, %p34;
	mov.u32 	%r1317, 0;
	mov.b64 	%fd4970, {%r1317, %r1316};
	bra.uni 	BB7_700;

BB7_711:
	and.b32  	%r1336, %r76, 2147483647;
	setp.ne.s32	%p901, %r1336, 2146435072;
	@%p901 bra 	BB7_712;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1337, %temp}, %fd535;
	}
	setp.ne.s32	%p902, %r1337, 0;
	mov.f64 	%fd4973, %fd4972;
	@%p902 bra 	BB7_716;

	shr.s32 	%r1338, %r80, 31;
	and.b32  	%r1339, %r1338, -2146435072;
	add.s32 	%r1340, %r1339, 2146435072;
	or.b32  	%r1341, %r1340, -2147483648;
	selp.b32	%r1342, %r1341, %r1340, %p35;
	mov.u32 	%r1343, 0;
	mov.b64 	%fd4973, {%r1343, %r1342};
	bra.uni 	BB7_716;

BB7_727:
	and.b32  	%r1362, %r76, 2147483647;
	setp.ne.s32	%p918, %r1362, 2146435072;
	@%p918 bra 	BB7_728;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1363, %temp}, %fd535;
	}
	setp.ne.s32	%p919, %r1363, 0;
	mov.f64 	%fd4976, %fd4975;
	@%p919 bra 	BB7_732;

	shr.s32 	%r1364, %r81, 31;
	and.b32  	%r1365, %r1364, -2146435072;
	add.s32 	%r1366, %r1365, 2146435072;
	or.b32  	%r1367, %r1366, -2147483648;
	selp.b32	%r1368, %r1367, %r1366, %p36;
	mov.u32 	%r1369, 0;
	mov.b64 	%fd4976, {%r1369, %r1368};
	bra.uni 	BB7_732;

BB7_743:
	and.b32  	%r1388, %r76, 2147483647;
	setp.ne.s32	%p935, %r1388, 2146435072;
	@%p935 bra 	BB7_744;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1389, %temp}, %fd535;
	}
	setp.ne.s32	%p936, %r1389, 0;
	mov.f64 	%fd4979, %fd4978;
	@%p936 bra 	BB7_748;

	shr.s32 	%r1390, %r82, 31;
	and.b32  	%r1391, %r1390, -2146435072;
	add.s32 	%r1392, %r1391, 2146435072;
	or.b32  	%r1393, %r1392, -2147483648;
	selp.b32	%r1394, %r1393, %r1392, %p37;
	mov.u32 	%r1395, 0;
	mov.b64 	%fd4979, {%r1395, %r1394};
	bra.uni 	BB7_748;

BB7_777:
	and.b32  	%r1437, %r85, 2147483647;
	setp.ne.s32	%p971, %r1437, 2146435072;
	@%p971 bra 	BB7_778;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1438, %temp}, %fd616;
	}
	setp.ne.s32	%p972, %r1438, 0;
	mov.f64 	%fd4986, %fd4985;
	@%p972 bra 	BB7_782;

	shr.s32 	%r1439, %r86, 31;
	and.b32  	%r1440, %r1439, -2146435072;
	add.s32 	%r1441, %r1440, 2146435072;
	or.b32  	%r1442, %r1441, -2147483648;
	selp.b32	%r1443, %r1442, %r1441, %p40;
	mov.u32 	%r1444, 0;
	mov.b64 	%fd4986, {%r1444, %r1443};
	bra.uni 	BB7_782;

BB7_793:
	and.b32  	%r1463, %r85, 2147483647;
	setp.ne.s32	%p987, %r1463, 2146435072;
	@%p987 bra 	BB7_794;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1464, %temp}, %fd616;
	}
	setp.ne.s32	%p988, %r1464, 0;
	mov.f64 	%fd4989, %fd4988;
	@%p988 bra 	BB7_798;

	shr.s32 	%r1465, %r87, 31;
	and.b32  	%r1466, %r1465, -2146435072;
	add.s32 	%r1467, %r1466, 2146435072;
	or.b32  	%r1468, %r1467, -2147483648;
	selp.b32	%r1469, %r1468, %r1467, %p41;
	mov.u32 	%r1470, 0;
	mov.b64 	%fd4989, {%r1470, %r1469};
	bra.uni 	BB7_798;

BB7_809:
	and.b32  	%r1489, %r85, 2147483647;
	setp.ne.s32	%p1004, %r1489, 2146435072;
	@%p1004 bra 	BB7_810;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1490, %temp}, %fd616;
	}
	setp.ne.s32	%p1005, %r1490, 0;
	mov.f64 	%fd4992, %fd4991;
	@%p1005 bra 	BB7_814;

	shr.s32 	%r1491, %r88, 31;
	and.b32  	%r1492, %r1491, -2146435072;
	add.s32 	%r1493, %r1492, 2146435072;
	or.b32  	%r1494, %r1493, -2147483648;
	selp.b32	%r1495, %r1494, %r1493, %p42;
	mov.u32 	%r1496, 0;
	mov.b64 	%fd4992, {%r1496, %r1495};
	bra.uni 	BB7_814;

BB7_825:
	and.b32  	%r1515, %r85, 2147483647;
	setp.ne.s32	%p1021, %r1515, 2146435072;
	@%p1021 bra 	BB7_826;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1516, %temp}, %fd616;
	}
	setp.ne.s32	%p1022, %r1516, 0;
	mov.f64 	%fd4995, %fd4994;
	@%p1022 bra 	BB7_830;

	shr.s32 	%r1517, %r89, 31;
	and.b32  	%r1518, %r1517, -2146435072;
	add.s32 	%r1519, %r1518, 2146435072;
	or.b32  	%r1520, %r1519, -2147483648;
	selp.b32	%r1521, %r1520, %r1519, %p43;
	mov.u32 	%r1522, 0;
	mov.b64 	%fd4995, {%r1522, %r1521};
	bra.uni 	BB7_830;

BB7_841:
	and.b32  	%r1541, %r85, 2147483647;
	setp.ne.s32	%p1038, %r1541, 2146435072;
	@%p1038 bra 	BB7_842;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1542, %temp}, %fd616;
	}
	setp.ne.s32	%p1039, %r1542, 0;
	mov.f64 	%fd4998, %fd4997;
	@%p1039 bra 	BB7_846;

	shr.s32 	%r1543, %r90, 31;
	and.b32  	%r1544, %r1543, -2146435072;
	add.s32 	%r1545, %r1544, 2146435072;
	or.b32  	%r1546, %r1545, -2147483648;
	selp.b32	%r1547, %r1546, %r1545, %p44;
	mov.u32 	%r1548, 0;
	mov.b64 	%fd4998, {%r1548, %r1547};
	bra.uni 	BB7_846;

BB7_857:
	and.b32  	%r1567, %r85, 2147483647;
	setp.ne.s32	%p1055, %r1567, 2146435072;
	@%p1055 bra 	BB7_858;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1568, %temp}, %fd616;
	}
	setp.ne.s32	%p1056, %r1568, 0;
	mov.f64 	%fd5001, %fd5000;
	@%p1056 bra 	BB7_862;

	shr.s32 	%r1569, %r91, 31;
	and.b32  	%r1570, %r1569, -2146435072;
	add.s32 	%r1571, %r1570, 2146435072;
	or.b32  	%r1572, %r1571, -2147483648;
	selp.b32	%r1573, %r1572, %r1571, %p45;
	mov.u32 	%r1574, 0;
	mov.b64 	%fd5001, {%r1574, %r1573};
	bra.uni 	BB7_862;

BB7_891:
	and.b32  	%r1616, %r94, 2147483647;
	setp.ne.s32	%p1092, %r1616, 2146435072;
	@%p1092 bra 	BB7_892;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1617, %temp}, %fd697;
	}
	setp.ne.s32	%p1093, %r1617, 0;
	mov.f64 	%fd5008, %fd5007;
	@%p1093 bra 	BB7_896;

	shr.s32 	%r1618, %r95, 31;
	and.b32  	%r1619, %r1618, -2146435072;
	add.s32 	%r1620, %r1619, 2146435072;
	or.b32  	%r1621, %r1620, -2147483648;
	selp.b32	%r1622, %r1621, %r1620, %p48;
	mov.u32 	%r1623, 0;
	mov.b64 	%fd5008, {%r1623, %r1622};
	bra.uni 	BB7_896;

BB7_907:
	and.b32  	%r1642, %r94, 2147483647;
	setp.ne.s32	%p1108, %r1642, 2146435072;
	@%p1108 bra 	BB7_908;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1643, %temp}, %fd697;
	}
	setp.ne.s32	%p1109, %r1643, 0;
	mov.f64 	%fd5011, %fd5010;
	@%p1109 bra 	BB7_912;

	shr.s32 	%r1644, %r96, 31;
	and.b32  	%r1645, %r1644, -2146435072;
	add.s32 	%r1646, %r1645, 2146435072;
	or.b32  	%r1647, %r1646, -2147483648;
	selp.b32	%r1648, %r1647, %r1646, %p49;
	mov.u32 	%r1649, 0;
	mov.b64 	%fd5011, {%r1649, %r1648};
	bra.uni 	BB7_912;

BB7_923:
	and.b32  	%r1665, %r97, 2147483647;
	setp.ne.s32	%p1125, %r1665, 2146435072;
	@%p1125 bra 	BB7_924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1666, %temp}, %fd7;
	}
	setp.ne.s32	%p1126, %r1666, 0;
	mov.f64 	%fd5014, %fd5013;
	@%p1126 bra 	BB7_928;

	shr.s32 	%r1667, %r75, 31;
	and.b32  	%r1668, %r1667, -2146435072;
	add.s32 	%r1669, %r1668, 2146435072;
	or.b32  	%r1670, %r1669, -2147483648;
	selp.b32	%r1671, %r1670, %r1669, %p50;
	mov.u32 	%r1672, 0;
	mov.b64 	%fd5014, {%r1672, %r1671};
	bra.uni 	BB7_928;

BB7_939:
	and.b32  	%r1691, %r94, 2147483647;
	setp.ne.s32	%p1142, %r1691, 2146435072;
	@%p1142 bra 	BB7_940;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1692, %temp}, %fd697;
	}
	setp.ne.s32	%p1143, %r1692, 0;
	mov.f64 	%fd5017, %fd5016;
	@%p1143 bra 	BB7_944;

	shr.s32 	%r1693, %r99, 31;
	and.b32  	%r1694, %r1693, -2146435072;
	add.s32 	%r1695, %r1694, 2146435072;
	or.b32  	%r1696, %r1695, -2147483648;
	selp.b32	%r1697, %r1696, %r1695, %p51;
	mov.u32 	%r1698, 0;
	mov.b64 	%fd5017, {%r1698, %r1697};
	bra.uni 	BB7_944;

BB7_955:
	and.b32  	%r1716, %r97, 2147483647;
	setp.ne.s32	%p1159, %r1716, 2146435072;
	@%p1159 bra 	BB7_956;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1717, %temp}, %fd7;
	}
	setp.ne.s32	%p1160, %r1717, 0;
	mov.f64 	%fd5020, %fd5019;
	@%p1160 bra 	BB7_960;

	shr.s32 	%r1718, %r100, 31;
	and.b32  	%r1719, %r1718, -2146435072;
	add.s32 	%r1720, %r1719, 2146435072;
	or.b32  	%r1721, %r1720, -2147483648;
	selp.b32	%r1722, %r1721, %r1720, %p52;
	mov.u32 	%r1723, 0;
	mov.b64 	%fd5020, {%r1723, %r1722};
	bra.uni 	BB7_960;

BB7_971:
	and.b32  	%r1742, %r94, 2147483647;
	setp.ne.s32	%p1176, %r1742, 2146435072;
	@%p1176 bra 	BB7_972;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1743, %temp}, %fd697;
	}
	setp.ne.s32	%p1177, %r1743, 0;
	mov.f64 	%fd5023, %fd5022;
	@%p1177 bra 	BB7_976;

	shr.s32 	%r1744, %r102, 31;
	and.b32  	%r1745, %r1744, -2146435072;
	add.s32 	%r1746, %r1745, 2146435072;
	or.b32  	%r1747, %r1746, -2147483648;
	selp.b32	%r1748, %r1747, %r1746, %p53;
	mov.u32 	%r1749, 0;
	mov.b64 	%fd5023, {%r1749, %r1748};
	bra.uni 	BB7_976;

BB7_987:
	and.b32  	%r1767, %r97, 2147483647;
	setp.ne.s32	%p1193, %r1767, 2146435072;
	@%p1193 bra 	BB7_988;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1768, %temp}, %fd7;
	}
	setp.ne.s32	%p1194, %r1768, 0;
	mov.f64 	%fd5026, %fd5025;
	@%p1194 bra 	BB7_992;

	shr.s32 	%r1769, %r103, 31;
	and.b32  	%r1770, %r1769, -2146435072;
	add.s32 	%r1771, %r1770, 2146435072;
	or.b32  	%r1772, %r1771, -2147483648;
	selp.b32	%r1773, %r1772, %r1771, %p54;
	mov.u32 	%r1774, 0;
	mov.b64 	%fd5026, {%r1774, %r1773};
	bra.uni 	BB7_992;

BB7_1003:
	and.b32  	%r1793, %r94, 2147483647;
	setp.ne.s32	%p1210, %r1793, 2146435072;
	@%p1210 bra 	BB7_1004;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1794, %temp}, %fd697;
	}
	setp.ne.s32	%p1211, %r1794, 0;
	mov.f64 	%fd5029, %fd5028;
	@%p1211 bra 	BB7_1008;

	shr.s32 	%r1795, %r105, 31;
	and.b32  	%r1796, %r1795, -2146435072;
	add.s32 	%r1797, %r1796, 2146435072;
	or.b32  	%r1798, %r1797, -2147483648;
	selp.b32	%r1799, %r1798, %r1797, %p55;
	mov.u32 	%r1800, 0;
	mov.b64 	%fd5029, {%r1800, %r1799};
	bra.uni 	BB7_1008;

BB7_1019:
	and.b32  	%r1818, %r97, 2147483647;
	setp.ne.s32	%p1227, %r1818, 2146435072;
	@%p1227 bra 	BB7_1020;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1819, %temp}, %fd7;
	}
	setp.ne.s32	%p1228, %r1819, 0;
	mov.f64 	%fd5032, %fd5031;
	@%p1228 bra 	BB7_1024;

	shr.s32 	%r1820, %r106, 31;
	and.b32  	%r1821, %r1820, -2146435072;
	add.s32 	%r1822, %r1821, 2146435072;
	or.b32  	%r1823, %r1822, -2147483648;
	selp.b32	%r1824, %r1823, %r1822, %p56;
	mov.u32 	%r1825, 0;
	mov.b64 	%fd5032, {%r1825, %r1824};
	bra.uni 	BB7_1024;

BB7_1035:
	and.b32  	%r1844, %r94, 2147483647;
	setp.ne.s32	%p1244, %r1844, 2146435072;
	@%p1244 bra 	BB7_1036;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1845, %temp}, %fd697;
	}
	setp.ne.s32	%p1245, %r1845, 0;
	mov.f64 	%fd5035, %fd5034;
	@%p1245 bra 	BB7_1040;

	shr.s32 	%r1846, %r108, 31;
	and.b32  	%r1847, %r1846, -2146435072;
	add.s32 	%r1848, %r1847, 2146435072;
	or.b32  	%r1849, %r1848, -2147483648;
	selp.b32	%r1850, %r1849, %r1848, %p57;
	mov.u32 	%r1851, 0;
	mov.b64 	%fd5035, {%r1851, %r1850};
	bra.uni 	BB7_1040;

BB7_1051:
	and.b32  	%r1869, %r97, 2147483647;
	setp.ne.s32	%p1261, %r1869, 2146435072;
	@%p1261 bra 	BB7_1052;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1870, %temp}, %fd7;
	}
	setp.ne.s32	%p1262, %r1870, 0;
	mov.f64 	%fd5038, %fd5037;
	@%p1262 bra 	BB7_1056;

	shr.s32 	%r1871, %r109, 31;
	and.b32  	%r1872, %r1871, -2146435072;
	add.s32 	%r1873, %r1872, 2146435072;
	or.b32  	%r1874, %r1873, -2147483648;
	selp.b32	%r1875, %r1874, %r1873, %p58;
	mov.u32 	%r1876, 0;
	mov.b64 	%fd5038, {%r1876, %r1875};
	bra.uni 	BB7_1056;

BB7_1067:
	and.b32  	%r1893, %r94, 2147483647;
	setp.ne.s32	%p1278, %r1893, 2146435072;
	@%p1278 bra 	BB7_1068;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1894, %temp}, %fd697;
	}
	setp.ne.s32	%p1279, %r1894, 0;
	mov.f64 	%fd5041, %fd5040;
	@%p1279 bra 	BB7_1072;

	shr.s32 	%r1895, %r109, 31;
	and.b32  	%r1896, %r1895, -2146435072;
	add.s32 	%r1897, %r1896, 2146435072;
	or.b32  	%r1898, %r1897, -2147483648;
	selp.b32	%r1899, %r1898, %r1897, %p59;
	mov.u32 	%r1900, 0;
	mov.b64 	%fd5041, {%r1900, %r1899};
	bra.uni 	BB7_1072;

BB7_1083:
	and.b32  	%r1916, %r97, 2147483647;
	setp.ne.s32	%p1295, %r1916, 2146435072;
	@%p1295 bra 	BB7_1084;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1917, %temp}, %fd7;
	}
	setp.ne.s32	%p1296, %r1917, 0;
	mov.f64 	%fd5044, %fd5043;
	@%p1296 bra 	BB7_1088;

	shr.s32 	%r1918, %r108, 31;
	and.b32  	%r1919, %r1918, -2146435072;
	add.s32 	%r1920, %r1919, 2146435072;
	or.b32  	%r1921, %r1920, -2147483648;
	selp.b32	%r1922, %r1921, %r1920, %p60;
	mov.u32 	%r1923, 0;
	mov.b64 	%fd5044, {%r1923, %r1922};
	bra.uni 	BB7_1088;

BB7_1099:
	and.b32  	%r1940, %r94, 2147483647;
	setp.ne.s32	%p1312, %r1940, 2146435072;
	@%p1312 bra 	BB7_1100;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1941, %temp}, %fd697;
	}
	setp.ne.s32	%p1313, %r1941, 0;
	mov.f64 	%fd5047, %fd5046;
	@%p1313 bra 	BB7_1104;

	shr.s32 	%r1942, %r106, 31;
	and.b32  	%r1943, %r1942, -2146435072;
	add.s32 	%r1944, %r1943, 2146435072;
	or.b32  	%r1945, %r1944, -2147483648;
	selp.b32	%r1946, %r1945, %r1944, %p61;
	mov.u32 	%r1947, 0;
	mov.b64 	%fd5047, {%r1947, %r1946};
	bra.uni 	BB7_1104;

BB7_1115:
	and.b32  	%r1963, %r97, 2147483647;
	setp.ne.s32	%p1329, %r1963, 2146435072;
	@%p1329 bra 	BB7_1116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1964, %temp}, %fd7;
	}
	setp.ne.s32	%p1330, %r1964, 0;
	mov.f64 	%fd5050, %fd5049;
	@%p1330 bra 	BB7_1120;

	shr.s32 	%r1965, %r105, 31;
	and.b32  	%r1966, %r1965, -2146435072;
	add.s32 	%r1967, %r1966, 2146435072;
	or.b32  	%r1968, %r1967, -2147483648;
	selp.b32	%r1969, %r1968, %r1967, %p62;
	mov.u32 	%r1970, 0;
	mov.b64 	%fd5050, {%r1970, %r1969};
	bra.uni 	BB7_1120;

BB7_1131:
	and.b32  	%r1987, %r94, 2147483647;
	setp.ne.s32	%p1346, %r1987, 2146435072;
	@%p1346 bra 	BB7_1132;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1988, %temp}, %fd697;
	}
	setp.ne.s32	%p1347, %r1988, 0;
	mov.f64 	%fd5053, %fd5052;
	@%p1347 bra 	BB7_1136;

	shr.s32 	%r1989, %r103, 31;
	and.b32  	%r1990, %r1989, -2146435072;
	add.s32 	%r1991, %r1990, 2146435072;
	or.b32  	%r1992, %r1991, -2147483648;
	selp.b32	%r1993, %r1992, %r1991, %p63;
	mov.u32 	%r1994, 0;
	mov.b64 	%fd5053, {%r1994, %r1993};
	bra.uni 	BB7_1136;

BB7_1147:
	and.b32  	%r2010, %r97, 2147483647;
	setp.ne.s32	%p1363, %r2010, 2146435072;
	@%p1363 bra 	BB7_1148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2011, %temp}, %fd7;
	}
	setp.ne.s32	%p1364, %r2011, 0;
	mov.f64 	%fd5056, %fd5055;
	@%p1364 bra 	BB7_1152;

	shr.s32 	%r2012, %r102, 31;
	and.b32  	%r2013, %r2012, -2146435072;
	add.s32 	%r2014, %r2013, 2146435072;
	or.b32  	%r2015, %r2014, -2147483648;
	selp.b32	%r2016, %r2015, %r2014, %p64;
	mov.u32 	%r2017, 0;
	mov.b64 	%fd5056, {%r2017, %r2016};
	bra.uni 	BB7_1152;

BB7_1163:
	and.b32  	%r2034, %r94, 2147483647;
	setp.ne.s32	%p1380, %r2034, 2146435072;
	@%p1380 bra 	BB7_1164;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2035, %temp}, %fd697;
	}
	setp.ne.s32	%p1381, %r2035, 0;
	mov.f64 	%fd5059, %fd5058;
	@%p1381 bra 	BB7_1168;

	shr.s32 	%r2036, %r100, 31;
	and.b32  	%r2037, %r2036, -2146435072;
	add.s32 	%r2038, %r2037, 2146435072;
	or.b32  	%r2039, %r2038, -2147483648;
	selp.b32	%r2040, %r2039, %r2038, %p65;
	mov.u32 	%r2041, 0;
	mov.b64 	%fd5059, {%r2041, %r2040};
	bra.uni 	BB7_1168;

BB7_1179:
	and.b32  	%r2057, %r97, 2147483647;
	setp.ne.s32	%p1397, %r2057, 2146435072;
	@%p1397 bra 	BB7_1180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2058, %temp}, %fd7;
	}
	setp.ne.s32	%p1398, %r2058, 0;
	mov.f64 	%fd5062, %fd5061;
	@%p1398 bra 	BB7_1184;

	shr.s32 	%r2059, %r99, 31;
	and.b32  	%r2060, %r2059, -2146435072;
	add.s32 	%r2061, %r2060, 2146435072;
	or.b32  	%r2062, %r2061, -2147483648;
	selp.b32	%r2063, %r2062, %r2061, %p66;
	mov.u32 	%r2064, 0;
	mov.b64 	%fd5062, {%r2064, %r2063};
	bra.uni 	BB7_1184;

BB7_1195:
	and.b32  	%r2081, %r94, 2147483647;
	setp.ne.s32	%p1414, %r2081, 2146435072;
	@%p1414 bra 	BB7_1196;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2082, %temp}, %fd697;
	}
	setp.ne.s32	%p1415, %r2082, 0;
	mov.f64 	%fd5065, %fd5064;
	@%p1415 bra 	BB7_1200;

	setp.lt.s32	%p3639, %r94, 0;
	and.pred  	%p3638, %p3639, %p820;
	shr.s32 	%r2083, %r75, 31;
	and.b32  	%r2084, %r2083, -2146435072;
	add.s32 	%r2085, %r2084, 2146435072;
	or.b32  	%r2086, %r2085, -2147483648;
	selp.b32	%r2087, %r2086, %r2085, %p3638;
	mov.u32 	%r2088, 0;
	mov.b64 	%fd5065, {%r2088, %r2087};
	bra.uni 	BB7_1200;

BB7_1211:
	and.b32  	%r2105, %r115, 2147483647;
	setp.ne.s32	%p1431, %r2105, 2146435072;
	@%p1431 bra 	BB7_1212;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2106, %temp}, %fd696;
	}
	setp.ne.s32	%p1432, %r2106, 0;
	mov.f64 	%fd5068, %fd5067;
	@%p1432 bra 	BB7_1216;

	shr.s32 	%r2107, %r95, 31;
	and.b32  	%r2108, %r2107, -2146435072;
	add.s32 	%r2109, %r2108, 2146435072;
	or.b32  	%r2110, %r2109, -2147483648;
	selp.b32	%r2111, %r2110, %r2109, %p68;
	mov.u32 	%r2112, 0;
	mov.b64 	%fd5068, {%r2112, %r2111};
	bra.uni 	BB7_1216;

BB7_1227:
	and.b32  	%r2129, %r115, 2147483647;
	setp.ne.s32	%p1447, %r2129, 2146435072;
	@%p1447 bra 	BB7_1228;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2130, %temp}, %fd696;
	}
	setp.ne.s32	%p1448, %r2130, 0;
	mov.f64 	%fd5071, %fd5070;
	@%p1448 bra 	BB7_1232;

	shr.s32 	%r2131, %r96, 31;
	and.b32  	%r2132, %r2131, -2146435072;
	add.s32 	%r2133, %r2132, 2146435072;
	or.b32  	%r2134, %r2133, -2147483648;
	selp.b32	%r2135, %r2134, %r2133, %p69;
	mov.u32 	%r2136, 0;
	mov.b64 	%fd5071, {%r2136, %r2135};
	bra.uni 	BB7_1232;

BB7_1243:
	and.b32  	%r2151, %r97, 2147483647;
	setp.ne.s32	%p1462, %r2151, 2146435072;
	@%p1462 bra 	BB7_1244;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2152, %temp}, %fd7;
	}
	setp.ne.s32	%p1463, %r2152, 0;
	mov.f64 	%fd5074, %fd5073;
	@%p1463 bra 	BB7_1248;

	shr.s32 	%r2153, %r75, 31;
	and.b32  	%r2154, %r2153, -2146435072;
	add.s32 	%r2155, %r2154, 2146435072;
	or.b32  	%r2156, %r2155, -2147483648;
	selp.b32	%r2157, %r2156, %r2155, %p50;
	mov.u32 	%r2158, 0;
	mov.b64 	%fd5074, {%r2158, %r2157};
	bra.uni 	BB7_1248;

BB7_1259:
	and.b32  	%r2175, %r115, 2147483647;
	setp.ne.s32	%p1479, %r2175, 2146435072;
	@%p1479 bra 	BB7_1260;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2176, %temp}, %fd696;
	}
	setp.ne.s32	%p1480, %r2176, 0;
	mov.f64 	%fd5077, %fd5076;
	@%p1480 bra 	BB7_1264;

	shr.s32 	%r2177, %r99, 31;
	and.b32  	%r2178, %r2177, -2146435072;
	add.s32 	%r2179, %r2178, 2146435072;
	or.b32  	%r2180, %r2179, -2147483648;
	selp.b32	%r2181, %r2180, %r2179, %p70;
	mov.u32 	%r2182, 0;
	mov.b64 	%fd5077, {%r2182, %r2181};
	bra.uni 	BB7_1264;

BB7_1275:
	and.b32  	%r2197, %r97, 2147483647;
	setp.ne.s32	%p1494, %r2197, 2146435072;
	@%p1494 bra 	BB7_1276;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2198, %temp}, %fd7;
	}
	setp.ne.s32	%p1495, %r2198, 0;
	mov.f64 	%fd5080, %fd5079;
	@%p1495 bra 	BB7_1280;

	shr.s32 	%r2199, %r100, 31;
	and.b32  	%r2200, %r2199, -2146435072;
	add.s32 	%r2201, %r2200, 2146435072;
	or.b32  	%r2202, %r2201, -2147483648;
	selp.b32	%r2203, %r2202, %r2201, %p52;
	mov.u32 	%r2204, 0;
	mov.b64 	%fd5080, {%r2204, %r2203};
	bra.uni 	BB7_1280;

BB7_1291:
	and.b32  	%r2221, %r115, 2147483647;
	setp.ne.s32	%p1511, %r2221, 2146435072;
	@%p1511 bra 	BB7_1292;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2222, %temp}, %fd696;
	}
	setp.ne.s32	%p1512, %r2222, 0;
	mov.f64 	%fd5083, %fd5082;
	@%p1512 bra 	BB7_1296;

	shr.s32 	%r2223, %r102, 31;
	and.b32  	%r2224, %r2223, -2146435072;
	add.s32 	%r2225, %r2224, 2146435072;
	or.b32  	%r2226, %r2225, -2147483648;
	selp.b32	%r2227, %r2226, %r2225, %p71;
	mov.u32 	%r2228, 0;
	mov.b64 	%fd5083, {%r2228, %r2227};
	bra.uni 	BB7_1296;

BB7_1307:
	and.b32  	%r2243, %r97, 2147483647;
	setp.ne.s32	%p1526, %r2243, 2146435072;
	@%p1526 bra 	BB7_1308;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2244, %temp}, %fd7;
	}
	setp.ne.s32	%p1527, %r2244, 0;
	mov.f64 	%fd5086, %fd5085;
	@%p1527 bra 	BB7_1312;

	shr.s32 	%r2245, %r103, 31;
	and.b32  	%r2246, %r2245, -2146435072;
	add.s32 	%r2247, %r2246, 2146435072;
	or.b32  	%r2248, %r2247, -2147483648;
	selp.b32	%r2249, %r2248, %r2247, %p54;
	mov.u32 	%r2250, 0;
	mov.b64 	%fd5086, {%r2250, %r2249};
	bra.uni 	BB7_1312;

BB7_1323:
	and.b32  	%r2267, %r115, 2147483647;
	setp.ne.s32	%p1543, %r2267, 2146435072;
	@%p1543 bra 	BB7_1324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2268, %temp}, %fd696;
	}
	setp.ne.s32	%p1544, %r2268, 0;
	mov.f64 	%fd5089, %fd5088;
	@%p1544 bra 	BB7_1328;

	shr.s32 	%r2269, %r105, 31;
	and.b32  	%r2270, %r2269, -2146435072;
	add.s32 	%r2271, %r2270, 2146435072;
	or.b32  	%r2272, %r2271, -2147483648;
	selp.b32	%r2273, %r2272, %r2271, %p72;
	mov.u32 	%r2274, 0;
	mov.b64 	%fd5089, {%r2274, %r2273};
	bra.uni 	BB7_1328;

BB7_1339:
	and.b32  	%r2289, %r97, 2147483647;
	setp.ne.s32	%p1558, %r2289, 2146435072;
	@%p1558 bra 	BB7_1340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2290, %temp}, %fd7;
	}
	setp.ne.s32	%p1559, %r2290, 0;
	mov.f64 	%fd5092, %fd5091;
	@%p1559 bra 	BB7_1344;

	shr.s32 	%r2291, %r106, 31;
	and.b32  	%r2292, %r2291, -2146435072;
	add.s32 	%r2293, %r2292, 2146435072;
	or.b32  	%r2294, %r2293, -2147483648;
	selp.b32	%r2295, %r2294, %r2293, %p56;
	mov.u32 	%r2296, 0;
	mov.b64 	%fd5092, {%r2296, %r2295};
	bra.uni 	BB7_1344;

BB7_1355:
	and.b32  	%r2313, %r115, 2147483647;
	setp.ne.s32	%p1575, %r2313, 2146435072;
	@%p1575 bra 	BB7_1356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2314, %temp}, %fd696;
	}
	setp.ne.s32	%p1576, %r2314, 0;
	mov.f64 	%fd5095, %fd5094;
	@%p1576 bra 	BB7_1360;

	shr.s32 	%r2315, %r108, 31;
	and.b32  	%r2316, %r2315, -2146435072;
	add.s32 	%r2317, %r2316, 2146435072;
	or.b32  	%r2318, %r2317, -2147483648;
	selp.b32	%r2319, %r2318, %r2317, %p73;
	mov.u32 	%r2320, 0;
	mov.b64 	%fd5095, {%r2320, %r2319};
	bra.uni 	BB7_1360;

BB7_1371:
	and.b32  	%r2335, %r97, 2147483647;
	setp.ne.s32	%p1590, %r2335, 2146435072;
	@%p1590 bra 	BB7_1372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2336, %temp}, %fd7;
	}
	setp.ne.s32	%p1591, %r2336, 0;
	mov.f64 	%fd5098, %fd5097;
	@%p1591 bra 	BB7_1376;

	shr.s32 	%r2337, %r109, 31;
	and.b32  	%r2338, %r2337, -2146435072;
	add.s32 	%r2339, %r2338, 2146435072;
	or.b32  	%r2340, %r2339, -2147483648;
	selp.b32	%r2341, %r2340, %r2339, %p58;
	mov.u32 	%r2342, 0;
	mov.b64 	%fd5098, {%r2342, %r2341};
	bra.uni 	BB7_1376;

BB7_1387:
	and.b32  	%r2359, %r115, 2147483647;
	setp.ne.s32	%p1607, %r2359, 2146435072;
	@%p1607 bra 	BB7_1388;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2360, %temp}, %fd696;
	}
	setp.ne.s32	%p1608, %r2360, 0;
	mov.f64 	%fd5101, %fd5100;
	@%p1608 bra 	BB7_1392;

	shr.s32 	%r2361, %r109, 31;
	and.b32  	%r2362, %r2361, -2146435072;
	add.s32 	%r2363, %r2362, 2146435072;
	or.b32  	%r2364, %r2363, -2147483648;
	selp.b32	%r2365, %r2364, %r2363, %p74;
	mov.u32 	%r2366, 0;
	mov.b64 	%fd5101, {%r2366, %r2365};
	bra.uni 	BB7_1392;

BB7_1403:
	and.b32  	%r2381, %r97, 2147483647;
	setp.ne.s32	%p1622, %r2381, 2146435072;
	@%p1622 bra 	BB7_1404;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2382, %temp}, %fd7;
	}
	setp.ne.s32	%p1623, %r2382, 0;
	mov.f64 	%fd5104, %fd5103;
	@%p1623 bra 	BB7_1408;

	shr.s32 	%r2383, %r108, 31;
	and.b32  	%r2384, %r2383, -2146435072;
	add.s32 	%r2385, %r2384, 2146435072;
	or.b32  	%r2386, %r2385, -2147483648;
	selp.b32	%r2387, %r2386, %r2385, %p60;
	mov.u32 	%r2388, 0;
	mov.b64 	%fd5104, {%r2388, %r2387};
	bra.uni 	BB7_1408;

BB7_1419:
	and.b32  	%r2405, %r115, 2147483647;
	setp.ne.s32	%p1639, %r2405, 2146435072;
	@%p1639 bra 	BB7_1420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2406, %temp}, %fd696;
	}
	setp.ne.s32	%p1640, %r2406, 0;
	mov.f64 	%fd5107, %fd5106;
	@%p1640 bra 	BB7_1424;

	shr.s32 	%r2407, %r106, 31;
	and.b32  	%r2408, %r2407, -2146435072;
	add.s32 	%r2409, %r2408, 2146435072;
	or.b32  	%r2410, %r2409, -2147483648;
	selp.b32	%r2411, %r2410, %r2409, %p75;
	mov.u32 	%r2412, 0;
	mov.b64 	%fd5107, {%r2412, %r2411};
	bra.uni 	BB7_1424;

BB7_1435:
	and.b32  	%r2427, %r97, 2147483647;
	setp.ne.s32	%p1654, %r2427, 2146435072;
	@%p1654 bra 	BB7_1436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2428, %temp}, %fd7;
	}
	setp.ne.s32	%p1655, %r2428, 0;
	mov.f64 	%fd5110, %fd5109;
	@%p1655 bra 	BB7_1440;

	shr.s32 	%r2429, %r105, 31;
	and.b32  	%r2430, %r2429, -2146435072;
	add.s32 	%r2431, %r2430, 2146435072;
	or.b32  	%r2432, %r2431, -2147483648;
	selp.b32	%r2433, %r2432, %r2431, %p62;
	mov.u32 	%r2434, 0;
	mov.b64 	%fd5110, {%r2434, %r2433};
	bra.uni 	BB7_1440;

BB7_1451:
	and.b32  	%r2451, %r115, 2147483647;
	setp.ne.s32	%p1671, %r2451, 2146435072;
	@%p1671 bra 	BB7_1452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2452, %temp}, %fd696;
	}
	setp.ne.s32	%p1672, %r2452, 0;
	mov.f64 	%fd5113, %fd5112;
	@%p1672 bra 	BB7_1456;

	shr.s32 	%r2453, %r103, 31;
	and.b32  	%r2454, %r2453, -2146435072;
	add.s32 	%r2455, %r2454, 2146435072;
	or.b32  	%r2456, %r2455, -2147483648;
	selp.b32	%r2457, %r2456, %r2455, %p76;
	mov.u32 	%r2458, 0;
	mov.b64 	%fd5113, {%r2458, %r2457};
	bra.uni 	BB7_1456;

BB7_1467:
	and.b32  	%r2473, %r97, 2147483647;
	setp.ne.s32	%p1686, %r2473, 2146435072;
	@%p1686 bra 	BB7_1468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2474, %temp}, %fd7;
	}
	setp.ne.s32	%p1687, %r2474, 0;
	mov.f64 	%fd5116, %fd5115;
	@%p1687 bra 	BB7_1472;

	shr.s32 	%r2475, %r102, 31;
	and.b32  	%r2476, %r2475, -2146435072;
	add.s32 	%r2477, %r2476, 2146435072;
	or.b32  	%r2478, %r2477, -2147483648;
	selp.b32	%r2479, %r2478, %r2477, %p64;
	mov.u32 	%r2480, 0;
	mov.b64 	%fd5116, {%r2480, %r2479};
	bra.uni 	BB7_1472;

BB7_1483:
	and.b32  	%r2497, %r115, 2147483647;
	setp.ne.s32	%p1703, %r2497, 2146435072;
	@%p1703 bra 	BB7_1484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2498, %temp}, %fd696;
	}
	setp.ne.s32	%p1704, %r2498, 0;
	mov.f64 	%fd5119, %fd5118;
	@%p1704 bra 	BB7_1488;

	shr.s32 	%r2499, %r100, 31;
	and.b32  	%r2500, %r2499, -2146435072;
	add.s32 	%r2501, %r2500, 2146435072;
	or.b32  	%r2502, %r2501, -2147483648;
	selp.b32	%r2503, %r2502, %r2501, %p77;
	mov.u32 	%r2504, 0;
	mov.b64 	%fd5119, {%r2504, %r2503};
	bra.uni 	BB7_1488;

BB7_1499:
	and.b32  	%r2519, %r97, 2147483647;
	setp.ne.s32	%p1718, %r2519, 2146435072;
	@%p1718 bra 	BB7_1500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2520, %temp}, %fd7;
	}
	setp.ne.s32	%p1719, %r2520, 0;
	mov.f64 	%fd5122, %fd5121;
	@%p1719 bra 	BB7_1504;

	shr.s32 	%r2521, %r99, 31;
	and.b32  	%r2522, %r2521, -2146435072;
	add.s32 	%r2523, %r2522, 2146435072;
	or.b32  	%r2524, %r2523, -2147483648;
	selp.b32	%r2525, %r2524, %r2523, %p66;
	mov.u32 	%r2526, 0;
	mov.b64 	%fd5122, {%r2526, %r2525};
	bra.uni 	BB7_1504;

BB7_1515:
	and.b32  	%r2543, %r115, 2147483647;
	setp.ne.s32	%p1735, %r2543, 2146435072;
	@%p1735 bra 	BB7_1516;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2544, %temp}, %fd696;
	}
	setp.ne.s32	%p1736, %r2544, 0;
	mov.f64 	%fd5125, %fd5124;
	@%p1736 bra 	BB7_1520;

	shr.s32 	%r2545, %r75, 31;
	and.b32  	%r2546, %r2545, -2146435072;
	add.s32 	%r2547, %r2546, 2146435072;
	or.b32  	%r2548, %r2547, -2147483648;
	selp.b32	%r2549, %r2548, %r2547, %p78;
	mov.u32 	%r2550, 0;
	mov.b64 	%fd5125, {%r2550, %r2549};
	bra.uni 	BB7_1520;

BB7_1549:
	and.b32  	%r2591, %r116, 2147483647;
	setp.ne.s32	%p1768, %r2591, 2146435072;
	@%p1768 bra 	BB7_1550;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2592, %temp}, %fd616;
	}
	setp.ne.s32	%p1769, %r2592, 0;
	mov.f64 	%fd5132, %fd5131;
	@%p1769 bra 	BB7_1554;

	shr.s32 	%r2593, %r117, 31;
	and.b32  	%r2594, %r2593, -2146435072;
	add.s32 	%r2595, %r2594, 2146435072;
	or.b32  	%r2596, %r2595, -2147483648;
	selp.b32	%r2597, %r2596, %r2595, %p79;
	mov.u32 	%r2598, 0;
	mov.b64 	%fd5132, {%r2598, %r2597};
	bra.uni 	BB7_1554;

BB7_1565:
	and.b32  	%r2617, %r116, 2147483647;
	setp.ne.s32	%p1784, %r2617, 2146435072;
	@%p1784 bra 	BB7_1566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2618, %temp}, %fd616;
	}
	setp.ne.s32	%p1785, %r2618, 0;
	mov.f64 	%fd5135, %fd5134;
	@%p1785 bra 	BB7_1570;

	shr.s32 	%r2619, %r118, 31;
	and.b32  	%r2620, %r2619, -2146435072;
	add.s32 	%r2621, %r2620, 2146435072;
	or.b32  	%r2622, %r2621, -2147483648;
	selp.b32	%r2623, %r2622, %r2621, %p80;
	mov.u32 	%r2624, 0;
	mov.b64 	%fd5135, {%r2624, %r2623};
	bra.uni 	BB7_1570;

BB7_1581:
	and.b32  	%r2643, %r116, 2147483647;
	setp.ne.s32	%p1801, %r2643, 2146435072;
	@%p1801 bra 	BB7_1582;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2644, %temp}, %fd616;
	}
	setp.ne.s32	%p1802, %r2644, 0;
	mov.f64 	%fd5138, %fd5137;
	@%p1802 bra 	BB7_1586;

	shr.s32 	%r2645, %r119, 31;
	and.b32  	%r2646, %r2645, -2146435072;
	add.s32 	%r2647, %r2646, 2146435072;
	or.b32  	%r2648, %r2647, -2147483648;
	selp.b32	%r2649, %r2648, %r2647, %p81;
	mov.u32 	%r2650, 0;
	mov.b64 	%fd5138, {%r2650, %r2649};
	bra.uni 	BB7_1586;

BB7_1597:
	and.b32  	%r2669, %r116, 2147483647;
	setp.ne.s32	%p1818, %r2669, 2146435072;
	@%p1818 bra 	BB7_1598;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2670, %temp}, %fd616;
	}
	setp.ne.s32	%p1819, %r2670, 0;
	mov.f64 	%fd5141, %fd5140;
	@%p1819 bra 	BB7_1602;

	shr.s32 	%r2671, %r120, 31;
	and.b32  	%r2672, %r2671, -2146435072;
	add.s32 	%r2673, %r2672, 2146435072;
	or.b32  	%r2674, %r2673, -2147483648;
	selp.b32	%r2675, %r2674, %r2673, %p82;
	mov.u32 	%r2676, 0;
	mov.b64 	%fd5141, {%r2676, %r2675};
	bra.uni 	BB7_1602;

BB7_1613:
	and.b32  	%r2695, %r116, 2147483647;
	setp.ne.s32	%p1835, %r2695, 2146435072;
	@%p1835 bra 	BB7_1614;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2696, %temp}, %fd616;
	}
	setp.ne.s32	%p1836, %r2696, 0;
	mov.f64 	%fd5144, %fd5143;
	@%p1836 bra 	BB7_1618;

	shr.s32 	%r2697, %r121, 31;
	and.b32  	%r2698, %r2697, -2146435072;
	add.s32 	%r2699, %r2698, 2146435072;
	or.b32  	%r2700, %r2699, -2147483648;
	selp.b32	%r2701, %r2700, %r2699, %p83;
	mov.u32 	%r2702, 0;
	mov.b64 	%fd5144, {%r2702, %r2701};
	bra.uni 	BB7_1618;

BB7_1629:
	and.b32  	%r2721, %r116, 2147483647;
	setp.ne.s32	%p1852, %r2721, 2146435072;
	@%p1852 bra 	BB7_1630;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2722, %temp}, %fd616;
	}
	setp.ne.s32	%p1853, %r2722, 0;
	mov.f64 	%fd5147, %fd5146;
	@%p1853 bra 	BB7_1634;

	shr.s32 	%r2723, %r122, 31;
	and.b32  	%r2724, %r2723, -2146435072;
	add.s32 	%r2725, %r2724, 2146435072;
	or.b32  	%r2726, %r2725, -2147483648;
	selp.b32	%r2727, %r2726, %r2725, %p84;
	mov.u32 	%r2728, 0;
	mov.b64 	%fd5147, {%r2728, %r2727};
	bra.uni 	BB7_1634;

BB7_1663:
	and.b32  	%r2769, %r123, 2147483647;
	setp.ne.s32	%p1884, %r2769, 2146435072;
	@%p1884 bra 	BB7_1664;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2770, %temp}, %fd697;
	}
	setp.ne.s32	%p1885, %r2770, 0;
	mov.f64 	%fd5154, %fd5153;
	@%p1885 bra 	BB7_1668;

	shr.s32 	%r2771, %r124, 31;
	and.b32  	%r2772, %r2771, -2146435072;
	add.s32 	%r2773, %r2772, 2146435072;
	or.b32  	%r2774, %r2773, -2147483648;
	selp.b32	%r2775, %r2774, %r2773, %p85;
	mov.u32 	%r2776, 0;
	mov.b64 	%fd5154, {%r2776, %r2775};
	bra.uni 	BB7_1668;

BB7_1679:
	and.b32  	%r2795, %r123, 2147483647;
	setp.ne.s32	%p1900, %r2795, 2146435072;
	@%p1900 bra 	BB7_1680;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2796, %temp}, %fd697;
	}
	setp.ne.s32	%p1901, %r2796, 0;
	mov.f64 	%fd5157, %fd5156;
	@%p1901 bra 	BB7_1684;

	shr.s32 	%r2797, %r125, 31;
	and.b32  	%r2798, %r2797, -2146435072;
	add.s32 	%r2799, %r2798, 2146435072;
	or.b32  	%r2800, %r2799, -2147483648;
	selp.b32	%r2801, %r2800, %r2799, %p86;
	mov.u32 	%r2802, 0;
	mov.b64 	%fd5157, {%r2802, %r2801};
	bra.uni 	BB7_1684;

BB7_1695:
	and.b32  	%r2818, %r126, 2147483647;
	setp.ne.s32	%p1917, %r2818, 2146435072;
	@%p1917 bra 	BB7_1696;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2819, %temp}, %fd7;
	}
	setp.ne.s32	%p1918, %r2819, 0;
	mov.f64 	%fd5160, %fd5159;
	@%p1918 bra 	BB7_1700;

	shr.s32 	%r2820, %r75, 31;
	and.b32  	%r2821, %r2820, -2146435072;
	add.s32 	%r2822, %r2821, 2146435072;
	or.b32  	%r2823, %r2822, -2147483648;
	selp.b32	%r2824, %r2823, %r2822, %p87;
	mov.u32 	%r2825, 0;
	mov.b64 	%fd5160, {%r2825, %r2824};
	bra.uni 	BB7_1700;

BB7_1711:
	and.b32  	%r2844, %r123, 2147483647;
	setp.ne.s32	%p1934, %r2844, 2146435072;
	@%p1934 bra 	BB7_1712;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2845, %temp}, %fd697;
	}
	setp.ne.s32	%p1935, %r2845, 0;
	mov.f64 	%fd5163, %fd5162;
	@%p1935 bra 	BB7_1716;

	shr.s32 	%r2846, %r128, 31;
	and.b32  	%r2847, %r2846, -2146435072;
	add.s32 	%r2848, %r2847, 2146435072;
	or.b32  	%r2849, %r2848, -2147483648;
	selp.b32	%r2850, %r2849, %r2848, %p88;
	mov.u32 	%r2851, 0;
	mov.b64 	%fd5163, {%r2851, %r2850};
	bra.uni 	BB7_1716;

BB7_1727:
	and.b32  	%r2869, %r126, 2147483647;
	setp.ne.s32	%p1951, %r2869, 2146435072;
	@%p1951 bra 	BB7_1728;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2870, %temp}, %fd7;
	}
	setp.ne.s32	%p1952, %r2870, 0;
	mov.f64 	%fd5166, %fd5165;
	@%p1952 bra 	BB7_1732;

	shr.s32 	%r2871, %r129, 31;
	and.b32  	%r2872, %r2871, -2146435072;
	add.s32 	%r2873, %r2872, 2146435072;
	or.b32  	%r2874, %r2873, -2147483648;
	selp.b32	%r2875, %r2874, %r2873, %p89;
	mov.u32 	%r2876, 0;
	mov.b64 	%fd5166, {%r2876, %r2875};
	bra.uni 	BB7_1732;

BB7_1743:
	and.b32  	%r2895, %r123, 2147483647;
	setp.ne.s32	%p1968, %r2895, 2146435072;
	@%p1968 bra 	BB7_1744;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2896, %temp}, %fd697;
	}
	setp.ne.s32	%p1969, %r2896, 0;
	mov.f64 	%fd5169, %fd5168;
	@%p1969 bra 	BB7_1748;

	shr.s32 	%r2897, %r131, 31;
	and.b32  	%r2898, %r2897, -2146435072;
	add.s32 	%r2899, %r2898, 2146435072;
	or.b32  	%r2900, %r2899, -2147483648;
	selp.b32	%r2901, %r2900, %r2899, %p90;
	mov.u32 	%r2902, 0;
	mov.b64 	%fd5169, {%r2902, %r2901};
	bra.uni 	BB7_1748;

BB7_1759:
	and.b32  	%r2920, %r126, 2147483647;
	setp.ne.s32	%p1985, %r2920, 2146435072;
	@%p1985 bra 	BB7_1760;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2921, %temp}, %fd7;
	}
	setp.ne.s32	%p1986, %r2921, 0;
	mov.f64 	%fd5172, %fd5171;
	@%p1986 bra 	BB7_1764;

	shr.s32 	%r2922, %r132, 31;
	and.b32  	%r2923, %r2922, -2146435072;
	add.s32 	%r2924, %r2923, 2146435072;
	or.b32  	%r2925, %r2924, -2147483648;
	selp.b32	%r2926, %r2925, %r2924, %p91;
	mov.u32 	%r2927, 0;
	mov.b64 	%fd5172, {%r2927, %r2926};
	bra.uni 	BB7_1764;

BB7_1775:
	and.b32  	%r2946, %r123, 2147483647;
	setp.ne.s32	%p2002, %r2946, 2146435072;
	@%p2002 bra 	BB7_1776;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2947, %temp}, %fd697;
	}
	setp.ne.s32	%p2003, %r2947, 0;
	mov.f64 	%fd5175, %fd5174;
	@%p2003 bra 	BB7_1780;

	shr.s32 	%r2948, %r134, 31;
	and.b32  	%r2949, %r2948, -2146435072;
	add.s32 	%r2950, %r2949, 2146435072;
	or.b32  	%r2951, %r2950, -2147483648;
	selp.b32	%r2952, %r2951, %r2950, %p92;
	mov.u32 	%r2953, 0;
	mov.b64 	%fd5175, {%r2953, %r2952};
	bra.uni 	BB7_1780;

BB7_1791:
	and.b32  	%r2971, %r126, 2147483647;
	setp.ne.s32	%p2019, %r2971, 2146435072;
	@%p2019 bra 	BB7_1792;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2972, %temp}, %fd7;
	}
	setp.ne.s32	%p2020, %r2972, 0;
	mov.f64 	%fd5178, %fd5177;
	@%p2020 bra 	BB7_1796;

	shr.s32 	%r2973, %r135, 31;
	and.b32  	%r2974, %r2973, -2146435072;
	add.s32 	%r2975, %r2974, 2146435072;
	or.b32  	%r2976, %r2975, -2147483648;
	selp.b32	%r2977, %r2976, %r2975, %p93;
	mov.u32 	%r2978, 0;
	mov.b64 	%fd5178, {%r2978, %r2977};
	bra.uni 	BB7_1796;

BB7_1807:
	and.b32  	%r2997, %r123, 2147483647;
	setp.ne.s32	%p2036, %r2997, 2146435072;
	@%p2036 bra 	BB7_1808;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2998, %temp}, %fd697;
	}
	setp.ne.s32	%p2037, %r2998, 0;
	mov.f64 	%fd5181, %fd5180;
	@%p2037 bra 	BB7_1812;

	shr.s32 	%r2999, %r137, 31;
	and.b32  	%r3000, %r2999, -2146435072;
	add.s32 	%r3001, %r3000, 2146435072;
	or.b32  	%r3002, %r3001, -2147483648;
	selp.b32	%r3003, %r3002, %r3001, %p94;
	mov.u32 	%r3004, 0;
	mov.b64 	%fd5181, {%r3004, %r3003};
	bra.uni 	BB7_1812;

BB7_1823:
	and.b32  	%r3022, %r126, 2147483647;
	setp.ne.s32	%p2053, %r3022, 2146435072;
	@%p2053 bra 	BB7_1824;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3023, %temp}, %fd7;
	}
	setp.ne.s32	%p2054, %r3023, 0;
	mov.f64 	%fd5184, %fd5183;
	@%p2054 bra 	BB7_1828;

	shr.s32 	%r3024, %r138, 31;
	and.b32  	%r3025, %r3024, -2146435072;
	add.s32 	%r3026, %r3025, 2146435072;
	or.b32  	%r3027, %r3026, -2147483648;
	selp.b32	%r3028, %r3027, %r3026, %p95;
	mov.u32 	%r3029, 0;
	mov.b64 	%fd5184, {%r3029, %r3028};
	bra.uni 	BB7_1828;

BB7_1839:
	and.b32  	%r3046, %r123, 2147483647;
	setp.ne.s32	%p2070, %r3046, 2146435072;
	@%p2070 bra 	BB7_1840;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3047, %temp}, %fd697;
	}
	setp.ne.s32	%p2071, %r3047, 0;
	mov.f64 	%fd5187, %fd5186;
	@%p2071 bra 	BB7_1844;

	shr.s32 	%r3048, %r138, 31;
	and.b32  	%r3049, %r3048, -2146435072;
	add.s32 	%r3050, %r3049, 2146435072;
	or.b32  	%r3051, %r3050, -2147483648;
	selp.b32	%r3052, %r3051, %r3050, %p96;
	mov.u32 	%r3053, 0;
	mov.b64 	%fd5187, {%r3053, %r3052};
	bra.uni 	BB7_1844;

BB7_1855:
	and.b32  	%r3069, %r126, 2147483647;
	setp.ne.s32	%p2087, %r3069, 2146435072;
	@%p2087 bra 	BB7_1856;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3070, %temp}, %fd7;
	}
	setp.ne.s32	%p2088, %r3070, 0;
	mov.f64 	%fd5190, %fd5189;
	@%p2088 bra 	BB7_1860;

	shr.s32 	%r3071, %r137, 31;
	and.b32  	%r3072, %r3071, -2146435072;
	add.s32 	%r3073, %r3072, 2146435072;
	or.b32  	%r3074, %r3073, -2147483648;
	selp.b32	%r3075, %r3074, %r3073, %p97;
	mov.u32 	%r3076, 0;
	mov.b64 	%fd5190, {%r3076, %r3075};
	bra.uni 	BB7_1860;

BB7_1871:
	and.b32  	%r3093, %r123, 2147483647;
	setp.ne.s32	%p2104, %r3093, 2146435072;
	@%p2104 bra 	BB7_1872;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3094, %temp}, %fd697;
	}
	setp.ne.s32	%p2105, %r3094, 0;
	mov.f64 	%fd5193, %fd5192;
	@%p2105 bra 	BB7_1876;

	shr.s32 	%r3095, %r135, 31;
	and.b32  	%r3096, %r3095, -2146435072;
	add.s32 	%r3097, %r3096, 2146435072;
	or.b32  	%r3098, %r3097, -2147483648;
	selp.b32	%r3099, %r3098, %r3097, %p98;
	mov.u32 	%r3100, 0;
	mov.b64 	%fd5193, {%r3100, %r3099};
	bra.uni 	BB7_1876;

BB7_1887:
	and.b32  	%r3116, %r126, 2147483647;
	setp.ne.s32	%p2121, %r3116, 2146435072;
	@%p2121 bra 	BB7_1888;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3117, %temp}, %fd7;
	}
	setp.ne.s32	%p2122, %r3117, 0;
	mov.f64 	%fd5196, %fd5195;
	@%p2122 bra 	BB7_1892;

	shr.s32 	%r3118, %r134, 31;
	and.b32  	%r3119, %r3118, -2146435072;
	add.s32 	%r3120, %r3119, 2146435072;
	or.b32  	%r3121, %r3120, -2147483648;
	selp.b32	%r3122, %r3121, %r3120, %p99;
	mov.u32 	%r3123, 0;
	mov.b64 	%fd5196, {%r3123, %r3122};
	bra.uni 	BB7_1892;

BB7_1903:
	and.b32  	%r3140, %r123, 2147483647;
	setp.ne.s32	%p2138, %r3140, 2146435072;
	@%p2138 bra 	BB7_1904;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3141, %temp}, %fd697;
	}
	setp.ne.s32	%p2139, %r3141, 0;
	mov.f64 	%fd5199, %fd5198;
	@%p2139 bra 	BB7_1908;

	shr.s32 	%r3142, %r132, 31;
	and.b32  	%r3143, %r3142, -2146435072;
	add.s32 	%r3144, %r3143, 2146435072;
	or.b32  	%r3145, %r3144, -2147483648;
	selp.b32	%r3146, %r3145, %r3144, %p100;
	mov.u32 	%r3147, 0;
	mov.b64 	%fd5199, {%r3147, %r3146};
	bra.uni 	BB7_1908;

BB7_1919:
	and.b32  	%r3163, %r126, 2147483647;
	setp.ne.s32	%p2155, %r3163, 2146435072;
	@%p2155 bra 	BB7_1920;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3164, %temp}, %fd7;
	}
	setp.ne.s32	%p2156, %r3164, 0;
	mov.f64 	%fd5202, %fd5201;
	@%p2156 bra 	BB7_1924;

	shr.s32 	%r3165, %r131, 31;
	and.b32  	%r3166, %r3165, -2146435072;
	add.s32 	%r3167, %r3166, 2146435072;
	or.b32  	%r3168, %r3167, -2147483648;
	selp.b32	%r3169, %r3168, %r3167, %p101;
	mov.u32 	%r3170, 0;
	mov.b64 	%fd5202, {%r3170, %r3169};
	bra.uni 	BB7_1924;

BB7_1935:
	and.b32  	%r3187, %r123, 2147483647;
	setp.ne.s32	%p2172, %r3187, 2146435072;
	@%p2172 bra 	BB7_1936;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3188, %temp}, %fd697;
	}
	setp.ne.s32	%p2173, %r3188, 0;
	mov.f64 	%fd5205, %fd5204;
	@%p2173 bra 	BB7_1940;

	shr.s32 	%r3189, %r129, 31;
	and.b32  	%r3190, %r3189, -2146435072;
	add.s32 	%r3191, %r3190, 2146435072;
	or.b32  	%r3192, %r3191, -2147483648;
	selp.b32	%r3193, %r3192, %r3191, %p102;
	mov.u32 	%r3194, 0;
	mov.b64 	%fd5205, {%r3194, %r3193};
	bra.uni 	BB7_1940;

BB7_1951:
	and.b32  	%r3210, %r126, 2147483647;
	setp.ne.s32	%p2189, %r3210, 2146435072;
	@%p2189 bra 	BB7_1952;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3211, %temp}, %fd7;
	}
	setp.ne.s32	%p2190, %r3211, 0;
	mov.f64 	%fd5208, %fd5207;
	@%p2190 bra 	BB7_1956;

	shr.s32 	%r3212, %r128, 31;
	and.b32  	%r3213, %r3212, -2146435072;
	add.s32 	%r3214, %r3213, 2146435072;
	or.b32  	%r3215, %r3214, -2147483648;
	selp.b32	%r3216, %r3215, %r3214, %p103;
	mov.u32 	%r3217, 0;
	mov.b64 	%fd5208, {%r3217, %r3216};
	bra.uni 	BB7_1956;

BB7_1967:
	and.b32  	%r3234, %r123, 2147483647;
	setp.ne.s32	%p2206, %r3234, 2146435072;
	@%p2206 bra 	BB7_1968;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3235, %temp}, %fd697;
	}
	setp.ne.s32	%p2207, %r3235, 0;
	mov.f64 	%fd5211, %fd5210;
	@%p2207 bra 	BB7_1972;

	setp.lt.s32	%p3650, %r123, 0;
	and.pred  	%p3649, %p3650, %p820;
	shr.s32 	%r3236, %r75, 31;
	and.b32  	%r3237, %r3236, -2146435072;
	add.s32 	%r3238, %r3237, 2146435072;
	or.b32  	%r3239, %r3238, -2147483648;
	selp.b32	%r3240, %r3239, %r3238, %p3649;
	mov.u32 	%r3241, 0;
	mov.b64 	%fd5211, {%r3241, %r3240};
	bra.uni 	BB7_1972;

BB7_1983:
	and.b32  	%r3258, %r144, 2147483647;
	setp.ne.s32	%p2223, %r3258, 2146435072;
	@%p2223 bra 	BB7_1984;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3259, %temp}, %fd696;
	}
	setp.ne.s32	%p2224, %r3259, 0;
	mov.f64 	%fd5214, %fd5213;
	@%p2224 bra 	BB7_1988;

	shr.s32 	%r3260, %r124, 31;
	and.b32  	%r3261, %r3260, -2146435072;
	add.s32 	%r3262, %r3261, 2146435072;
	or.b32  	%r3263, %r3262, -2147483648;
	selp.b32	%r3264, %r3263, %r3262, %p105;
	mov.u32 	%r3265, 0;
	mov.b64 	%fd5214, {%r3265, %r3264};
	bra.uni 	BB7_1988;

BB7_1999:
	and.b32  	%r3282, %r144, 2147483647;
	setp.ne.s32	%p2239, %r3282, 2146435072;
	@%p2239 bra 	BB7_2000;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3283, %temp}, %fd696;
	}
	setp.ne.s32	%p2240, %r3283, 0;
	mov.f64 	%fd5217, %fd5216;
	@%p2240 bra 	BB7_2004;

	shr.s32 	%r3284, %r125, 31;
	and.b32  	%r3285, %r3284, -2146435072;
	add.s32 	%r3286, %r3285, 2146435072;
	or.b32  	%r3287, %r3286, -2147483648;
	selp.b32	%r3288, %r3287, %r3286, %p106;
	mov.u32 	%r3289, 0;
	mov.b64 	%fd5217, {%r3289, %r3288};
	bra.uni 	BB7_2004;

BB7_2015:
	and.b32  	%r3304, %r126, 2147483647;
	setp.ne.s32	%p2254, %r3304, 2146435072;
	@%p2254 bra 	BB7_2016;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3305, %temp}, %fd7;
	}
	setp.ne.s32	%p2255, %r3305, 0;
	mov.f64 	%fd5220, %fd5219;
	@%p2255 bra 	BB7_2020;

	shr.s32 	%r3306, %r75, 31;
	and.b32  	%r3307, %r3306, -2146435072;
	add.s32 	%r3308, %r3307, 2146435072;
	or.b32  	%r3309, %r3308, -2147483648;
	selp.b32	%r3310, %r3309, %r3308, %p87;
	mov.u32 	%r3311, 0;
	mov.b64 	%fd5220, {%r3311, %r3310};
	bra.uni 	BB7_2020;

BB7_2031:
	and.b32  	%r3328, %r144, 2147483647;
	setp.ne.s32	%p2271, %r3328, 2146435072;
	@%p2271 bra 	BB7_2032;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3329, %temp}, %fd696;
	}
	setp.ne.s32	%p2272, %r3329, 0;
	mov.f64 	%fd5223, %fd5222;
	@%p2272 bra 	BB7_2036;

	shr.s32 	%r3330, %r128, 31;
	and.b32  	%r3331, %r3330, -2146435072;
	add.s32 	%r3332, %r3331, 2146435072;
	or.b32  	%r3333, %r3332, -2147483648;
	selp.b32	%r3334, %r3333, %r3332, %p107;
	mov.u32 	%r3335, 0;
	mov.b64 	%fd5223, {%r3335, %r3334};
	bra.uni 	BB7_2036;

BB7_2047:
	and.b32  	%r3350, %r126, 2147483647;
	setp.ne.s32	%p2286, %r3350, 2146435072;
	@%p2286 bra 	BB7_2048;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3351, %temp}, %fd7;
	}
	setp.ne.s32	%p2287, %r3351, 0;
	mov.f64 	%fd5226, %fd5225;
	@%p2287 bra 	BB7_2052;

	shr.s32 	%r3352, %r129, 31;
	and.b32  	%r3353, %r3352, -2146435072;
	add.s32 	%r3354, %r3353, 2146435072;
	or.b32  	%r3355, %r3354, -2147483648;
	selp.b32	%r3356, %r3355, %r3354, %p89;
	mov.u32 	%r3357, 0;
	mov.b64 	%fd5226, {%r3357, %r3356};
	bra.uni 	BB7_2052;

BB7_2063:
	and.b32  	%r3374, %r144, 2147483647;
	setp.ne.s32	%p2303, %r3374, 2146435072;
	@%p2303 bra 	BB7_2064;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3375, %temp}, %fd696;
	}
	setp.ne.s32	%p2304, %r3375, 0;
	mov.f64 	%fd5229, %fd5228;
	@%p2304 bra 	BB7_2068;

	shr.s32 	%r3376, %r131, 31;
	and.b32  	%r3377, %r3376, -2146435072;
	add.s32 	%r3378, %r3377, 2146435072;
	or.b32  	%r3379, %r3378, -2147483648;
	selp.b32	%r3380, %r3379, %r3378, %p108;
	mov.u32 	%r3381, 0;
	mov.b64 	%fd5229, {%r3381, %r3380};
	bra.uni 	BB7_2068;

BB7_2079:
	and.b32  	%r3396, %r126, 2147483647;
	setp.ne.s32	%p2318, %r3396, 2146435072;
	@%p2318 bra 	BB7_2080;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3397, %temp}, %fd7;
	}
	setp.ne.s32	%p2319, %r3397, 0;
	mov.f64 	%fd5232, %fd5231;
	@%p2319 bra 	BB7_2084;

	shr.s32 	%r3398, %r132, 31;
	and.b32  	%r3399, %r3398, -2146435072;
	add.s32 	%r3400, %r3399, 2146435072;
	or.b32  	%r3401, %r3400, -2147483648;
	selp.b32	%r3402, %r3401, %r3400, %p91;
	mov.u32 	%r3403, 0;
	mov.b64 	%fd5232, {%r3403, %r3402};
	bra.uni 	BB7_2084;

BB7_2095:
	and.b32  	%r3420, %r144, 2147483647;
	setp.ne.s32	%p2335, %r3420, 2146435072;
	@%p2335 bra 	BB7_2096;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3421, %temp}, %fd696;
	}
	setp.ne.s32	%p2336, %r3421, 0;
	mov.f64 	%fd5235, %fd5234;
	@%p2336 bra 	BB7_2100;

	shr.s32 	%r3422, %r134, 31;
	and.b32  	%r3423, %r3422, -2146435072;
	add.s32 	%r3424, %r3423, 2146435072;
	or.b32  	%r3425, %r3424, -2147483648;
	selp.b32	%r3426, %r3425, %r3424, %p109;
	mov.u32 	%r3427, 0;
	mov.b64 	%fd5235, {%r3427, %r3426};
	bra.uni 	BB7_2100;

BB7_2111:
	and.b32  	%r3442, %r126, 2147483647;
	setp.ne.s32	%p2350, %r3442, 2146435072;
	@%p2350 bra 	BB7_2112;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3443, %temp}, %fd7;
	}
	setp.ne.s32	%p2351, %r3443, 0;
	mov.f64 	%fd5238, %fd5237;
	@%p2351 bra 	BB7_2116;

	shr.s32 	%r3444, %r135, 31;
	and.b32  	%r3445, %r3444, -2146435072;
	add.s32 	%r3446, %r3445, 2146435072;
	or.b32  	%r3447, %r3446, -2147483648;
	selp.b32	%r3448, %r3447, %r3446, %p93;
	mov.u32 	%r3449, 0;
	mov.b64 	%fd5238, {%r3449, %r3448};
	bra.uni 	BB7_2116;

BB7_2127:
	and.b32  	%r3466, %r144, 2147483647;
	setp.ne.s32	%p2367, %r3466, 2146435072;
	@%p2367 bra 	BB7_2128;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3467, %temp}, %fd696;
	}
	setp.ne.s32	%p2368, %r3467, 0;
	mov.f64 	%fd5241, %fd5240;
	@%p2368 bra 	BB7_2132;

	shr.s32 	%r3468, %r137, 31;
	and.b32  	%r3469, %r3468, -2146435072;
	add.s32 	%r3470, %r3469, 2146435072;
	or.b32  	%r3471, %r3470, -2147483648;
	selp.b32	%r3472, %r3471, %r3470, %p110;
	mov.u32 	%r3473, 0;
	mov.b64 	%fd5241, {%r3473, %r3472};
	bra.uni 	BB7_2132;

BB7_2143:
	and.b32  	%r3488, %r126, 2147483647;
	setp.ne.s32	%p2382, %r3488, 2146435072;
	@%p2382 bra 	BB7_2144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3489, %temp}, %fd7;
	}
	setp.ne.s32	%p2383, %r3489, 0;
	mov.f64 	%fd5244, %fd5243;
	@%p2383 bra 	BB7_2148;

	shr.s32 	%r3490, %r138, 31;
	and.b32  	%r3491, %r3490, -2146435072;
	add.s32 	%r3492, %r3491, 2146435072;
	or.b32  	%r3493, %r3492, -2147483648;
	selp.b32	%r3494, %r3493, %r3492, %p95;
	mov.u32 	%r3495, 0;
	mov.b64 	%fd5244, {%r3495, %r3494};
	bra.uni 	BB7_2148;

BB7_2159:
	and.b32  	%r3512, %r144, 2147483647;
	setp.ne.s32	%p2399, %r3512, 2146435072;
	@%p2399 bra 	BB7_2160;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3513, %temp}, %fd696;
	}
	setp.ne.s32	%p2400, %r3513, 0;
	mov.f64 	%fd5247, %fd5246;
	@%p2400 bra 	BB7_2164;

	shr.s32 	%r3514, %r138, 31;
	and.b32  	%r3515, %r3514, -2146435072;
	add.s32 	%r3516, %r3515, 2146435072;
	or.b32  	%r3517, %r3516, -2147483648;
	selp.b32	%r3518, %r3517, %r3516, %p111;
	mov.u32 	%r3519, 0;
	mov.b64 	%fd5247, {%r3519, %r3518};
	bra.uni 	BB7_2164;

BB7_2175:
	and.b32  	%r3534, %r126, 2147483647;
	setp.ne.s32	%p2414, %r3534, 2146435072;
	@%p2414 bra 	BB7_2176;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3535, %temp}, %fd7;
	}
	setp.ne.s32	%p2415, %r3535, 0;
	mov.f64 	%fd5250, %fd5249;
	@%p2415 bra 	BB7_2180;

	shr.s32 	%r3536, %r137, 31;
	and.b32  	%r3537, %r3536, -2146435072;
	add.s32 	%r3538, %r3537, 2146435072;
	or.b32  	%r3539, %r3538, -2147483648;
	selp.b32	%r3540, %r3539, %r3538, %p97;
	mov.u32 	%r3541, 0;
	mov.b64 	%fd5250, {%r3541, %r3540};
	bra.uni 	BB7_2180;

BB7_2191:
	and.b32  	%r3558, %r144, 2147483647;
	setp.ne.s32	%p2431, %r3558, 2146435072;
	@%p2431 bra 	BB7_2192;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3559, %temp}, %fd696;
	}
	setp.ne.s32	%p2432, %r3559, 0;
	mov.f64 	%fd5253, %fd5252;
	@%p2432 bra 	BB7_2196;

	shr.s32 	%r3560, %r135, 31;
	and.b32  	%r3561, %r3560, -2146435072;
	add.s32 	%r3562, %r3561, 2146435072;
	or.b32  	%r3563, %r3562, -2147483648;
	selp.b32	%r3564, %r3563, %r3562, %p112;
	mov.u32 	%r3565, 0;
	mov.b64 	%fd5253, {%r3565, %r3564};
	bra.uni 	BB7_2196;

BB7_2207:
	and.b32  	%r3580, %r126, 2147483647;
	setp.ne.s32	%p2446, %r3580, 2146435072;
	@%p2446 bra 	BB7_2208;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3581, %temp}, %fd7;
	}
	setp.ne.s32	%p2447, %r3581, 0;
	mov.f64 	%fd5256, %fd5255;
	@%p2447 bra 	BB7_2212;

	shr.s32 	%r3582, %r134, 31;
	and.b32  	%r3583, %r3582, -2146435072;
	add.s32 	%r3584, %r3583, 2146435072;
	or.b32  	%r3585, %r3584, -2147483648;
	selp.b32	%r3586, %r3585, %r3584, %p99;
	mov.u32 	%r3587, 0;
	mov.b64 	%fd5256, {%r3587, %r3586};
	bra.uni 	BB7_2212;

BB7_2223:
	and.b32  	%r3604, %r144, 2147483647;
	setp.ne.s32	%p2463, %r3604, 2146435072;
	@%p2463 bra 	BB7_2224;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3605, %temp}, %fd696;
	}
	setp.ne.s32	%p2464, %r3605, 0;
	mov.f64 	%fd5259, %fd5258;
	@%p2464 bra 	BB7_2228;

	shr.s32 	%r3606, %r132, 31;
	and.b32  	%r3607, %r3606, -2146435072;
	add.s32 	%r3608, %r3607, 2146435072;
	or.b32  	%r3609, %r3608, -2147483648;
	selp.b32	%r3610, %r3609, %r3608, %p113;
	mov.u32 	%r3611, 0;
	mov.b64 	%fd5259, {%r3611, %r3610};
	bra.uni 	BB7_2228;

BB7_2239:
	and.b32  	%r3626, %r126, 2147483647;
	setp.ne.s32	%p2478, %r3626, 2146435072;
	@%p2478 bra 	BB7_2240;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3627, %temp}, %fd7;
	}
	setp.ne.s32	%p2479, %r3627, 0;
	mov.f64 	%fd5262, %fd5261;
	@%p2479 bra 	BB7_2244;

	shr.s32 	%r3628, %r131, 31;
	and.b32  	%r3629, %r3628, -2146435072;
	add.s32 	%r3630, %r3629, 2146435072;
	or.b32  	%r3631, %r3630, -2147483648;
	selp.b32	%r3632, %r3631, %r3630, %p101;
	mov.u32 	%r3633, 0;
	mov.b64 	%fd5262, {%r3633, %r3632};
	bra.uni 	BB7_2244;

BB7_2255:
	and.b32  	%r3650, %r144, 2147483647;
	setp.ne.s32	%p2495, %r3650, 2146435072;
	@%p2495 bra 	BB7_2256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3651, %temp}, %fd696;
	}
	setp.ne.s32	%p2496, %r3651, 0;
	mov.f64 	%fd5265, %fd5264;
	@%p2496 bra 	BB7_2260;

	shr.s32 	%r3652, %r129, 31;
	and.b32  	%r3653, %r3652, -2146435072;
	add.s32 	%r3654, %r3653, 2146435072;
	or.b32  	%r3655, %r3654, -2147483648;
	selp.b32	%r3656, %r3655, %r3654, %p114;
	mov.u32 	%r3657, 0;
	mov.b64 	%fd5265, {%r3657, %r3656};
	bra.uni 	BB7_2260;

BB7_2271:
	and.b32  	%r3672, %r126, 2147483647;
	setp.ne.s32	%p2510, %r3672, 2146435072;
	@%p2510 bra 	BB7_2272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3673, %temp}, %fd7;
	}
	setp.ne.s32	%p2511, %r3673, 0;
	mov.f64 	%fd5268, %fd5267;
	@%p2511 bra 	BB7_2276;

	shr.s32 	%r3674, %r128, 31;
	and.b32  	%r3675, %r3674, -2146435072;
	add.s32 	%r3676, %r3675, 2146435072;
	or.b32  	%r3677, %r3676, -2147483648;
	selp.b32	%r3678, %r3677, %r3676, %p103;
	mov.u32 	%r3679, 0;
	mov.b64 	%fd5268, {%r3679, %r3678};
	bra.uni 	BB7_2276;

BB7_2287:
	and.b32  	%r3696, %r144, 2147483647;
	setp.ne.s32	%p2527, %r3696, 2146435072;
	@%p2527 bra 	BB7_2288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3697, %temp}, %fd696;
	}
	setp.ne.s32	%p2528, %r3697, 0;
	mov.f64 	%fd5271, %fd5270;
	@%p2528 bra 	BB7_2292;

	shr.s32 	%r3698, %r75, 31;
	and.b32  	%r3699, %r3698, -2146435072;
	add.s32 	%r3700, %r3699, 2146435072;
	or.b32  	%r3701, %r3700, -2147483648;
	selp.b32	%r3702, %r3701, %r3700, %p115;
	mov.u32 	%r3703, 0;
	mov.b64 	%fd5271, {%r3703, %r3702};
	bra.uni 	BB7_2292;

BB7_27:
	mov.f64 	%fd4840, %fd4839;
	bra.uni 	BB7_31;

BB7_647:
	mov.f64 	%fd4961, %fd4960;
	bra.uni 	BB7_651;

BB7_43:
	mov.f64 	%fd4843, %fd4842;
	bra.uni 	BB7_47;

BB7_62:
	mov.f64 	%fd4847, %fd4846;
	bra.uni 	BB7_66;

BB7_78:
	mov.f64 	%fd4850, %fd4849;
	bra.uni 	BB7_82;

BB7_97:
	mov.f64 	%fd4854, %fd4853;
	bra.uni 	BB7_101;

BB7_761:
	mov.f64 	%fd4983, %fd4982;
	bra.uni 	BB7_765;

BB7_875:
	mov.f64 	%fd5005, %fd5004;
	bra.uni 	BB7_879;

BB7_1533:
	mov.f64 	%fd5129, %fd5128;
	bra.uni 	BB7_1537;

BB7_1647:
	mov.f64 	%fd5151, %fd5150;
	bra.uni 	BB7_1651;

BB7_127:
	mov.f64 	%fd4859, %fd4858;
	bra.uni 	BB7_131;

BB7_146:
	mov.f64 	%fd4863, %fd4862;
	bra.uni 	BB7_150;

BB7_165:
	mov.f64 	%fd4867, %fd4866;
	bra.uni 	BB7_169;

BB7_181:
	mov.f64 	%fd4870, %fd4869;
	bra.uni 	BB7_185;

BB7_214:
	mov.f64 	%fd4876, %fd4875;
	bra.uni 	BB7_218;

BB7_233:
	mov.f64 	%fd4880, %fd4879;
	bra.uni 	BB7_237;

BB7_2402:
	and.b32  	%r3875, %r153, 2147483647;
	setp.ne.s32	%p2648, %r3875, 2146435072;
	@%p2648 bra 	BB7_2403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3876, %temp}, %fd9;
	}
	setp.ne.s32	%p2649, %r3876, 0;
	mov.f64 	%fd5294, %fd5293;
	@%p2649 bra 	BB7_2407;

	shr.s32 	%r3877, %r146, 31;
	and.b32  	%r3878, %r3877, -2146435072;
	add.s32 	%r3879, %r3878, 2146435072;
	or.b32  	%r3880, %r3879, -2147483648;
	selp.b32	%r3881, %r3880, %r3879, %p122;
	mov.u32 	%r3882, 0;
	mov.b64 	%fd5294, {%r3882, %r3881};
	bra.uni 	BB7_2407;

BB7_2500:
	and.b32  	%r4028, %r161, 2147483647;
	setp.ne.s32	%p2751, %r4028, 2146435072;
	@%p2751 bra 	BB7_2501;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4029, %temp}, %fd1670;
	}
	setp.ne.s32	%p2752, %r4029, 0;
	mov.f64 	%fd5313, %fd5312;
	@%p2752 bra 	BB7_2505;

	shr.s32 	%r4030, %r146, 31;
	and.b32  	%r4031, %r4030, -2146435072;
	add.s32 	%r4032, %r4031, 2146435072;
	or.b32  	%r4033, %r4032, -2147483648;
	selp.b32	%r4034, %r4033, %r4032, %p129;
	mov.u32 	%r4035, 0;
	mov.b64 	%fd5313, {%r4035, %r4034};
	bra.uni 	BB7_2505;

BB7_2870:
	and.b32  	%r4583, %r153, 2147483647;
	setp.ne.s32	%p3138, %r4583, 2146435072;
	@%p3138 bra 	BB7_2871;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4584, %temp}, %fd9;
	}
	setp.ne.s32	%p3139, %r4584, 0;
	mov.f64 	%fd5383, %fd5382;
	@%p3139 bra 	BB7_2875;

	shr.s32 	%r4585, %r146, 31;
	and.b32  	%r4586, %r4585, -2146435072;
	add.s32 	%r4587, %r4586, 2146435072;
	or.b32  	%r4588, %r4587, -2147483648;
	selp.b32	%r4589, %r4588, %r4587, %p122;
	mov.u32 	%r4590, 0;
	mov.b64 	%fd5383, {%r4590, %r4589};
	bra.uni 	BB7_2875;

BB7_2968:
	and.b32  	%r4735, %r161, 2147483647;
	setp.ne.s32	%p3237, %r4735, 2146435072;
	@%p3237 bra 	BB7_2969;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4736, %temp}, %fd1670;
	}
	setp.ne.s32	%p3238, %r4736, 0;
	mov.f64 	%fd5402, %fd5401;
	@%p3238 bra 	BB7_2973;

	shr.s32 	%r4737, %r146, 31;
	and.b32  	%r4738, %r4737, -2146435072;
	add.s32 	%r4739, %r4738, 2146435072;
	or.b32  	%r4740, %r4739, -2147483648;
	selp.b32	%r4741, %r4740, %r4739, %p129;
	mov.u32 	%r4742, 0;
	mov.b64 	%fd5402, {%r4742, %r4741};
	bra.uni 	BB7_2973;

BB7_285:
	and.b32  	%r687, %r54, 2147483647;
	setp.ne.s32	%p455, %r687, 2146435072;
	@%p455 bra 	BB7_286;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r688, %temp}, %fd9;
	}
	setp.ne.s32	%p456, %r688, 0;
	mov.f64 	%fd4891, %fd4890;
	@%p456 bra 	BB7_290;

	shr.s32 	%r689, %r51, 31;
	and.b32  	%r690, %r689, -2146435072;
	add.s32 	%r691, %r690, 2146435072;
	or.b32  	%r692, %r691, -2147483648;
	selp.b32	%r693, %r692, %r691, %p9;
	mov.u32 	%r694, 0;
	mov.b64 	%fd4891, {%r694, %r693};
	bra.uni 	BB7_290;

BB7_319:
	and.b32  	%r736, %r58, 2147483647;
	setp.ne.s32	%p491, %r736, 2146435072;
	@%p491 bra 	BB7_320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r737, %temp}, %fd240;
	}
	setp.ne.s32	%p492, %r737, 0;
	mov.f64 	%fd4898, %fd4897;
	@%p492 bra 	BB7_324;

	shr.s32 	%r738, %r51, 31;
	and.b32  	%r739, %r738, -2146435072;
	add.s32 	%r740, %r739, 2146435072;
	or.b32  	%r741, %r740, -2147483648;
	selp.b32	%r742, %r741, %r740, %p12;
	mov.u32 	%r743, 0;
	mov.b64 	%fd4898, {%r743, %r742};
	bra.uni 	BB7_324;

BB7_465:
	and.b32  	%r958, %r54, 2147483647;
	setp.ne.s32	%p646, %r958, 2146435072;
	@%p646 bra 	BB7_466;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r959, %temp}, %fd9;
	}
	setp.ne.s32	%p647, %r959, 0;
	mov.f64 	%fd4926, %fd4925;
	@%p647 bra 	BB7_470;

	shr.s32 	%r960, %r51, 31;
	and.b32  	%r961, %r960, -2146435072;
	add.s32 	%r962, %r961, 2146435072;
	or.b32  	%r963, %r962, -2147483648;
	selp.b32	%r964, %r963, %r962, %p9;
	mov.u32 	%r965, 0;
	mov.b64 	%fd4926, {%r965, %r964};
	bra.uni 	BB7_470;

BB7_499:
	and.b32  	%r1006, %r58, 2147483647;
	setp.ne.s32	%p678, %r1006, 2146435072;
	@%p678 bra 	BB7_500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1007, %temp}, %fd240;
	}
	setp.ne.s32	%p679, %r1007, 0;
	mov.f64 	%fd4933, %fd4932;
	@%p679 bra 	BB7_504;

	shr.s32 	%r1008, %r51, 31;
	and.b32  	%r1009, %r1008, -2146435072;
	add.s32 	%r1010, %r1009, 2146435072;
	or.b32  	%r1011, %r1010, -2147483648;
	selp.b32	%r1012, %r1011, %r1010, %p12;
	mov.u32 	%r1013, 0;
	mov.b64 	%fd4933, {%r1013, %r1012};
	bra.uni 	BB7_504;

BB7_2321:
	and.b32  	%r3748, %r147, 2147483647;
	setp.ne.s32	%p2564, %r3748, 2146435072;
	@%p2564 bra 	BB7_2322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3749, %temp}, %fd1672;
	}
	setp.ne.s32	%p2565, %r3749, 0;
	mov.f64 	%fd5278, %fd5277;
	@%p2565 bra 	BB7_2326;

	shr.s32 	%r3750, %r148, 31;
	and.b32  	%r3751, %r3750, -2146435072;
	add.s32 	%r3752, %r3751, 2146435072;
	or.b32  	%r3753, %r3752, -2147483648;
	selp.b32	%r3754, %r3753, %r3752, %p117;
	mov.u32 	%r3755, 0;
	mov.b64 	%fd5278, {%r3755, %r3754};
	bra.uni 	BB7_2326;

BB7_2337:
	and.b32  	%r3774, %r147, 2147483647;
	setp.ne.s32	%p2580, %r3774, 2146435072;
	@%p2580 bra 	BB7_2338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3775, %temp}, %fd1672;
	}
	setp.ne.s32	%p2581, %r3775, 0;
	mov.f64 	%fd5281, %fd5280;
	@%p2581 bra 	BB7_2342;

	shr.s32 	%r3776, %r149, 31;
	and.b32  	%r3777, %r3776, -2146435072;
	add.s32 	%r3778, %r3777, 2146435072;
	or.b32  	%r3779, %r3778, -2147483648;
	selp.b32	%r3780, %r3779, %r3778, %p118;
	mov.u32 	%r3781, 0;
	mov.b64 	%fd5281, {%r3781, %r3780};
	bra.uni 	BB7_2342;

BB7_2353:
	and.b32  	%r3800, %r147, 2147483647;
	setp.ne.s32	%p2597, %r3800, 2146435072;
	@%p2597 bra 	BB7_2354;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3801, %temp}, %fd1672;
	}
	setp.ne.s32	%p2598, %r3801, 0;
	mov.f64 	%fd5284, %fd5283;
	@%p2598 bra 	BB7_2358;

	shr.s32 	%r3802, %r150, 31;
	and.b32  	%r3803, %r3802, -2146435072;
	add.s32 	%r3804, %r3803, 2146435072;
	or.b32  	%r3805, %r3804, -2147483648;
	selp.b32	%r3806, %r3805, %r3804, %p119;
	mov.u32 	%r3807, 0;
	mov.b64 	%fd5284, {%r3807, %r3806};
	bra.uni 	BB7_2358;

BB7_2369:
	and.b32  	%r3826, %r147, 2147483647;
	setp.ne.s32	%p2614, %r3826, 2146435072;
	@%p2614 bra 	BB7_2370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3827, %temp}, %fd1672;
	}
	setp.ne.s32	%p2615, %r3827, 0;
	mov.f64 	%fd5287, %fd5286;
	@%p2615 bra 	BB7_2374;

	shr.s32 	%r3828, %r151, 31;
	and.b32  	%r3829, %r3828, -2146435072;
	add.s32 	%r3830, %r3829, 2146435072;
	or.b32  	%r3831, %r3830, -2147483648;
	selp.b32	%r3832, %r3831, %r3830, %p120;
	mov.u32 	%r3833, 0;
	mov.b64 	%fd5287, {%r3833, %r3832};
	bra.uni 	BB7_2374;

BB7_2385:
	and.b32  	%r3852, %r147, 2147483647;
	setp.ne.s32	%p2631, %r3852, 2146435072;
	@%p2631 bra 	BB7_2386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3853, %temp}, %fd1672;
	}
	setp.ne.s32	%p2632, %r3853, 0;
	mov.f64 	%fd5290, %fd5289;
	@%p2632 bra 	BB7_2390;

	shr.s32 	%r3854, %r152, 31;
	and.b32  	%r3855, %r3854, -2146435072;
	add.s32 	%r3856, %r3855, 2146435072;
	or.b32  	%r3857, %r3856, -2147483648;
	selp.b32	%r3858, %r3857, %r3856, %p121;
	mov.u32 	%r3859, 0;
	mov.b64 	%fd5290, {%r3859, %r3858};
	bra.uni 	BB7_2390;

BB7_2419:
	and.b32  	%r3901, %r155, 2147483647;
	setp.ne.s32	%p2667, %r3901, 2146435072;
	@%p2667 bra 	BB7_2420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3902, %temp}, %fd1742;
	}
	setp.ne.s32	%p2668, %r3902, 0;
	mov.f64 	%fd5297, %fd5296;
	@%p2668 bra 	BB7_2424;

	shr.s32 	%r3903, %r156, 31;
	and.b32  	%r3904, %r3903, -2146435072;
	add.s32 	%r3905, %r3904, 2146435072;
	or.b32  	%r3906, %r3905, -2147483648;
	selp.b32	%r3907, %r3906, %r3905, %p124;
	mov.u32 	%r3908, 0;
	mov.b64 	%fd5297, {%r3908, %r3907};
	bra.uni 	BB7_2424;

BB7_2435:
	and.b32  	%r3927, %r155, 2147483647;
	setp.ne.s32	%p2683, %r3927, 2146435072;
	@%p2683 bra 	BB7_2436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3928, %temp}, %fd1742;
	}
	setp.ne.s32	%p2684, %r3928, 0;
	mov.f64 	%fd5300, %fd5299;
	@%p2684 bra 	BB7_2440;

	shr.s32 	%r3929, %r157, 31;
	and.b32  	%r3930, %r3929, -2146435072;
	add.s32 	%r3931, %r3930, 2146435072;
	or.b32  	%r3932, %r3931, -2147483648;
	selp.b32	%r3933, %r3932, %r3931, %p125;
	mov.u32 	%r3934, 0;
	mov.b64 	%fd5300, {%r3934, %r3933};
	bra.uni 	BB7_2440;

BB7_2451:
	and.b32  	%r3953, %r155, 2147483647;
	setp.ne.s32	%p2700, %r3953, 2146435072;
	@%p2700 bra 	BB7_2452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3954, %temp}, %fd1742;
	}
	setp.ne.s32	%p2701, %r3954, 0;
	mov.f64 	%fd5303, %fd5302;
	@%p2701 bra 	BB7_2456;

	shr.s32 	%r3955, %r158, 31;
	and.b32  	%r3956, %r3955, -2146435072;
	add.s32 	%r3957, %r3956, 2146435072;
	or.b32  	%r3958, %r3957, -2147483648;
	selp.b32	%r3959, %r3958, %r3957, %p126;
	mov.u32 	%r3960, 0;
	mov.b64 	%fd5303, {%r3960, %r3959};
	bra.uni 	BB7_2456;

BB7_2467:
	and.b32  	%r3979, %r155, 2147483647;
	setp.ne.s32	%p2717, %r3979, 2146435072;
	@%p2717 bra 	BB7_2468;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3980, %temp}, %fd1742;
	}
	setp.ne.s32	%p2718, %r3980, 0;
	mov.f64 	%fd5306, %fd5305;
	@%p2718 bra 	BB7_2472;

	shr.s32 	%r3981, %r159, 31;
	and.b32  	%r3982, %r3981, -2146435072;
	add.s32 	%r3983, %r3982, 2146435072;
	or.b32  	%r3984, %r3983, -2147483648;
	selp.b32	%r3985, %r3984, %r3983, %p127;
	mov.u32 	%r3986, 0;
	mov.b64 	%fd5306, {%r3986, %r3985};
	bra.uni 	BB7_2472;

BB7_2483:
	and.b32  	%r4005, %r155, 2147483647;
	setp.ne.s32	%p2734, %r4005, 2146435072;
	@%p2734 bra 	BB7_2484;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4006, %temp}, %fd1742;
	}
	setp.ne.s32	%p2735, %r4006, 0;
	mov.f64 	%fd5309, %fd5308;
	@%p2735 bra 	BB7_2488;

	shr.s32 	%r4007, %r160, 31;
	and.b32  	%r4008, %r4007, -2146435072;
	add.s32 	%r4009, %r4008, 2146435072;
	or.b32  	%r4010, %r4009, -2147483648;
	selp.b32	%r4011, %r4010, %r4009, %p128;
	mov.u32 	%r4012, 0;
	mov.b64 	%fd5309, {%r4012, %r4011};
	bra.uni 	BB7_2488;

BB7_2517:
	and.b32  	%r4053, %r163, 2147483647;
	setp.ne.s32	%p2771, %r4053, 2146435072;
	@%p2771 bra 	BB7_2518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4054, %temp}, %fd7;
	}
	setp.ne.s32	%p2772, %r4054, 0;
	mov.f64 	%fd5316, %fd5315;
	@%p2772 bra 	BB7_2522;

	shr.s32 	%r4055, %r164, 31;
	and.b32  	%r4056, %r4055, -2146435072;
	add.s32 	%r4057, %r4056, 2146435072;
	or.b32  	%r4058, %r4057, -2147483648;
	selp.b32	%r4059, %r4058, %r4057, %p131;
	mov.u32 	%r4060, 0;
	mov.b64 	%fd5316, {%r4060, %r4059};
	bra.uni 	BB7_2522;

BB7_2533:
	and.b32  	%r4076, %r163, 2147483647;
	setp.ne.s32	%p2788, %r4076, 2146435072;
	@%p2788 bra 	BB7_2534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4077, %temp}, %fd7;
	}
	setp.ne.s32	%p2789, %r4077, 0;
	mov.f64 	%fd5319, %fd5318;
	@%p2789 bra 	BB7_2538;

	shr.s32 	%r4078, %r146, 31;
	and.b32  	%r4079, %r4078, -2146435072;
	add.s32 	%r4080, %r4079, 2146435072;
	or.b32  	%r4081, %r4080, -2147483648;
	selp.b32	%r4082, %r4081, %r4080, %p132;
	mov.u32 	%r4083, 0;
	mov.b64 	%fd5319, {%r4083, %r4082};
	bra.uni 	BB7_2538;

BB7_2549:
	and.b32  	%r4101, %r163, 2147483647;
	setp.ne.s32	%p2805, %r4101, 2146435072;
	@%p2805 bra 	BB7_2550;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4102, %temp}, %fd7;
	}
	setp.ne.s32	%p2806, %r4102, 0;
	mov.f64 	%fd5322, %fd5321;
	@%p2806 bra 	BB7_2554;

	shr.s32 	%r4103, %r167, 31;
	and.b32  	%r4104, %r4103, -2146435072;
	add.s32 	%r4105, %r4104, 2146435072;
	or.b32  	%r4106, %r4105, -2147483648;
	selp.b32	%r4107, %r4106, %r4105, %p133;
	mov.u32 	%r4108, 0;
	mov.b64 	%fd5322, {%r4108, %r4107};
	bra.uni 	BB7_2554;

BB7_2565:
	and.b32  	%r4125, %r169, 2147483647;
	setp.ne.s32	%p2822, %r4125, 2146435072;
	@%p2822 bra 	BB7_2566;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4126, %temp}, %fd1812;
	}
	setp.ne.s32	%p2823, %r4126, 0;
	mov.f64 	%fd5325, %fd5324;
	@%p2823 bra 	BB7_2570;

	shr.s32 	%r4127, %r146, 31;
	and.b32  	%r4128, %r4127, -2146435072;
	add.s32 	%r4129, %r4128, 2146435072;
	or.b32  	%r4130, %r4129, -2147483648;
	selp.b32	%r4131, %r4130, %r4129, %p134;
	mov.u32 	%r4132, 0;
	mov.b64 	%fd5325, {%r4132, %r4131};
	bra.uni 	BB7_2570;

BB7_2581:
	and.b32  	%r4149, %r169, 2147483647;
	setp.ne.s32	%p2839, %r4149, 2146435072;
	@%p2839 bra 	BB7_2582;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4150, %temp}, %fd1812;
	}
	setp.ne.s32	%p2840, %r4150, 0;
	mov.f64 	%fd5328, %fd5327;
	@%p2840 bra 	BB7_2586;

	shr.s32 	%r4151, %r164, 31;
	and.b32  	%r4152, %r4151, -2146435072;
	add.s32 	%r4153, %r4152, 2146435072;
	or.b32  	%r4154, %r4153, -2147483648;
	selp.b32	%r4155, %r4154, %r4153, %p135;
	mov.u32 	%r4156, 0;
	mov.b64 	%fd5328, {%r4156, %r4155};
	bra.uni 	BB7_2586;

BB7_2597:
	and.b32  	%r4173, %r169, 2147483647;
	setp.ne.s32	%p2856, %r4173, 2146435072;
	@%p2856 bra 	BB7_2598;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4174, %temp}, %fd1812;
	}
	setp.ne.s32	%p2857, %r4174, 0;
	mov.f64 	%fd5331, %fd5330;
	@%p2857 bra 	BB7_2602;

	shr.s32 	%r4175, %r167, 31;
	and.b32  	%r4176, %r4175, -2146435072;
	add.s32 	%r4177, %r4176, 2146435072;
	or.b32  	%r4178, %r4177, -2147483648;
	selp.b32	%r4179, %r4178, %r4177, %p136;
	mov.u32 	%r4180, 0;
	mov.b64 	%fd5331, {%r4180, %r4179};
	bra.uni 	BB7_2602;

BB7_2613:
	and.b32  	%r4199, %r169, 2147483647;
	setp.ne.s32	%p2873, %r4199, 2146435072;
	@%p2873 bra 	BB7_2614;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4200, %temp}, %fd1812;
	}
	setp.ne.s32	%p2874, %r4200, 0;
	mov.f64 	%fd5334, %fd5333;
	@%p2874 bra 	BB7_2618;

	shr.s32 	%r4201, %r170, 31;
	and.b32  	%r4202, %r4201, -2146435072;
	add.s32 	%r4203, %r4202, 2146435072;
	or.b32  	%r4204, %r4203, -2147483648;
	selp.b32	%r4205, %r4204, %r4203, %p137;
	mov.u32 	%r4206, 0;
	mov.b64 	%fd5334, {%r4206, %r4205};
	bra.uni 	BB7_2618;

BB7_2629:
	and.b32  	%r4225, %r169, 2147483647;
	setp.ne.s32	%p2890, %r4225, 2146435072;
	@%p2890 bra 	BB7_2630;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4226, %temp}, %fd1812;
	}
	setp.ne.s32	%p2891, %r4226, 0;
	mov.f64 	%fd5337, %fd5336;
	@%p2891 bra 	BB7_2634;

	shr.s32 	%r4227, %r171, 31;
	and.b32  	%r4228, %r4227, -2146435072;
	add.s32 	%r4229, %r4228, 2146435072;
	or.b32  	%r4230, %r4229, -2147483648;
	selp.b32	%r4231, %r4230, %r4229, %p138;
	mov.u32 	%r4232, 0;
	mov.b64 	%fd5337, {%r4232, %r4231};
	bra.uni 	BB7_2634;

BB7_2645:
	and.b32  	%r4251, %r169, 2147483647;
	setp.ne.s32	%p2907, %r4251, 2146435072;
	@%p2907 bra 	BB7_2646;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4252, %temp}, %fd1812;
	}
	setp.ne.s32	%p2908, %r4252, 0;
	mov.f64 	%fd5340, %fd5339;
	@%p2908 bra 	BB7_2650;

	shr.s32 	%r4253, %r172, 31;
	and.b32  	%r4254, %r4253, -2146435072;
	add.s32 	%r4255, %r4254, 2146435072;
	or.b32  	%r4256, %r4255, -2147483648;
	selp.b32	%r4257, %r4256, %r4255, %p139;
	mov.u32 	%r4258, 0;
	mov.b64 	%fd5340, {%r4258, %r4257};
	bra.uni 	BB7_2650;

BB7_2661:
	and.b32  	%r4277, %r169, 2147483647;
	setp.ne.s32	%p2924, %r4277, 2146435072;
	@%p2924 bra 	BB7_2662;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4278, %temp}, %fd1812;
	}
	setp.ne.s32	%p2925, %r4278, 0;
	mov.f64 	%fd5343, %fd5342;
	@%p2925 bra 	BB7_2666;

	shr.s32 	%r4279, %r173, 31;
	and.b32  	%r4280, %r4279, -2146435072;
	add.s32 	%r4281, %r4280, 2146435072;
	or.b32  	%r4282, %r4281, -2147483648;
	selp.b32	%r4283, %r4282, %r4281, %p140;
	mov.u32 	%r4284, 0;
	mov.b64 	%fd5343, {%r4284, %r4283};
	bra.uni 	BB7_2666;

BB7_2677:
	and.b32  	%r4303, %r169, 2147483647;
	setp.ne.s32	%p2941, %r4303, 2146435072;
	@%p2941 bra 	BB7_2678;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4304, %temp}, %fd1812;
	}
	setp.ne.s32	%p2942, %r4304, 0;
	mov.f64 	%fd5346, %fd5345;
	@%p2942 bra 	BB7_2682;

	shr.s32 	%r4305, %r174, 31;
	and.b32  	%r4306, %r4305, -2146435072;
	add.s32 	%r4307, %r4306, 2146435072;
	or.b32  	%r4308, %r4307, -2147483648;
	selp.b32	%r4309, %r4308, %r4307, %p141;
	mov.u32 	%r4310, 0;
	mov.b64 	%fd5346, {%r4310, %r4309};
	bra.uni 	BB7_2682;

BB7_2693:
	and.b32  	%r4325, %r163, 2147483647;
	setp.ne.s32	%p2956, %r4325, 2146435072;
	@%p2956 bra 	BB7_2694;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4326, %temp}, %fd7;
	}
	setp.ne.s32	%p2957, %r4326, 0;
	mov.f64 	%fd5349, %fd5348;
	@%p2957 bra 	BB7_2698;

	shr.s32 	%r4327, %r164, 31;
	and.b32  	%r4328, %r4327, -2146435072;
	add.s32 	%r4329, %r4328, 2146435072;
	or.b32  	%r4330, %r4329, -2147483648;
	selp.b32	%r4331, %r4330, %r4329, %p131;
	mov.u32 	%r4332, 0;
	mov.b64 	%fd5349, {%r4332, %r4331};
	bra.uni 	BB7_2698;

BB7_2709:
	and.b32  	%r4347, %r163, 2147483647;
	setp.ne.s32	%p2971, %r4347, 2146435072;
	@%p2971 bra 	BB7_2710;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4348, %temp}, %fd7;
	}
	setp.ne.s32	%p2972, %r4348, 0;
	mov.f64 	%fd5352, %fd5351;
	@%p2972 bra 	BB7_2714;

	shr.s32 	%r4349, %r146, 31;
	and.b32  	%r4350, %r4349, -2146435072;
	add.s32 	%r4351, %r4350, 2146435072;
	or.b32  	%r4352, %r4351, -2147483648;
	selp.b32	%r4353, %r4352, %r4351, %p132;
	mov.u32 	%r4354, 0;
	mov.b64 	%fd5352, {%r4354, %r4353};
	bra.uni 	BB7_2714;

BB7_2725:
	and.b32  	%r4369, %r163, 2147483647;
	setp.ne.s32	%p2986, %r4369, 2146435072;
	@%p2986 bra 	BB7_2726;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4370, %temp}, %fd7;
	}
	setp.ne.s32	%p2987, %r4370, 0;
	mov.f64 	%fd5355, %fd5354;
	@%p2987 bra 	BB7_2730;

	shr.s32 	%r4371, %r167, 31;
	and.b32  	%r4372, %r4371, -2146435072;
	add.s32 	%r4373, %r4372, 2146435072;
	or.b32  	%r4374, %r4373, -2147483648;
	selp.b32	%r4375, %r4374, %r4373, %p133;
	mov.u32 	%r4376, 0;
	mov.b64 	%fd5355, {%r4376, %r4375};
	bra.uni 	BB7_2730;

BB7_2741:
	and.b32  	%r4393, %r175, 2147483647;
	setp.ne.s32	%p3003, %r4393, 2146435072;
	@%p3003 bra 	BB7_2742;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4394, %temp}, %fd1811;
	}
	setp.ne.s32	%p3004, %r4394, 0;
	mov.f64 	%fd5358, %fd5357;
	@%p3004 bra 	BB7_2746;

	shr.s32 	%r4395, %r146, 31;
	and.b32  	%r4396, %r4395, -2146435072;
	add.s32 	%r4397, %r4396, 2146435072;
	or.b32  	%r4398, %r4397, -2147483648;
	selp.b32	%r4399, %r4398, %r4397, %p142;
	mov.u32 	%r4400, 0;
	mov.b64 	%fd5358, {%r4400, %r4399};
	bra.uni 	BB7_2746;

BB7_2757:
	and.b32  	%r4417, %r175, 2147483647;
	setp.ne.s32	%p3020, %r4417, 2146435072;
	@%p3020 bra 	BB7_2758;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4418, %temp}, %fd1811;
	}
	setp.ne.s32	%p3021, %r4418, 0;
	mov.f64 	%fd5361, %fd5360;
	@%p3021 bra 	BB7_2762;

	shr.s32 	%r4419, %r164, 31;
	and.b32  	%r4420, %r4419, -2146435072;
	add.s32 	%r4421, %r4420, 2146435072;
	or.b32  	%r4422, %r4421, -2147483648;
	selp.b32	%r4423, %r4422, %r4421, %p143;
	mov.u32 	%r4424, 0;
	mov.b64 	%fd5361, {%r4424, %r4423};
	bra.uni 	BB7_2762;

BB7_2773:
	and.b32  	%r4441, %r175, 2147483647;
	setp.ne.s32	%p3037, %r4441, 2146435072;
	@%p3037 bra 	BB7_2774;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4442, %temp}, %fd1811;
	}
	setp.ne.s32	%p3038, %r4442, 0;
	mov.f64 	%fd5364, %fd5363;
	@%p3038 bra 	BB7_2778;

	shr.s32 	%r4443, %r167, 31;
	and.b32  	%r4444, %r4443, -2146435072;
	add.s32 	%r4445, %r4444, 2146435072;
	or.b32  	%r4446, %r4445, -2147483648;
	selp.b32	%r4447, %r4446, %r4445, %p144;
	mov.u32 	%r4448, 0;
	mov.b64 	%fd5364, {%r4448, %r4447};
	bra.uni 	BB7_2778;

BB7_2789:
	and.b32  	%r4465, %r175, 2147483647;
	setp.ne.s32	%p3054, %r4465, 2146435072;
	@%p3054 bra 	BB7_2790;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4466, %temp}, %fd1811;
	}
	setp.ne.s32	%p3055, %r4466, 0;
	mov.f64 	%fd5367, %fd5366;
	@%p3055 bra 	BB7_2794;

	shr.s32 	%r4467, %r170, 31;
	and.b32  	%r4468, %r4467, -2146435072;
	add.s32 	%r4469, %r4468, 2146435072;
	or.b32  	%r4470, %r4469, -2147483648;
	selp.b32	%r4471, %r4470, %r4469, %p145;
	mov.u32 	%r4472, 0;
	mov.b64 	%fd5367, {%r4472, %r4471};
	bra.uni 	BB7_2794;

BB7_2805:
	and.b32  	%r4489, %r175, 2147483647;
	setp.ne.s32	%p3071, %r4489, 2146435072;
	@%p3071 bra 	BB7_2806;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4490, %temp}, %fd1811;
	}
	setp.ne.s32	%p3072, %r4490, 0;
	mov.f64 	%fd5370, %fd5369;
	@%p3072 bra 	BB7_2810;

	shr.s32 	%r4491, %r171, 31;
	and.b32  	%r4492, %r4491, -2146435072;
	add.s32 	%r4493, %r4492, 2146435072;
	or.b32  	%r4494, %r4493, -2147483648;
	selp.b32	%r4495, %r4494, %r4493, %p146;
	mov.u32 	%r4496, 0;
	mov.b64 	%fd5370, {%r4496, %r4495};
	bra.uni 	BB7_2810;

BB7_2821:
	and.b32  	%r4513, %r175, 2147483647;
	setp.ne.s32	%p3088, %r4513, 2146435072;
	@%p3088 bra 	BB7_2822;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4514, %temp}, %fd1811;
	}
	setp.ne.s32	%p3089, %r4514, 0;
	mov.f64 	%fd5373, %fd5372;
	@%p3089 bra 	BB7_2826;

	shr.s32 	%r4515, %r172, 31;
	and.b32  	%r4516, %r4515, -2146435072;
	add.s32 	%r4517, %r4516, 2146435072;
	or.b32  	%r4518, %r4517, -2147483648;
	selp.b32	%r4519, %r4518, %r4517, %p147;
	mov.u32 	%r4520, 0;
	mov.b64 	%fd5373, {%r4520, %r4519};
	bra.uni 	BB7_2826;

BB7_2837:
	and.b32  	%r4537, %r175, 2147483647;
	setp.ne.s32	%p3105, %r4537, 2146435072;
	@%p3105 bra 	BB7_2838;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4538, %temp}, %fd1811;
	}
	setp.ne.s32	%p3106, %r4538, 0;
	mov.f64 	%fd5376, %fd5375;
	@%p3106 bra 	BB7_2842;

	shr.s32 	%r4539, %r173, 31;
	and.b32  	%r4540, %r4539, -2146435072;
	add.s32 	%r4541, %r4540, 2146435072;
	or.b32  	%r4542, %r4541, -2147483648;
	selp.b32	%r4543, %r4542, %r4541, %p148;
	mov.u32 	%r4544, 0;
	mov.b64 	%fd5376, {%r4544, %r4543};
	bra.uni 	BB7_2842;

BB7_2853:
	and.b32  	%r4561, %r175, 2147483647;
	setp.ne.s32	%p3122, %r4561, 2146435072;
	@%p3122 bra 	BB7_2854;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4562, %temp}, %fd1811;
	}
	setp.ne.s32	%p3123, %r4562, 0;
	mov.f64 	%fd5379, %fd5378;
	@%p3123 bra 	BB7_2858;

	shr.s32 	%r4563, %r174, 31;
	and.b32  	%r4564, %r4563, -2146435072;
	add.s32 	%r4565, %r4564, 2146435072;
	or.b32  	%r4566, %r4565, -2147483648;
	selp.b32	%r4567, %r4566, %r4565, %p149;
	mov.u32 	%r4568, 0;
	mov.b64 	%fd5379, {%r4568, %r4567};
	bra.uni 	BB7_2858;

BB7_2887:
	and.b32  	%r4609, %r176, 2147483647;
	setp.ne.s32	%p3155, %r4609, 2146435072;
	@%p3155 bra 	BB7_2888;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4610, %temp}, %fd1742;
	}
	setp.ne.s32	%p3156, %r4610, 0;
	mov.f64 	%fd5386, %fd5385;
	@%p3156 bra 	BB7_2892;

	shr.s32 	%r4611, %r177, 31;
	and.b32  	%r4612, %r4611, -2146435072;
	add.s32 	%r4613, %r4612, 2146435072;
	or.b32  	%r4614, %r4613, -2147483648;
	selp.b32	%r4615, %r4614, %r4613, %p150;
	mov.u32 	%r4616, 0;
	mov.b64 	%fd5386, {%r4616, %r4615};
	bra.uni 	BB7_2892;

BB7_2903:
	and.b32  	%r4635, %r176, 2147483647;
	setp.ne.s32	%p3171, %r4635, 2146435072;
	@%p3171 bra 	BB7_2904;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4636, %temp}, %fd1742;
	}
	setp.ne.s32	%p3172, %r4636, 0;
	mov.f64 	%fd5389, %fd5388;
	@%p3172 bra 	BB7_2908;

	shr.s32 	%r4637, %r178, 31;
	and.b32  	%r4638, %r4637, -2146435072;
	add.s32 	%r4639, %r4638, 2146435072;
	or.b32  	%r4640, %r4639, -2147483648;
	selp.b32	%r4641, %r4640, %r4639, %p151;
	mov.u32 	%r4642, 0;
	mov.b64 	%fd5389, {%r4642, %r4641};
	bra.uni 	BB7_2908;

BB7_2919:
	and.b32  	%r4661, %r176, 2147483647;
	setp.ne.s32	%p3188, %r4661, 2146435072;
	@%p3188 bra 	BB7_2920;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4662, %temp}, %fd1742;
	}
	setp.ne.s32	%p3189, %r4662, 0;
	mov.f64 	%fd5392, %fd5391;
	@%p3189 bra 	BB7_2924;

	shr.s32 	%r4663, %r179, 31;
	and.b32  	%r4664, %r4663, -2146435072;
	add.s32 	%r4665, %r4664, 2146435072;
	or.b32  	%r4666, %r4665, -2147483648;
	selp.b32	%r4667, %r4666, %r4665, %p152;
	mov.u32 	%r4668, 0;
	mov.b64 	%fd5392, {%r4668, %r4667};
	bra.uni 	BB7_2924;

BB7_2935:
	and.b32  	%r4687, %r176, 2147483647;
	setp.ne.s32	%p3205, %r4687, 2146435072;
	@%p3205 bra 	BB7_2936;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4688, %temp}, %fd1742;
	}
	setp.ne.s32	%p3206, %r4688, 0;
	mov.f64 	%fd5395, %fd5394;
	@%p3206 bra 	BB7_2940;

	shr.s32 	%r4689, %r180, 31;
	and.b32  	%r4690, %r4689, -2146435072;
	add.s32 	%r4691, %r4690, 2146435072;
	or.b32  	%r4692, %r4691, -2147483648;
	selp.b32	%r4693, %r4692, %r4691, %p153;
	mov.u32 	%r4694, 0;
	mov.b64 	%fd5395, {%r4694, %r4693};
	bra.uni 	BB7_2940;

BB7_2951:
	and.b32  	%r4713, %r176, 2147483647;
	setp.ne.s32	%p3222, %r4713, 2146435072;
	@%p3222 bra 	BB7_2952;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4714, %temp}, %fd1742;
	}
	setp.ne.s32	%p3223, %r4714, 0;
	mov.f64 	%fd5398, %fd5397;
	@%p3223 bra 	BB7_2956;

	shr.s32 	%r4715, %r181, 31;
	and.b32  	%r4716, %r4715, -2146435072;
	add.s32 	%r4717, %r4716, 2146435072;
	or.b32  	%r4718, %r4717, -2147483648;
	selp.b32	%r4719, %r4718, %r4717, %p154;
	mov.u32 	%r4720, 0;
	mov.b64 	%fd5398, {%r4720, %r4719};
	bra.uni 	BB7_2956;

BB7_2985:
	and.b32  	%r4760, %r182, 2147483647;
	setp.ne.s32	%p3254, %r4760, 2146435072;
	@%p3254 bra 	BB7_2986;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4761, %temp}, %fd7;
	}
	setp.ne.s32	%p3255, %r4761, 0;
	mov.f64 	%fd5405, %fd5404;
	@%p3255 bra 	BB7_2990;

	shr.s32 	%r4762, %r183, 31;
	and.b32  	%r4763, %r4762, -2146435072;
	add.s32 	%r4764, %r4763, 2146435072;
	or.b32  	%r4765, %r4764, -2147483648;
	selp.b32	%r4766, %r4765, %r4764, %p155;
	mov.u32 	%r4767, 0;
	mov.b64 	%fd5405, {%r4767, %r4766};
	bra.uni 	BB7_2990;

BB7_3001:
	and.b32  	%r4783, %r182, 2147483647;
	setp.ne.s32	%p3271, %r4783, 2146435072;
	@%p3271 bra 	BB7_3002;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4784, %temp}, %fd7;
	}
	setp.ne.s32	%p3272, %r4784, 0;
	mov.f64 	%fd5408, %fd5407;
	@%p3272 bra 	BB7_3006;

	shr.s32 	%r4785, %r146, 31;
	and.b32  	%r4786, %r4785, -2146435072;
	add.s32 	%r4787, %r4786, 2146435072;
	or.b32  	%r4788, %r4787, -2147483648;
	selp.b32	%r4789, %r4788, %r4787, %p156;
	mov.u32 	%r4790, 0;
	mov.b64 	%fd5408, {%r4790, %r4789};
	bra.uni 	BB7_3006;

BB7_3017:
	and.b32  	%r4808, %r182, 2147483647;
	setp.ne.s32	%p3288, %r4808, 2146435072;
	@%p3288 bra 	BB7_3018;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4809, %temp}, %fd7;
	}
	setp.ne.s32	%p3289, %r4809, 0;
	mov.f64 	%fd5411, %fd5410;
	@%p3289 bra 	BB7_3022;

	shr.s32 	%r4810, %r186, 31;
	and.b32  	%r4811, %r4810, -2146435072;
	add.s32 	%r4812, %r4811, 2146435072;
	or.b32  	%r4813, %r4812, -2147483648;
	selp.b32	%r4814, %r4813, %r4812, %p157;
	mov.u32 	%r4815, 0;
	mov.b64 	%fd5411, {%r4815, %r4814};
	bra.uni 	BB7_3022;

BB7_3033:
	and.b32  	%r4832, %r188, 2147483647;
	setp.ne.s32	%p3305, %r4832, 2146435072;
	@%p3305 bra 	BB7_3034;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4833, %temp}, %fd1812;
	}
	setp.ne.s32	%p3306, %r4833, 0;
	mov.f64 	%fd5414, %fd5413;
	@%p3306 bra 	BB7_3038;

	shr.s32 	%r4834, %r146, 31;
	and.b32  	%r4835, %r4834, -2146435072;
	add.s32 	%r4836, %r4835, 2146435072;
	or.b32  	%r4837, %r4836, -2147483648;
	selp.b32	%r4838, %r4837, %r4836, %p158;
	mov.u32 	%r4839, 0;
	mov.b64 	%fd5414, {%r4839, %r4838};
	bra.uni 	BB7_3038;

BB7_3049:
	and.b32  	%r4856, %r188, 2147483647;
	setp.ne.s32	%p3322, %r4856, 2146435072;
	@%p3322 bra 	BB7_3050;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4857, %temp}, %fd1812;
	}
	setp.ne.s32	%p3323, %r4857, 0;
	mov.f64 	%fd5417, %fd5416;
	@%p3323 bra 	BB7_3054;

	shr.s32 	%r4858, %r183, 31;
	and.b32  	%r4859, %r4858, -2146435072;
	add.s32 	%r4860, %r4859, 2146435072;
	or.b32  	%r4861, %r4860, -2147483648;
	selp.b32	%r4862, %r4861, %r4860, %p159;
	mov.u32 	%r4863, 0;
	mov.b64 	%fd5417, {%r4863, %r4862};
	bra.uni 	BB7_3054;

BB7_3065:
	and.b32  	%r4880, %r188, 2147483647;
	setp.ne.s32	%p3339, %r4880, 2146435072;
	@%p3339 bra 	BB7_3066;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4881, %temp}, %fd1812;
	}
	setp.ne.s32	%p3340, %r4881, 0;
	mov.f64 	%fd5420, %fd5419;
	@%p3340 bra 	BB7_3070;

	shr.s32 	%r4882, %r186, 31;
	and.b32  	%r4883, %r4882, -2146435072;
	add.s32 	%r4884, %r4883, 2146435072;
	or.b32  	%r4885, %r4884, -2147483648;
	selp.b32	%r4886, %r4885, %r4884, %p160;
	mov.u32 	%r4887, 0;
	mov.b64 	%fd5420, {%r4887, %r4886};
	bra.uni 	BB7_3070;

BB7_3081:
	and.b32  	%r4906, %r188, 2147483647;
	setp.ne.s32	%p3356, %r4906, 2146435072;
	@%p3356 bra 	BB7_3082;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4907, %temp}, %fd1812;
	}
	setp.ne.s32	%p3357, %r4907, 0;
	mov.f64 	%fd5423, %fd5422;
	@%p3357 bra 	BB7_3086;

	shr.s32 	%r4908, %r189, 31;
	and.b32  	%r4909, %r4908, -2146435072;
	add.s32 	%r4910, %r4909, 2146435072;
	or.b32  	%r4911, %r4910, -2147483648;
	selp.b32	%r4912, %r4911, %r4910, %p161;
	mov.u32 	%r4913, 0;
	mov.b64 	%fd5423, {%r4913, %r4912};
	bra.uni 	BB7_3086;

BB7_3097:
	and.b32  	%r4932, %r188, 2147483647;
	setp.ne.s32	%p3373, %r4932, 2146435072;
	@%p3373 bra 	BB7_3098;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4933, %temp}, %fd1812;
	}
	setp.ne.s32	%p3374, %r4933, 0;
	mov.f64 	%fd5426, %fd5425;
	@%p3374 bra 	BB7_3102;

	shr.s32 	%r4934, %r190, 31;
	and.b32  	%r4935, %r4934, -2146435072;
	add.s32 	%r4936, %r4935, 2146435072;
	or.b32  	%r4937, %r4936, -2147483648;
	selp.b32	%r4938, %r4937, %r4936, %p162;
	mov.u32 	%r4939, 0;
	mov.b64 	%fd5426, {%r4939, %r4938};
	bra.uni 	BB7_3102;

BB7_3113:
	and.b32  	%r4958, %r188, 2147483647;
	setp.ne.s32	%p3390, %r4958, 2146435072;
	@%p3390 bra 	BB7_3114;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4959, %temp}, %fd1812;
	}
	setp.ne.s32	%p3391, %r4959, 0;
	mov.f64 	%fd5429, %fd5428;
	@%p3391 bra 	BB7_3118;

	shr.s32 	%r4960, %r191, 31;
	and.b32  	%r4961, %r4960, -2146435072;
	add.s32 	%r4962, %r4961, 2146435072;
	or.b32  	%r4963, %r4962, -2147483648;
	selp.b32	%r4964, %r4963, %r4962, %p163;
	mov.u32 	%r4965, 0;
	mov.b64 	%fd5429, {%r4965, %r4964};
	bra.uni 	BB7_3118;

BB7_3129:
	and.b32  	%r4984, %r188, 2147483647;
	setp.ne.s32	%p3407, %r4984, 2146435072;
	@%p3407 bra 	BB7_3130;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4985, %temp}, %fd1812;
	}
	setp.ne.s32	%p3408, %r4985, 0;
	mov.f64 	%fd5432, %fd5431;
	@%p3408 bra 	BB7_3134;

	shr.s32 	%r4986, %r192, 31;
	and.b32  	%r4987, %r4986, -2146435072;
	add.s32 	%r4988, %r4987, 2146435072;
	or.b32  	%r4989, %r4988, -2147483648;
	selp.b32	%r4990, %r4989, %r4988, %p164;
	mov.u32 	%r4991, 0;
	mov.b64 	%fd5432, {%r4991, %r4990};
	bra.uni 	BB7_3134;

BB7_3145:
	and.b32  	%r5010, %r188, 2147483647;
	setp.ne.s32	%p3424, %r5010, 2146435072;
	@%p3424 bra 	BB7_3146;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5011, %temp}, %fd1812;
	}
	setp.ne.s32	%p3425, %r5011, 0;
	mov.f64 	%fd5435, %fd5434;
	@%p3425 bra 	BB7_3150;

	shr.s32 	%r5012, %r193, 31;
	and.b32  	%r5013, %r5012, -2146435072;
	add.s32 	%r5014, %r5013, 2146435072;
	or.b32  	%r5015, %r5014, -2147483648;
	selp.b32	%r5016, %r5015, %r5014, %p165;
	mov.u32 	%r5017, 0;
	mov.b64 	%fd5435, {%r5017, %r5016};
	bra.uni 	BB7_3150;

BB7_3161:
	and.b32  	%r5032, %r182, 2147483647;
	setp.ne.s32	%p3439, %r5032, 2146435072;
	@%p3439 bra 	BB7_3162;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5033, %temp}, %fd7;
	}
	setp.ne.s32	%p3440, %r5033, 0;
	mov.f64 	%fd5438, %fd5437;
	@%p3440 bra 	BB7_3166;

	shr.s32 	%r5034, %r183, 31;
	and.b32  	%r5035, %r5034, -2146435072;
	add.s32 	%r5036, %r5035, 2146435072;
	or.b32  	%r5037, %r5036, -2147483648;
	selp.b32	%r5038, %r5037, %r5036, %p155;
	mov.u32 	%r5039, 0;
	mov.b64 	%fd5438, {%r5039, %r5038};
	bra.uni 	BB7_3166;

BB7_3177:
	and.b32  	%r5054, %r182, 2147483647;
	setp.ne.s32	%p3454, %r5054, 2146435072;
	@%p3454 bra 	BB7_3178;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5055, %temp}, %fd7;
	}
	setp.ne.s32	%p3455, %r5055, 0;
	mov.f64 	%fd5441, %fd5440;
	@%p3455 bra 	BB7_3182;

	shr.s32 	%r5056, %r146, 31;
	and.b32  	%r5057, %r5056, -2146435072;
	add.s32 	%r5058, %r5057, 2146435072;
	or.b32  	%r5059, %r5058, -2147483648;
	selp.b32	%r5060, %r5059, %r5058, %p156;
	mov.u32 	%r5061, 0;
	mov.b64 	%fd5441, {%r5061, %r5060};
	bra.uni 	BB7_3182;

BB7_3193:
	and.b32  	%r5076, %r182, 2147483647;
	setp.ne.s32	%p3469, %r5076, 2146435072;
	@%p3469 bra 	BB7_3194;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5077, %temp}, %fd7;
	}
	setp.ne.s32	%p3470, %r5077, 0;
	mov.f64 	%fd5444, %fd5443;
	@%p3470 bra 	BB7_3198;

	shr.s32 	%r5078, %r186, 31;
	and.b32  	%r5079, %r5078, -2146435072;
	add.s32 	%r5080, %r5079, 2146435072;
	or.b32  	%r5081, %r5080, -2147483648;
	selp.b32	%r5082, %r5081, %r5080, %p157;
	mov.u32 	%r5083, 0;
	mov.b64 	%fd5444, {%r5083, %r5082};
	bra.uni 	BB7_3198;

BB7_3209:
	and.b32  	%r5100, %r194, 2147483647;
	setp.ne.s32	%p3486, %r5100, 2146435072;
	@%p3486 bra 	BB7_3210;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5101, %temp}, %fd1811;
	}
	setp.ne.s32	%p3487, %r5101, 0;
	mov.f64 	%fd5447, %fd5446;
	@%p3487 bra 	BB7_3214;

	shr.s32 	%r5102, %r146, 31;
	and.b32  	%r5103, %r5102, -2146435072;
	add.s32 	%r5104, %r5103, 2146435072;
	or.b32  	%r5105, %r5104, -2147483648;
	selp.b32	%r5106, %r5105, %r5104, %p166;
	mov.u32 	%r5107, 0;
	mov.b64 	%fd5447, {%r5107, %r5106};
	bra.uni 	BB7_3214;

BB7_3225:
	and.b32  	%r5124, %r194, 2147483647;
	setp.ne.s32	%p3503, %r5124, 2146435072;
	@%p3503 bra 	BB7_3226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5125, %temp}, %fd1811;
	}
	setp.ne.s32	%p3504, %r5125, 0;
	mov.f64 	%fd5450, %fd5449;
	@%p3504 bra 	BB7_3230;

	shr.s32 	%r5126, %r183, 31;
	and.b32  	%r5127, %r5126, -2146435072;
	add.s32 	%r5128, %r5127, 2146435072;
	or.b32  	%r5129, %r5128, -2147483648;
	selp.b32	%r5130, %r5129, %r5128, %p167;
	mov.u32 	%r5131, 0;
	mov.b64 	%fd5450, {%r5131, %r5130};
	bra.uni 	BB7_3230;

BB7_3241:
	and.b32  	%r5148, %r194, 2147483647;
	setp.ne.s32	%p3520, %r5148, 2146435072;
	@%p3520 bra 	BB7_3242;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5149, %temp}, %fd1811;
	}
	setp.ne.s32	%p3521, %r5149, 0;
	mov.f64 	%fd5453, %fd5452;
	@%p3521 bra 	BB7_3246;

	shr.s32 	%r5150, %r186, 31;
	and.b32  	%r5151, %r5150, -2146435072;
	add.s32 	%r5152, %r5151, 2146435072;
	or.b32  	%r5153, %r5152, -2147483648;
	selp.b32	%r5154, %r5153, %r5152, %p168;
	mov.u32 	%r5155, 0;
	mov.b64 	%fd5453, {%r5155, %r5154};
	bra.uni 	BB7_3246;

BB7_3257:
	and.b32  	%r5172, %r194, 2147483647;
	setp.ne.s32	%p3537, %r5172, 2146435072;
	@%p3537 bra 	BB7_3258;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5173, %temp}, %fd1811;
	}
	setp.ne.s32	%p3538, %r5173, 0;
	mov.f64 	%fd5456, %fd5455;
	@%p3538 bra 	BB7_3262;

	shr.s32 	%r5174, %r189, 31;
	and.b32  	%r5175, %r5174, -2146435072;
	add.s32 	%r5176, %r5175, 2146435072;
	or.b32  	%r5177, %r5176, -2147483648;
	selp.b32	%r5178, %r5177, %r5176, %p169;
	mov.u32 	%r5179, 0;
	mov.b64 	%fd5456, {%r5179, %r5178};
	bra.uni 	BB7_3262;

BB7_3273:
	and.b32  	%r5196, %r194, 2147483647;
	setp.ne.s32	%p3554, %r5196, 2146435072;
	@%p3554 bra 	BB7_3274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5197, %temp}, %fd1811;
	}
	setp.ne.s32	%p3555, %r5197, 0;
	mov.f64 	%fd5459, %fd5458;
	@%p3555 bra 	BB7_3278;

	shr.s32 	%r5198, %r190, 31;
	and.b32  	%r5199, %r5198, -2146435072;
	add.s32 	%r5200, %r5199, 2146435072;
	or.b32  	%r5201, %r5200, -2147483648;
	selp.b32	%r5202, %r5201, %r5200, %p170;
	mov.u32 	%r5203, 0;
	mov.b64 	%fd5459, {%r5203, %r5202};
	bra.uni 	BB7_3278;

BB7_3289:
	and.b32  	%r5220, %r194, 2147483647;
	setp.ne.s32	%p3571, %r5220, 2146435072;
	@%p3571 bra 	BB7_3290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5221, %temp}, %fd1811;
	}
	setp.ne.s32	%p3572, %r5221, 0;
	mov.f64 	%fd5462, %fd5461;
	@%p3572 bra 	BB7_3294;

	shr.s32 	%r5222, %r191, 31;
	and.b32  	%r5223, %r5222, -2146435072;
	add.s32 	%r5224, %r5223, 2146435072;
	or.b32  	%r5225, %r5224, -2147483648;
	selp.b32	%r5226, %r5225, %r5224, %p171;
	mov.u32 	%r5227, 0;
	mov.b64 	%fd5462, {%r5227, %r5226};
	bra.uni 	BB7_3294;

BB7_3305:
	and.b32  	%r5244, %r194, 2147483647;
	setp.ne.s32	%p3588, %r5244, 2146435072;
	@%p3588 bra 	BB7_3306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5245, %temp}, %fd1811;
	}
	setp.ne.s32	%p3589, %r5245, 0;
	mov.f64 	%fd5465, %fd5464;
	@%p3589 bra 	BB7_3310;

	shr.s32 	%r5246, %r192, 31;
	and.b32  	%r5247, %r5246, -2146435072;
	add.s32 	%r5248, %r5247, 2146435072;
	or.b32  	%r5249, %r5248, -2147483648;
	selp.b32	%r5250, %r5249, %r5248, %p172;
	mov.u32 	%r5251, 0;
	mov.b64 	%fd5465, {%r5251, %r5250};
	bra.uni 	BB7_3310;

BB7_3321:
	and.b32  	%r5268, %r194, 2147483647;
	setp.ne.s32	%p3605, %r5268, 2146435072;
	@%p3605 bra 	BB7_3322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5269, %temp}, %fd1811;
	}
	setp.ne.s32	%p3606, %r5269, 0;
	mov.f64 	%fd5468, %fd5467;
	@%p3606 bra 	BB7_3326;

	shr.s32 	%r5270, %r193, 31;
	and.b32  	%r5271, %r5270, -2146435072;
	add.s32 	%r5272, %r5271, 2146435072;
	or.b32  	%r5273, %r5272, -2147483648;
	selp.b32	%r5274, %r5273, %r5272, %p173;
	mov.u32 	%r5275, 0;
	mov.b64 	%fd5468, {%r5275, %r5274};
	bra.uni 	BB7_3326;

BB7_268:
	and.b32  	%r664, %r52, 2147483647;
	setp.ne.s32	%p438, %r664, 2146435072;
	@%p438 bra 	BB7_269;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r665, %temp}, %fd243;
	}
	setp.ne.s32	%p439, %r665, 0;
	mov.f64 	%fd4887, %fd4886;
	@%p439 bra 	BB7_273;

	shr.s32 	%r666, %r53, 31;
	and.b32  	%r667, %r666, -2146435072;
	add.s32 	%r668, %r667, 2146435072;
	or.b32  	%r669, %r668, -2147483648;
	selp.b32	%r670, %r669, %r668, %p8;
	mov.u32 	%r671, 0;
	mov.b64 	%fd4887, {%r671, %r670};
	bra.uni 	BB7_273;

BB7_302:
	and.b32  	%r713, %r56, 2147483647;
	setp.ne.s32	%p474, %r713, 2146435072;
	@%p474 bra 	BB7_303;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r714, %temp}, %fd271;
	}
	setp.ne.s32	%p475, %r714, 0;
	mov.f64 	%fd4894, %fd4893;
	@%p475 bra 	BB7_307;

	shr.s32 	%r715, %r57, 31;
	and.b32  	%r716, %r715, -2146435072;
	add.s32 	%r717, %r716, 2146435072;
	or.b32  	%r718, %r717, -2147483648;
	selp.b32	%r719, %r718, %r717, %p11;
	mov.u32 	%r720, 0;
	mov.b64 	%fd4894, {%r720, %r719};
	bra.uni 	BB7_307;

BB7_336:
	and.b32  	%r762, %r60, 2147483647;
	setp.ne.s32	%p511, %r762, 2146435072;
	@%p511 bra 	BB7_337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r763, %temp}, %fd299;
	}
	setp.ne.s32	%p512, %r763, 0;
	mov.f64 	%fd4901, %fd4900;
	@%p512 bra 	BB7_341;

	shr.s32 	%r764, %r61, 31;
	and.b32  	%r765, %r764, -2146435072;
	add.s32 	%r766, %r765, 2146435072;
	or.b32  	%r767, %r766, -2147483648;
	selp.b32	%r768, %r767, %r766, %p14;
	mov.u32 	%r769, 0;
	mov.b64 	%fd4901, {%r769, %r768};
	bra.uni 	BB7_341;

BB7_352:
	and.b32  	%r788, %r60, 2147483647;
	setp.ne.s32	%p528, %r788, 2146435072;
	@%p528 bra 	BB7_353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r789, %temp}, %fd299;
	}
	setp.ne.s32	%p529, %r789, 0;
	mov.f64 	%fd4904, %fd4903;
	@%p529 bra 	BB7_357;

	shr.s32 	%r790, %r62, 31;
	and.b32  	%r791, %r790, -2146435072;
	add.s32 	%r792, %r791, 2146435072;
	or.b32  	%r793, %r792, -2147483648;
	selp.b32	%r794, %r793, %r792, %p15;
	mov.u32 	%r795, 0;
	mov.b64 	%fd4904, {%r795, %r794};
	bra.uni 	BB7_357;

BB7_368:
	and.b32  	%r814, %r60, 2147483647;
	setp.ne.s32	%p545, %r814, 2146435072;
	@%p545 bra 	BB7_369;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r815, %temp}, %fd299;
	}
	setp.ne.s32	%p546, %r815, 0;
	mov.f64 	%fd4907, %fd4906;
	@%p546 bra 	BB7_373;

	shr.s32 	%r816, %r63, 31;
	and.b32  	%r817, %r816, -2146435072;
	add.s32 	%r818, %r817, 2146435072;
	or.b32  	%r819, %r818, -2147483648;
	selp.b32	%r820, %r819, %r818, %p16;
	mov.u32 	%r821, 0;
	mov.b64 	%fd4907, {%r821, %r820};
	bra.uni 	BB7_373;

BB7_384:
	and.b32  	%r840, %r60, 2147483647;
	setp.ne.s32	%p562, %r840, 2146435072;
	@%p562 bra 	BB7_385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r841, %temp}, %fd299;
	}
	setp.ne.s32	%p563, %r841, 0;
	mov.f64 	%fd4910, %fd4909;
	@%p563 bra 	BB7_389;

	shr.s32 	%r842, %r64, 31;
	and.b32  	%r843, %r842, -2146435072;
	add.s32 	%r844, %r843, 2146435072;
	or.b32  	%r845, %r844, -2147483648;
	selp.b32	%r846, %r845, %r844, %p17;
	mov.u32 	%r847, 0;
	mov.b64 	%fd4910, {%r847, %r846};
	bra.uni 	BB7_389;

BB7_400:
	and.b32  	%r864, %r65, 2147483647;
	setp.ne.s32	%p579, %r864, 2146435072;
	@%p579 bra 	BB7_401;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r865, %temp}, %fd345;
	}
	setp.ne.s32	%p580, %r865, 0;
	mov.f64 	%fd4913, %fd4912;
	@%p580 bra 	BB7_405;

	shr.s32 	%r866, %r61, 31;
	and.b32  	%r867, %r866, -2146435072;
	add.s32 	%r868, %r867, 2146435072;
	or.b32  	%r869, %r868, -2147483648;
	selp.b32	%r870, %r869, %r868, %p18;
	mov.u32 	%r871, 0;
	mov.b64 	%fd4913, {%r871, %r870};
	bra.uni 	BB7_405;

BB7_416:
	and.b32  	%r888, %r65, 2147483647;
	setp.ne.s32	%p596, %r888, 2146435072;
	@%p596 bra 	BB7_417;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r889, %temp}, %fd345;
	}
	setp.ne.s32	%p597, %r889, 0;
	mov.f64 	%fd4916, %fd4915;
	@%p597 bra 	BB7_421;

	shr.s32 	%r890, %r62, 31;
	and.b32  	%r891, %r890, -2146435072;
	add.s32 	%r892, %r891, 2146435072;
	or.b32  	%r893, %r892, -2147483648;
	selp.b32	%r894, %r893, %r892, %p19;
	mov.u32 	%r895, 0;
	mov.b64 	%fd4916, {%r895, %r894};
	bra.uni 	BB7_421;

BB7_432:
	and.b32  	%r912, %r65, 2147483647;
	setp.ne.s32	%p613, %r912, 2146435072;
	@%p613 bra 	BB7_433;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r913, %temp}, %fd345;
	}
	setp.ne.s32	%p614, %r913, 0;
	mov.f64 	%fd4919, %fd4918;
	@%p614 bra 	BB7_437;

	shr.s32 	%r914, %r63, 31;
	and.b32  	%r915, %r914, -2146435072;
	add.s32 	%r916, %r915, 2146435072;
	or.b32  	%r917, %r916, -2147483648;
	selp.b32	%r918, %r917, %r916, %p20;
	mov.u32 	%r919, 0;
	mov.b64 	%fd4919, {%r919, %r918};
	bra.uni 	BB7_437;

BB7_448:
	and.b32  	%r936, %r65, 2147483647;
	setp.ne.s32	%p630, %r936, 2146435072;
	@%p630 bra 	BB7_449;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r937, %temp}, %fd345;
	}
	setp.ne.s32	%p631, %r937, 0;
	mov.f64 	%fd4922, %fd4921;
	@%p631 bra 	BB7_453;

	shr.s32 	%r938, %r64, 31;
	and.b32  	%r939, %r938, -2146435072;
	add.s32 	%r940, %r939, 2146435072;
	or.b32  	%r941, %r940, -2147483648;
	selp.b32	%r942, %r941, %r940, %p21;
	mov.u32 	%r943, 0;
	mov.b64 	%fd4922, {%r943, %r942};
	bra.uni 	BB7_453;

BB7_482:
	and.b32  	%r984, %r66, 2147483647;
	setp.ne.s32	%p663, %r984, 2146435072;
	@%p663 bra 	BB7_483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r985, %temp}, %fd403;
	}
	setp.ne.s32	%p664, %r985, 0;
	mov.f64 	%fd4929, %fd4928;
	@%p664 bra 	BB7_487;

	shr.s32 	%r986, %r67, 31;
	and.b32  	%r987, %r986, -2146435072;
	add.s32 	%r988, %r987, 2146435072;
	or.b32  	%r989, %r988, -2147483648;
	selp.b32	%r990, %r989, %r988, %p22;
	mov.u32 	%r991, 0;
	mov.b64 	%fd4929, {%r991, %r990};
	bra.uni 	BB7_487;

BB7_516:
	and.b32  	%r1032, %r68, 2147483647;
	setp.ne.s32	%p695, %r1032, 2146435072;
	@%p695 bra 	BB7_517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1033, %temp}, %fd427;
	}
	setp.ne.s32	%p696, %r1033, 0;
	mov.f64 	%fd4936, %fd4935;
	@%p696 bra 	BB7_521;

	shr.s32 	%r1034, %r69, 31;
	and.b32  	%r1035, %r1034, -2146435072;
	add.s32 	%r1036, %r1035, 2146435072;
	or.b32  	%r1037, %r1036, -2147483648;
	selp.b32	%r1038, %r1037, %r1036, %p23;
	mov.u32 	%r1039, 0;
	mov.b64 	%fd4936, {%r1039, %r1038};
	bra.uni 	BB7_521;

BB7_532:
	and.b32  	%r1058, %r68, 2147483647;
	setp.ne.s32	%p712, %r1058, 2146435072;
	@%p712 bra 	BB7_533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1059, %temp}, %fd427;
	}
	setp.ne.s32	%p713, %r1059, 0;
	mov.f64 	%fd4939, %fd4938;
	@%p713 bra 	BB7_537;

	shr.s32 	%r1060, %r70, 31;
	and.b32  	%r1061, %r1060, -2146435072;
	add.s32 	%r1062, %r1061, 2146435072;
	or.b32  	%r1063, %r1062, -2147483648;
	selp.b32	%r1064, %r1063, %r1062, %p24;
	mov.u32 	%r1065, 0;
	mov.b64 	%fd4939, {%r1065, %r1064};
	bra.uni 	BB7_537;

BB7_548:
	and.b32  	%r1084, %r68, 2147483647;
	setp.ne.s32	%p729, %r1084, 2146435072;
	@%p729 bra 	BB7_549;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1085, %temp}, %fd427;
	}
	setp.ne.s32	%p730, %r1085, 0;
	mov.f64 	%fd4942, %fd4941;
	@%p730 bra 	BB7_553;

	shr.s32 	%r1086, %r71, 31;
	and.b32  	%r1087, %r1086, -2146435072;
	add.s32 	%r1088, %r1087, 2146435072;
	or.b32  	%r1089, %r1088, -2147483648;
	selp.b32	%r1090, %r1089, %r1088, %p25;
	mov.u32 	%r1091, 0;
	mov.b64 	%fd4942, {%r1091, %r1090};
	bra.uni 	BB7_553;

BB7_564:
	and.b32  	%r1110, %r68, 2147483647;
	setp.ne.s32	%p746, %r1110, 2146435072;
	@%p746 bra 	BB7_565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1111, %temp}, %fd427;
	}
	setp.ne.s32	%p747, %r1111, 0;
	mov.f64 	%fd4945, %fd4944;
	@%p747 bra 	BB7_569;

	shr.s32 	%r1112, %r72, 31;
	and.b32  	%r1113, %r1112, -2146435072;
	add.s32 	%r1114, %r1113, 2146435072;
	or.b32  	%r1115, %r1114, -2147483648;
	selp.b32	%r1116, %r1115, %r1114, %p26;
	mov.u32 	%r1117, 0;
	mov.b64 	%fd4945, {%r1117, %r1116};
	bra.uni 	BB7_569;

BB7_580:
	and.b32  	%r1134, %r73, 2147483647;
	setp.ne.s32	%p763, %r1134, 2146435072;
	@%p763 bra 	BB7_581;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1135, %temp}, %fd473;
	}
	setp.ne.s32	%p764, %r1135, 0;
	mov.f64 	%fd4948, %fd4947;
	@%p764 bra 	BB7_585;

	shr.s32 	%r1136, %r69, 31;
	and.b32  	%r1137, %r1136, -2146435072;
	add.s32 	%r1138, %r1137, 2146435072;
	or.b32  	%r1139, %r1138, -2147483648;
	selp.b32	%r1140, %r1139, %r1138, %p27;
	mov.u32 	%r1141, 0;
	mov.b64 	%fd4948, {%r1141, %r1140};
	bra.uni 	BB7_585;

BB7_596:
	and.b32  	%r1158, %r73, 2147483647;
	setp.ne.s32	%p780, %r1158, 2146435072;
	@%p780 bra 	BB7_597;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1159, %temp}, %fd473;
	}
	setp.ne.s32	%p781, %r1159, 0;
	mov.f64 	%fd4951, %fd4950;
	@%p781 bra 	BB7_601;

	shr.s32 	%r1160, %r70, 31;
	and.b32  	%r1161, %r1160, -2146435072;
	add.s32 	%r1162, %r1161, 2146435072;
	or.b32  	%r1163, %r1162, -2147483648;
	selp.b32	%r1164, %r1163, %r1162, %p28;
	mov.u32 	%r1165, 0;
	mov.b64 	%fd4951, {%r1165, %r1164};
	bra.uni 	BB7_601;

BB7_612:
	and.b32  	%r1182, %r73, 2147483647;
	setp.ne.s32	%p797, %r1182, 2146435072;
	@%p797 bra 	BB7_613;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1183, %temp}, %fd473;
	}
	setp.ne.s32	%p798, %r1183, 0;
	mov.f64 	%fd4954, %fd4953;
	@%p798 bra 	BB7_617;

	shr.s32 	%r1184, %r71, 31;
	and.b32  	%r1185, %r1184, -2146435072;
	add.s32 	%r1186, %r1185, 2146435072;
	or.b32  	%r1187, %r1186, -2147483648;
	selp.b32	%r1188, %r1187, %r1186, %p29;
	mov.u32 	%r1189, 0;
	mov.b64 	%fd4954, {%r1189, %r1188};
	bra.uni 	BB7_617;

BB7_628:
	and.b32  	%r1206, %r73, 2147483647;
	setp.ne.s32	%p814, %r1206, 2146435072;
	@%p814 bra 	BB7_629;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1207, %temp}, %fd473;
	}
	setp.ne.s32	%p815, %r1207, 0;
	mov.f64 	%fd4957, %fd4956;
	@%p815 bra 	BB7_633;

	shr.s32 	%r1208, %r72, 31;
	and.b32  	%r1209, %r1208, -2146435072;
	add.s32 	%r1210, %r1209, 2146435072;
	or.b32  	%r1211, %r1210, -2147483648;
	selp.b32	%r1212, %r1211, %r1210, %p30;
	mov.u32 	%r1213, 0;
	mov.b64 	%fd4957, {%r1213, %r1212};
	bra.uni 	BB7_633;

BB7_2305:
	mov.f64 	%fd5275, %fd5274;
	bra.uni 	BB7_2309;

BB7_252:
	mov.f64 	%fd4884, %fd4883;
	bra.uni 	BB7_256;

BB7_664:
	mov.f64 	%fd4964, %fd4963;
	bra.uni 	BB7_668;

BB7_680:
	mov.f64 	%fd4967, %fd4966;
	bra.uni 	BB7_684;

BB7_696:
	mov.f64 	%fd4970, %fd4969;
	bra.uni 	BB7_700;

BB7_712:
	mov.f64 	%fd4973, %fd4972;
	bra.uni 	BB7_716;

BB7_728:
	mov.f64 	%fd4976, %fd4975;
	bra.uni 	BB7_732;

BB7_744:
	mov.f64 	%fd4979, %fd4978;
	bra.uni 	BB7_748;

BB7_778:
	mov.f64 	%fd4986, %fd4985;
	bra.uni 	BB7_782;

BB7_794:
	mov.f64 	%fd4989, %fd4988;
	bra.uni 	BB7_798;

BB7_810:
	mov.f64 	%fd4992, %fd4991;
	bra.uni 	BB7_814;

BB7_826:
	mov.f64 	%fd4995, %fd4994;
	bra.uni 	BB7_830;

BB7_842:
	mov.f64 	%fd4998, %fd4997;
	bra.uni 	BB7_846;

BB7_858:
	mov.f64 	%fd5001, %fd5000;
	bra.uni 	BB7_862;

BB7_892:
	mov.f64 	%fd5008, %fd5007;
	bra.uni 	BB7_896;

BB7_908:
	mov.f64 	%fd5011, %fd5010;
	bra.uni 	BB7_912;

BB7_924:
	mov.f64 	%fd5014, %fd5013;
	bra.uni 	BB7_928;

BB7_940:
	mov.f64 	%fd5017, %fd5016;
	bra.uni 	BB7_944;

BB7_956:
	mov.f64 	%fd5020, %fd5019;
	bra.uni 	BB7_960;

BB7_972:
	mov.f64 	%fd5023, %fd5022;
	bra.uni 	BB7_976;

BB7_988:
	mov.f64 	%fd5026, %fd5025;
	bra.uni 	BB7_992;

BB7_1004:
	mov.f64 	%fd5029, %fd5028;
	bra.uni 	BB7_1008;

BB7_1020:
	mov.f64 	%fd5032, %fd5031;
	bra.uni 	BB7_1024;

BB7_1036:
	mov.f64 	%fd5035, %fd5034;
	bra.uni 	BB7_1040;

BB7_1052:
	mov.f64 	%fd5038, %fd5037;
	bra.uni 	BB7_1056;

BB7_1068:
	mov.f64 	%fd5041, %fd5040;
	bra.uni 	BB7_1072;

BB7_1084:
	mov.f64 	%fd5044, %fd5043;
	bra.uni 	BB7_1088;

BB7_1100:
	mov.f64 	%fd5047, %fd5046;
	bra.uni 	BB7_1104;

BB7_1116:
	mov.f64 	%fd5050, %fd5049;
	bra.uni 	BB7_1120;

BB7_1132:
	mov.f64 	%fd5053, %fd5052;
	bra.uni 	BB7_1136;

BB7_1148:
	mov.f64 	%fd5056, %fd5055;
	bra.uni 	BB7_1152;

BB7_1164:
	mov.f64 	%fd5059, %fd5058;
	bra.uni 	BB7_1168;

BB7_1180:
	mov.f64 	%fd5062, %fd5061;
	bra.uni 	BB7_1184;

BB7_1196:
	mov.f64 	%fd5065, %fd5064;
	bra.uni 	BB7_1200;

BB7_1212:
	mov.f64 	%fd5068, %fd5067;
	bra.uni 	BB7_1216;

BB7_1228:
	mov.f64 	%fd5071, %fd5070;
	bra.uni 	BB7_1232;

BB7_1244:
	mov.f64 	%fd5074, %fd5073;
	bra.uni 	BB7_1248;

BB7_1260:
	mov.f64 	%fd5077, %fd5076;
	bra.uni 	BB7_1264;

BB7_1276:
	mov.f64 	%fd5080, %fd5079;
	bra.uni 	BB7_1280;

BB7_1292:
	mov.f64 	%fd5083, %fd5082;
	bra.uni 	BB7_1296;

BB7_1308:
	mov.f64 	%fd5086, %fd5085;
	bra.uni 	BB7_1312;

BB7_1324:
	mov.f64 	%fd5089, %fd5088;
	bra.uni 	BB7_1328;

BB7_1340:
	mov.f64 	%fd5092, %fd5091;
	bra.uni 	BB7_1344;

BB7_1356:
	mov.f64 	%fd5095, %fd5094;
	bra.uni 	BB7_1360;

BB7_1372:
	mov.f64 	%fd5098, %fd5097;
	bra.uni 	BB7_1376;

BB7_1388:
	mov.f64 	%fd5101, %fd5100;
	bra.uni 	BB7_1392;

BB7_1404:
	mov.f64 	%fd5104, %fd5103;
	bra.uni 	BB7_1408;

BB7_1420:
	mov.f64 	%fd5107, %fd5106;
	bra.uni 	BB7_1424;

BB7_1436:
	mov.f64 	%fd5110, %fd5109;
	bra.uni 	BB7_1440;

BB7_1452:
	mov.f64 	%fd5113, %fd5112;
	bra.uni 	BB7_1456;

BB7_1468:
	mov.f64 	%fd5116, %fd5115;
	bra.uni 	BB7_1472;

BB7_1484:
	mov.f64 	%fd5119, %fd5118;
	bra.uni 	BB7_1488;

BB7_1500:
	mov.f64 	%fd5122, %fd5121;
	bra.uni 	BB7_1504;

BB7_1516:
	mov.f64 	%fd5125, %fd5124;
	bra.uni 	BB7_1520;

BB7_1550:
	mov.f64 	%fd5132, %fd5131;
	bra.uni 	BB7_1554;

BB7_1566:
	mov.f64 	%fd5135, %fd5134;
	bra.uni 	BB7_1570;

BB7_1582:
	mov.f64 	%fd5138, %fd5137;
	bra.uni 	BB7_1586;

BB7_1598:
	mov.f64 	%fd5141, %fd5140;
	bra.uni 	BB7_1602;

BB7_1614:
	mov.f64 	%fd5144, %fd5143;
	bra.uni 	BB7_1618;

BB7_1630:
	mov.f64 	%fd5147, %fd5146;
	bra.uni 	BB7_1634;

BB7_1664:
	mov.f64 	%fd5154, %fd5153;
	bra.uni 	BB7_1668;

BB7_1680:
	mov.f64 	%fd5157, %fd5156;
	bra.uni 	BB7_1684;

BB7_1696:
	mov.f64 	%fd5160, %fd5159;
	bra.uni 	BB7_1700;

BB7_1712:
	mov.f64 	%fd5163, %fd5162;
	bra.uni 	BB7_1716;

BB7_1728:
	mov.f64 	%fd5166, %fd5165;
	bra.uni 	BB7_1732;

BB7_1744:
	mov.f64 	%fd5169, %fd5168;
	bra.uni 	BB7_1748;

BB7_1760:
	mov.f64 	%fd5172, %fd5171;
	bra.uni 	BB7_1764;

BB7_1776:
	mov.f64 	%fd5175, %fd5174;
	bra.uni 	BB7_1780;

BB7_1792:
	mov.f64 	%fd5178, %fd5177;
	bra.uni 	BB7_1796;

BB7_1808:
	mov.f64 	%fd5181, %fd5180;
	bra.uni 	BB7_1812;

BB7_1824:
	mov.f64 	%fd5184, %fd5183;
	bra.uni 	BB7_1828;

BB7_1840:
	mov.f64 	%fd5187, %fd5186;
	bra.uni 	BB7_1844;

BB7_1856:
	mov.f64 	%fd5190, %fd5189;
	bra.uni 	BB7_1860;

BB7_1872:
	mov.f64 	%fd5193, %fd5192;
	bra.uni 	BB7_1876;

BB7_1888:
	mov.f64 	%fd5196, %fd5195;
	bra.uni 	BB7_1892;

BB7_1904:
	mov.f64 	%fd5199, %fd5198;
	bra.uni 	BB7_1908;

BB7_1920:
	mov.f64 	%fd5202, %fd5201;
	bra.uni 	BB7_1924;

BB7_1936:
	mov.f64 	%fd5205, %fd5204;
	bra.uni 	BB7_1940;

BB7_1952:
	mov.f64 	%fd5208, %fd5207;
	bra.uni 	BB7_1956;

BB7_1968:
	mov.f64 	%fd5211, %fd5210;
	bra.uni 	BB7_1972;

BB7_1984:
	mov.f64 	%fd5214, %fd5213;
	bra.uni 	BB7_1988;

BB7_2000:
	mov.f64 	%fd5217, %fd5216;
	bra.uni 	BB7_2004;

BB7_2016:
	mov.f64 	%fd5220, %fd5219;
	bra.uni 	BB7_2020;

BB7_2032:
	mov.f64 	%fd5223, %fd5222;
	bra.uni 	BB7_2036;

BB7_2048:
	mov.f64 	%fd5226, %fd5225;
	bra.uni 	BB7_2052;

BB7_2064:
	mov.f64 	%fd5229, %fd5228;
	bra.uni 	BB7_2068;

BB7_2080:
	mov.f64 	%fd5232, %fd5231;
	bra.uni 	BB7_2084;

BB7_2096:
	mov.f64 	%fd5235, %fd5234;
	bra.uni 	BB7_2100;

BB7_2112:
	mov.f64 	%fd5238, %fd5237;
	bra.uni 	BB7_2116;

BB7_2128:
	mov.f64 	%fd5241, %fd5240;
	bra.uni 	BB7_2132;

BB7_2144:
	mov.f64 	%fd5244, %fd5243;
	bra.uni 	BB7_2148;

BB7_2160:
	mov.f64 	%fd5247, %fd5246;
	bra.uni 	BB7_2164;

BB7_2176:
	mov.f64 	%fd5250, %fd5249;
	bra.uni 	BB7_2180;

BB7_2192:
	mov.f64 	%fd5253, %fd5252;
	bra.uni 	BB7_2196;

BB7_2208:
	mov.f64 	%fd5256, %fd5255;
	bra.uni 	BB7_2212;

BB7_2224:
	mov.f64 	%fd5259, %fd5258;
	bra.uni 	BB7_2228;

BB7_2240:
	mov.f64 	%fd5262, %fd5261;
	bra.uni 	BB7_2244;

BB7_2256:
	mov.f64 	%fd5265, %fd5264;
	bra.uni 	BB7_2260;

BB7_2272:
	mov.f64 	%fd5268, %fd5267;
	bra.uni 	BB7_2276;

BB7_2288:
	mov.f64 	%fd5271, %fd5270;
	bra.uni 	BB7_2292;

BB7_2403:
	mov.f64 	%fd5294, %fd5293;
	bra.uni 	BB7_2407;

BB7_2501:
	mov.f64 	%fd5313, %fd5312;
	bra.uni 	BB7_2505;

BB7_2871:
	mov.f64 	%fd5383, %fd5382;
	bra.uni 	BB7_2875;

BB7_2969:
	mov.f64 	%fd5402, %fd5401;
	bra.uni 	BB7_2973;

BB7_286:
	mov.f64 	%fd4891, %fd4890;
	bra.uni 	BB7_290;

BB7_320:
	mov.f64 	%fd4898, %fd4897;
	bra.uni 	BB7_324;

BB7_466:
	mov.f64 	%fd4926, %fd4925;
	bra.uni 	BB7_470;

BB7_500:
	mov.f64 	%fd4933, %fd4932;
	bra.uni 	BB7_504;

BB7_2322:
	mov.f64 	%fd5278, %fd5277;
	bra.uni 	BB7_2326;

BB7_2338:
	mov.f64 	%fd5281, %fd5280;
	bra.uni 	BB7_2342;

BB7_2354:
	mov.f64 	%fd5284, %fd5283;
	bra.uni 	BB7_2358;

BB7_2370:
	mov.f64 	%fd5287, %fd5286;
	bra.uni 	BB7_2374;

BB7_2386:
	mov.f64 	%fd5290, %fd5289;
	bra.uni 	BB7_2390;

BB7_2420:
	mov.f64 	%fd5297, %fd5296;
	bra.uni 	BB7_2424;

BB7_2436:
	mov.f64 	%fd5300, %fd5299;
	bra.uni 	BB7_2440;

BB7_2452:
	mov.f64 	%fd5303, %fd5302;
	bra.uni 	BB7_2456;

BB7_2468:
	mov.f64 	%fd5306, %fd5305;
	bra.uni 	BB7_2472;

BB7_2484:
	mov.f64 	%fd5309, %fd5308;
	bra.uni 	BB7_2488;

BB7_2518:
	mov.f64 	%fd5316, %fd5315;
	bra.uni 	BB7_2522;

BB7_2534:
	mov.f64 	%fd5319, %fd5318;
	bra.uni 	BB7_2538;

BB7_2550:
	mov.f64 	%fd5322, %fd5321;
	bra.uni 	BB7_2554;

BB7_2566:
	mov.f64 	%fd5325, %fd5324;
	bra.uni 	BB7_2570;

BB7_2582:
	mov.f64 	%fd5328, %fd5327;
	bra.uni 	BB7_2586;

BB7_2598:
	mov.f64 	%fd5331, %fd5330;
	bra.uni 	BB7_2602;

BB7_2614:
	mov.f64 	%fd5334, %fd5333;
	bra.uni 	BB7_2618;

BB7_2630:
	mov.f64 	%fd5337, %fd5336;
	bra.uni 	BB7_2634;

BB7_2646:
	mov.f64 	%fd5340, %fd5339;
	bra.uni 	BB7_2650;

BB7_2662:
	mov.f64 	%fd5343, %fd5342;
	bra.uni 	BB7_2666;

BB7_2678:
	mov.f64 	%fd5346, %fd5345;
	bra.uni 	BB7_2682;

BB7_2694:
	mov.f64 	%fd5349, %fd5348;
	bra.uni 	BB7_2698;

BB7_2710:
	mov.f64 	%fd5352, %fd5351;
	bra.uni 	BB7_2714;

BB7_2726:
	mov.f64 	%fd5355, %fd5354;
	bra.uni 	BB7_2730;

BB7_2742:
	mov.f64 	%fd5358, %fd5357;
	bra.uni 	BB7_2746;

BB7_2758:
	mov.f64 	%fd5361, %fd5360;
	bra.uni 	BB7_2762;

BB7_2774:
	mov.f64 	%fd5364, %fd5363;
	bra.uni 	BB7_2778;

BB7_2790:
	mov.f64 	%fd5367, %fd5366;
	bra.uni 	BB7_2794;

BB7_2806:
	mov.f64 	%fd5370, %fd5369;
	bra.uni 	BB7_2810;

BB7_2822:
	mov.f64 	%fd5373, %fd5372;
	bra.uni 	BB7_2826;

BB7_2838:
	mov.f64 	%fd5376, %fd5375;
	bra.uni 	BB7_2842;

BB7_2854:
	mov.f64 	%fd5379, %fd5378;
	bra.uni 	BB7_2858;

BB7_2888:
	mov.f64 	%fd5386, %fd5385;
	bra.uni 	BB7_2892;

BB7_2904:
	mov.f64 	%fd5389, %fd5388;
	bra.uni 	BB7_2908;

BB7_2920:
	mov.f64 	%fd5392, %fd5391;
	bra.uni 	BB7_2924;

BB7_2936:
	mov.f64 	%fd5395, %fd5394;
	bra.uni 	BB7_2940;

BB7_2952:
	mov.f64 	%fd5398, %fd5397;
	bra.uni 	BB7_2956;

BB7_2986:
	mov.f64 	%fd5405, %fd5404;
	bra.uni 	BB7_2990;

BB7_3002:
	mov.f64 	%fd5408, %fd5407;
	bra.uni 	BB7_3006;

BB7_3018:
	mov.f64 	%fd5411, %fd5410;
	bra.uni 	BB7_3022;

BB7_3034:
	mov.f64 	%fd5414, %fd5413;
	bra.uni 	BB7_3038;

BB7_3050:
	mov.f64 	%fd5417, %fd5416;
	bra.uni 	BB7_3054;

BB7_3066:
	mov.f64 	%fd5420, %fd5419;
	bra.uni 	BB7_3070;

BB7_3082:
	mov.f64 	%fd5423, %fd5422;
	bra.uni 	BB7_3086;

BB7_3098:
	mov.f64 	%fd5426, %fd5425;
	bra.uni 	BB7_3102;

BB7_3114:
	mov.f64 	%fd5429, %fd5428;
	bra.uni 	BB7_3118;

BB7_3130:
	mov.f64 	%fd5432, %fd5431;
	bra.uni 	BB7_3134;

BB7_3146:
	mov.f64 	%fd5435, %fd5434;
	bra.uni 	BB7_3150;

BB7_3162:
	mov.f64 	%fd5438, %fd5437;
	bra.uni 	BB7_3166;

BB7_3178:
	mov.f64 	%fd5441, %fd5440;
	bra.uni 	BB7_3182;

BB7_3194:
	mov.f64 	%fd5444, %fd5443;
	bra.uni 	BB7_3198;

BB7_3210:
	mov.f64 	%fd5447, %fd5446;
	bra.uni 	BB7_3214;

BB7_3226:
	mov.f64 	%fd5450, %fd5449;
	bra.uni 	BB7_3230;

BB7_3242:
	mov.f64 	%fd5453, %fd5452;
	bra.uni 	BB7_3246;

BB7_3258:
	mov.f64 	%fd5456, %fd5455;
	bra.uni 	BB7_3262;

BB7_3274:
	mov.f64 	%fd5459, %fd5458;
	bra.uni 	BB7_3278;

BB7_3290:
	mov.f64 	%fd5462, %fd5461;
	bra.uni 	BB7_3294;

BB7_3306:
	mov.f64 	%fd5465, %fd5464;
	bra.uni 	BB7_3310;

BB7_3322:
	mov.f64 	%fd5468, %fd5467;
	bra.uni 	BB7_3326;

BB7_269:
	mov.f64 	%fd4887, %fd4886;
	bra.uni 	BB7_273;

BB7_303:
	mov.f64 	%fd4894, %fd4893;
	bra.uni 	BB7_307;

BB7_337:
	mov.f64 	%fd4901, %fd4900;
	bra.uni 	BB7_341;

BB7_353:
	mov.f64 	%fd4904, %fd4903;
	bra.uni 	BB7_357;

BB7_369:
	mov.f64 	%fd4907, %fd4906;
	bra.uni 	BB7_373;

BB7_385:
	mov.f64 	%fd4910, %fd4909;
	bra.uni 	BB7_389;

BB7_401:
	mov.f64 	%fd4913, %fd4912;
	bra.uni 	BB7_405;

BB7_417:
	mov.f64 	%fd4916, %fd4915;
	bra.uni 	BB7_421;

BB7_433:
	mov.f64 	%fd4919, %fd4918;
	bra.uni 	BB7_437;

BB7_449:
	mov.f64 	%fd4922, %fd4921;
	bra.uni 	BB7_453;

BB7_483:
	mov.f64 	%fd4929, %fd4928;
	bra.uni 	BB7_487;

BB7_517:
	mov.f64 	%fd4936, %fd4935;
	bra.uni 	BB7_521;

BB7_533:
	mov.f64 	%fd4939, %fd4938;
	bra.uni 	BB7_537;

BB7_549:
	mov.f64 	%fd4942, %fd4941;
	bra.uni 	BB7_553;

BB7_565:
	mov.f64 	%fd4945, %fd4944;
	bra.uni 	BB7_569;

BB7_581:
	mov.f64 	%fd4948, %fd4947;
	bra.uni 	BB7_585;

BB7_597:
	mov.f64 	%fd4951, %fd4950;
	bra.uni 	BB7_601;

BB7_613:
	mov.f64 	%fd4954, %fd4953;
	bra.uni 	BB7_617;

BB7_629:
	mov.f64 	%fd4957, %fd4956;
	bra.uni 	BB7_633;

BB7_6:
	cvt.s64.s32	%rd248, %r5389;
	add.s64 	%rd245, %rd248, %rd1;
	mov.u32 	%r5310, %tid.y;
	add.s64 	%rd239, %rd245, 4;
	min.s64 	%rd238, %rd2, %rd239;
	sub.s64 	%rd237, %rd238, %rd245;
	cvt.u64.u32	%rd236, %r5310;
	setp.lt.s64	%p3621, %rd236, %rd237;
	setp.lt.s64	%p3620, %rd228, %rd229;
	and.pred  	%p3619, %p3620, %p3621;
	cvt.s64.s32	%rd113, %r5390;
	add.s64 	%rd10, %rd113, %rd3;
	add.s64 	%rd114, %rd10, 4;
	min.s64 	%rd115, %rd4, %rd114;
	sub.s64 	%rd116, %rd115, %rd10;
	mov.u32 	%r225, %tid.z;
	cvt.u64.u32	%rd117, %r225;
	setp.lt.s64	%p179, %rd117, %rd116;
	and.pred  	%p180, %p3619, %p179;
	@!%p180 bra 	BB7_3330;
	bra.uni 	BB7_7;

BB7_7:
	ld.param.f64 	%fd4548, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+96];
	mov.b64	%rd263, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u32 	%r5327, %tid.z;
	cvt.s64.s32	%rd262, %r5390;
	add.s64 	%rd261, %rd262, %rd3;
	cvt.u64.u32	%rd260, %r5327;
	mov.u32 	%r5326, %tid.y;
	cvt.u64.u32	%rd259, %r5326;
	mov.u64 	%rd258, %rd263;
	add.s64 	%rd257, %rd258, 56;
	mov.u32 	%r5325, 1;
	ld.param.f64 	%fd4547, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+120];
	mul.f64 	%fd4546, %fd44, %fd44;
	cvt.s64.s32	%rd256, %r5389;
	add.s64 	%rd255, %rd256, %rd1;
	add.s64 	%rd254, %rd259, %rd255;
	cvt.u32.u64	%r5324, %rd254;
	add.s32 	%r5323, %r5324, -1;
	cvt.rn.f64.s32	%fd4545, %r5323;
	mul.f64 	%fd4544, %fd1, %fd4545;
	sub.f64 	%fd4543, %fd4544, %fd4541;
	mul.f64 	%fd4542, %fd4543, %fd4543;
	sub.s32 	%r5321, %r5325, %r198;
	ld.param.u32 	%r5320, [%rd257+16];
	sub.s32 	%r5319, %r5325, %r199;
	add.s32 	%r5318, %r5319, %r5320;
	add.s32 	%r5317, %r5321, %r5308;
	mov.u32 	%r5316, %tid.x;
	cvt.s64.s32	%rd252, %r5388;
	add.s64 	%rd251, %rd252, %rd223;
	cvt.u64.u32	%rd250, %r5316;
	add.s64 	%rd249, %rd250, %rd251;
	cvt.u32.u64	%r5315, %rd249;
	sub.s32 	%r5314, %r5315, %r5307;
	mul.lo.s32 	%r5313, %r5317, %r5318;
	mul.lo.s32 	%r5312, %r5313, %r5314;
	add.s64 	%rd119, %rd260, %rd261;
	cvt.u32.u64	%r227, %rd119;
	sub.s32 	%r228, %r227, %r198;
	add.s32 	%r229, %r228, %r5312;
	cvt.u64.u32	%rd120, %r5389;
	add.s64 	%rd121, %rd120, %rd1;
	add.s64 	%rd123, %rd259, %rd121;
	cvt.u32.u64	%r231, %rd123;
	sub.s32 	%r232, %r231, %r199;
	mad.lo.s32 	%r236, %r232, %r5317, %r229;
	add.s32 	%r237, %r227, -1;
	cvt.rn.f64.s32	%fd2409, %r237;
	mul.f64 	%fd2410, %fd1, %fd2409;
	sub.f64 	%fd52, %fd2410, %fd4548;
	mul.f64 	%fd53, %fd52, %fd52;
	add.f64 	%fd2411, %fd4542, %fd53;
	add.f64 	%fd2412, %fd4546, %fd2411;
	sqrt.rn.f64 	%fd54, %fd2412;
	setp.lt.f64	%p181, %fd54, %fd4547;
	mul.wide.s32 	%rd124, %r236, 3;
	shl.b64 	%rd126, %rd124, 3;
	add.s64 	%rd11, %rd125, %rd126;
	@%p181 bra 	BB7_3329;
	bra.uni 	BB7_8;

BB7_3329:
	mov.u64 	%rd209, 0;
	st.global.u64 	[%rd11+16], %rd209;
	st.global.u64 	[%rd11+8], %rd209;
	st.global.u64 	[%rd11], %rd209;
	bra.uni 	BB7_3330;

BB7_8:
	setp.gt.s32	%p182, %r4, 7;
	@%p182 bra 	BB7_12;

	setp.eq.s32	%p185, %r4, 1;
	@%p185 bra 	BB7_15;
	bra.uni 	BB7_10;

BB7_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd6;
	}
	mov.f64 	%fd2414, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd2414;
	}
	bfe.u32 	%r238, %r15, 20, 11;
	add.s32 	%r239, %r238, -1012;
	mov.u64 	%rd127, 4611686018427387904;
	shl.b64 	%rd12, %rd127, %r239;
	setp.eq.s64	%p187, %rd12, -9223372036854775808;
	abs.f64 	%fd55, %fd6;
	// Callseq Start 232
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd55;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2414;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4839, [retval0+0];
	
	//{
	}// Callseq End 232
	setp.lt.s32	%p188, %r14, 0;
	and.pred  	%p2, %p188, %p187;
	@!%p2 bra 	BB7_17;
	bra.uni 	BB7_16;

BB7_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd4839;
	}
	xor.b32  	%r241, %r240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd4839;
	}
	mov.b64 	%fd4839, {%r242, %r241};

BB7_17:
	setp.eq.f64	%p189, %fd6, 0d0000000000000000;
	@%p189 bra 	BB7_20;
	bra.uni 	BB7_18;

BB7_20:
	selp.b32	%r243, %r14, 0, %p187;
	or.b32  	%r244, %r243, 2146435072;
	setp.lt.s32	%p193, %r15, 0;
	selp.b32	%r245, %r244, %r243, %p193;
	mov.u32 	%r246, 0;
	mov.b64 	%fd4839, {%r246, %r245};
	bra.uni 	BB7_21;

BB7_12:
	setp.eq.s32	%p183, %r4, 8;
	@%p183 bra 	BB7_635;
	bra.uni 	BB7_13;

BB7_635:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd6;
	}
	mov.f64 	%fd3346, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd3346;
	}
	bfe.u32 	%r1219, %r75, 20, 11;
	add.s32 	%r1220, %r1219, -1012;
	mov.u64 	%rd140, 4611686018427387904;
	shl.b64 	%rd25, %rd140, %r1220;
	setp.eq.s64	%p820, %rd25, -9223372036854775808;
	abs.f64 	%fd521, %fd6;
	// Callseq Start 259
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd521;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4960, [retval0+0];
	
	//{
	}// Callseq End 259
	setp.lt.s32	%p821, %r74, 0;
	and.pred  	%p31, %p821, %p820;
	@!%p31 bra 	BB7_637;
	bra.uni 	BB7_636;

BB7_636:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1221}, %fd4960;
	}
	xor.b32  	%r1222, %r1221, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1223, %temp}, %fd4960;
	}
	mov.b64 	%fd4960, {%r1223, %r1222};

BB7_637:
	setp.eq.f64	%p822, %fd6, 0d0000000000000000;
	@%p822 bra 	BB7_640;
	bra.uni 	BB7_638;

BB7_640:
	selp.b32	%r1224, %r74, 0, %p820;
	or.b32  	%r1225, %r1224, 2146435072;
	setp.lt.s32	%p826, %r75, 0;
	selp.b32	%r1226, %r1225, %r1224, %p826;
	mov.u32 	%r1227, 0;
	mov.b64 	%fd4960, {%r1227, %r1226};
	bra.uni 	BB7_641;

BB7_10:
	setp.eq.s32	%p186, %r4, 5;
	@%p186 bra 	BB7_11;
	bra.uni 	BB7_3328;

BB7_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd6;
	}
	mov.f64 	%fd4033, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd4033;
	}
	bfe.u32 	%r3709, %r146, 20, 11;
	add.s32 	%r3710, %r3709, -1012;
	mov.u64 	%rd179, 4611686018427387904;
	shl.b64 	%rd64, %rd179, %r3710;
	setp.eq.s64	%p2533, %rd64, -9223372036854775808;
	abs.f64 	%fd1658, %fd6;
	// Callseq Start 342
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1658;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5274, [retval0+0];
	
	//{
	}// Callseq End 342
	setp.lt.s32	%p2534, %r145, 0;
	and.pred  	%p116, %p2534, %p2533;
	@!%p116 bra 	BB7_2295;
	bra.uni 	BB7_2294;

BB7_2294:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3711}, %fd5274;
	}
	xor.b32  	%r3712, %r3711, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3713, %temp}, %fd5274;
	}
	mov.b64 	%fd5274, {%r3713, %r3712};

BB7_2295:
	setp.eq.f64	%p2535, %fd6, 0d0000000000000000;
	@%p2535 bra 	BB7_2298;
	bra.uni 	BB7_2296;

BB7_2298:
	selp.b32	%r3714, %r145, 0, %p2533;
	or.b32  	%r3715, %r3714, 2146435072;
	setp.lt.s32	%p2539, %r146, 0;
	selp.b32	%r3716, %r3715, %r3714, %p2539;
	mov.u32 	%r3717, 0;
	mov.b64 	%fd5274, {%r3717, %r3716};
	bra.uni 	BB7_2299;

BB7_13:
	setp.eq.s32	%p184, %r4, 16;
	@%p184 bra 	BB7_14;
	bra.uni 	BB7_3328;

BB7_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd6;
	}
	mov.f64 	%fd3142, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd3142;
	}
	bfe.u32 	%r625, %r51, 20, 11;
	add.s32 	%r626, %r625, -1012;
	mov.u64 	%rd128, 4611686018427387904;
	shl.b64 	%rd13, %rd128, %r626;
	setp.eq.s64	%p407, %rd13, -9223372036854775808;
	abs.f64 	%fd228, %fd6;
	// Callseq Start 237
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4883, [retval0+0];
	
	//{
	}// Callseq End 237
	setp.lt.s32	%p408, %r50, 0;
	and.pred  	%p7, %p408, %p407;
	@!%p7 bra 	BB7_242;
	bra.uni 	BB7_241;

BB7_241:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r627}, %fd4883;
	}
	xor.b32  	%r628, %r627, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r629, %temp}, %fd4883;
	}
	mov.b64 	%fd4883, {%r629, %r628};

BB7_242:
	setp.eq.f64	%p409, %fd6, 0d0000000000000000;
	@%p409 bra 	BB7_245;
	bra.uni 	BB7_243;

BB7_245:
	selp.b32	%r630, %r50, 0, %p407;
	or.b32  	%r631, %r630, 2146435072;
	setp.lt.s32	%p413, %r51, 0;
	selp.b32	%r632, %r631, %r630, %p413;
	mov.u32 	%r633, 0;
	mov.b64 	%fd4883, {%r633, %r632};
	bra.uni 	BB7_246;

BB7_18:
	setp.gt.s32	%p190, %r14, -1;
	@%p190 bra 	BB7_21;

	cvt.rzi.f64.f64	%fd2416, %fd2414;
	setp.neu.f64	%p191, %fd2416, 0d4000000000000000;
	selp.f64	%fd4839, 0dFFF8000000000000, %fd4839, %p191;

BB7_21:
	add.f64 	%fd4840, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd4840;
	}
	and.b32  	%r248, %r247, 2146435072;
	setp.ne.s32	%p194, %r248, 2146435072;
	@%p194 bra 	BB7_22;

	setp.gtu.f64	%p195, %fd55, 0d7FF0000000000000;
	@%p195 bra 	BB7_31;

	and.b32  	%r249, %r15, 2147483647;
	setp.ne.s32	%p196, %r249, 2146435072;
	@%p196 bra 	BB7_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r250, %temp}, %fd2414;
	}
	setp.eq.s32	%p197, %r250, 0;
	@%p197 bra 	BB7_30;
	bra.uni 	BB7_26;

BB7_30:
	setp.eq.f64	%p200, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p201, %fd55, 0d3FF0000000000000;
	selp.b32	%r259, 2146435072, 0, %p201;
	xor.b32  	%r260, %r259, 2146435072;
	setp.lt.s32	%p202, %r15, 0;
	selp.b32	%r261, %r260, %r259, %p202;
	selp.b32	%r262, 1072693248, %r261, %p200;
	mov.u32 	%r263, 0;
	mov.b64 	%fd4840, {%r263, %r262};
	bra.uni 	BB7_31;

BB7_638:
	setp.gt.s32	%p823, %r74, -1;
	@%p823 bra 	BB7_641;

	cvt.rzi.f64.f64	%fd3348, %fd3346;
	setp.neu.f64	%p824, %fd3348, 0d4000000000000000;
	selp.f64	%fd4960, 0dFFF8000000000000, %fd4960, %p824;

BB7_641:
	add.f64 	%fd4961, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1228}, %fd4961;
	}
	and.b32  	%r1229, %r1228, 2146435072;
	setp.ne.s32	%p827, %r1229, 2146435072;
	@%p827 bra 	BB7_642;

	setp.gtu.f64	%p828, %fd521, 0d7FF0000000000000;
	@%p828 bra 	BB7_651;

	and.b32  	%r1230, %r75, 2147483647;
	setp.ne.s32	%p829, %r1230, 2146435072;
	@%p829 bra 	BB7_646;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1231, %temp}, %fd3346;
	}
	setp.eq.s32	%p830, %r1231, 0;
	@%p830 bra 	BB7_650;
	bra.uni 	BB7_646;

BB7_650:
	setp.eq.f64	%p833, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p834, %fd521, 0d3FF0000000000000;
	selp.b32	%r1240, 2146435072, 0, %p834;
	xor.b32  	%r1241, %r1240, 2146435072;
	setp.lt.s32	%p835, %r75, 0;
	selp.b32	%r1242, %r1241, %r1240, %p835;
	selp.b32	%r1243, 1072693248, %r1242, %p833;
	mov.u32 	%r1244, 0;
	mov.b64 	%fd4961, {%r1244, %r1243};
	bra.uni 	BB7_651;

BB7_22:
	mov.f64 	%fd4840, %fd4839;

BB7_31:
	rcp.rn.f64 	%fd2419, %fd4840;
	setp.eq.f64	%p203, %fd6, 0d3FF0000000000000;
	selp.f64	%fd66, 0d3FF0000000000000, %fd2419, %p203;
	div.rn.f64 	%fd2420, %fd54, %fd6;
	sub.f64 	%fd67, %fd7, %fd2420;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd67;
	}
	abs.f64 	%fd68, %fd67;
	// Callseq Start 233
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd68;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2414;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4879, [retval0+0];
	
	//{
	}// Callseq End 233
	setp.lt.s32	%p204, %r16, 0;
	and.pred  	%p3, %p204, %p187;
	mov.f64 	%fd4842, %fd4879;
	@!%p3 bra 	BB7_33;
	bra.uni 	BB7_32;

BB7_32:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r264}, %fd4879;
	}
	xor.b32  	%r265, %r264, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r266, %temp}, %fd4879;
	}
	mov.b64 	%fd4842, {%r266, %r265};

BB7_33:
	setp.eq.f64	%p206, %fd67, 0d0000000000000000;
	@%p206 bra 	BB7_36;
	bra.uni 	BB7_34;

BB7_36:
	selp.b32	%r267, %r16, 0, %p187;
	or.b32  	%r268, %r267, 2146435072;
	setp.lt.s32	%p210, %r15, 0;
	selp.b32	%r269, %r268, %r267, %p210;
	mov.u32 	%r270, 0;
	mov.b64 	%fd4842, {%r270, %r269};
	bra.uni 	BB7_37;

BB7_642:
	mov.f64 	%fd4961, %fd4960;

BB7_651:
	rcp.rn.f64 	%fd3352, %fd4961;
	setp.eq.f64	%p836, %fd6, 0d3FF0000000000000;
	selp.f64	%fd532, 0d3FF0000000000000, %fd3352, %p836;
	mul.f64 	%fd533, %fd8, %fd54;
	div.rn.f64 	%fd534, %fd533, %fd6;
	sub.f64 	%fd535, %fd7, %fd534;
	setp.gt.f64	%p837, %fd535, 0d0000000000000000;
	setp.lt.f64	%p838, %fd535, 0d3FF0000000000000;
	and.pred  	%p839, %p837, %p838;
	mov.f64 	%fd4980, 0d0000000000000000;
	@!%p839 bra 	BB7_749;
	bra.uni 	BB7_652;

BB7_652:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd535;
	}
	mov.f64 	%fd3353, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd3353;
	}
	bfe.u32 	%r1245, %r77, 20, 11;
	add.s32 	%r1246, %r1245, -1012;
	mov.u64 	%rd141, 4617315517961601024;
	shl.b64 	%rd26, %rd141, %r1246;
	setp.eq.s64	%p840, %rd26, -9223372036854775808;
	abs.f64 	%fd536, %fd535;
	// Callseq Start 260
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd536;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3353;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4963, [retval0+0];
	
	//{
	}// Callseq End 260
	setp.lt.s32	%p841, %r76, 0;
	and.pred  	%p32, %p841, %p840;
	@!%p32 bra 	BB7_654;
	bra.uni 	BB7_653;

BB7_653:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1247}, %fd4963;
	}
	xor.b32  	%r1248, %r1247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1249, %temp}, %fd4963;
	}
	mov.b64 	%fd4963, {%r1249, %r1248};

BB7_654:
	setp.eq.f64	%p842, %fd535, 0d0000000000000000;
	@%p842 bra 	BB7_657;
	bra.uni 	BB7_655;

BB7_657:
	selp.b32	%r1250, %r76, 0, %p840;
	or.b32  	%r1251, %r1250, 2146435072;
	setp.lt.s32	%p846, %r77, 0;
	selp.b32	%r1252, %r1251, %r1250, %p846;
	mov.u32 	%r1253, 0;
	mov.b64 	%fd4963, {%r1253, %r1252};
	bra.uni 	BB7_658;

BB7_34:
	setp.gt.s32	%p207, %r16, -1;
	@%p207 bra 	BB7_37;

	cvt.rzi.f64.f64	%fd2423, %fd2414;
	setp.neu.f64	%p208, %fd2423, 0d4000000000000000;
	selp.f64	%fd4842, 0dFFF8000000000000, %fd4842, %p208;

BB7_37:
	add.f64 	%fd4880, %fd67, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r271}, %fd4880;
	}
	and.b32  	%r17, %r271, 2146435072;
	setp.ne.s32	%p211, %r17, 2146435072;
	@%p211 bra 	BB7_38;

	setp.gtu.f64	%p212, %fd68, 0d7FF0000000000000;
	mov.f64 	%fd4843, %fd4880;
	@%p212 bra 	BB7_47;

	and.b32  	%r272, %r15, 2147483647;
	setp.ne.s32	%p213, %r272, 2146435072;
	@%p213 bra 	BB7_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r273, %temp}, %fd2414;
	}
	setp.eq.s32	%p214, %r273, 0;
	@%p214 bra 	BB7_46;
	bra.uni 	BB7_42;

BB7_46:
	setp.gt.f64	%p217, %fd68, 0d3FF0000000000000;
	selp.b32	%r282, 2146435072, 0, %p217;
	xor.b32  	%r283, %r282, 2146435072;
	setp.lt.s32	%p218, %r15, 0;
	selp.b32	%r284, %r283, %r282, %p218;
	setp.eq.f64	%p219, %fd67, 0dBFF0000000000000;
	selp.b32	%r285, 1072693248, %r284, %p219;
	mov.u32 	%r286, 0;
	mov.b64 	%fd4843, {%r286, %r285};
	bra.uni 	BB7_47;

BB7_38:
	mov.f64 	%fd4843, %fd4842;

BB7_47:
	neg.f64 	%fd2425, %fd4843;
	setp.eq.f64	%p220, %fd67, 0d3FF0000000000000;
	selp.f64	%fd2426, 0dBFF0000000000000, %fd2425, %p220;
	div.rn.f64 	%fd79, %fd2426, %fd40;
	mov.f64 	%fd2427, 0d4338000000000000;
	mov.f64 	%fd2428, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd2429, %fd79, %fd2428, %fd2427;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd2429;
	}
	mov.f64 	%fd2430, 0dC338000000000000;
	add.rn.f64 	%fd2431, %fd2429, %fd2430;
	mov.f64 	%fd2432, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd2433, %fd2431, %fd2432, %fd79;
	mov.f64 	%fd2434, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd2435, %fd2431, %fd2434, %fd2433;
	mov.f64 	%fd2436, 0d3E928AF3FCA213EA;
	mov.f64 	%fd2437, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd2438, %fd2437, %fd2435, %fd2436;
	mov.f64 	%fd2439, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd2440, %fd2438, %fd2435, %fd2439;
	mov.f64 	%fd2441, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd2442, %fd2440, %fd2435, %fd2441;
	mov.f64 	%fd2443, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd2444, %fd2442, %fd2435, %fd2443;
	mov.f64 	%fd2445, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd2446, %fd2444, %fd2435, %fd2445;
	mov.f64 	%fd2447, 0d3F81111111122322;
	fma.rn.f64 	%fd2448, %fd2446, %fd2435, %fd2447;
	mov.f64 	%fd2449, 0d3FA55555555502A1;
	fma.rn.f64 	%fd2450, %fd2448, %fd2435, %fd2449;
	mov.f64 	%fd2451, 0d3FC5555555555511;
	fma.rn.f64 	%fd2452, %fd2450, %fd2435, %fd2451;
	mov.f64 	%fd2453, 0d3FE000000000000B;
	fma.rn.f64 	%fd2454, %fd2452, %fd2435, %fd2453;
	mov.f64 	%fd2455, 0d3FF0000000000000;
	fma.rn.f64 	%fd2456, %fd2454, %fd2435, %fd2455;
	fma.rn.f64 	%fd2457, %fd2456, %fd2435, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd2457;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd2457;
	}
	shl.b32 	%r287, %r18, 20;
	add.s32 	%r288, %r20, %r287;
	mov.b64 	%fd4844, {%r19, %r288};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r289}, %fd79;
	}
	mov.b32 	 %f8, %r289;
	abs.f32 	%f1, %f8;
	setp.lt.f32	%p221, %f1, 0f4086232B;
	@%p221 bra 	BB7_50;

	setp.lt.f64	%p222, %fd79, 0d0000000000000000;
	add.f64 	%fd2458, %fd79, 0d7FF0000000000000;
	selp.f64	%fd4844, 0d0000000000000000, %fd2458, %p222;
	setp.geu.f32	%p223, %f1, 0f40874800;
	@%p223 bra 	BB7_50;

	shr.u32 	%r290, %r18, 31;
	add.s32 	%r291, %r18, %r290;
	shr.s32 	%r292, %r291, 1;
	shl.b32 	%r293, %r292, 20;
	add.s32 	%r294, %r293, %r20;
	mov.b64 	%fd2459, {%r19, %r294};
	sub.s32 	%r295, %r18, %r292;
	shl.b32 	%r296, %r295, 20;
	add.s32 	%r297, %r296, 1072693248;
	mov.u32 	%r298, 0;
	mov.b64 	%fd2460, {%r298, %r297};
	mul.f64 	%fd4844, %fd2459, %fd2460;

BB7_50:
	mul.f64 	%fd2461, %fd39, %fd4844;
	mul.f64 	%fd84, %fd66, %fd2461;
	abs.f64 	%fd85, %fd9;
	// Callseq Start 234
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd85;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2414;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4866, [retval0+0];
	
	//{
	}// Callseq End 234
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd9;
	}
	setp.lt.s32	%p224, %r21, 0;
	and.pred  	%p4, %p224, %p187;
	mov.f64 	%fd4846, %fd4866;
	@!%p4 bra 	BB7_52;
	bra.uni 	BB7_51;

BB7_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r299}, %fd4866;
	}
	xor.b32  	%r300, %r299, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r301, %temp}, %fd4866;
	}
	mov.b64 	%fd4846, {%r301, %r300};

BB7_52:
	setp.eq.f64	%p226, %fd9, 0d0000000000000000;
	@%p226 bra 	BB7_55;
	bra.uni 	BB7_53;

BB7_55:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5338}, %fd9;
	}
	selp.b32	%r302, %r5338, 0, %p187;
	or.b32  	%r303, %r302, 2146435072;
	setp.lt.s32	%p230, %r15, 0;
	selp.b32	%r304, %r303, %r302, %p230;
	mov.u32 	%r305, 0;
	mov.b64 	%fd4846, {%r305, %r304};
	bra.uni 	BB7_56;

BB7_53:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5328}, %fd9;
	}
	setp.gt.s32	%p227, %r5328, -1;
	@%p227 bra 	BB7_56;

	cvt.rzi.f64.f64	%fd2464, %fd2414;
	setp.neu.f64	%p228, %fd2464, 0d4000000000000000;
	selp.f64	%fd4846, 0dFFF8000000000000, %fd4846, %p228;

BB7_56:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd14;
	}
	and.b32  	%r22, %r306, 2146435072;
	setp.ne.s32	%p231, %r22, 2146435072;
	@%p231 bra 	BB7_57;

	abs.f64 	%fd4571, %fd9;
	setp.gtu.f64	%p232, %fd4571, 0d7FF0000000000000;
	mov.f64 	%fd4847, %fd14;
	@%p232 bra 	BB7_66;

	and.b32  	%r307, %r15, 2147483647;
	setp.ne.s32	%p233, %r307, 2146435072;
	@%p233 bra 	BB7_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r308, %temp}, %fd2414;
	}
	setp.eq.s32	%p234, %r308, 0;
	@%p234 bra 	BB7_65;
	bra.uni 	BB7_61;

BB7_65:
	abs.f64 	%fd4572, %fd9;
	setp.eq.f64	%p237, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p238, %fd4572, 0d3FF0000000000000;
	selp.b32	%r317, 2146435072, 0, %p238;
	xor.b32  	%r318, %r317, 2146435072;
	setp.lt.s32	%p239, %r15, 0;
	selp.b32	%r319, %r318, %r317, %p239;
	selp.b32	%r320, 1072693248, %r319, %p237;
	mov.u32 	%r321, 0;
	mov.b64 	%fd4847, {%r321, %r320};
	bra.uni 	BB7_66;

BB7_57:
	mov.f64 	%fd4847, %fd4846;

BB7_66:
	rcp.rn.f64 	%fd2466, %fd4847;
	setp.eq.f64	%p240, %fd9, 0d3FF0000000000000;
	selp.f64	%fd95, 0d3FF0000000000000, %fd2466, %p240;
	div.rn.f64 	%fd2467, %fd54, %fd9;
	sub.f64 	%fd96, %fd7, %fd2467;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd96;
	}
	abs.f64 	%fd97, %fd96;
	// Callseq Start 235
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd97;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2414;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4875, [retval0+0];
	
	//{
	}// Callseq End 235
	setp.lt.s32	%p241, %r23, 0;
	and.pred  	%p5, %p241, %p187;
	mov.f64 	%fd4849, %fd4875;
	@!%p5 bra 	BB7_68;
	bra.uni 	BB7_67;

BB7_67:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd4875;
	}
	xor.b32  	%r323, %r322, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r324, %temp}, %fd4875;
	}
	mov.b64 	%fd4849, {%r324, %r323};

BB7_68:
	setp.eq.f64	%p243, %fd96, 0d0000000000000000;
	@%p243 bra 	BB7_71;
	bra.uni 	BB7_69;

BB7_71:
	selp.b32	%r325, %r23, 0, %p187;
	or.b32  	%r326, %r325, 2146435072;
	setp.lt.s32	%p247, %r15, 0;
	selp.b32	%r327, %r326, %r325, %p247;
	mov.u32 	%r328, 0;
	mov.b64 	%fd4849, {%r328, %r327};
	bra.uni 	BB7_72;

BB7_69:
	setp.gt.s32	%p244, %r23, -1;
	@%p244 bra 	BB7_72;

	cvt.rzi.f64.f64	%fd2470, %fd2414;
	setp.neu.f64	%p245, %fd2470, 0d4000000000000000;
	selp.f64	%fd4849, 0dFFF8000000000000, %fd4849, %p245;

BB7_72:
	add.f64 	%fd104, %fd96, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd104;
	}
	and.b32  	%r24, %r329, 2146435072;
	setp.ne.s32	%p248, %r24, 2146435072;
	@%p248 bra 	BB7_73;

	add.f64 	%fd4850, %fd96, 0d4000000000000000;
	abs.f64 	%fd4568, %fd96;
	setp.gtu.f64	%p249, %fd4568, 0d7FF0000000000000;
	@%p249 bra 	BB7_82;

	and.b32  	%r330, %r15, 2147483647;
	setp.ne.s32	%p250, %r330, 2146435072;
	@%p250 bra 	BB7_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r331, %temp}, %fd2414;
	}
	setp.eq.s32	%p251, %r331, 0;
	@%p251 bra 	BB7_81;
	bra.uni 	BB7_77;

BB7_81:
	abs.f64 	%fd4570, %fd96;
	setp.gt.f64	%p254, %fd4570, 0d3FF0000000000000;
	selp.b32	%r340, 2146435072, 0, %p254;
	xor.b32  	%r341, %r340, 2146435072;
	setp.lt.s32	%p255, %r15, 0;
	selp.b32	%r342, %r341, %r340, %p255;
	setp.eq.f64	%p256, %fd96, 0dBFF0000000000000;
	selp.b32	%r343, 1072693248, %r342, %p256;
	mov.u32 	%r344, 0;
	mov.b64 	%fd4850, {%r344, %r343};
	bra.uni 	BB7_82;

BB7_73:
	mov.f64 	%fd4850, %fd4849;

BB7_82:
	mov.f64 	%fd4643, 0d3FE000000000000B;
	mov.f64 	%fd4642, 0d3EC71DEE62401315;
	mov.f64 	%fd4641, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4640, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4639, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4638, 0dC338000000000000;
	mov.f64 	%fd4637, 0d4338000000000000;
	mov.f64 	%fd4636, 0d3FF71547652B82FE;
	mov.f64 	%fd4555, 0d3FC5555555555511;
	mov.f64 	%fd4554, 0d3FA55555555502A1;
	mov.f64 	%fd4553, 0d3F81111111122322;
	mov.f64 	%fd4552, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4551, 0d3F2A01A014761F65;
	mov.f64 	%fd4550, 0d3EFA01997C89EB71;
	mov.f64 	%fd4549, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd2472, %fd4850;
	setp.eq.f64	%p257, %fd96, 0d3FF0000000000000;
	selp.f64	%fd2473, 0dBFF0000000000000, %fd2472, %p257;
	div.rn.f64 	%fd108, %fd2473, %fd40;
	fma.rn.f64 	%fd2476, %fd108, %fd4636, %fd4637;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd2476;
	}
	add.rn.f64 	%fd2478, %fd2476, %fd4638;
	fma.rn.f64 	%fd2480, %fd2478, %fd4639, %fd108;
	fma.rn.f64 	%fd2482, %fd2478, %fd4549, %fd2480;
	fma.rn.f64 	%fd2485, %fd4640, %fd2482, %fd4641;
	fma.rn.f64 	%fd2487, %fd2485, %fd2482, %fd4642;
	fma.rn.f64 	%fd2489, %fd2487, %fd2482, %fd4550;
	fma.rn.f64 	%fd2491, %fd2489, %fd2482, %fd4551;
	fma.rn.f64 	%fd2493, %fd2491, %fd2482, %fd4552;
	fma.rn.f64 	%fd2495, %fd2493, %fd2482, %fd4553;
	fma.rn.f64 	%fd2497, %fd2495, %fd2482, %fd4554;
	fma.rn.f64 	%fd2499, %fd2497, %fd2482, %fd4555;
	fma.rn.f64 	%fd2501, %fd2499, %fd2482, %fd4643;
	fma.rn.f64 	%fd2503, %fd2501, %fd2482, %fd2455;
	fma.rn.f64 	%fd2504, %fd2503, %fd2482, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd2504;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd2504;
	}
	shl.b32 	%r345, %r25, 20;
	add.s32 	%r346, %r27, %r345;
	mov.b64 	%fd4851, {%r26, %r346};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r347}, %fd108;
	}
	mov.b32 	 %f9, %r347;
	abs.f32 	%f2, %f9;
	setp.lt.f32	%p258, %f2, 0f4086232B;
	@%p258 bra 	BB7_85;

	setp.lt.f64	%p259, %fd108, 0d0000000000000000;
	add.f64 	%fd2505, %fd108, 0d7FF0000000000000;
	selp.f64	%fd4851, 0d0000000000000000, %fd2505, %p259;
	setp.geu.f32	%p260, %f2, 0f40874800;
	@%p260 bra 	BB7_85;

	shr.u32 	%r348, %r25, 31;
	add.s32 	%r349, %r25, %r348;
	shr.s32 	%r350, %r349, 1;
	shl.b32 	%r351, %r350, 20;
	add.s32 	%r352, %r351, %r27;
	mov.b64 	%fd2506, {%r26, %r352};
	sub.s32 	%r353, %r25, %r350;
	shl.b32 	%r354, %r353, 20;
	add.s32 	%r355, %r354, 1072693248;
	mov.u32 	%r356, 0;
	mov.b64 	%fd2507, {%r356, %r355};
	mul.f64 	%fd4851, %fd2506, %fd2507;

BB7_85:
	mul.f64 	%fd2508, %fd39, %fd4851;
	mul.f64 	%fd2509, %fd95, %fd2508;
	sub.f64 	%fd113, %fd84, %fd2509;
	abs.f64 	%fd114, %fd54;
	// Callseq Start 236
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd114;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2414;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4853, [retval0+0];
	
	//{
	}// Callseq End 236
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd54;
	}
	setp.lt.s32	%p261, %r28, 0;
	and.pred  	%p6, %p261, %p187;
	@!%p6 bra 	BB7_87;
	bra.uni 	BB7_86;

BB7_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r357}, %fd4853;
	}
	xor.b32  	%r358, %r357, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r359, %temp}, %fd4853;
	}
	mov.b64 	%fd4853, {%r359, %r358};

BB7_87:
	setp.eq.f64	%p263, %fd54, 0d0000000000000000;
	@%p263 bra 	BB7_90;
	bra.uni 	BB7_88;

BB7_90:
	selp.b32	%r360, %r28, 0, %p187;
	or.b32  	%r361, %r360, 2146435072;
	setp.lt.s32	%p267, %r15, 0;
	selp.b32	%r362, %r361, %r360, %p267;
	mov.u32 	%r363, 0;
	mov.b64 	%fd4853, {%r363, %r362};
	bra.uni 	BB7_91;

BB7_88:
	setp.gt.s32	%p264, %r28, -1;
	@%p264 bra 	BB7_91;

	cvt.rzi.f64.f64	%fd2512, %fd2414;
	setp.neu.f64	%p265, %fd2512, 0d4000000000000000;
	selp.f64	%fd4853, 0dFFF8000000000000, %fd4853, %p265;

BB7_91:
	add.f64 	%fd4854, %fd54, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd4854;
	}
	and.b32  	%r365, %r364, 2146435072;
	setp.ne.s32	%p268, %r365, 2146435072;
	@%p268 bra 	BB7_92;

	setp.gtu.f64	%p269, %fd114, 0d7FF0000000000000;
	@%p269 bra 	BB7_101;

	and.b32  	%r366, %r15, 2147483647;
	setp.ne.s32	%p270, %r366, 2146435072;
	@%p270 bra 	BB7_96;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd2414;
	}
	setp.eq.s32	%p271, %r367, 0;
	@%p271 bra 	BB7_100;
	bra.uni 	BB7_96;

BB7_100:
	setp.gt.f64	%p274, %fd114, 0d3FF0000000000000;
	selp.b32	%r376, 2146435072, 0, %p274;
	xor.b32  	%r377, %r376, 2146435072;
	setp.lt.s32	%p275, %r15, 0;
	selp.b32	%r378, %r377, %r376, %p275;
	setp.eq.f64	%p276, %fd54, 0dBFF0000000000000;
	selp.b32	%r379, 1072693248, %r378, %p276;
	mov.u32 	%r380, 0;
	mov.b64 	%fd4854, {%r380, %r379};
	bra.uni 	BB7_101;

BB7_92:
	mov.f64 	%fd4854, %fd4853;

BB7_101:
	setp.eq.f64	%p277, %fd54, 0d3FF0000000000000;
	selp.f64	%fd125, 0d3FF0000000000000, %fd4854, %p277;
	div.rn.f64 	%fd126, %fd96, %fd42;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd126;
	}
	and.b32  	%r30, %r29, 2147483647;
	setp.lt.u32	%p278, %r30, 1072693248;
	@%p278 bra 	BB7_107;
	bra.uni 	BB7_102;

BB7_107:
	mul.f64 	%fd2593, %fd126, %fd126;
	mov.f64 	%fd2594, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd2595, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd2596, %fd2595, %fd2593, %fd2594;
	mov.f64 	%fd2597, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd2598, %fd2596, %fd2593, %fd2597;
	mov.f64 	%fd2599, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd2600, %fd2598, %fd2593, %fd2599;
	mov.f64 	%fd2601, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd2602, %fd2600, %fd2593, %fd2601;
	mov.f64 	%fd2603, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd2604, %fd2602, %fd2593, %fd2603;
	mov.f64 	%fd2605, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd2606, %fd2604, %fd2593, %fd2605;
	mov.f64 	%fd2607, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd2608, %fd2606, %fd2593, %fd2607;
	mov.f64 	%fd2609, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd2610, %fd2608, %fd2593, %fd2609;
	mov.f64 	%fd2611, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd2612, %fd2610, %fd2593, %fd2611;
	mov.f64 	%fd2613, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd2614, %fd2612, %fd2593, %fd2613;
	mov.f64 	%fd2615, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd2616, %fd2614, %fd2593, %fd2615;
	mul.f64 	%fd4855, %fd126, %fd2616;
	bra.uni 	BB7_108;

BB7_102:
	setp.lt.u32	%p279, %r30, 2146435072;
	@%p279 bra 	BB7_106;
	bra.uni 	BB7_103;

BB7_106:
	mov.f64 	%fd4651, 0d3FE000000000000B;
	mov.f64 	%fd4650, 0d3EC71DEE62401315;
	mov.f64 	%fd4649, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4648, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4647, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4646, 0dC338000000000000;
	mov.f64 	%fd4645, 0d4338000000000000;
	mov.f64 	%fd4644, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5336}, %fd126;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5335, %temp}, %fd126;
	}
	mov.f64 	%fd4567, 0d3FC5555555555511;
	mov.f64 	%fd4566, 0d3FA55555555502A1;
	mov.f64 	%fd4565, 0d3F81111111122322;
	mov.f64 	%fd4564, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4563, 0d3F2A01A014761F65;
	mov.f64 	%fd4562, 0d3EFA01997C89EB71;
	mov.b64 	%fd2515, {%r5335, %r30};
	mov.f64 	%fd2516, 0dBCF1384CE38C616A;
	mov.f64 	%fd2517, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd2518, %fd2517, %fd2515, %fd2516;
	mov.f64 	%fd2519, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd2520, %fd2518, %fd2515, %fd2519;
	mov.f64 	%fd2521, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd2522, %fd2520, %fd2515, %fd2521;
	mov.f64 	%fd2523, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd2524, %fd2522, %fd2515, %fd2523;
	mov.f64 	%fd2525, 0dBE0933832F358D51;
	fma.rn.f64 	%fd2526, %fd2524, %fd2515, %fd2525;
	mov.f64 	%fd2527, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd2528, %fd2526, %fd2515, %fd2527;
	mov.f64 	%fd2529, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd2530, %fd2528, %fd2515, %fd2529;
	mov.f64 	%fd2531, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd2532, %fd2530, %fd2515, %fd2531;
	mov.f64 	%fd2533, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd2534, %fd2532, %fd2515, %fd2533;
	mov.f64 	%fd2535, 0d3EE09F503825C543;
	fma.rn.f64 	%fd2536, %fd2534, %fd2515, %fd2535;
	mov.f64 	%fd2537, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd2538, %fd2536, %fd2515, %fd2537;
	mov.f64 	%fd2539, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd2540, %fd2538, %fd2515, %fd2539;
	mov.f64 	%fd2541, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd2542, %fd2540, %fd2515, %fd2541;
	mov.f64 	%fd2543, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd2544, %fd2542, %fd2515, %fd2543;
	mov.f64 	%fd2545, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd2546, %fd2544, %fd2515, %fd2545;
	mov.f64 	%fd2547, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd2548, %fd2546, %fd2515, %fd2547;
	mov.f64 	%fd2549, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd2550, %fd2548, %fd2515, %fd2549;
	mov.f64 	%fd2551, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd2552, %fd2550, %fd2515, %fd2551;
	mov.f64 	%fd2553, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd2554, %fd2552, %fd2515, %fd2553;
	mov.f64 	%fd2555, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd2556, %fd2554, %fd2515, %fd2555;
	mov.f64 	%fd2557, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd2558, %fd2556, %fd2515, %fd2557;
	mov.f64 	%fd2559, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd2560, %fd2558, %fd2515, %fd2559;
	fma.rn.f64 	%fd2563, %fd2560, %fd4644, %fd4645;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r385, %temp}, %fd2563;
	}
	add.rn.f64 	%fd2565, %fd2563, %fd4646;
	fma.rn.f64 	%fd2567, %fd2565, %fd4647, %fd2560;
	fma.rn.f64 	%fd2570, %fd4648, %fd2567, %fd4649;
	fma.rn.f64 	%fd2572, %fd2570, %fd2567, %fd4650;
	fma.rn.f64 	%fd2574, %fd2572, %fd2567, %fd4562;
	fma.rn.f64 	%fd2576, %fd2574, %fd2567, %fd4563;
	fma.rn.f64 	%fd2578, %fd2576, %fd2567, %fd4564;
	fma.rn.f64 	%fd2580, %fd2578, %fd2567, %fd4565;
	fma.rn.f64 	%fd2582, %fd2580, %fd2567, %fd4566;
	fma.rn.f64 	%fd2584, %fd2582, %fd2567, %fd4567;
	fma.rn.f64 	%fd2586, %fd2584, %fd2567, %fd4651;
	fma.rn.f64 	%fd2588, %fd2586, %fd2567, %fd2455;
	fma.rn.f64 	%fd2589, %fd2588, %fd2567, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r386}, %fd2589;
	}
	shl.b32 	%r387, %r385, 20;
	add.s32 	%r388, %r386, %r387;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r389, %temp}, %fd2589;
	}
	mov.b64 	%fd2590, {%r389, %r388};
	sub.f64 	%fd2591, %fd2455, %fd2590;
	setp.gt.u32	%p283, %r30, 1075294207;
	selp.f64	%fd2592, 0d3FF0000000000000, %fd2591, %p283;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r390, %temp}, %fd2592;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r391}, %fd2592;
	}
	and.b32  	%r392, %r5336, -2147483648;
	or.b32  	%r393, %r391, %r392;
	mov.b64 	%fd4855, {%r390, %r393};
	bra.uni 	BB7_108;

BB7_2296:
	setp.gt.s32	%p2536, %r145, -1;
	@%p2536 bra 	BB7_2299;

	cvt.rzi.f64.f64	%fd4035, %fd4033;
	setp.neu.f64	%p2537, %fd4035, 0d4000000000000000;
	selp.f64	%fd5274, 0dFFF8000000000000, %fd5274, %p2537;

BB7_2299:
	add.f64 	%fd5275, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3718}, %fd5275;
	}
	and.b32  	%r3719, %r3718, 2146435072;
	setp.ne.s32	%p2540, %r3719, 2146435072;
	@%p2540 bra 	BB7_2300;

	setp.gtu.f64	%p2541, %fd1658, 0d7FF0000000000000;
	@%p2541 bra 	BB7_2309;

	and.b32  	%r3720, %r146, 2147483647;
	setp.ne.s32	%p2542, %r3720, 2146435072;
	@%p2542 bra 	BB7_2304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3721, %temp}, %fd4033;
	}
	setp.eq.s32	%p2543, %r3721, 0;
	@%p2543 bra 	BB7_2308;
	bra.uni 	BB7_2304;

BB7_2308:
	setp.eq.f64	%p2546, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2547, %fd1658, 0d3FF0000000000000;
	selp.b32	%r3730, 2146435072, 0, %p2547;
	xor.b32  	%r3731, %r3730, 2146435072;
	setp.lt.s32	%p2548, %r146, 0;
	selp.b32	%r3732, %r3731, %r3730, %p2548;
	selp.b32	%r3733, 1072693248, %r3732, %p2546;
	mov.u32 	%r3734, 0;
	mov.b64 	%fd5275, {%r3734, %r3733};
	bra.uni 	BB7_2309;

BB7_243:
	setp.gt.s32	%p410, %r50, -1;
	@%p410 bra 	BB7_246;

	cvt.rzi.f64.f64	%fd3144, %fd3142;
	setp.neu.f64	%p411, %fd3144, 0d4000000000000000;
	selp.f64	%fd4883, 0dFFF8000000000000, %fd4883, %p411;

BB7_246:
	add.f64 	%fd4884, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r634}, %fd4884;
	}
	and.b32  	%r635, %r634, 2146435072;
	setp.ne.s32	%p414, %r635, 2146435072;
	@%p414 bra 	BB7_247;

	setp.gtu.f64	%p415, %fd228, 0d7FF0000000000000;
	@%p415 bra 	BB7_256;

	and.b32  	%r636, %r51, 2147483647;
	setp.ne.s32	%p416, %r636, 2146435072;
	@%p416 bra 	BB7_251;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r637, %temp}, %fd3142;
	}
	setp.eq.s32	%p417, %r637, 0;
	@%p417 bra 	BB7_255;
	bra.uni 	BB7_251;

BB7_255:
	setp.eq.f64	%p420, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p421, %fd228, 0d3FF0000000000000;
	selp.b32	%r646, 2146435072, 0, %p421;
	xor.b32  	%r647, %r646, 2146435072;
	setp.lt.s32	%p422, %r51, 0;
	selp.b32	%r648, %r647, %r646, %p422;
	selp.b32	%r649, 1072693248, %r648, %p420;
	mov.u32 	%r650, 0;
	mov.b64 	%fd4884, {%r650, %r649};
	bra.uni 	BB7_256;

BB7_655:
	setp.gt.s32	%p843, %r76, -1;
	@%p843 bra 	BB7_658;

	cvt.rzi.f64.f64	%fd3355, %fd3353;
	setp.neu.f64	%p844, %fd3355, 0d4014000000000000;
	selp.f64	%fd4963, 0dFFF8000000000000, %fd4963, %p844;

BB7_658:
	add.f64 	%fd4964, %fd535, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1254}, %fd4964;
	}
	and.b32  	%r1255, %r1254, 2146435072;
	setp.ne.s32	%p847, %r1255, 2146435072;
	@%p847 bra 	BB7_659;

	setp.gtu.f64	%p848, %fd536, 0d7FF0000000000000;
	@%p848 bra 	BB7_668;

	and.b32  	%r1256, %r77, 2147483647;
	setp.ne.s32	%p849, %r1256, 2146435072;
	@%p849 bra 	BB7_663;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1257, %temp}, %fd3353;
	}
	setp.eq.s32	%p850, %r1257, 0;
	@%p850 bra 	BB7_667;
	bra.uni 	BB7_663;

BB7_667:
	setp.gt.f64	%p853, %fd536, 0d3FF0000000000000;
	selp.b32	%r1266, 2146435072, 0, %p853;
	xor.b32  	%r1267, %r1266, 2146435072;
	setp.lt.s32	%p854, %r77, 0;
	selp.b32	%r1268, %r1267, %r1266, %p854;
	setp.eq.f64	%p855, %fd535, 0dBFF0000000000000;
	selp.b32	%r1269, 1072693248, %r1268, %p855;
	mov.u32 	%r1270, 0;
	mov.b64 	%fd4964, {%r1270, %r1269};
	bra.uni 	BB7_668;

BB7_103:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5329, %temp}, %fd126;
	}
	setp.eq.s32	%p280, %r30, 2146435072;
	setp.eq.s32	%p281, %r5329, 0;
	and.pred  	%p282, %p280, %p281;
	@%p282 bra 	BB7_105;
	bra.uni 	BB7_104;

BB7_105:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5334}, %fd126;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r381, %temp}, %fd2455;
	}
	and.b32  	%r382, %r5334, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r383}, %fd2455;
	}
	or.b32  	%r384, %r383, %r382;
	mov.b64 	%fd4855, {%r381, %r384};
	bra.uni 	BB7_108;

BB7_2300:
	mov.f64 	%fd5275, %fd5274;

BB7_2309:
	rcp.rn.f64 	%fd4039, %fd5275;
	setp.eq.f64	%p2549, %fd6, 0d3FF0000000000000;
	selp.f64	%fd1669, 0d3FF0000000000000, %fd4039, %p2549;
	mul.f64 	%fd1670, %fd8, %fd54;
	div.rn.f64 	%fd1671, %fd1670, %fd6;
	sub.f64 	%fd1672, %fd7, %fd1671;
	setp.gt.f64	%p2550, %fd1672, 0d0000000000000000;
	setp.lt.f64	%p2551, %fd1672, 0d3FF0000000000000;
	and.pred  	%p2552, %p2550, %p2551;
	mov.f64 	%fd5291, 0d0000000000000000;
	@!%p2552 bra 	BB7_2391;
	bra.uni 	BB7_2310;

BB7_2310:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd1672;
	}
	mov.f64 	%fd4040, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd4040;
	}
	bfe.u32 	%r3735, %r148, 20, 11;
	add.s32 	%r3736, %r3735, -1012;
	mov.u64 	%rd180, 4613937818241073152;
	shl.b64 	%rd65, %rd180, %r3736;
	setp.eq.s64	%p2553, %rd65, -9223372036854775808;
	abs.f64 	%fd1673, %fd1672;
	// Callseq Start 343
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1673;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4040;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5277, [retval0+0];
	
	//{
	}// Callseq End 343
	setp.lt.s32	%p2554, %r147, 0;
	and.pred  	%p117, %p2554, %p2553;
	@!%p117 bra 	BB7_2312;
	bra.uni 	BB7_2311;

BB7_2311:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3737}, %fd5277;
	}
	xor.b32  	%r3738, %r3737, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3739, %temp}, %fd5277;
	}
	mov.b64 	%fd5277, {%r3739, %r3738};

BB7_2312:
	setp.eq.f64	%p2555, %fd1672, 0d0000000000000000;
	@%p2555 bra 	BB7_2315;
	bra.uni 	BB7_2313;

BB7_2315:
	selp.b32	%r3740, %r147, 0, %p2553;
	or.b32  	%r3741, %r3740, 2146435072;
	setp.lt.s32	%p2559, %r148, 0;
	selp.b32	%r3742, %r3741, %r3740, %p2559;
	mov.u32 	%r3743, 0;
	mov.b64 	%fd5277, {%r3743, %r3742};
	bra.uni 	BB7_2316;

BB7_247:
	mov.f64 	%fd4884, %fd4883;

BB7_256:
	rcp.rn.f64 	%fd3148, %fd4884;
	setp.eq.f64	%p423, %fd6, 0d3FF0000000000000;
	selp.f64	%fd239, 0d3FF0000000000000, %fd3148, %p423;
	mul.f64 	%fd240, %fd8, %fd54;
	div.rn.f64 	%fd241, %fd240, %fd6;
	sub.f64 	%fd242, %fd7, %fd241;
	setp.gt.f64	%p424, %fd242, 0d0000000000000000;
	setp.lt.f64	%p425, %fd242, 0d3FF0000000000000;
	and.pred  	%p426, %p424, %p425;
	mov.f64 	%fd4888, 0d0000000000000000;
	@!%p426 bra 	BB7_274;
	bra.uni 	BB7_257;

BB7_257:
	mov.f64 	%fd3149, 0d3FF0000000000000;
	sub.f64 	%fd3150, %fd3149, %fd7;
	add.f64 	%fd3151, %fd3150, %fd241;
	mul.f64 	%fd243, %fd242, %fd3151;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd243;
	}
	mov.f64 	%fd3152, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd3152;
	}
	bfe.u32 	%r651, %r53, 20, 11;
	add.s32 	%r652, %r651, -1012;
	mov.u64 	%rd129, 4619567317775286272;
	shl.b64 	%rd14, %rd129, %r652;
	setp.eq.s64	%p427, %rd14, -9223372036854775808;
	abs.f64 	%fd244, %fd243;
	// Callseq Start 238
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3152;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4886, [retval0+0];
	
	//{
	}// Callseq End 238
	setp.lt.s32	%p428, %r52, 0;
	and.pred  	%p8, %p428, %p427;
	@!%p8 bra 	BB7_259;
	bra.uni 	BB7_258;

BB7_258:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r653}, %fd4886;
	}
	xor.b32  	%r654, %r653, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r655, %temp}, %fd4886;
	}
	mov.b64 	%fd4886, {%r655, %r654};

BB7_259:
	setp.eq.f64	%p429, %fd243, 0d0000000000000000;
	@%p429 bra 	BB7_262;
	bra.uni 	BB7_260;

BB7_262:
	selp.b32	%r656, %r52, 0, %p427;
	or.b32  	%r657, %r656, 2146435072;
	setp.lt.s32	%p433, %r53, 0;
	selp.b32	%r658, %r657, %r656, %p433;
	mov.u32 	%r659, 0;
	mov.b64 	%fd4886, {%r659, %r658};
	bra.uni 	BB7_263;

BB7_659:
	mov.f64 	%fd4964, %fd4963;

BB7_668:
	mov.f64 	%fd3357, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd3357;
	}
	bfe.u32 	%r1271, %r78, 20, 11;
	add.s32 	%r1272, %r1271, -1012;
	mov.u64 	%rd142, 4618441417868443648;
	shl.b64 	%rd27, %rd142, %r1272;
	setp.eq.s64	%p856, %rd27, -9223372036854775808;
	// Callseq Start 261
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd536;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3357;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4966, [retval0+0];
	
	//{
	}// Callseq End 261
	and.pred  	%p33, %p841, %p856;
	@!%p33 bra 	BB7_670;
	bra.uni 	BB7_669;

BB7_669:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1273}, %fd4966;
	}
	xor.b32  	%r1274, %r1273, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1275, %temp}, %fd4966;
	}
	mov.b64 	%fd4966, {%r1275, %r1274};

BB7_670:
	@%p842 bra 	BB7_673;
	bra.uni 	BB7_671;

BB7_673:
	selp.b32	%r1276, %r76, 0, %p856;
	or.b32  	%r1277, %r1276, 2146435072;
	setp.lt.s32	%p862, %r78, 0;
	selp.b32	%r1278, %r1277, %r1276, %p862;
	mov.u32 	%r1279, 0;
	mov.b64 	%fd4966, {%r1279, %r1278};
	bra.uni 	BB7_674;

BB7_671:
	setp.gt.s32	%p859, %r76, -1;
	@%p859 bra 	BB7_674;

	cvt.rzi.f64.f64	%fd3359, %fd3357;
	setp.neu.f64	%p860, %fd3359, 0d4018000000000000;
	selp.f64	%fd4966, 0dFFF8000000000000, %fd4966, %p860;

BB7_674:
	add.f64 	%fd4967, %fd535, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1280}, %fd4967;
	}
	and.b32  	%r1281, %r1280, 2146435072;
	setp.ne.s32	%p863, %r1281, 2146435072;
	@%p863 bra 	BB7_675;

	setp.gtu.f64	%p864, %fd536, 0d7FF0000000000000;
	@%p864 bra 	BB7_684;

	and.b32  	%r1282, %r78, 2147483647;
	setp.ne.s32	%p865, %r1282, 2146435072;
	@%p865 bra 	BB7_679;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1283, %temp}, %fd3357;
	}
	setp.eq.s32	%p866, %r1283, 0;
	@%p866 bra 	BB7_683;
	bra.uni 	BB7_679;

BB7_683:
	setp.gt.f64	%p869, %fd536, 0d3FF0000000000000;
	selp.b32	%r1292, 2146435072, 0, %p869;
	xor.b32  	%r1293, %r1292, 2146435072;
	setp.lt.s32	%p870, %r78, 0;
	selp.b32	%r1294, %r1293, %r1292, %p870;
	setp.eq.f64	%p871, %fd535, 0dBFF0000000000000;
	selp.b32	%r1295, 1072693248, %r1294, %p871;
	mov.u32 	%r1296, 0;
	mov.b64 	%fd4967, {%r1296, %r1295};
	bra.uni 	BB7_684;

BB7_675:
	mov.f64 	%fd4967, %fd4966;

BB7_684:
	mul.f64 	%fd3361, %fd4967, 0dC0B4000000000000;
	setp.eq.f64	%p872, %fd535, 0d3FF0000000000000;
	selp.f64	%fd3362, 0dC0B4000000000000, %fd3361, %p872;
	mul.f64 	%fd3363, %fd4964, 0d4090000000000000;
	selp.f64	%fd3364, 0d4090000000000000, %fd3363, %p872;
	add.f64 	%fd557, %fd3364, %fd3362;
	mov.f64 	%fd3365, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd3365;
	}
	bfe.u32 	%r1297, %r79, 20, 11;
	add.s32 	%r1298, %r1297, -1012;
	mov.u64 	%rd143, 4619567317775286272;
	shl.b64 	%rd28, %rd143, %r1298;
	setp.eq.s64	%p873, %rd28, -9223372036854775808;
	// Callseq Start 262
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd536;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3365;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4969, [retval0+0];
	
	//{
	}// Callseq End 262
	and.pred  	%p34, %p841, %p873;
	@!%p34 bra 	BB7_686;
	bra.uni 	BB7_685;

BB7_685:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1299}, %fd4969;
	}
	xor.b32  	%r1300, %r1299, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1301, %temp}, %fd4969;
	}
	mov.b64 	%fd4969, {%r1301, %r1300};

BB7_686:
	@%p842 bra 	BB7_689;
	bra.uni 	BB7_687;

BB7_689:
	selp.b32	%r1302, %r76, 0, %p873;
	or.b32  	%r1303, %r1302, 2146435072;
	setp.lt.s32	%p879, %r79, 0;
	selp.b32	%r1304, %r1303, %r1302, %p879;
	mov.u32 	%r1305, 0;
	mov.b64 	%fd4969, {%r1305, %r1304};
	bra.uni 	BB7_690;

BB7_687:
	setp.gt.s32	%p876, %r76, -1;
	@%p876 bra 	BB7_690;

	cvt.rzi.f64.f64	%fd3367, %fd3365;
	setp.neu.f64	%p877, %fd3367, 0d401C000000000000;
	selp.f64	%fd4969, 0dFFF8000000000000, %fd4969, %p877;

BB7_690:
	add.f64 	%fd4970, %fd535, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1306}, %fd4970;
	}
	and.b32  	%r1307, %r1306, 2146435072;
	setp.ne.s32	%p880, %r1307, 2146435072;
	@%p880 bra 	BB7_691;

	setp.gtu.f64	%p881, %fd536, 0d7FF0000000000000;
	@%p881 bra 	BB7_700;

	and.b32  	%r1308, %r79, 2147483647;
	setp.ne.s32	%p882, %r1308, 2146435072;
	@%p882 bra 	BB7_695;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1309, %temp}, %fd3365;
	}
	setp.eq.s32	%p883, %r1309, 0;
	@%p883 bra 	BB7_699;
	bra.uni 	BB7_695;

BB7_699:
	setp.gt.f64	%p886, %fd536, 0d3FF0000000000000;
	selp.b32	%r1318, 2146435072, 0, %p886;
	xor.b32  	%r1319, %r1318, 2146435072;
	setp.lt.s32	%p887, %r79, 0;
	selp.b32	%r1320, %r1319, %r1318, %p887;
	setp.eq.f64	%p888, %fd535, 0dBFF0000000000000;
	selp.b32	%r1321, 1072693248, %r1320, %p888;
	mov.u32 	%r1322, 0;
	mov.b64 	%fd4970, {%r1322, %r1321};
	bra.uni 	BB7_700;

BB7_691:
	mov.f64 	%fd4970, %fd4969;

BB7_700:
	mul.f64 	%fd3369, %fd4970, 0d40C4000000000000;
	selp.f64	%fd3370, 0d40C4000000000000, %fd3369, %p872;
	add.f64 	%fd568, %fd557, %fd3370;
	mov.f64 	%fd3371, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd3371;
	}
	bfe.u32 	%r1323, %r80, 20, 11;
	add.s32 	%r1324, %r1323, -1012;
	mov.u64 	%rd144, 4620693217682128896;
	shl.b64 	%rd29, %rd144, %r1324;
	setp.eq.s64	%p890, %rd29, -9223372036854775808;
	// Callseq Start 263
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd536;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3371;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4972, [retval0+0];
	
	//{
	}// Callseq End 263
	and.pred  	%p35, %p841, %p890;
	@!%p35 bra 	BB7_702;
	bra.uni 	BB7_701;

BB7_701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1325}, %fd4972;
	}
	xor.b32  	%r1326, %r1325, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1327, %temp}, %fd4972;
	}
	mov.b64 	%fd4972, {%r1327, %r1326};

BB7_702:
	@%p842 bra 	BB7_705;
	bra.uni 	BB7_703;

BB7_705:
	selp.b32	%r1328, %r76, 0, %p890;
	or.b32  	%r1329, %r1328, 2146435072;
	setp.lt.s32	%p896, %r80, 0;
	selp.b32	%r1330, %r1329, %r1328, %p896;
	mov.u32 	%r1331, 0;
	mov.b64 	%fd4972, {%r1331, %r1330};
	bra.uni 	BB7_706;

BB7_703:
	setp.gt.s32	%p893, %r76, -1;
	@%p893 bra 	BB7_706;

	cvt.rzi.f64.f64	%fd3373, %fd3371;
	setp.neu.f64	%p894, %fd3373, 0d4020000000000000;
	selp.f64	%fd4972, 0dFFF8000000000000, %fd4972, %p894;

BB7_706:
	add.f64 	%fd4973, %fd535, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1332}, %fd4973;
	}
	and.b32  	%r1333, %r1332, 2146435072;
	setp.ne.s32	%p897, %r1333, 2146435072;
	@%p897 bra 	BB7_707;

	setp.gtu.f64	%p898, %fd536, 0d7FF0000000000000;
	@%p898 bra 	BB7_716;

	and.b32  	%r1334, %r80, 2147483647;
	setp.ne.s32	%p899, %r1334, 2146435072;
	@%p899 bra 	BB7_711;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1335, %temp}, %fd3371;
	}
	setp.eq.s32	%p900, %r1335, 0;
	@%p900 bra 	BB7_715;
	bra.uni 	BB7_711;

BB7_715:
	setp.gt.f64	%p903, %fd536, 0d3FF0000000000000;
	selp.b32	%r1344, 2146435072, 0, %p903;
	xor.b32  	%r1345, %r1344, 2146435072;
	setp.lt.s32	%p904, %r80, 0;
	selp.b32	%r1346, %r1345, %r1344, %p904;
	setp.eq.f64	%p905, %fd535, 0dBFF0000000000000;
	selp.b32	%r1347, 1072693248, %r1346, %p905;
	mov.u32 	%r1348, 0;
	mov.b64 	%fd4973, {%r1348, %r1347};
	bra.uni 	BB7_716;

BB7_707:
	mov.f64 	%fd4973, %fd4972;

BB7_716:
	mul.f64 	%fd3375, %fd4973, 0dC0C4000000000000;
	selp.f64	%fd3376, 0dC0C4000000000000, %fd3375, %p872;
	add.f64 	%fd579, %fd568, %fd3376;
	mov.f64 	%fd3377, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd3377;
	}
	bfe.u32 	%r1349, %r81, 20, 11;
	add.s32 	%r1350, %r1349, -1012;
	mov.u64 	%rd145, 4621256167635550208;
	shl.b64 	%rd30, %rd145, %r1350;
	setp.eq.s64	%p907, %rd30, -9223372036854775808;
	// Callseq Start 264
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd536;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3377;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4975, [retval0+0];
	
	//{
	}// Callseq End 264
	and.pred  	%p36, %p841, %p907;
	@!%p36 bra 	BB7_718;
	bra.uni 	BB7_717;

BB7_717:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1351}, %fd4975;
	}
	xor.b32  	%r1352, %r1351, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1353, %temp}, %fd4975;
	}
	mov.b64 	%fd4975, {%r1353, %r1352};

BB7_718:
	@%p842 bra 	BB7_721;
	bra.uni 	BB7_719;

BB7_721:
	selp.b32	%r1354, %r76, 0, %p907;
	or.b32  	%r1355, %r1354, 2146435072;
	setp.lt.s32	%p913, %r81, 0;
	selp.b32	%r1356, %r1355, %r1354, %p913;
	mov.u32 	%r1357, 0;
	mov.b64 	%fd4975, {%r1357, %r1356};
	bra.uni 	BB7_722;

BB7_719:
	setp.gt.s32	%p910, %r76, -1;
	@%p910 bra 	BB7_722;

	cvt.rzi.f64.f64	%fd3379, %fd3377;
	setp.neu.f64	%p911, %fd3379, 0d4022000000000000;
	selp.f64	%fd4975, 0dFFF8000000000000, %fd4975, %p911;

BB7_722:
	add.f64 	%fd4976, %fd535, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1358}, %fd4976;
	}
	and.b32  	%r1359, %r1358, 2146435072;
	setp.ne.s32	%p914, %r1359, 2146435072;
	@%p914 bra 	BB7_723;

	setp.gtu.f64	%p915, %fd536, 0d7FF0000000000000;
	@%p915 bra 	BB7_732;

	and.b32  	%r1360, %r81, 2147483647;
	setp.ne.s32	%p916, %r1360, 2146435072;
	@%p916 bra 	BB7_727;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1361, %temp}, %fd3377;
	}
	setp.eq.s32	%p917, %r1361, 0;
	@%p917 bra 	BB7_731;
	bra.uni 	BB7_727;

BB7_731:
	setp.gt.f64	%p920, %fd536, 0d3FF0000000000000;
	selp.b32	%r1370, 2146435072, 0, %p920;
	xor.b32  	%r1371, %r1370, 2146435072;
	setp.lt.s32	%p921, %r81, 0;
	selp.b32	%r1372, %r1371, %r1370, %p921;
	setp.eq.f64	%p922, %fd535, 0dBFF0000000000000;
	selp.b32	%r1373, 1072693248, %r1372, %p922;
	mov.u32 	%r1374, 0;
	mov.b64 	%fd4976, {%r1374, %r1373};
	bra.uni 	BB7_732;

BB7_723:
	mov.f64 	%fd4976, %fd4975;

BB7_732:
	mul.f64 	%fd3381, %fd4976, 0d40B4000000000000;
	selp.f64	%fd3382, 0d40B4000000000000, %fd3381, %p872;
	add.f64 	%fd590, %fd579, %fd3382;
	mov.f64 	%fd3383, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd3383;
	}
	bfe.u32 	%r1375, %r82, 20, 11;
	add.s32 	%r1376, %r1375, -1012;
	mov.u64 	%rd146, 4621819117588971520;
	shl.b64 	%rd31, %rd146, %r1376;
	setp.eq.s64	%p924, %rd31, -9223372036854775808;
	// Callseq Start 265
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd536;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3383;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4978, [retval0+0];
	
	//{
	}// Callseq End 265
	and.pred  	%p37, %p841, %p924;
	@!%p37 bra 	BB7_734;
	bra.uni 	BB7_733;

BB7_733:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1377}, %fd4978;
	}
	xor.b32  	%r1378, %r1377, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1379, %temp}, %fd4978;
	}
	mov.b64 	%fd4978, {%r1379, %r1378};

BB7_734:
	@%p842 bra 	BB7_737;
	bra.uni 	BB7_735;

BB7_737:
	selp.b32	%r1380, %r76, 0, %p924;
	or.b32  	%r1381, %r1380, 2146435072;
	setp.lt.s32	%p930, %r82, 0;
	selp.b32	%r1382, %r1381, %r1380, %p930;
	mov.u32 	%r1383, 0;
	mov.b64 	%fd4978, {%r1383, %r1382};
	bra.uni 	BB7_738;

BB7_735:
	setp.gt.s32	%p927, %r76, -1;
	@%p927 bra 	BB7_738;

	cvt.rzi.f64.f64	%fd3385, %fd3383;
	setp.neu.f64	%p928, %fd3385, 0d4024000000000000;
	selp.f64	%fd4978, 0dFFF8000000000000, %fd4978, %p928;

BB7_738:
	add.f64 	%fd4979, %fd535, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1384}, %fd4979;
	}
	and.b32  	%r1385, %r1384, 2146435072;
	setp.ne.s32	%p931, %r1385, 2146435072;
	@%p931 bra 	BB7_739;

	setp.gtu.f64	%p932, %fd536, 0d7FF0000000000000;
	@%p932 bra 	BB7_748;

	and.b32  	%r1386, %r82, 2147483647;
	setp.ne.s32	%p933, %r1386, 2146435072;
	@%p933 bra 	BB7_743;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1387, %temp}, %fd3383;
	}
	setp.eq.s32	%p934, %r1387, 0;
	@%p934 bra 	BB7_747;
	bra.uni 	BB7_743;

BB7_747:
	setp.gt.f64	%p937, %fd536, 0d3FF0000000000000;
	selp.b32	%r1396, 2146435072, 0, %p937;
	xor.b32  	%r1397, %r1396, 2146435072;
	setp.lt.s32	%p938, %r82, 0;
	selp.b32	%r1398, %r1397, %r1396, %p938;
	setp.eq.f64	%p939, %fd535, 0dBFF0000000000000;
	selp.b32	%r1399, 1072693248, %r1398, %p939;
	mov.u32 	%r1400, 0;
	mov.b64 	%fd4979, {%r1400, %r1399};
	bra.uni 	BB7_748;

BB7_739:
	mov.f64 	%fd4979, %fd4978;

BB7_748:
	mul.f64 	%fd3387, %fd4979, 0dC090000000000000;
	selp.f64	%fd3388, 0dC090000000000000, %fd3387, %p872;
	add.f64 	%fd4980, %fd590, %fd3388;

BB7_749:
	mul.f64 	%fd603, %fd532, %fd4980;
	abs.f64 	%fd604, %fd9;
	// Callseq Start 266
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd604;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5128, [retval0+0];
	
	//{
	}// Callseq End 266
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd9;
	}
	setp.lt.s32	%p941, %r83, 0;
	and.pred  	%p38, %p941, %p820;
	mov.f64 	%fd4982, %fd5128;
	@!%p38 bra 	BB7_751;
	bra.uni 	BB7_750;

BB7_750:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1401}, %fd5128;
	}
	xor.b32  	%r1402, %r1401, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1403, %temp}, %fd5128;
	}
	mov.b64 	%fd4982, {%r1403, %r1402};

BB7_751:
	setp.eq.f64	%p943, %fd9, 0d0000000000000000;
	@%p943 bra 	BB7_754;
	bra.uni 	BB7_752;

BB7_754:
	selp.b32	%r1404, %r83, 0, %p820;
	or.b32  	%r1405, %r1404, 2146435072;
	setp.lt.s32	%p947, %r75, 0;
	selp.b32	%r1406, %r1405, %r1404, %p947;
	mov.u32 	%r1407, 0;
	mov.b64 	%fd4982, {%r1407, %r1406};
	bra.uni 	BB7_755;

BB7_752:
	setp.gt.s32	%p944, %r83, -1;
	@%p944 bra 	BB7_755;

	cvt.rzi.f64.f64	%fd3391, %fd3346;
	setp.neu.f64	%p945, %fd3391, 0d4000000000000000;
	selp.f64	%fd4982, 0dFFF8000000000000, %fd4982, %p945;

BB7_755:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1408}, %fd14;
	}
	and.b32  	%r84, %r1408, 2146435072;
	setp.ne.s32	%p948, %r84, 2146435072;
	@%p948 bra 	BB7_756;

	setp.gtu.f64	%p949, %fd604, 0d7FF0000000000000;
	mov.f64 	%fd4983, %fd14;
	@%p949 bra 	BB7_765;

	and.b32  	%r1409, %r75, 2147483647;
	setp.ne.s32	%p950, %r1409, 2146435072;
	@%p950 bra 	BB7_760;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1410, %temp}, %fd3346;
	}
	setp.eq.s32	%p951, %r1410, 0;
	@%p951 bra 	BB7_764;
	bra.uni 	BB7_760;

BB7_764:
	setp.eq.f64	%p954, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p955, %fd604, 0d3FF0000000000000;
	selp.b32	%r1419, 2146435072, 0, %p955;
	xor.b32  	%r1420, %r1419, 2146435072;
	setp.lt.s32	%p956, %r75, 0;
	selp.b32	%r1421, %r1420, %r1419, %p956;
	selp.b32	%r1422, 1072693248, %r1421, %p954;
	mov.u32 	%r1423, 0;
	mov.b64 	%fd4983, {%r1423, %r1422};
	bra.uni 	BB7_765;

BB7_756:
	mov.f64 	%fd4983, %fd4982;

BB7_765:
	rcp.rn.f64 	%fd3394, %fd4983;
	setp.eq.f64	%p957, %fd9, 0d3FF0000000000000;
	selp.f64	%fd614, 0d3FF0000000000000, %fd3394, %p957;
	div.rn.f64 	%fd615, %fd533, %fd9;
	sub.f64 	%fd616, %fd7, %fd615;
	setp.gt.f64	%p958, %fd616, 0d0000000000000000;
	setp.lt.f64	%p959, %fd616, 0d3FF0000000000000;
	and.pred  	%p39, %p958, %p959;
	mov.f64 	%fd5002, 0d0000000000000000;
	@!%p39 bra 	BB7_863;
	bra.uni 	BB7_766;

BB7_766:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd616;
	}
	mov.f64 	%fd3395, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd3395;
	}
	bfe.u32 	%r1424, %r86, 20, 11;
	add.s32 	%r1425, %r1424, -1012;
	mov.u64 	%rd147, 4617315517961601024;
	shl.b64 	%rd32, %rd147, %r1425;
	setp.eq.s64	%p960, %rd32, -9223372036854775808;
	abs.f64 	%fd617, %fd616;
	// Callseq Start 267
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd617;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3395;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4985, [retval0+0];
	
	//{
	}// Callseq End 267
	setp.lt.s32	%p961, %r85, 0;
	and.pred  	%p40, %p961, %p960;
	@!%p40 bra 	BB7_768;
	bra.uni 	BB7_767;

BB7_767:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1426}, %fd4985;
	}
	xor.b32  	%r1427, %r1426, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1428, %temp}, %fd4985;
	}
	mov.b64 	%fd4985, {%r1428, %r1427};

BB7_768:
	setp.eq.f64	%p962, %fd616, 0d0000000000000000;
	@%p962 bra 	BB7_771;
	bra.uni 	BB7_769;

BB7_771:
	selp.b32	%r1429, %r85, 0, %p960;
	or.b32  	%r1430, %r1429, 2146435072;
	setp.lt.s32	%p966, %r86, 0;
	selp.b32	%r1431, %r1430, %r1429, %p966;
	mov.u32 	%r1432, 0;
	mov.b64 	%fd4985, {%r1432, %r1431};
	bra.uni 	BB7_772;

BB7_769:
	setp.gt.s32	%p963, %r85, -1;
	@%p963 bra 	BB7_772;

	cvt.rzi.f64.f64	%fd3397, %fd3395;
	setp.neu.f64	%p964, %fd3397, 0d4014000000000000;
	selp.f64	%fd4985, 0dFFF8000000000000, %fd4985, %p964;

BB7_772:
	add.f64 	%fd4986, %fd616, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1433}, %fd4986;
	}
	and.b32  	%r1434, %r1433, 2146435072;
	setp.ne.s32	%p967, %r1434, 2146435072;
	@%p967 bra 	BB7_773;

	setp.gtu.f64	%p968, %fd617, 0d7FF0000000000000;
	@%p968 bra 	BB7_782;

	and.b32  	%r1435, %r86, 2147483647;
	setp.ne.s32	%p969, %r1435, 2146435072;
	@%p969 bra 	BB7_777;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1436, %temp}, %fd3395;
	}
	setp.eq.s32	%p970, %r1436, 0;
	@%p970 bra 	BB7_781;
	bra.uni 	BB7_777;

BB7_781:
	setp.gt.f64	%p973, %fd617, 0d3FF0000000000000;
	selp.b32	%r1445, 2146435072, 0, %p973;
	xor.b32  	%r1446, %r1445, 2146435072;
	setp.lt.s32	%p974, %r86, 0;
	selp.b32	%r1447, %r1446, %r1445, %p974;
	setp.eq.f64	%p975, %fd616, 0dBFF0000000000000;
	selp.b32	%r1448, 1072693248, %r1447, %p975;
	mov.u32 	%r1449, 0;
	mov.b64 	%fd4986, {%r1449, %r1448};
	bra.uni 	BB7_782;

BB7_773:
	mov.f64 	%fd4986, %fd4985;

BB7_782:
	mov.f64 	%fd3399, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd3399;
	}
	bfe.u32 	%r1450, %r87, 20, 11;
	add.s32 	%r1451, %r1450, -1012;
	mov.u64 	%rd148, 4618441417868443648;
	shl.b64 	%rd33, %rd148, %r1451;
	setp.eq.s64	%p976, %rd33, -9223372036854775808;
	// Callseq Start 268
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd617;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3399;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4988, [retval0+0];
	
	//{
	}// Callseq End 268
	and.pred  	%p41, %p961, %p976;
	@!%p41 bra 	BB7_784;
	bra.uni 	BB7_783;

BB7_783:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1452}, %fd4988;
	}
	xor.b32  	%r1453, %r1452, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1454, %temp}, %fd4988;
	}
	mov.b64 	%fd4988, {%r1454, %r1453};

BB7_784:
	@%p962 bra 	BB7_787;
	bra.uni 	BB7_785;

BB7_787:
	selp.b32	%r1455, %r85, 0, %p976;
	or.b32  	%r1456, %r1455, 2146435072;
	setp.lt.s32	%p982, %r87, 0;
	selp.b32	%r1457, %r1456, %r1455, %p982;
	mov.u32 	%r1458, 0;
	mov.b64 	%fd4988, {%r1458, %r1457};
	bra.uni 	BB7_788;

BB7_785:
	setp.gt.s32	%p979, %r85, -1;
	@%p979 bra 	BB7_788;

	cvt.rzi.f64.f64	%fd3401, %fd3399;
	setp.neu.f64	%p980, %fd3401, 0d4018000000000000;
	selp.f64	%fd4988, 0dFFF8000000000000, %fd4988, %p980;

BB7_788:
	add.f64 	%fd4989, %fd616, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1459}, %fd4989;
	}
	and.b32  	%r1460, %r1459, 2146435072;
	setp.ne.s32	%p983, %r1460, 2146435072;
	@%p983 bra 	BB7_789;

	setp.gtu.f64	%p984, %fd617, 0d7FF0000000000000;
	@%p984 bra 	BB7_798;

	and.b32  	%r1461, %r87, 2147483647;
	setp.ne.s32	%p985, %r1461, 2146435072;
	@%p985 bra 	BB7_793;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1462, %temp}, %fd3399;
	}
	setp.eq.s32	%p986, %r1462, 0;
	@%p986 bra 	BB7_797;
	bra.uni 	BB7_793;

BB7_797:
	setp.gt.f64	%p989, %fd617, 0d3FF0000000000000;
	selp.b32	%r1471, 2146435072, 0, %p989;
	xor.b32  	%r1472, %r1471, 2146435072;
	setp.lt.s32	%p990, %r87, 0;
	selp.b32	%r1473, %r1472, %r1471, %p990;
	setp.eq.f64	%p991, %fd616, 0dBFF0000000000000;
	selp.b32	%r1474, 1072693248, %r1473, %p991;
	mov.u32 	%r1475, 0;
	mov.b64 	%fd4989, {%r1475, %r1474};
	bra.uni 	BB7_798;

BB7_789:
	mov.f64 	%fd4989, %fd4988;

BB7_798:
	mul.f64 	%fd3403, %fd4989, 0dC0B4000000000000;
	setp.eq.f64	%p992, %fd616, 0d3FF0000000000000;
	selp.f64	%fd3404, 0dC0B4000000000000, %fd3403, %p992;
	mul.f64 	%fd3405, %fd4986, 0d4090000000000000;
	selp.f64	%fd3406, 0d4090000000000000, %fd3405, %p992;
	add.f64 	%fd638, %fd3406, %fd3404;
	mov.f64 	%fd3407, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd3407;
	}
	bfe.u32 	%r1476, %r88, 20, 11;
	add.s32 	%r1477, %r1476, -1012;
	mov.u64 	%rd149, 4619567317775286272;
	shl.b64 	%rd34, %rd149, %r1477;
	setp.eq.s64	%p993, %rd34, -9223372036854775808;
	// Callseq Start 269
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd617;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3407;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4991, [retval0+0];
	
	//{
	}// Callseq End 269
	and.pred  	%p42, %p961, %p993;
	@!%p42 bra 	BB7_800;
	bra.uni 	BB7_799;

BB7_799:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1478}, %fd4991;
	}
	xor.b32  	%r1479, %r1478, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1480, %temp}, %fd4991;
	}
	mov.b64 	%fd4991, {%r1480, %r1479};

BB7_800:
	@%p962 bra 	BB7_803;
	bra.uni 	BB7_801;

BB7_803:
	selp.b32	%r1481, %r85, 0, %p993;
	or.b32  	%r1482, %r1481, 2146435072;
	setp.lt.s32	%p999, %r88, 0;
	selp.b32	%r1483, %r1482, %r1481, %p999;
	mov.u32 	%r1484, 0;
	mov.b64 	%fd4991, {%r1484, %r1483};
	bra.uni 	BB7_804;

BB7_801:
	setp.gt.s32	%p996, %r85, -1;
	@%p996 bra 	BB7_804;

	cvt.rzi.f64.f64	%fd3409, %fd3407;
	setp.neu.f64	%p997, %fd3409, 0d401C000000000000;
	selp.f64	%fd4991, 0dFFF8000000000000, %fd4991, %p997;

BB7_804:
	add.f64 	%fd4992, %fd616, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1485}, %fd4992;
	}
	and.b32  	%r1486, %r1485, 2146435072;
	setp.ne.s32	%p1000, %r1486, 2146435072;
	@%p1000 bra 	BB7_805;

	setp.gtu.f64	%p1001, %fd617, 0d7FF0000000000000;
	@%p1001 bra 	BB7_814;

	and.b32  	%r1487, %r88, 2147483647;
	setp.ne.s32	%p1002, %r1487, 2146435072;
	@%p1002 bra 	BB7_809;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1488, %temp}, %fd3407;
	}
	setp.eq.s32	%p1003, %r1488, 0;
	@%p1003 bra 	BB7_813;
	bra.uni 	BB7_809;

BB7_813:
	setp.gt.f64	%p1006, %fd617, 0d3FF0000000000000;
	selp.b32	%r1497, 2146435072, 0, %p1006;
	xor.b32  	%r1498, %r1497, 2146435072;
	setp.lt.s32	%p1007, %r88, 0;
	selp.b32	%r1499, %r1498, %r1497, %p1007;
	setp.eq.f64	%p1008, %fd616, 0dBFF0000000000000;
	selp.b32	%r1500, 1072693248, %r1499, %p1008;
	mov.u32 	%r1501, 0;
	mov.b64 	%fd4992, {%r1501, %r1500};
	bra.uni 	BB7_814;

BB7_805:
	mov.f64 	%fd4992, %fd4991;

BB7_814:
	mul.f64 	%fd3411, %fd4992, 0d40C4000000000000;
	selp.f64	%fd3412, 0d40C4000000000000, %fd3411, %p992;
	add.f64 	%fd649, %fd638, %fd3412;
	mov.f64 	%fd3413, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd3413;
	}
	bfe.u32 	%r1502, %r89, 20, 11;
	add.s32 	%r1503, %r1502, -1012;
	mov.u64 	%rd150, 4620693217682128896;
	shl.b64 	%rd35, %rd150, %r1503;
	setp.eq.s64	%p1010, %rd35, -9223372036854775808;
	// Callseq Start 270
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd617;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3413;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4994, [retval0+0];
	
	//{
	}// Callseq End 270
	and.pred  	%p43, %p961, %p1010;
	@!%p43 bra 	BB7_816;
	bra.uni 	BB7_815;

BB7_815:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1504}, %fd4994;
	}
	xor.b32  	%r1505, %r1504, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1506, %temp}, %fd4994;
	}
	mov.b64 	%fd4994, {%r1506, %r1505};

BB7_816:
	@%p962 bra 	BB7_819;
	bra.uni 	BB7_817;

BB7_819:
	selp.b32	%r1507, %r85, 0, %p1010;
	or.b32  	%r1508, %r1507, 2146435072;
	setp.lt.s32	%p1016, %r89, 0;
	selp.b32	%r1509, %r1508, %r1507, %p1016;
	mov.u32 	%r1510, 0;
	mov.b64 	%fd4994, {%r1510, %r1509};
	bra.uni 	BB7_820;

BB7_817:
	setp.gt.s32	%p1013, %r85, -1;
	@%p1013 bra 	BB7_820;

	cvt.rzi.f64.f64	%fd3415, %fd3413;
	setp.neu.f64	%p1014, %fd3415, 0d4020000000000000;
	selp.f64	%fd4994, 0dFFF8000000000000, %fd4994, %p1014;

BB7_820:
	add.f64 	%fd4995, %fd616, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1511}, %fd4995;
	}
	and.b32  	%r1512, %r1511, 2146435072;
	setp.ne.s32	%p1017, %r1512, 2146435072;
	@%p1017 bra 	BB7_821;

	setp.gtu.f64	%p1018, %fd617, 0d7FF0000000000000;
	@%p1018 bra 	BB7_830;

	and.b32  	%r1513, %r89, 2147483647;
	setp.ne.s32	%p1019, %r1513, 2146435072;
	@%p1019 bra 	BB7_825;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1514, %temp}, %fd3413;
	}
	setp.eq.s32	%p1020, %r1514, 0;
	@%p1020 bra 	BB7_829;
	bra.uni 	BB7_825;

BB7_829:
	setp.gt.f64	%p1023, %fd617, 0d3FF0000000000000;
	selp.b32	%r1523, 2146435072, 0, %p1023;
	xor.b32  	%r1524, %r1523, 2146435072;
	setp.lt.s32	%p1024, %r89, 0;
	selp.b32	%r1525, %r1524, %r1523, %p1024;
	setp.eq.f64	%p1025, %fd616, 0dBFF0000000000000;
	selp.b32	%r1526, 1072693248, %r1525, %p1025;
	mov.u32 	%r1527, 0;
	mov.b64 	%fd4995, {%r1527, %r1526};
	bra.uni 	BB7_830;

BB7_821:
	mov.f64 	%fd4995, %fd4994;

BB7_830:
	mul.f64 	%fd3417, %fd4995, 0dC0C4000000000000;
	selp.f64	%fd3418, 0dC0C4000000000000, %fd3417, %p992;
	add.f64 	%fd660, %fd649, %fd3418;
	mov.f64 	%fd3419, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd3419;
	}
	bfe.u32 	%r1528, %r90, 20, 11;
	add.s32 	%r1529, %r1528, -1012;
	mov.u64 	%rd151, 4621256167635550208;
	shl.b64 	%rd36, %rd151, %r1529;
	setp.eq.s64	%p1027, %rd36, -9223372036854775808;
	// Callseq Start 271
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd617;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3419;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4997, [retval0+0];
	
	//{
	}// Callseq End 271
	and.pred  	%p44, %p961, %p1027;
	@!%p44 bra 	BB7_832;
	bra.uni 	BB7_831;

BB7_831:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1530}, %fd4997;
	}
	xor.b32  	%r1531, %r1530, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1532, %temp}, %fd4997;
	}
	mov.b64 	%fd4997, {%r1532, %r1531};

BB7_832:
	@%p962 bra 	BB7_835;
	bra.uni 	BB7_833;

BB7_835:
	selp.b32	%r1533, %r85, 0, %p1027;
	or.b32  	%r1534, %r1533, 2146435072;
	setp.lt.s32	%p1033, %r90, 0;
	selp.b32	%r1535, %r1534, %r1533, %p1033;
	mov.u32 	%r1536, 0;
	mov.b64 	%fd4997, {%r1536, %r1535};
	bra.uni 	BB7_836;

BB7_833:
	setp.gt.s32	%p1030, %r85, -1;
	@%p1030 bra 	BB7_836;

	cvt.rzi.f64.f64	%fd3421, %fd3419;
	setp.neu.f64	%p1031, %fd3421, 0d4022000000000000;
	selp.f64	%fd4997, 0dFFF8000000000000, %fd4997, %p1031;

BB7_836:
	add.f64 	%fd4998, %fd616, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1537}, %fd4998;
	}
	and.b32  	%r1538, %r1537, 2146435072;
	setp.ne.s32	%p1034, %r1538, 2146435072;
	@%p1034 bra 	BB7_837;

	setp.gtu.f64	%p1035, %fd617, 0d7FF0000000000000;
	@%p1035 bra 	BB7_846;

	and.b32  	%r1539, %r90, 2147483647;
	setp.ne.s32	%p1036, %r1539, 2146435072;
	@%p1036 bra 	BB7_841;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1540, %temp}, %fd3419;
	}
	setp.eq.s32	%p1037, %r1540, 0;
	@%p1037 bra 	BB7_845;
	bra.uni 	BB7_841;

BB7_845:
	setp.gt.f64	%p1040, %fd617, 0d3FF0000000000000;
	selp.b32	%r1549, 2146435072, 0, %p1040;
	xor.b32  	%r1550, %r1549, 2146435072;
	setp.lt.s32	%p1041, %r90, 0;
	selp.b32	%r1551, %r1550, %r1549, %p1041;
	setp.eq.f64	%p1042, %fd616, 0dBFF0000000000000;
	selp.b32	%r1552, 1072693248, %r1551, %p1042;
	mov.u32 	%r1553, 0;
	mov.b64 	%fd4998, {%r1553, %r1552};
	bra.uni 	BB7_846;

BB7_837:
	mov.f64 	%fd4998, %fd4997;

BB7_846:
	mul.f64 	%fd3423, %fd4998, 0d40B4000000000000;
	selp.f64	%fd3424, 0d40B4000000000000, %fd3423, %p992;
	add.f64 	%fd671, %fd660, %fd3424;
	mov.f64 	%fd3425, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd3425;
	}
	bfe.u32 	%r1554, %r91, 20, 11;
	add.s32 	%r1555, %r1554, -1012;
	mov.u64 	%rd152, 4621819117588971520;
	shl.b64 	%rd37, %rd152, %r1555;
	setp.eq.s64	%p1044, %rd37, -9223372036854775808;
	// Callseq Start 272
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd617;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3425;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5000, [retval0+0];
	
	//{
	}// Callseq End 272
	and.pred  	%p45, %p961, %p1044;
	@!%p45 bra 	BB7_848;
	bra.uni 	BB7_847;

BB7_847:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1556}, %fd5000;
	}
	xor.b32  	%r1557, %r1556, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1558, %temp}, %fd5000;
	}
	mov.b64 	%fd5000, {%r1558, %r1557};

BB7_848:
	@%p962 bra 	BB7_851;
	bra.uni 	BB7_849;

BB7_851:
	selp.b32	%r1559, %r85, 0, %p1044;
	or.b32  	%r1560, %r1559, 2146435072;
	setp.lt.s32	%p1050, %r91, 0;
	selp.b32	%r1561, %r1560, %r1559, %p1050;
	mov.u32 	%r1562, 0;
	mov.b64 	%fd5000, {%r1562, %r1561};
	bra.uni 	BB7_852;

BB7_849:
	setp.gt.s32	%p1047, %r85, -1;
	@%p1047 bra 	BB7_852;

	cvt.rzi.f64.f64	%fd3427, %fd3425;
	setp.neu.f64	%p1048, %fd3427, 0d4024000000000000;
	selp.f64	%fd5000, 0dFFF8000000000000, %fd5000, %p1048;

BB7_852:
	add.f64 	%fd5001, %fd616, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1563}, %fd5001;
	}
	and.b32  	%r1564, %r1563, 2146435072;
	setp.ne.s32	%p1051, %r1564, 2146435072;
	@%p1051 bra 	BB7_853;

	setp.gtu.f64	%p1052, %fd617, 0d7FF0000000000000;
	@%p1052 bra 	BB7_862;

	and.b32  	%r1565, %r91, 2147483647;
	setp.ne.s32	%p1053, %r1565, 2146435072;
	@%p1053 bra 	BB7_857;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1566, %temp}, %fd3425;
	}
	setp.eq.s32	%p1054, %r1566, 0;
	@%p1054 bra 	BB7_861;
	bra.uni 	BB7_857;

BB7_861:
	setp.gt.f64	%p1057, %fd617, 0d3FF0000000000000;
	selp.b32	%r1575, 2146435072, 0, %p1057;
	xor.b32  	%r1576, %r1575, 2146435072;
	setp.lt.s32	%p1058, %r91, 0;
	selp.b32	%r1577, %r1576, %r1575, %p1058;
	setp.eq.f64	%p1059, %fd616, 0dBFF0000000000000;
	selp.b32	%r1578, 1072693248, %r1577, %p1059;
	mov.u32 	%r1579, 0;
	mov.b64 	%fd5001, {%r1579, %r1578};
	bra.uni 	BB7_862;

BB7_853:
	mov.f64 	%fd5001, %fd5000;

BB7_862:
	mul.f64 	%fd3429, %fd5001, 0dC090000000000000;
	selp.f64	%fd3430, 0dC090000000000000, %fd3429, %p992;
	add.f64 	%fd5002, %fd671, %fd3430;

BB7_863:
	mul.f64 	%fd3431, %fd614, %fd5002;
	sub.f64 	%fd684, %fd603, %fd3431;
	abs.f64 	%fd685, %fd533;
	// Callseq Start 273
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd685;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5150, [retval0+0];
	
	//{
	}// Callseq End 273
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd533;
	}
	setp.lt.s32	%p1061, %r92, 0;
	and.pred  	%p46, %p1061, %p820;
	mov.f64 	%fd5004, %fd5150;
	@!%p46 bra 	BB7_865;
	bra.uni 	BB7_864;

BB7_864:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1580}, %fd5150;
	}
	xor.b32  	%r1581, %r1580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1582, %temp}, %fd5150;
	}
	mov.b64 	%fd5004, {%r1582, %r1581};

BB7_865:
	setp.eq.f64	%p1063, %fd533, 0d0000000000000000;
	@%p1063 bra 	BB7_868;
	bra.uni 	BB7_866;

BB7_868:
	selp.b32	%r1583, %r92, 0, %p820;
	or.b32  	%r1584, %r1583, 2146435072;
	setp.lt.s32	%p1067, %r75, 0;
	selp.b32	%r1585, %r1584, %r1583, %p1067;
	mov.u32 	%r1586, 0;
	mov.b64 	%fd5004, {%r1586, %r1585};
	bra.uni 	BB7_869;

BB7_866:
	setp.gt.s32	%p1064, %r92, -1;
	@%p1064 bra 	BB7_869;

	cvt.rzi.f64.f64	%fd3434, %fd3346;
	setp.neu.f64	%p1065, %fd3434, 0d4000000000000000;
	selp.f64	%fd5004, 0dFFF8000000000000, %fd5004, %p1065;

BB7_869:
	add.f64 	%fd3435, %fd533, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1587}, %fd3435;
	}
	and.b32  	%r93, %r1587, 2146435072;
	setp.ne.s32	%p1068, %r93, 2146435072;
	@%p1068 bra 	BB7_870;

	setp.gtu.f64	%p1069, %fd685, 0d7FF0000000000000;
	add.f64 	%fd5005, %fd533, 0d4000000000000000;
	@%p1069 bra 	BB7_879;

	and.b32  	%r1588, %r75, 2147483647;
	setp.ne.s32	%p1070, %r1588, 2146435072;
	@%p1070 bra 	BB7_874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1589, %temp}, %fd3346;
	}
	setp.eq.s32	%p1071, %r1589, 0;
	@%p1071 bra 	BB7_878;
	bra.uni 	BB7_874;

BB7_878:
	setp.gt.f64	%p1074, %fd685, 0d3FF0000000000000;
	selp.b32	%r1598, 2146435072, 0, %p1074;
	xor.b32  	%r1599, %r1598, 2146435072;
	setp.lt.s32	%p1075, %r75, 0;
	selp.b32	%r1600, %r1599, %r1598, %p1075;
	setp.eq.f64	%p1076, %fd533, 0dBFF0000000000000;
	selp.b32	%r1601, 1072693248, %r1600, %p1076;
	mov.u32 	%r1602, 0;
	mov.b64 	%fd5005, {%r1602, %r1601};
	bra.uni 	BB7_879;

BB7_870:
	mov.f64 	%fd5005, %fd5004;

BB7_879:
	add.f64 	%fd3438, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1077, %fd534, %fd3438;
	selp.f64	%fd696, %fd534, %fd3438, %p1077;
	setp.lt.f64	%p1078, %fd615, %fd7;
	selp.f64	%fd697, %fd615, %fd7, %p1078;
	setp.lt.f64	%p1079, %fd696, %fd7;
	setp.gt.f64	%p1080, %fd697, %fd3438;
	and.pred  	%p47, %p1079, %p1080;
	mov.f64 	%fd5126, 0d0000000000000000;
	@!%p47 bra 	BB7_1521;
	bra.uni 	BB7_880;

BB7_880:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd697;
	}
	mov.f64 	%fd3439, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd3439;
	}
	bfe.u32 	%r1603, %r95, 20, 11;
	add.s32 	%r1604, %r1603, -1012;
	mov.u64 	%rd153, 4622382067542392832;
	shl.b64 	%rd38, %rd153, %r1604;
	setp.eq.s64	%p1081, %rd38, -9223372036854775808;
	abs.f64 	%fd698, %fd697;
	// Callseq Start 274
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3439;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5007, [retval0+0];
	
	//{
	}// Callseq End 274
	setp.lt.s32	%p1082, %r94, 0;
	and.pred  	%p48, %p1082, %p1081;
	@!%p48 bra 	BB7_882;
	bra.uni 	BB7_881;

BB7_881:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1605}, %fd5007;
	}
	xor.b32  	%r1606, %r1605, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1607, %temp}, %fd5007;
	}
	mov.b64 	%fd5007, {%r1607, %r1606};

BB7_882:
	setp.eq.f64	%p1083, %fd697, 0d0000000000000000;
	@%p1083 bra 	BB7_885;
	bra.uni 	BB7_883;

BB7_885:
	selp.b32	%r1608, %r94, 0, %p1081;
	or.b32  	%r1609, %r1608, 2146435072;
	setp.lt.s32	%p1087, %r95, 0;
	selp.b32	%r1610, %r1609, %r1608, %p1087;
	mov.u32 	%r1611, 0;
	mov.b64 	%fd5007, {%r1611, %r1610};
	bra.uni 	BB7_886;

BB7_883:
	setp.gt.s32	%p1084, %r94, -1;
	@%p1084 bra 	BB7_886;

	cvt.rzi.f64.f64	%fd3441, %fd3439;
	setp.neu.f64	%p1085, %fd3441, 0d4026000000000000;
	selp.f64	%fd5007, 0dFFF8000000000000, %fd5007, %p1085;

BB7_886:
	add.f64 	%fd5008, %fd697, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1612}, %fd5008;
	}
	and.b32  	%r1613, %r1612, 2146435072;
	setp.ne.s32	%p1088, %r1613, 2146435072;
	@%p1088 bra 	BB7_887;

	setp.gtu.f64	%p1089, %fd698, 0d7FF0000000000000;
	@%p1089 bra 	BB7_896;

	and.b32  	%r1614, %r95, 2147483647;
	setp.ne.s32	%p1090, %r1614, 2146435072;
	@%p1090 bra 	BB7_891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1615, %temp}, %fd3439;
	}
	setp.eq.s32	%p1091, %r1615, 0;
	@%p1091 bra 	BB7_895;
	bra.uni 	BB7_891;

BB7_895:
	setp.gt.f64	%p1094, %fd698, 0d3FF0000000000000;
	selp.b32	%r1624, 2146435072, 0, %p1094;
	xor.b32  	%r1625, %r1624, 2146435072;
	setp.lt.s32	%p1095, %r95, 0;
	selp.b32	%r1626, %r1625, %r1624, %p1095;
	setp.eq.f64	%p1096, %fd697, 0dBFF0000000000000;
	selp.b32	%r1627, 1072693248, %r1626, %p1096;
	mov.u32 	%r1628, 0;
	mov.b64 	%fd5008, {%r1628, %r1627};
	bra.uni 	BB7_896;

BB7_887:
	mov.f64 	%fd5008, %fd5007;

BB7_896:
	mov.f64 	%fd3443, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd3443;
	}
	bfe.u32 	%r1629, %r96, 20, 11;
	add.s32 	%r1630, %r1629, -1012;
	mov.u64 	%rd154, 4622945017495814144;
	shl.b64 	%rd39, %rd154, %r1630;
	setp.eq.s64	%p1097, %rd39, -9223372036854775808;
	// Callseq Start 275
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3443;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5010, [retval0+0];
	
	//{
	}// Callseq End 275
	and.pred  	%p49, %p1082, %p1097;
	@!%p49 bra 	BB7_898;
	bra.uni 	BB7_897;

BB7_897:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1631}, %fd5010;
	}
	xor.b32  	%r1632, %r1631, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1633, %temp}, %fd5010;
	}
	mov.b64 	%fd5010, {%r1633, %r1632};

BB7_898:
	@%p1083 bra 	BB7_901;
	bra.uni 	BB7_899;

BB7_901:
	selp.b32	%r1634, %r94, 0, %p1097;
	or.b32  	%r1635, %r1634, 2146435072;
	setp.lt.s32	%p1103, %r96, 0;
	selp.b32	%r1636, %r1635, %r1634, %p1103;
	mov.u32 	%r1637, 0;
	mov.b64 	%fd5010, {%r1637, %r1636};
	bra.uni 	BB7_902;

BB7_899:
	setp.gt.s32	%p1100, %r94, -1;
	@%p1100 bra 	BB7_902;

	cvt.rzi.f64.f64	%fd3445, %fd3443;
	setp.neu.f64	%p1101, %fd3445, 0d4028000000000000;
	selp.f64	%fd5010, 0dFFF8000000000000, %fd5010, %p1101;

BB7_902:
	add.f64 	%fd5011, %fd697, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1638}, %fd5011;
	}
	and.b32  	%r1639, %r1638, 2146435072;
	setp.ne.s32	%p1104, %r1639, 2146435072;
	@%p1104 bra 	BB7_903;

	setp.gtu.f64	%p1105, %fd698, 0d7FF0000000000000;
	@%p1105 bra 	BB7_912;

	and.b32  	%r1640, %r96, 2147483647;
	setp.ne.s32	%p1106, %r1640, 2146435072;
	@%p1106 bra 	BB7_907;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1641, %temp}, %fd3443;
	}
	setp.eq.s32	%p1107, %r1641, 0;
	@%p1107 bra 	BB7_911;
	bra.uni 	BB7_907;

BB7_911:
	setp.gt.f64	%p1110, %fd698, 0d3FF0000000000000;
	selp.b32	%r1650, 2146435072, 0, %p1110;
	xor.b32  	%r1651, %r1650, 2146435072;
	setp.lt.s32	%p1111, %r96, 0;
	selp.b32	%r1652, %r1651, %r1650, %p1111;
	setp.eq.f64	%p1112, %fd697, 0dBFF0000000000000;
	selp.b32	%r1653, 1072693248, %r1652, %p1112;
	mov.u32 	%r1654, 0;
	mov.b64 	%fd5011, {%r1654, %r1653};
	bra.uni 	BB7_912;

BB7_903:
	mov.f64 	%fd5011, %fd5010;

BB7_912:
	mul.f64 	%fd3447, %fd5011, 0dC1420C0000000000;
	setp.eq.f64	%p1113, %fd697, 0d3FF0000000000000;
	selp.f64	%fd3448, 0dC1420C0000000000, %fd3447, %p1113;
	selp.f64	%fd3449, 0d3FF0000000000000, %fd5008, %p1113;
	fma.rn.f64 	%fd719, %fd24, %fd3449, %fd3448;
	abs.f64 	%fd720, %fd7;
	// Callseq Start 276
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5073, [retval0+0];
	
	//{
	}// Callseq End 276
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd7;
	}
	setp.lt.s32	%p1114, %r97, 0;
	and.pred  	%p50, %p1114, %p820;
	mov.f64 	%fd5013, %fd5073;
	@!%p50 bra 	BB7_914;
	bra.uni 	BB7_913;

BB7_913:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1655}, %fd5073;
	}
	xor.b32  	%r1656, %r1655, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1657, %temp}, %fd5073;
	}
	mov.b64 	%fd5013, {%r1657, %r1656};

BB7_914:
	setp.eq.f64	%p1116, %fd7, 0d0000000000000000;
	@%p1116 bra 	BB7_917;
	bra.uni 	BB7_915;

BB7_917:
	selp.b32	%r1658, %r97, 0, %p820;
	or.b32  	%r1659, %r1658, 2146435072;
	setp.lt.s32	%p1120, %r75, 0;
	selp.b32	%r1660, %r1659, %r1658, %p1120;
	mov.u32 	%r1661, 0;
	mov.b64 	%fd5013, {%r1661, %r1660};
	bra.uni 	BB7_918;

BB7_915:
	setp.gt.s32	%p1117, %r97, -1;
	@%p1117 bra 	BB7_918;

	cvt.rzi.f64.f64	%fd3452, %fd3346;
	setp.neu.f64	%p1118, %fd3452, 0d4000000000000000;
	selp.f64	%fd5013, 0dFFF8000000000000, %fd5013, %p1118;

BB7_918:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1662}, %fd16;
	}
	and.b32  	%r98, %r1662, 2146435072;
	setp.ne.s32	%p1121, %r98, 2146435072;
	@%p1121 bra 	BB7_919;

	setp.gtu.f64	%p1122, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd5014, %fd16;
	@%p1122 bra 	BB7_928;

	and.b32  	%r1663, %r75, 2147483647;
	setp.ne.s32	%p1123, %r1663, 2146435072;
	@%p1123 bra 	BB7_923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1664, %temp}, %fd3346;
	}
	setp.eq.s32	%p1124, %r1664, 0;
	@%p1124 bra 	BB7_927;
	bra.uni 	BB7_923;

BB7_927:
	setp.eq.f64	%p1127, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1128, %fd720, 0d3FF0000000000000;
	selp.b32	%r1673, 2146435072, 0, %p1128;
	xor.b32  	%r1674, %r1673, 2146435072;
	setp.lt.s32	%p1129, %r75, 0;
	selp.b32	%r1675, %r1674, %r1673, %p1129;
	selp.b32	%r1676, 1072693248, %r1675, %p1127;
	mov.u32 	%r1677, 0;
	mov.b64 	%fd5014, {%r1677, %r1676};
	bra.uni 	BB7_928;

BB7_919:
	mov.f64 	%fd5014, %fd5013;

BB7_928:
	setp.eq.f64	%p1130, %fd7, 0d3FF0000000000000;
	selp.f64	%fd730, 0d3FF0000000000000, %fd5014, %p1130;
	fma.rn.f64 	%fd731, %fd730, 0dC19E744000000000, %fd25;
	mov.f64 	%fd3454, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd3454;
	}
	bfe.u32 	%r1678, %r99, 20, 11;
	add.s32 	%r1679, %r1678, -1012;
	mov.u64 	%rd155, 4621819117588971520;
	shl.b64 	%rd40, %rd155, %r1679;
	setp.eq.s64	%p1131, %rd40, -9223372036854775808;
	// Callseq Start 277
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3454;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5016, [retval0+0];
	
	//{
	}// Callseq End 277
	and.pred  	%p51, %p1082, %p1131;
	@!%p51 bra 	BB7_930;
	bra.uni 	BB7_929;

BB7_929:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1680}, %fd5016;
	}
	xor.b32  	%r1681, %r1680, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1682, %temp}, %fd5016;
	}
	mov.b64 	%fd5016, {%r1682, %r1681};

BB7_930:
	@%p1083 bra 	BB7_933;
	bra.uni 	BB7_931;

BB7_933:
	selp.b32	%r1683, %r94, 0, %p1131;
	or.b32  	%r1684, %r1683, 2146435072;
	setp.lt.s32	%p1137, %r99, 0;
	selp.b32	%r1685, %r1684, %r1683, %p1137;
	mov.u32 	%r1686, 0;
	mov.b64 	%fd5016, {%r1686, %r1685};
	bra.uni 	BB7_934;

BB7_931:
	setp.gt.s32	%p1134, %r94, -1;
	@%p1134 bra 	BB7_934;

	cvt.rzi.f64.f64	%fd3456, %fd3454;
	setp.neu.f64	%p1135, %fd3456, 0d4024000000000000;
	selp.f64	%fd5016, 0dFFF8000000000000, %fd5016, %p1135;

BB7_934:
	add.f64 	%fd5017, %fd697, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1687}, %fd5017;
	}
	and.b32  	%r1688, %r1687, 2146435072;
	setp.ne.s32	%p1138, %r1688, 2146435072;
	@%p1138 bra 	BB7_935;

	setp.gtu.f64	%p1139, %fd698, 0d7FF0000000000000;
	@%p1139 bra 	BB7_944;

	and.b32  	%r1689, %r99, 2147483647;
	setp.ne.s32	%p1140, %r1689, 2146435072;
	@%p1140 bra 	BB7_939;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1690, %temp}, %fd3454;
	}
	setp.eq.s32	%p1141, %r1690, 0;
	@%p1141 bra 	BB7_943;
	bra.uni 	BB7_939;

BB7_943:
	setp.gt.f64	%p1144, %fd698, 0d3FF0000000000000;
	selp.b32	%r1699, 2146435072, 0, %p1144;
	xor.b32  	%r1700, %r1699, 2146435072;
	setp.lt.s32	%p1145, %r99, 0;
	selp.b32	%r1701, %r1700, %r1699, %p1145;
	setp.eq.f64	%p1146, %fd697, 0dBFF0000000000000;
	selp.b32	%r1702, 1072693248, %r1701, %p1146;
	mov.u32 	%r1703, 0;
	mov.b64 	%fd5017, {%r1703, %r1702};
	bra.uni 	BB7_944;

BB7_935:
	mov.f64 	%fd5017, %fd5016;

BB7_944:
	selp.f64	%fd3458, 0d3FF0000000000000, %fd5017, %p1113;
	add.f64 	%fd3459, %fd731, 0dC17B120000000000;
	fma.rn.f64 	%fd742, %fd3459, %fd3458, %fd719;
	mov.f64 	%fd3460, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r100}, %fd3460;
	}
	bfe.u32 	%r1704, %r100, 20, 11;
	add.s32 	%r1705, %r1704, -1012;
	mov.u64 	%rd156, 4613937818241073152;
	shl.b64 	%rd41, %rd156, %r1705;
	setp.eq.s64	%p1148, %rd41, -9223372036854775808;
	// Callseq Start 278
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3460;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5079, [retval0+0];
	
	//{
	}// Callseq End 278
	and.pred  	%p52, %p1114, %p1148;
	mov.f64 	%fd5019, %fd5079;
	@!%p52 bra 	BB7_946;
	bra.uni 	BB7_945;

BB7_945:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1706}, %fd5079;
	}
	xor.b32  	%r1707, %r1706, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1708, %temp}, %fd5079;
	}
	mov.b64 	%fd5019, {%r1708, %r1707};

BB7_946:
	@%p1116 bra 	BB7_949;
	bra.uni 	BB7_947;

BB7_949:
	selp.b32	%r1709, %r97, 0, %p1148;
	or.b32  	%r1710, %r1709, 2146435072;
	setp.lt.s32	%p1154, %r100, 0;
	selp.b32	%r1711, %r1710, %r1709, %p1154;
	mov.u32 	%r1712, 0;
	mov.b64 	%fd5019, {%r1712, %r1711};
	bra.uni 	BB7_950;

BB7_947:
	setp.gt.s32	%p1151, %r97, -1;
	@%p1151 bra 	BB7_950;

	cvt.rzi.f64.f64	%fd3462, %fd3460;
	setp.neu.f64	%p1152, %fd3462, 0d4008000000000000;
	selp.f64	%fd5019, 0dFFF8000000000000, %fd5019, %p1152;

BB7_950:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1713}, %fd31;
	}
	and.b32  	%r101, %r1713, 2146435072;
	setp.ne.s32	%p1155, %r101, 2146435072;
	@%p1155 bra 	BB7_951;

	setp.gtu.f64	%p1156, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd5020, %fd31;
	@%p1156 bra 	BB7_960;

	and.b32  	%r1714, %r100, 2147483647;
	setp.ne.s32	%p1157, %r1714, 2146435072;
	@%p1157 bra 	BB7_955;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1715, %temp}, %fd3460;
	}
	setp.eq.s32	%p1158, %r1715, 0;
	@%p1158 bra 	BB7_959;
	bra.uni 	BB7_955;

BB7_959:
	setp.eq.f64	%p1161, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1162, %fd720, 0d3FF0000000000000;
	selp.b32	%r1724, 2146435072, 0, %p1162;
	xor.b32  	%r1725, %r1724, 2146435072;
	setp.lt.s32	%p1163, %r100, 0;
	selp.b32	%r1726, %r1725, %r1724, %p1163;
	selp.b32	%r1727, 1072693248, %r1726, %p1161;
	mov.u32 	%r1728, 0;
	mov.b64 	%fd5020, {%r1728, %r1727};
	bra.uni 	BB7_960;

BB7_951:
	mov.f64 	%fd5020, %fd5019;

BB7_960:
	selp.f64	%fd752, 0d3FF0000000000000, %fd5020, %p1130;
	mov.f64 	%fd3464, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd3464;
	}
	bfe.u32 	%r1729, %r102, 20, 11;
	add.s32 	%r1730, %r1729, -1012;
	mov.u64 	%rd157, 4621256167635550208;
	shl.b64 	%rd42, %rd157, %r1730;
	setp.eq.s64	%p1165, %rd42, -9223372036854775808;
	// Callseq Start 279
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3464;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5022, [retval0+0];
	
	//{
	}// Callseq End 279
	and.pred  	%p53, %p1082, %p1165;
	@!%p53 bra 	BB7_962;
	bra.uni 	BB7_961;

BB7_961:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1731}, %fd5022;
	}
	xor.b32  	%r1732, %r1731, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1733, %temp}, %fd5022;
	}
	mov.b64 	%fd5022, {%r1733, %r1732};

BB7_962:
	@%p1083 bra 	BB7_965;
	bra.uni 	BB7_963;

BB7_965:
	selp.b32	%r1734, %r94, 0, %p1165;
	or.b32  	%r1735, %r1734, 2146435072;
	setp.lt.s32	%p1171, %r102, 0;
	selp.b32	%r1736, %r1735, %r1734, %p1171;
	mov.u32 	%r1737, 0;
	mov.b64 	%fd5022, {%r1737, %r1736};
	bra.uni 	BB7_966;

BB7_963:
	setp.gt.s32	%p1168, %r94, -1;
	@%p1168 bra 	BB7_966;

	cvt.rzi.f64.f64	%fd3466, %fd3464;
	setp.neu.f64	%p1169, %fd3466, 0d4022000000000000;
	selp.f64	%fd5022, 0dFFF8000000000000, %fd5022, %p1169;

BB7_966:
	add.f64 	%fd5023, %fd697, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1738}, %fd5023;
	}
	and.b32  	%r1739, %r1738, 2146435072;
	setp.ne.s32	%p1172, %r1739, 2146435072;
	@%p1172 bra 	BB7_967;

	setp.gtu.f64	%p1173, %fd698, 0d7FF0000000000000;
	@%p1173 bra 	BB7_976;

	and.b32  	%r1740, %r102, 2147483647;
	setp.ne.s32	%p1174, %r1740, 2146435072;
	@%p1174 bra 	BB7_971;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1741, %temp}, %fd3464;
	}
	setp.eq.s32	%p1175, %r1741, 0;
	@%p1175 bra 	BB7_975;
	bra.uni 	BB7_971;

BB7_975:
	setp.gt.f64	%p1178, %fd698, 0d3FF0000000000000;
	selp.b32	%r1750, 2146435072, 0, %p1178;
	xor.b32  	%r1751, %r1750, 2146435072;
	setp.lt.s32	%p1179, %r102, 0;
	selp.b32	%r1752, %r1751, %r1750, %p1179;
	setp.eq.f64	%p1180, %fd697, 0dBFF0000000000000;
	selp.b32	%r1753, 1072693248, %r1752, %p1180;
	mov.u32 	%r1754, 0;
	mov.b64 	%fd5023, {%r1754, %r1753};
	bra.uni 	BB7_976;

BB7_967:
	mov.f64 	%fd5023, %fd5022;

BB7_976:
	selp.f64	%fd3468, 0d3FF0000000000000, %fd5023, %p1113;
	mul.f64 	%fd3469, %fd730, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd3470, %fd752, 0d41B68F0000000000, %fd3469;
	sub.f64 	%fd3471, %fd3470, %fd26;
	add.f64 	%fd3472, %fd3471, 0dC17E140000000000;
	fma.rn.f64 	%fd763, %fd3472, %fd3468, %fd742;
	mov.f64 	%fd3473, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd3473;
	}
	bfe.u32 	%r1755, %r103, 20, 11;
	add.s32 	%r1756, %r1755, -1012;
	mov.u64 	%rd158, 4616189618054758400;
	shl.b64 	%rd43, %rd158, %r1756;
	setp.eq.s64	%p1182, %rd43, -9223372036854775808;
	// Callseq Start 280
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3473;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5085, [retval0+0];
	
	//{
	}// Callseq End 280
	and.pred  	%p54, %p1114, %p1182;
	mov.f64 	%fd5025, %fd5085;
	@!%p54 bra 	BB7_978;
	bra.uni 	BB7_977;

BB7_977:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1757}, %fd5085;
	}
	xor.b32  	%r1758, %r1757, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1759, %temp}, %fd5085;
	}
	mov.b64 	%fd5025, {%r1759, %r1758};

BB7_978:
	@%p1116 bra 	BB7_981;
	bra.uni 	BB7_979;

BB7_981:
	selp.b32	%r1760, %r97, 0, %p1182;
	or.b32  	%r1761, %r1760, 2146435072;
	setp.lt.s32	%p1188, %r103, 0;
	selp.b32	%r1762, %r1761, %r1760, %p1188;
	mov.u32 	%r1763, 0;
	mov.b64 	%fd5025, {%r1763, %r1762};
	bra.uni 	BB7_982;

BB7_979:
	setp.gt.s32	%p1185, %r97, -1;
	@%p1185 bra 	BB7_982;

	cvt.rzi.f64.f64	%fd3475, %fd3473;
	setp.neu.f64	%p1186, %fd3475, 0d4010000000000000;
	selp.f64	%fd5025, 0dFFF8000000000000, %fd5025, %p1186;

BB7_982:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1764}, %fd17;
	}
	and.b32  	%r104, %r1764, 2146435072;
	setp.ne.s32	%p1189, %r104, 2146435072;
	@%p1189 bra 	BB7_983;

	setp.gtu.f64	%p1190, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd5026, %fd17;
	@%p1190 bra 	BB7_992;

	and.b32  	%r1765, %r103, 2147483647;
	setp.ne.s32	%p1191, %r1765, 2146435072;
	@%p1191 bra 	BB7_987;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1766, %temp}, %fd3473;
	}
	setp.eq.s32	%p1192, %r1766, 0;
	@%p1192 bra 	BB7_991;
	bra.uni 	BB7_987;

BB7_991:
	setp.eq.f64	%p1195, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1196, %fd720, 0d3FF0000000000000;
	selp.b32	%r1775, 2146435072, 0, %p1196;
	xor.b32  	%r1776, %r1775, 2146435072;
	setp.lt.s32	%p1197, %r103, 0;
	selp.b32	%r1777, %r1776, %r1775, %p1197;
	selp.b32	%r1778, 1072693248, %r1777, %p1195;
	mov.u32 	%r1779, 0;
	mov.b64 	%fd5026, {%r1779, %r1778};
	bra.uni 	BB7_992;

BB7_983:
	mov.f64 	%fd5026, %fd5025;

BB7_992:
	selp.f64	%fd773, 0d3FF0000000000000, %fd5026, %p1130;
	mul.f64 	%fd3477, %fd773, 0dC1C634C400000000;
	fma.rn.f64 	%fd3478, %fd752, 0d41D634C400000000, %fd3477;
	fma.rn.f64 	%fd3479, %fd730, 0dC1CD9BB000000000, %fd3478;
	add.f64 	%fd774, %fd27, %fd3479;
	mov.f64 	%fd3480, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd3480;
	}
	bfe.u32 	%r1780, %r105, 20, 11;
	add.s32 	%r1781, %r1780, -1012;
	mov.u64 	%rd159, 4620693217682128896;
	shl.b64 	%rd44, %rd159, %r1781;
	setp.eq.s64	%p1199, %rd44, -9223372036854775808;
	// Callseq Start 281
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3480;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5028, [retval0+0];
	
	//{
	}// Callseq End 281
	and.pred  	%p55, %p1082, %p1199;
	@!%p55 bra 	BB7_994;
	bra.uni 	BB7_993;

BB7_993:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1782}, %fd5028;
	}
	xor.b32  	%r1783, %r1782, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1784, %temp}, %fd5028;
	}
	mov.b64 	%fd5028, {%r1784, %r1783};

BB7_994:
	@%p1083 bra 	BB7_997;
	bra.uni 	BB7_995;

BB7_997:
	selp.b32	%r1785, %r94, 0, %p1199;
	or.b32  	%r1786, %r1785, 2146435072;
	setp.lt.s32	%p1205, %r105, 0;
	selp.b32	%r1787, %r1786, %r1785, %p1205;
	mov.u32 	%r1788, 0;
	mov.b64 	%fd5028, {%r1788, %r1787};
	bra.uni 	BB7_998;

BB7_995:
	setp.gt.s32	%p1202, %r94, -1;
	@%p1202 bra 	BB7_998;

	cvt.rzi.f64.f64	%fd3482, %fd3480;
	setp.neu.f64	%p1203, %fd3482, 0d4020000000000000;
	selp.f64	%fd5028, 0dFFF8000000000000, %fd5028, %p1203;

BB7_998:
	add.f64 	%fd5029, %fd697, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1789}, %fd5029;
	}
	and.b32  	%r1790, %r1789, 2146435072;
	setp.ne.s32	%p1206, %r1790, 2146435072;
	@%p1206 bra 	BB7_999;

	setp.gtu.f64	%p1207, %fd698, 0d7FF0000000000000;
	@%p1207 bra 	BB7_1008;

	and.b32  	%r1791, %r105, 2147483647;
	setp.ne.s32	%p1208, %r1791, 2146435072;
	@%p1208 bra 	BB7_1003;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1792, %temp}, %fd3480;
	}
	setp.eq.s32	%p1209, %r1792, 0;
	@%p1209 bra 	BB7_1007;
	bra.uni 	BB7_1003;

BB7_1007:
	setp.gt.f64	%p1212, %fd698, 0d3FF0000000000000;
	selp.b32	%r1801, 2146435072, 0, %p1212;
	xor.b32  	%r1802, %r1801, 2146435072;
	setp.lt.s32	%p1213, %r105, 0;
	selp.b32	%r1803, %r1802, %r1801, %p1213;
	setp.eq.f64	%p1214, %fd697, 0dBFF0000000000000;
	selp.b32	%r1804, 1072693248, %r1803, %p1214;
	mov.u32 	%r1805, 0;
	mov.b64 	%fd5029, {%r1805, %r1804};
	bra.uni 	BB7_1008;

BB7_999:
	mov.f64 	%fd5029, %fd5028;

BB7_1008:
	selp.f64	%fd3484, 0d3FF0000000000000, %fd5029, %p1113;
	add.f64 	%fd3485, %fd774, 0dC170EB4000000000;
	fma.rn.f64 	%fd785, %fd3485, %fd3484, %fd763;
	mov.f64 	%fd3486, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd3486;
	}
	bfe.u32 	%r1806, %r106, 20, 11;
	add.s32 	%r1807, %r1806, -1012;
	mov.u64 	%rd160, 4617315517961601024;
	shl.b64 	%rd45, %rd160, %r1807;
	setp.eq.s64	%p1216, %rd45, -9223372036854775808;
	// Callseq Start 282
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3486;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5091, [retval0+0];
	
	//{
	}// Callseq End 282
	and.pred  	%p56, %p1114, %p1216;
	mov.f64 	%fd5031, %fd5091;
	@!%p56 bra 	BB7_1010;
	bra.uni 	BB7_1009;

BB7_1009:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1808}, %fd5091;
	}
	xor.b32  	%r1809, %r1808, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1810, %temp}, %fd5091;
	}
	mov.b64 	%fd5031, {%r1810, %r1809};

BB7_1010:
	@%p1116 bra 	BB7_1013;
	bra.uni 	BB7_1011;

BB7_1013:
	selp.b32	%r1811, %r97, 0, %p1216;
	or.b32  	%r1812, %r1811, 2146435072;
	setp.lt.s32	%p1222, %r106, 0;
	selp.b32	%r1813, %r1812, %r1811, %p1222;
	mov.u32 	%r1814, 0;
	mov.b64 	%fd5031, {%r1814, %r1813};
	bra.uni 	BB7_1014;

BB7_1011:
	setp.gt.s32	%p1219, %r97, -1;
	@%p1219 bra 	BB7_1014;

	cvt.rzi.f64.f64	%fd3488, %fd3486;
	setp.neu.f64	%p1220, %fd3488, 0d4014000000000000;
	selp.f64	%fd5031, 0dFFF8000000000000, %fd5031, %p1220;

BB7_1014:
	add.f64 	%fd3489, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1815}, %fd3489;
	}
	and.b32  	%r107, %r1815, 2146435072;
	setp.ne.s32	%p1223, %r107, 2146435072;
	@%p1223 bra 	BB7_1015;

	setp.gtu.f64	%p1224, %fd720, 0d7FF0000000000000;
	add.f64 	%fd5032, %fd7, 0d4014000000000000;
	@%p1224 bra 	BB7_1024;

	and.b32  	%r1816, %r106, 2147483647;
	setp.ne.s32	%p1225, %r1816, 2146435072;
	@%p1225 bra 	BB7_1019;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1817, %temp}, %fd3486;
	}
	setp.eq.s32	%p1226, %r1817, 0;
	@%p1226 bra 	BB7_1023;
	bra.uni 	BB7_1019;

BB7_1023:
	setp.eq.f64	%p1229, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1230, %fd720, 0d3FF0000000000000;
	selp.b32	%r1826, 2146435072, 0, %p1230;
	xor.b32  	%r1827, %r1826, 2146435072;
	setp.lt.s32	%p1231, %r106, 0;
	selp.b32	%r1828, %r1827, %r1826, %p1231;
	selp.b32	%r1829, 1072693248, %r1828, %p1229;
	mov.u32 	%r1830, 0;
	mov.b64 	%fd5032, {%r1830, %r1829};
	bra.uni 	BB7_1024;

BB7_1015:
	mov.f64 	%fd5032, %fd5031;

BB7_1024:
	selp.f64	%fd796, 0d3FF0000000000000, %fd5032, %p1130;
	mov.f64 	%fd3491, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd3491;
	}
	bfe.u32 	%r1831, %r108, 20, 11;
	add.s32 	%r1832, %r1831, -1012;
	mov.u64 	%rd161, 4619567317775286272;
	shl.b64 	%rd46, %rd161, %r1832;
	setp.eq.s64	%p1233, %rd46, -9223372036854775808;
	// Callseq Start 283
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3491;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5034, [retval0+0];
	
	//{
	}// Callseq End 283
	and.pred  	%p57, %p1082, %p1233;
	@!%p57 bra 	BB7_1026;
	bra.uni 	BB7_1025;

BB7_1025:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1833}, %fd5034;
	}
	xor.b32  	%r1834, %r1833, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1835, %temp}, %fd5034;
	}
	mov.b64 	%fd5034, {%r1835, %r1834};

BB7_1026:
	@%p1083 bra 	BB7_1029;
	bra.uni 	BB7_1027;

BB7_1029:
	selp.b32	%r1836, %r94, 0, %p1233;
	or.b32  	%r1837, %r1836, 2146435072;
	setp.lt.s32	%p1239, %r108, 0;
	selp.b32	%r1838, %r1837, %r1836, %p1239;
	mov.u32 	%r1839, 0;
	mov.b64 	%fd5034, {%r1839, %r1838};
	bra.uni 	BB7_1030;

BB7_1027:
	setp.gt.s32	%p1236, %r94, -1;
	@%p1236 bra 	BB7_1030;

	mov.f64 	%fd4814, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3493, %fd4814;
	setp.neu.f64	%p1237, %fd3493, 0d401C000000000000;
	selp.f64	%fd5034, 0dFFF8000000000000, %fd5034, %p1237;

BB7_1030:
	add.f64 	%fd5035, %fd697, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1840}, %fd5035;
	}
	and.b32  	%r1841, %r1840, 2146435072;
	setp.ne.s32	%p1240, %r1841, 2146435072;
	@%p1240 bra 	BB7_1031;

	setp.gtu.f64	%p1241, %fd698, 0d7FF0000000000000;
	@%p1241 bra 	BB7_1040;

	and.b32  	%r1842, %r108, 2147483647;
	setp.ne.s32	%p1242, %r1842, 2146435072;
	@%p1242 bra 	BB7_1035;

	mov.f64 	%fd4813, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1843, %temp}, %fd4813;
	}
	setp.eq.s32	%p1243, %r1843, 0;
	@%p1243 bra 	BB7_1039;
	bra.uni 	BB7_1035;

BB7_1039:
	setp.gt.f64	%p1246, %fd698, 0d3FF0000000000000;
	selp.b32	%r1852, 2146435072, 0, %p1246;
	xor.b32  	%r1853, %r1852, 2146435072;
	setp.lt.s32	%p1247, %r108, 0;
	selp.b32	%r1854, %r1853, %r1852, %p1247;
	setp.eq.f64	%p1248, %fd697, 0dBFF0000000000000;
	selp.b32	%r1855, 1072693248, %r1854, %p1248;
	mov.u32 	%r1856, 0;
	mov.b64 	%fd5035, {%r1856, %r1855};
	bra.uni 	BB7_1040;

BB7_1031:
	mov.f64 	%fd5035, %fd5034;

BB7_1040:
	selp.f64	%fd3495, 0d3FF0000000000000, %fd5035, %p1113;
	mul.f64 	%fd3496, %fd773, 0dC1E308A800000000;
	fma.rn.f64 	%fd3497, %fd796, 0d41CE744000000000, %fd3496;
	fma.rn.f64 	%fd3498, %fd752, 0d41E0EB4000000000, %fd3497;
	fma.rn.f64 	%fd3499, %fd730, 0dC1C960E000000000, %fd3498;
	sub.f64 	%fd3500, %fd3499, %fd28;
	add.f64 	%fd3501, %fd3500, 0dC14EF00000000000;
	fma.rn.f64 	%fd807, %fd3501, %fd3495, %fd785;
	mov.f64 	%fd3502, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd3502;
	}
	bfe.u32 	%r1857, %r109, 20, 11;
	add.s32 	%r1858, %r1857, -1012;
	mov.u64 	%rd162, 4618441417868443648;
	shl.b64 	%rd47, %rd162, %r1858;
	setp.eq.s64	%p1250, %rd47, -9223372036854775808;
	// Callseq Start 284
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3502;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5097, [retval0+0];
	
	//{
	}// Callseq End 284
	and.pred  	%p58, %p1114, %p1250;
	mov.f64 	%fd5037, %fd5097;
	@!%p58 bra 	BB7_1042;
	bra.uni 	BB7_1041;

BB7_1041:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1859}, %fd5097;
	}
	xor.b32  	%r1860, %r1859, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1861, %temp}, %fd5097;
	}
	mov.b64 	%fd5037, {%r1861, %r1860};

BB7_1042:
	@%p1116 bra 	BB7_1045;
	bra.uni 	BB7_1043;

BB7_1045:
	selp.b32	%r1862, %r97, 0, %p1250;
	or.b32  	%r1863, %r1862, 2146435072;
	setp.lt.s32	%p1256, %r109, 0;
	selp.b32	%r1864, %r1863, %r1862, %p1256;
	mov.u32 	%r1865, 0;
	mov.b64 	%fd5037, {%r1865, %r1864};
	bra.uni 	BB7_1046;

BB7_1043:
	setp.gt.s32	%p1253, %r97, -1;
	@%p1253 bra 	BB7_1046;

	mov.f64 	%fd4817, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3504, %fd4817;
	setp.neu.f64	%p1254, %fd3504, 0d4018000000000000;
	selp.f64	%fd5037, 0dFFF8000000000000, %fd5037, %p1254;

BB7_1046:
	add.f64 	%fd3505, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1866}, %fd3505;
	}
	and.b32  	%r110, %r1866, 2146435072;
	setp.ne.s32	%p1257, %r110, 2146435072;
	@%p1257 bra 	BB7_1047;

	setp.gtu.f64	%p1258, %fd720, 0d7FF0000000000000;
	add.f64 	%fd5038, %fd7, 0d4018000000000000;
	@%p1258 bra 	BB7_1056;

	and.b32  	%r1867, %r109, 2147483647;
	setp.ne.s32	%p1259, %r1867, 2146435072;
	@%p1259 bra 	BB7_1051;

	mov.f64 	%fd4816, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1868, %temp}, %fd4816;
	}
	setp.eq.s32	%p1260, %r1868, 0;
	@%p1260 bra 	BB7_1055;
	bra.uni 	BB7_1051;

BB7_1055:
	setp.eq.f64	%p1263, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1264, %fd720, 0d3FF0000000000000;
	selp.b32	%r1877, 2146435072, 0, %p1264;
	xor.b32  	%r1878, %r1877, 2146435072;
	setp.lt.s32	%p1265, %r109, 0;
	selp.b32	%r1879, %r1878, %r1877, %p1265;
	selp.b32	%r1880, 1072693248, %r1879, %p1263;
	mov.u32 	%r1881, 0;
	mov.b64 	%fd5038, {%r1881, %r1880};
	bra.uni 	BB7_1056;

BB7_1047:
	mov.f64 	%fd5038, %fd5037;

BB7_1056:
	mov.f64 	%fd4815, 0d4018000000000000;
	selp.f64	%fd818, 0d3FF0000000000000, %fd5038, %p1130;
	mul.f64 	%fd3507, %fd818, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd3508, %fd796, 0d41E634C400000000, %fd3507;
	fma.rn.f64 	%fd3509, %fd773, 0dC1E8AC6800000000, %fd3508;
	fma.rn.f64 	%fd3510, %fd752, 0d41D8AC6800000000, %fd3509;
	fma.rn.f64 	%fd3511, %fd730, 0dC1B5261000000000, %fd3510;
	add.f64 	%fd819, %fd29, %fd3511;
	// Callseq Start 285
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4815;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5040, [retval0+0];
	
	//{
	}// Callseq End 285
	and.pred  	%p59, %p1082, %p1250;
	@!%p59 bra 	BB7_1058;
	bra.uni 	BB7_1057;

BB7_1057:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1882}, %fd5040;
	}
	xor.b32  	%r1883, %r1882, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1884, %temp}, %fd5040;
	}
	mov.b64 	%fd5040, {%r1884, %r1883};

BB7_1058:
	@%p1083 bra 	BB7_1061;
	bra.uni 	BB7_1059;

BB7_1061:
	selp.b32	%r1885, %r94, 0, %p1250;
	or.b32  	%r1886, %r1885, 2146435072;
	setp.lt.s32	%p1273, %r109, 0;
	selp.b32	%r1887, %r1886, %r1885, %p1273;
	mov.u32 	%r1888, 0;
	mov.b64 	%fd5040, {%r1888, %r1887};
	bra.uni 	BB7_1062;

BB7_1059:
	setp.gt.s32	%p1270, %r94, -1;
	@%p1270 bra 	BB7_1062;

	mov.f64 	%fd4759, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3514, %fd4759;
	setp.neu.f64	%p1271, %fd3514, 0d4018000000000000;
	selp.f64	%fd5040, 0dFFF8000000000000, %fd5040, %p1271;

BB7_1062:
	add.f64 	%fd5041, %fd697, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1889}, %fd5041;
	}
	and.b32  	%r1890, %r1889, 2146435072;
	setp.ne.s32	%p1274, %r1890, 2146435072;
	@%p1274 bra 	BB7_1063;

	setp.gtu.f64	%p1275, %fd698, 0d7FF0000000000000;
	@%p1275 bra 	BB7_1072;

	and.b32  	%r1891, %r109, 2147483647;
	setp.ne.s32	%p1276, %r1891, 2146435072;
	@%p1276 bra 	BB7_1067;

	mov.f64 	%fd4758, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1892, %temp}, %fd4758;
	}
	setp.eq.s32	%p1277, %r1892, 0;
	@%p1277 bra 	BB7_1071;
	bra.uni 	BB7_1067;

BB7_1071:
	setp.gt.f64	%p1280, %fd698, 0d3FF0000000000000;
	selp.b32	%r1901, 2146435072, 0, %p1280;
	xor.b32  	%r1902, %r1901, 2146435072;
	setp.lt.s32	%p1281, %r109, 0;
	selp.b32	%r1903, %r1902, %r1901, %p1281;
	setp.eq.f64	%p1282, %fd697, 0dBFF0000000000000;
	selp.b32	%r1904, 1072693248, %r1903, %p1282;
	mov.u32 	%r1905, 0;
	mov.b64 	%fd5041, {%r1905, %r1904};
	bra.uni 	BB7_1072;

BB7_1063:
	mov.f64 	%fd5041, %fd5040;

BB7_1072:
	mov.f64 	%fd4739, 0d401C000000000000;
	selp.f64	%fd3516, 0d3FF0000000000000, %fd5041, %p1113;
	fma.rn.f64 	%fd830, %fd819, %fd3516, %fd807;
	// Callseq Start 286
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4739;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5103, [retval0+0];
	
	//{
	}// Callseq End 286
	and.pred  	%p60, %p1114, %p1233;
	mov.f64 	%fd5043, %fd5103;
	@!%p60 bra 	BB7_1074;
	bra.uni 	BB7_1073;

BB7_1073:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1906}, %fd5103;
	}
	xor.b32  	%r1907, %r1906, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1908, %temp}, %fd5103;
	}
	mov.b64 	%fd5043, {%r1908, %r1907};

BB7_1074:
	@%p1116 bra 	BB7_1077;
	bra.uni 	BB7_1075;

BB7_1077:
	selp.b32	%r1909, %r97, 0, %p1233;
	or.b32  	%r1910, %r1909, 2146435072;
	setp.lt.s32	%p1290, %r108, 0;
	selp.b32	%r1911, %r1910, %r1909, %p1290;
	mov.u32 	%r1912, 0;
	mov.b64 	%fd5043, {%r1912, %r1911};
	bra.uni 	BB7_1078;

BB7_1075:
	setp.gt.s32	%p1287, %r97, -1;
	@%p1287 bra 	BB7_1078;

	mov.f64 	%fd4757, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3519, %fd4757;
	setp.neu.f64	%p1288, %fd3519, 0d401C000000000000;
	selp.f64	%fd5043, 0dFFF8000000000000, %fd5043, %p1288;

BB7_1078:
	add.f64 	%fd3520, %fd7, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1913}, %fd3520;
	}
	and.b32  	%r111, %r1913, 2146435072;
	setp.ne.s32	%p1291, %r111, 2146435072;
	@%p1291 bra 	BB7_1079;

	setp.gtu.f64	%p1292, %fd720, 0d7FF0000000000000;
	add.f64 	%fd5044, %fd7, 0d401C000000000000;
	@%p1292 bra 	BB7_1088;

	and.b32  	%r1914, %r108, 2147483647;
	setp.ne.s32	%p1293, %r1914, 2146435072;
	@%p1293 bra 	BB7_1083;

	mov.f64 	%fd4756, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1915, %temp}, %fd4756;
	}
	setp.eq.s32	%p1294, %r1915, 0;
	@%p1294 bra 	BB7_1087;
	bra.uni 	BB7_1083;

BB7_1087:
	setp.eq.f64	%p1297, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1298, %fd720, 0d3FF0000000000000;
	selp.b32	%r1924, 2146435072, 0, %p1298;
	xor.b32  	%r1925, %r1924, 2146435072;
	setp.lt.s32	%p1299, %r108, 0;
	selp.b32	%r1926, %r1925, %r1924, %p1299;
	selp.b32	%r1927, 1072693248, %r1926, %p1297;
	mov.u32 	%r1928, 0;
	mov.b64 	%fd5044, {%r1928, %r1927};
	bra.uni 	BB7_1088;

BB7_1079:
	mov.f64 	%fd5044, %fd5043;

BB7_1088:
	mov.f64 	%fd4740, 0d4014000000000000;
	selp.f64	%fd841, 0d3FF0000000000000, %fd5044, %p1130;
	// Callseq Start 287
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4740;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5046, [retval0+0];
	
	//{
	}// Callseq End 287
	and.pred  	%p61, %p1082, %p1216;
	@!%p61 bra 	BB7_1090;
	bra.uni 	BB7_1089;

BB7_1089:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1929}, %fd5046;
	}
	xor.b32  	%r1930, %r1929, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1931, %temp}, %fd5046;
	}
	mov.b64 	%fd5046, {%r1931, %r1930};

BB7_1090:
	@%p1083 bra 	BB7_1093;
	bra.uni 	BB7_1091;

BB7_1093:
	selp.b32	%r1932, %r94, 0, %p1216;
	or.b32  	%r1933, %r1932, 2146435072;
	setp.lt.s32	%p1307, %r106, 0;
	selp.b32	%r1934, %r1933, %r1932, %p1307;
	mov.u32 	%r1935, 0;
	mov.b64 	%fd5046, {%r1935, %r1934};
	bra.uni 	BB7_1094;

BB7_1091:
	setp.gt.s32	%p1304, %r94, -1;
	@%p1304 bra 	BB7_1094;

	mov.f64 	%fd4755, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd3524, %fd4755;
	setp.neu.f64	%p1305, %fd3524, 0d4014000000000000;
	selp.f64	%fd5046, 0dFFF8000000000000, %fd5046, %p1305;

BB7_1094:
	add.f64 	%fd5047, %fd697, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1936}, %fd5047;
	}
	and.b32  	%r1937, %r1936, 2146435072;
	setp.ne.s32	%p1308, %r1937, 2146435072;
	@%p1308 bra 	BB7_1095;

	setp.gtu.f64	%p1309, %fd698, 0d7FF0000000000000;
	@%p1309 bra 	BB7_1104;

	and.b32  	%r1938, %r106, 2147483647;
	setp.ne.s32	%p1310, %r1938, 2146435072;
	@%p1310 bra 	BB7_1099;

	mov.f64 	%fd4754, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1939, %temp}, %fd4754;
	}
	setp.eq.s32	%p1311, %r1939, 0;
	@%p1311 bra 	BB7_1103;
	bra.uni 	BB7_1099;

BB7_1103:
	setp.gt.f64	%p1314, %fd698, 0d3FF0000000000000;
	selp.b32	%r1948, 2146435072, 0, %p1314;
	xor.b32  	%r1949, %r1948, 2146435072;
	setp.lt.s32	%p1315, %r106, 0;
	selp.b32	%r1950, %r1949, %r1948, %p1315;
	setp.eq.f64	%p1316, %fd697, 0dBFF0000000000000;
	selp.b32	%r1951, 1072693248, %r1950, %p1316;
	mov.u32 	%r1952, 0;
	mov.b64 	%fd5047, {%r1952, %r1951};
	bra.uni 	BB7_1104;

BB7_1095:
	mov.f64 	%fd5047, %fd5046;

BB7_1104:
	mov.f64 	%fd4741, 0d4020000000000000;
	selp.f64	%fd3526, 0d3FF0000000000000, %fd5047, %p1113;
	mul.f64 	%fd3527, %fd818, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd3528, %fd841, 0d41C44D8000000000, %fd3527;
	fma.rn.f64 	%fd3529, %fd796, 0d41E7AFC000000000, %fd3528;
	fma.rn.f64 	%fd3530, %fd773, 0dC1DD9BB000000000, %fd3529;
	fma.rn.f64 	%fd3531, %fd752, 0d41C0EB4000000000, %fd3530;
	fma.rn.f64 	%fd3532, %fd730, 0dC18B120000000000, %fd3531;
	fma.rn.f64 	%fd852, %fd3532, %fd3526, %fd830;
	// Callseq Start 288
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4741;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5109, [retval0+0];
	
	//{
	}// Callseq End 288
	and.pred  	%p62, %p1114, %p1199;
	mov.f64 	%fd5049, %fd5109;
	@!%p62 bra 	BB7_1106;
	bra.uni 	BB7_1105;

BB7_1105:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1953}, %fd5109;
	}
	xor.b32  	%r1954, %r1953, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1955, %temp}, %fd5109;
	}
	mov.b64 	%fd5049, {%r1955, %r1954};

BB7_1106:
	@%p1116 bra 	BB7_1109;
	bra.uni 	BB7_1107;

BB7_1109:
	selp.b32	%r1956, %r97, 0, %p1199;
	or.b32  	%r1957, %r1956, 2146435072;
	setp.lt.s32	%p1324, %r105, 0;
	selp.b32	%r1958, %r1957, %r1956, %p1324;
	mov.u32 	%r1959, 0;
	mov.b64 	%fd5049, {%r1959, %r1958};
	bra.uni 	BB7_1110;

BB7_1107:
	setp.gt.s32	%p1321, %r97, -1;
	@%p1321 bra 	BB7_1110;

	mov.f64 	%fd4753, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd3535, %fd4753;
	setp.neu.f64	%p1322, %fd3535, 0d4020000000000000;
	selp.f64	%fd5049, 0dFFF8000000000000, %fd5049, %p1322;

BB7_1110:
	add.f64 	%fd3536, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1960}, %fd3536;
	}
	and.b32  	%r112, %r1960, 2146435072;
	setp.ne.s32	%p1325, %r112, 2146435072;
	@%p1325 bra 	BB7_1111;

	setp.gtu.f64	%p1326, %fd720, 0d7FF0000000000000;
	add.f64 	%fd5050, %fd7, 0d4020000000000000;
	@%p1326 bra 	BB7_1120;

	and.b32  	%r1961, %r105, 2147483647;
	setp.ne.s32	%p1327, %r1961, 2146435072;
	@%p1327 bra 	BB7_1115;

	mov.f64 	%fd4752, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1962, %temp}, %fd4752;
	}
	setp.eq.s32	%p1328, %r1962, 0;
	@%p1328 bra 	BB7_1119;
	bra.uni 	BB7_1115;

BB7_1119:
	setp.eq.f64	%p1331, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1332, %fd720, 0d3FF0000000000000;
	selp.b32	%r1971, 2146435072, 0, %p1332;
	xor.b32  	%r1972, %r1971, 2146435072;
	setp.lt.s32	%p1333, %r105, 0;
	selp.b32	%r1973, %r1972, %r1971, %p1333;
	selp.b32	%r1974, 1072693248, %r1973, %p1331;
	mov.u32 	%r1975, 0;
	mov.b64 	%fd5050, {%r1975, %r1974};
	bra.uni 	BB7_1120;

BB7_1111:
	mov.f64 	%fd5050, %fd5049;

BB7_1120:
	mov.f64 	%fd4742, 0d4010000000000000;
	selp.f64	%fd863, 0d3FF0000000000000, %fd5050, %p1130;
	mul.f64 	%fd3538, %fd863, 0dC1B308A800000000;
	fma.rn.f64 	%fd3539, %fd841, 0d41D308A800000000, %fd3538;
	fma.rn.f64 	%fd3540, %fd818, 0dC1DD9BB000000000, %fd3539;
	fma.rn.f64 	%fd3541, %fd796, 0d41D634C400000000, %fd3540;
	fma.rn.f64 	%fd3542, %fd773, 0dC1BFB91800000000, %fd3541;
	fma.rn.f64 	%fd864, %fd752, 0d4190EB4000000000, %fd3542;
	// Callseq Start 289
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4742;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5052, [retval0+0];
	
	//{
	}// Callseq End 289
	and.pred  	%p63, %p1082, %p1182;
	@!%p63 bra 	BB7_1122;
	bra.uni 	BB7_1121;

BB7_1121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1976}, %fd5052;
	}
	xor.b32  	%r1977, %r1976, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1978, %temp}, %fd5052;
	}
	mov.b64 	%fd5052, {%r1978, %r1977};

BB7_1122:
	@%p1083 bra 	BB7_1125;
	bra.uni 	BB7_1123;

BB7_1125:
	selp.b32	%r1979, %r94, 0, %p1182;
	or.b32  	%r1980, %r1979, 2146435072;
	setp.lt.s32	%p1341, %r103, 0;
	selp.b32	%r1981, %r1980, %r1979, %p1341;
	mov.u32 	%r1982, 0;
	mov.b64 	%fd5052, {%r1982, %r1981};
	bra.uni 	BB7_1126;

BB7_1123:
	setp.gt.s32	%p1338, %r94, -1;
	@%p1338 bra 	BB7_1126;

	mov.f64 	%fd4751, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd3545, %fd4751;
	setp.neu.f64	%p1339, %fd3545, 0d4010000000000000;
	selp.f64	%fd5052, 0dFFF8000000000000, %fd5052, %p1339;

BB7_1126:
	add.f64 	%fd5053, %fd697, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1983}, %fd5053;
	}
	and.b32  	%r1984, %r1983, 2146435072;
	setp.ne.s32	%p1342, %r1984, 2146435072;
	@%p1342 bra 	BB7_1127;

	setp.gtu.f64	%p1343, %fd698, 0d7FF0000000000000;
	@%p1343 bra 	BB7_1136;

	and.b32  	%r1985, %r103, 2147483647;
	setp.ne.s32	%p1344, %r1985, 2146435072;
	@%p1344 bra 	BB7_1131;

	mov.f64 	%fd4750, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1986, %temp}, %fd4750;
	}
	setp.eq.s32	%p1345, %r1986, 0;
	@%p1345 bra 	BB7_1135;
	bra.uni 	BB7_1131;

BB7_1135:
	setp.gt.f64	%p1348, %fd698, 0d3FF0000000000000;
	selp.b32	%r1995, 2146435072, 0, %p1348;
	xor.b32  	%r1996, %r1995, 2146435072;
	setp.lt.s32	%p1349, %r103, 0;
	selp.b32	%r1997, %r1996, %r1995, %p1349;
	setp.eq.f64	%p1350, %fd697, 0dBFF0000000000000;
	selp.b32	%r1998, 1072693248, %r1997, %p1350;
	mov.u32 	%r1999, 0;
	mov.b64 	%fd5053, {%r1999, %r1998};
	bra.uni 	BB7_1136;

BB7_1127:
	mov.f64 	%fd5053, %fd5052;

BB7_1136:
	mov.f64 	%fd4743, 0d4022000000000000;
	selp.f64	%fd3547, 0d3FF0000000000000, %fd5053, %p1113;
	fma.rn.f64 	%fd875, %fd864, %fd3547, %fd852;
	// Callseq Start 290
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4743;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5115, [retval0+0];
	
	//{
	}// Callseq End 290
	and.pred  	%p64, %p1114, %p1165;
	mov.f64 	%fd5055, %fd5115;
	@!%p64 bra 	BB7_1138;
	bra.uni 	BB7_1137;

BB7_1137:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2000}, %fd5115;
	}
	xor.b32  	%r2001, %r2000, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2002, %temp}, %fd5115;
	}
	mov.b64 	%fd5055, {%r2002, %r2001};

BB7_1138:
	@%p1116 bra 	BB7_1141;
	bra.uni 	BB7_1139;

BB7_1141:
	selp.b32	%r2003, %r97, 0, %p1165;
	or.b32  	%r2004, %r2003, 2146435072;
	setp.lt.s32	%p1358, %r102, 0;
	selp.b32	%r2005, %r2004, %r2003, %p1358;
	mov.u32 	%r2006, 0;
	mov.b64 	%fd5055, {%r2006, %r2005};
	bra.uni 	BB7_1142;

BB7_1139:
	setp.gt.s32	%p1355, %r97, -1;
	@%p1355 bra 	BB7_1142;

	mov.f64 	%fd4749, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd3550, %fd4749;
	setp.neu.f64	%p1356, %fd3550, 0d4022000000000000;
	selp.f64	%fd5055, 0dFFF8000000000000, %fd5055, %p1356;

BB7_1142:
	add.f64 	%fd3551, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2007}, %fd3551;
	}
	and.b32  	%r113, %r2007, 2146435072;
	setp.ne.s32	%p1359, %r113, 2146435072;
	@%p1359 bra 	BB7_1143;

	setp.gtu.f64	%p1360, %fd720, 0d7FF0000000000000;
	add.f64 	%fd5056, %fd7, 0d4022000000000000;
	@%p1360 bra 	BB7_1152;

	and.b32  	%r2008, %r102, 2147483647;
	setp.ne.s32	%p1361, %r2008, 2146435072;
	@%p1361 bra 	BB7_1147;

	mov.f64 	%fd4748, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2009, %temp}, %fd4748;
	}
	setp.eq.s32	%p1362, %r2009, 0;
	@%p1362 bra 	BB7_1151;
	bra.uni 	BB7_1147;

BB7_1151:
	setp.eq.f64	%p1365, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1366, %fd720, 0d3FF0000000000000;
	selp.b32	%r2018, 2146435072, 0, %p1366;
	xor.b32  	%r2019, %r2018, 2146435072;
	setp.lt.s32	%p1367, %r102, 0;
	selp.b32	%r2020, %r2019, %r2018, %p1367;
	selp.b32	%r2021, 1072693248, %r2020, %p1365;
	mov.u32 	%r2022, 0;
	mov.b64 	%fd5056, {%r2022, %r2021};
	bra.uni 	BB7_1152;

BB7_1143:
	mov.f64 	%fd5056, %fd5055;

BB7_1152:
	mov.f64 	%fd4744, 0d4008000000000000;
	selp.f64	%fd886, 0d3FF0000000000000, %fd5056, %p1130;
	// Callseq Start 291
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4744;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5058, [retval0+0];
	
	//{
	}// Callseq End 291
	and.pred  	%p65, %p1082, %p1148;
	@!%p65 bra 	BB7_1154;
	bra.uni 	BB7_1153;

BB7_1153:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2023}, %fd5058;
	}
	xor.b32  	%r2024, %r2023, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2025, %temp}, %fd5058;
	}
	mov.b64 	%fd5058, {%r2025, %r2024};

BB7_1154:
	@%p1083 bra 	BB7_1157;
	bra.uni 	BB7_1155;

BB7_1157:
	selp.b32	%r2026, %r94, 0, %p1148;
	or.b32  	%r2027, %r2026, 2146435072;
	setp.lt.s32	%p1375, %r100, 0;
	selp.b32	%r2028, %r2027, %r2026, %p1375;
	mov.u32 	%r2029, 0;
	mov.b64 	%fd5058, {%r2029, %r2028};
	bra.uni 	BB7_1158;

BB7_1155:
	setp.gt.s32	%p1372, %r94, -1;
	@%p1372 bra 	BB7_1158;

	mov.f64 	%fd4747, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd3555, %fd4747;
	setp.neu.f64	%p1373, %fd3555, 0d4008000000000000;
	selp.f64	%fd5058, 0dFFF8000000000000, %fd5058, %p1373;

BB7_1158:
	add.f64 	%fd5059, %fd697, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2030}, %fd5059;
	}
	and.b32  	%r2031, %r2030, 2146435072;
	setp.ne.s32	%p1376, %r2031, 2146435072;
	@%p1376 bra 	BB7_1159;

	setp.gtu.f64	%p1377, %fd698, 0d7FF0000000000000;
	@%p1377 bra 	BB7_1168;

	and.b32  	%r2032, %r100, 2147483647;
	setp.ne.s32	%p1378, %r2032, 2146435072;
	@%p1378 bra 	BB7_1163;

	mov.f64 	%fd4746, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd4746;
	}
	setp.eq.s32	%p1379, %r2033, 0;
	@%p1379 bra 	BB7_1167;
	bra.uni 	BB7_1163;

BB7_1167:
	setp.gt.f64	%p1382, %fd698, 0d3FF0000000000000;
	selp.b32	%r2042, 2146435072, 0, %p1382;
	xor.b32  	%r2043, %r2042, 2146435072;
	setp.lt.s32	%p1383, %r100, 0;
	selp.b32	%r2044, %r2043, %r2042, %p1383;
	setp.eq.f64	%p1384, %fd697, 0dBFF0000000000000;
	selp.b32	%r2045, 1072693248, %r2044, %p1384;
	mov.u32 	%r2046, 0;
	mov.b64 	%fd5059, {%r2046, %r2045};
	bra.uni 	BB7_1168;

BB7_1159:
	mov.f64 	%fd5059, %fd5058;

BB7_1168:
	mov.f64 	%fd4745, 0d4024000000000000;
	selp.f64	%fd3557, 0d3FF0000000000000, %fd5059, %p1113;
	mul.f64 	%fd3558, %fd863, 0dC1B960E000000000;
	fma.rn.f64 	%fd3559, %fd886, 0d41968F0000000000, %fd3558;
	fma.rn.f64 	%fd3560, %fd841, 0d41C68F0000000000, %fd3559;
	fma.rn.f64 	%fd3561, %fd818, 0dC1C3BD2000000000, %fd3560;
	fma.rn.f64 	%fd3562, %fd796, 0d41B0EB4000000000, %fd3561;
	fma.rn.f64 	%fd3563, %fd773, 0dC1868F0000000000, %fd3562;
	fma.rn.f64 	%fd897, %fd3563, %fd3557, %fd875;
	// Callseq Start 292
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4745;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5121, [retval0+0];
	
	//{
	}// Callseq End 292
	and.pred  	%p66, %p1114, %p1131;
	mov.f64 	%fd5061, %fd5121;
	@!%p66 bra 	BB7_1170;
	bra.uni 	BB7_1169;

BB7_1169:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2047}, %fd5121;
	}
	xor.b32  	%r2048, %r2047, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2049, %temp}, %fd5121;
	}
	mov.b64 	%fd5061, {%r2049, %r2048};

BB7_1170:
	@%p1116 bra 	BB7_1173;
	bra.uni 	BB7_1171;

BB7_1173:
	selp.b32	%r2050, %r97, 0, %p1131;
	or.b32  	%r2051, %r2050, 2146435072;
	setp.lt.s32	%p1392, %r99, 0;
	selp.b32	%r2052, %r2051, %r2050, %p1392;
	mov.u32 	%r2053, 0;
	mov.b64 	%fd5061, {%r2053, %r2052};
	bra.uni 	BB7_1174;

BB7_1171:
	setp.gt.s32	%p1389, %r97, -1;
	@%p1389 bra 	BB7_1174;

	mov.f64 	%fd4738, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd3566, %fd4738;
	setp.neu.f64	%p1390, %fd3566, 0d4024000000000000;
	selp.f64	%fd5061, 0dFFF8000000000000, %fd5061, %p1390;

BB7_1174:
	add.f64 	%fd3567, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2054}, %fd3567;
	}
	and.b32  	%r114, %r2054, 2146435072;
	setp.ne.s32	%p1393, %r114, 2146435072;
	@%p1393 bra 	BB7_1175;

	setp.gtu.f64	%p1394, %fd720, 0d7FF0000000000000;
	add.f64 	%fd5062, %fd7, 0d4024000000000000;
	@%p1394 bra 	BB7_1184;

	and.b32  	%r2055, %r99, 2147483647;
	setp.ne.s32	%p1395, %r2055, 2146435072;
	@%p1395 bra 	BB7_1179;

	mov.f64 	%fd4737, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2056, %temp}, %fd4737;
	}
	setp.eq.s32	%p1396, %r2056, 0;
	@%p1396 bra 	BB7_1183;
	bra.uni 	BB7_1179;

BB7_1183:
	setp.eq.f64	%p1399, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1400, %fd720, 0d3FF0000000000000;
	selp.b32	%r2065, 2146435072, 0, %p1400;
	xor.b32  	%r2066, %r2065, 2146435072;
	setp.lt.s32	%p1401, %r99, 0;
	selp.b32	%r2067, %r2066, %r2065, %p1401;
	selp.b32	%r2068, 1072693248, %r2067, %p1399;
	mov.u32 	%r2069, 0;
	mov.b64 	%fd5062, {%r2069, %r2068};
	bra.uni 	BB7_1184;

BB7_1175:
	mov.f64 	%fd5062, %fd5061;

BB7_1184:
	mul.f64 	%fd3569, %fd5062, 0dC16B120000000000;
	selp.f64	%fd3570, 0dC16B120000000000, %fd3569, %p1130;
	fma.rn.f64 	%fd3571, %fd886, 0d4190EB4000000000, %fd3570;
	fma.rn.f64 	%fd3572, %fd863, 0dC1A0EB4000000000, %fd3571;
	fma.rn.f64 	%fd3573, %fd841, 0d41A0EB4000000000, %fd3572;
	fma.rn.f64 	%fd3574, %fd818, 0dC190EB4000000000, %fd3573;
	fma.rn.f64 	%fd908, %fd796, 0d416B120000000000, %fd3574;
	// Callseq Start 293
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5064, [retval0+0];
	
	//{
	}// Callseq End 293
	and.pred  	%p67, %p1082, %p820;
	@!%p67 bra 	BB7_1186;
	bra.uni 	BB7_1185;

BB7_1185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2070}, %fd5064;
	}
	xor.b32  	%r2071, %r2070, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2072, %temp}, %fd5064;
	}
	mov.b64 	%fd5064, {%r2072, %r2071};

BB7_1186:
	@%p1083 bra 	BB7_1189;
	bra.uni 	BB7_1187;

BB7_1189:
	selp.b32	%r2073, %r94, 0, %p820;
	or.b32  	%r2074, %r2073, 2146435072;
	setp.lt.s32	%p1409, %r75, 0;
	selp.b32	%r2075, %r2074, %r2073, %p1409;
	mov.u32 	%r2076, 0;
	mov.b64 	%fd5064, {%r2076, %r2075};
	bra.uni 	BB7_1190;

BB7_1187:
	setp.gt.s32	%p1406, %r94, -1;
	@%p1406 bra 	BB7_1190;

	cvt.rzi.f64.f64	%fd3577, %fd3346;
	setp.neu.f64	%p1407, %fd3577, 0d4000000000000000;
	selp.f64	%fd5064, 0dFFF8000000000000, %fd5064, %p1407;

BB7_1190:
	add.f64 	%fd5065, %fd697, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2077}, %fd5065;
	}
	and.b32  	%r2078, %r2077, 2146435072;
	setp.ne.s32	%p1410, %r2078, 2146435072;
	@%p1410 bra 	BB7_1191;

	setp.gtu.f64	%p1411, %fd698, 0d7FF0000000000000;
	@%p1411 bra 	BB7_1200;

	and.b32  	%r2079, %r75, 2147483647;
	setp.ne.s32	%p1412, %r2079, 2146435072;
	@%p1412 bra 	BB7_1195;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2080, %temp}, %fd3346;
	}
	setp.eq.s32	%p1413, %r2080, 0;
	@%p1413 bra 	BB7_1199;
	bra.uni 	BB7_1195;

BB7_1199:
	setp.gt.f64	%p1416, %fd698, 0d3FF0000000000000;
	selp.b32	%r2089, 2146435072, 0, %p1416;
	xor.b32  	%r2090, %r2089, 2146435072;
	setp.lt.s32	%p1417, %r75, 0;
	selp.b32	%r2091, %r2090, %r2089, %p1417;
	setp.eq.f64	%p1418, %fd697, 0dBFF0000000000000;
	selp.b32	%r2092, 1072693248, %r2091, %p1418;
	mov.u32 	%r2093, 0;
	mov.b64 	%fd5065, {%r2093, %r2092};
	bra.uni 	BB7_1200;

BB7_1191:
	mov.f64 	%fd5065, %fd5064;

BB7_1200:
	mov.f64 	%fd4676, 0d4026000000000000;
	selp.f64	%fd3579, 0d3FF0000000000000, %fd5065, %p1113;
	fma.rn.f64 	%fd919, %fd908, %fd3579, %fd897;
	abs.f64 	%fd920, %fd696;
	// Callseq Start 294
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4676;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5067, [retval0+0];
	
	//{
	}// Callseq End 294
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd696;
	}
	setp.lt.s32	%p1420, %r115, 0;
	and.pred  	%p68, %p1420, %p1081;
	@!%p68 bra 	BB7_1202;
	bra.uni 	BB7_1201;

BB7_1201:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2094}, %fd5067;
	}
	xor.b32  	%r2095, %r2094, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2096, %temp}, %fd5067;
	}
	mov.b64 	%fd5067, {%r2096, %r2095};

BB7_1202:
	setp.eq.f64	%p1422, %fd696, 0d0000000000000000;
	@%p1422 bra 	BB7_1205;
	bra.uni 	BB7_1203;

BB7_1205:
	selp.b32	%r2097, %r115, 0, %p1081;
	or.b32  	%r2098, %r2097, 2146435072;
	setp.lt.s32	%p1426, %r95, 0;
	selp.b32	%r2099, %r2098, %r2097, %p1426;
	mov.u32 	%r2100, 0;
	mov.b64 	%fd5067, {%r2100, %r2099};
	bra.uni 	BB7_1206;

BB7_1203:
	setp.gt.s32	%p1423, %r115, -1;
	@%p1423 bra 	BB7_1206;

	mov.f64 	%fd4736, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd3582, %fd4736;
	setp.neu.f64	%p1424, %fd3582, 0d4026000000000000;
	selp.f64	%fd5067, 0dFFF8000000000000, %fd5067, %p1424;

BB7_1206:
	add.f64 	%fd5068, %fd696, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2101}, %fd5068;
	}
	and.b32  	%r2102, %r2101, 2146435072;
	setp.ne.s32	%p1427, %r2102, 2146435072;
	@%p1427 bra 	BB7_1207;

	setp.gtu.f64	%p1428, %fd920, 0d7FF0000000000000;
	@%p1428 bra 	BB7_1216;

	and.b32  	%r2103, %r95, 2147483647;
	setp.ne.s32	%p1429, %r2103, 2146435072;
	@%p1429 bra 	BB7_1211;

	mov.f64 	%fd4735, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2104, %temp}, %fd4735;
	}
	setp.eq.s32	%p1430, %r2104, 0;
	@%p1430 bra 	BB7_1215;
	bra.uni 	BB7_1211;

BB7_1215:
	setp.gt.f64	%p1433, %fd920, 0d3FF0000000000000;
	selp.b32	%r2113, 2146435072, 0, %p1433;
	xor.b32  	%r2114, %r2113, 2146435072;
	setp.lt.s32	%p1434, %r95, 0;
	selp.b32	%r2115, %r2114, %r2113, %p1434;
	setp.eq.f64	%p1435, %fd696, 0dBFF0000000000000;
	selp.b32	%r2116, 1072693248, %r2115, %p1435;
	mov.u32 	%r2117, 0;
	mov.b64 	%fd5068, {%r2117, %r2116};
	bra.uni 	BB7_1216;

BB7_1207:
	mov.f64 	%fd5068, %fd5067;

BB7_1216:
	mov.f64 	%fd4677, 0d4028000000000000;
	// Callseq Start 295
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4677;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5070, [retval0+0];
	
	//{
	}// Callseq End 295
	and.pred  	%p69, %p1420, %p1097;
	@!%p69 bra 	BB7_1218;
	bra.uni 	BB7_1217;

BB7_1217:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2118}, %fd5070;
	}
	xor.b32  	%r2119, %r2118, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2120, %temp}, %fd5070;
	}
	mov.b64 	%fd5070, {%r2120, %r2119};

BB7_1218:
	@%p1422 bra 	BB7_1221;
	bra.uni 	BB7_1219;

BB7_1221:
	selp.b32	%r2121, %r115, 0, %p1097;
	or.b32  	%r2122, %r2121, 2146435072;
	setp.lt.s32	%p1442, %r96, 0;
	selp.b32	%r2123, %r2122, %r2121, %p1442;
	mov.u32 	%r2124, 0;
	mov.b64 	%fd5070, {%r2124, %r2123};
	bra.uni 	BB7_1222;

BB7_1219:
	setp.gt.s32	%p1439, %r115, -1;
	@%p1439 bra 	BB7_1222;

	mov.f64 	%fd4734, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd3586, %fd4734;
	setp.neu.f64	%p1440, %fd3586, 0d4028000000000000;
	selp.f64	%fd5070, 0dFFF8000000000000, %fd5070, %p1440;

BB7_1222:
	add.f64 	%fd5071, %fd696, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2125}, %fd5071;
	}
	and.b32  	%r2126, %r2125, 2146435072;
	setp.ne.s32	%p1443, %r2126, 2146435072;
	@%p1443 bra 	BB7_1223;

	setp.gtu.f64	%p1444, %fd920, 0d7FF0000000000000;
	@%p1444 bra 	BB7_1232;

	and.b32  	%r2127, %r96, 2147483647;
	setp.ne.s32	%p1445, %r2127, 2146435072;
	@%p1445 bra 	BB7_1227;

	mov.f64 	%fd4733, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2128, %temp}, %fd4733;
	}
	setp.eq.s32	%p1446, %r2128, 0;
	@%p1446 bra 	BB7_1231;
	bra.uni 	BB7_1227;

BB7_1231:
	setp.gt.f64	%p1449, %fd920, 0d3FF0000000000000;
	selp.b32	%r2137, 2146435072, 0, %p1449;
	xor.b32  	%r2138, %r2137, 2146435072;
	setp.lt.s32	%p1450, %r96, 0;
	selp.b32	%r2139, %r2138, %r2137, %p1450;
	setp.eq.f64	%p1451, %fd696, 0dBFF0000000000000;
	selp.b32	%r2140, 1072693248, %r2139, %p1451;
	mov.u32 	%r2141, 0;
	mov.b64 	%fd5071, {%r2141, %r2140};
	bra.uni 	BB7_1232;

BB7_1223:
	mov.f64 	%fd5071, %fd5070;

BB7_1232:
	mul.f64 	%fd3588, %fd5071, 0dC1420C0000000000;
	setp.eq.f64	%p1452, %fd696, 0d3FF0000000000000;
	selp.f64	%fd3589, 0dC1420C0000000000, %fd3588, %p1452;
	selp.f64	%fd3590, 0d3FF0000000000000, %fd5068, %p1452;
	fma.rn.f64 	%fd941, %fd24, %fd3590, %fd3589;
	@!%p50 bra 	BB7_1234;
	bra.uni 	BB7_1233;

BB7_1233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2142}, %fd5073;
	}
	xor.b32  	%r2143, %r2142, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2144, %temp}, %fd5073;
	}
	mov.b64 	%fd5073, {%r2144, %r2143};

BB7_1234:
	@%p1116 bra 	BB7_1237;
	bra.uni 	BB7_1235;

BB7_1237:
	selp.b32	%r2145, %r97, 0, %p820;
	or.b32  	%r2146, %r2145, 2146435072;
	setp.lt.s32	%p1457, %r75, 0;
	selp.b32	%r2147, %r2146, %r2145, %p1457;
	mov.u32 	%r2148, 0;
	mov.b64 	%fd5073, {%r2148, %r2147};
	bra.uni 	BB7_1238;

BB7_1235:
	setp.gt.s32	%p1454, %r97, -1;
	@%p1454 bra 	BB7_1238;

	cvt.rzi.f64.f64	%fd3592, %fd3346;
	setp.neu.f64	%p1455, %fd3592, 0d4000000000000000;
	selp.f64	%fd5073, 0dFFF8000000000000, %fd5073, %p1455;

BB7_1238:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5348}, %fd16;
	}
	and.b32  	%r5347, %r5348, 2146435072;
	setp.ne.s32	%p3622, %r5347, 2146435072;
	@%p3622 bra 	BB7_1239;

	setp.gtu.f64	%p1459, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd5074, %fd16;
	@%p1459 bra 	BB7_1248;

	and.b32  	%r2149, %r75, 2147483647;
	setp.ne.s32	%p1460, %r2149, 2146435072;
	@%p1460 bra 	BB7_1243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2150, %temp}, %fd3346;
	}
	setp.eq.s32	%p1461, %r2150, 0;
	@%p1461 bra 	BB7_1247;
	bra.uni 	BB7_1243;

BB7_1247:
	setp.eq.f64	%p1464, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1465, %fd720, 0d3FF0000000000000;
	selp.b32	%r2159, 2146435072, 0, %p1465;
	xor.b32  	%r2160, %r2159, 2146435072;
	setp.lt.s32	%p1466, %r75, 0;
	selp.b32	%r2161, %r2160, %r2159, %p1466;
	selp.b32	%r2162, 1072693248, %r2161, %p1464;
	mov.u32 	%r2163, 0;
	mov.b64 	%fd5074, {%r2163, %r2162};
	bra.uni 	BB7_1248;

BB7_1239:
	mov.f64 	%fd5074, %fd5073;

BB7_1248:
	mov.f64 	%fd4678, 0d4024000000000000;
	selp.f64	%fd950, 0d3FF0000000000000, %fd5074, %p1130;
	fma.rn.f64 	%fd951, %fd950, 0dC19E744000000000, %fd25;
	// Callseq Start 296
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4678;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5076, [retval0+0];
	
	//{
	}// Callseq End 296
	and.pred  	%p70, %p1420, %p1131;
	@!%p70 bra 	BB7_1250;
	bra.uni 	BB7_1249;

BB7_1249:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2164}, %fd5076;
	}
	xor.b32  	%r2165, %r2164, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2166, %temp}, %fd5076;
	}
	mov.b64 	%fd5076, {%r2166, %r2165};

BB7_1250:
	@%p1422 bra 	BB7_1253;
	bra.uni 	BB7_1251;

BB7_1253:
	selp.b32	%r2167, %r115, 0, %p1131;
	or.b32  	%r2168, %r2167, 2146435072;
	setp.lt.s32	%p1474, %r99, 0;
	selp.b32	%r2169, %r2168, %r2167, %p1474;
	mov.u32 	%r2170, 0;
	mov.b64 	%fd5076, {%r2170, %r2169};
	bra.uni 	BB7_1254;

BB7_1251:
	setp.gt.s32	%p1471, %r115, -1;
	@%p1471 bra 	BB7_1254;

	mov.f64 	%fd4732, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd3596, %fd4732;
	setp.neu.f64	%p1472, %fd3596, 0d4024000000000000;
	selp.f64	%fd5076, 0dFFF8000000000000, %fd5076, %p1472;

BB7_1254:
	add.f64 	%fd5077, %fd696, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2171}, %fd5077;
	}
	and.b32  	%r2172, %r2171, 2146435072;
	setp.ne.s32	%p1475, %r2172, 2146435072;
	@%p1475 bra 	BB7_1255;

	setp.gtu.f64	%p1476, %fd920, 0d7FF0000000000000;
	@%p1476 bra 	BB7_1264;

	and.b32  	%r2173, %r99, 2147483647;
	setp.ne.s32	%p1477, %r2173, 2146435072;
	@%p1477 bra 	BB7_1259;

	mov.f64 	%fd4731, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2174, %temp}, %fd4731;
	}
	setp.eq.s32	%p1478, %r2174, 0;
	@%p1478 bra 	BB7_1263;
	bra.uni 	BB7_1259;

BB7_1263:
	setp.gt.f64	%p1481, %fd920, 0d3FF0000000000000;
	selp.b32	%r2183, 2146435072, 0, %p1481;
	xor.b32  	%r2184, %r2183, 2146435072;
	setp.lt.s32	%p1482, %r99, 0;
	selp.b32	%r2185, %r2184, %r2183, %p1482;
	setp.eq.f64	%p1483, %fd696, 0dBFF0000000000000;
	selp.b32	%r2186, 1072693248, %r2185, %p1483;
	mov.u32 	%r2187, 0;
	mov.b64 	%fd5077, {%r2187, %r2186};
	bra.uni 	BB7_1264;

BB7_1255:
	mov.f64 	%fd5077, %fd5076;

BB7_1264:
	selp.f64	%fd3598, 0d3FF0000000000000, %fd5077, %p1452;
	add.f64 	%fd3599, %fd951, 0dC17B120000000000;
	fma.rn.f64 	%fd962, %fd3599, %fd3598, %fd941;
	@!%p52 bra 	BB7_1266;
	bra.uni 	BB7_1265;

BB7_1265:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2188}, %fd5079;
	}
	xor.b32  	%r2189, %r2188, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2190, %temp}, %fd5079;
	}
	mov.b64 	%fd5079, {%r2190, %r2189};

BB7_1266:
	@%p1116 bra 	BB7_1269;
	bra.uni 	BB7_1267;

BB7_1269:
	selp.b32	%r2191, %r97, 0, %p1148;
	or.b32  	%r2192, %r2191, 2146435072;
	setp.lt.s32	%p1489, %r100, 0;
	selp.b32	%r2193, %r2192, %r2191, %p1489;
	mov.u32 	%r2194, 0;
	mov.b64 	%fd5079, {%r2194, %r2193};
	bra.uni 	BB7_1270;

BB7_1267:
	setp.gt.s32	%p1486, %r97, -1;
	@%p1486 bra 	BB7_1270;

	mov.f64 	%fd4730, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd3601, %fd4730;
	setp.neu.f64	%p1487, %fd3601, 0d4008000000000000;
	selp.f64	%fd5079, 0dFFF8000000000000, %fd5079, %p1487;

BB7_1270:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5350}, %fd31;
	}
	and.b32  	%r5349, %r5350, 2146435072;
	setp.ne.s32	%p3623, %r5349, 2146435072;
	@%p3623 bra 	BB7_1271;

	setp.gtu.f64	%p1491, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd5080, %fd31;
	@%p1491 bra 	BB7_1280;

	and.b32  	%r2195, %r100, 2147483647;
	setp.ne.s32	%p1492, %r2195, 2146435072;
	@%p1492 bra 	BB7_1275;

	mov.f64 	%fd4729, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2196, %temp}, %fd4729;
	}
	setp.eq.s32	%p1493, %r2196, 0;
	@%p1493 bra 	BB7_1279;
	bra.uni 	BB7_1275;

BB7_1279:
	setp.eq.f64	%p1496, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1497, %fd720, 0d3FF0000000000000;
	selp.b32	%r2205, 2146435072, 0, %p1497;
	xor.b32  	%r2206, %r2205, 2146435072;
	setp.lt.s32	%p1498, %r100, 0;
	selp.b32	%r2207, %r2206, %r2205, %p1498;
	selp.b32	%r2208, 1072693248, %r2207, %p1496;
	mov.u32 	%r2209, 0;
	mov.b64 	%fd5080, {%r2209, %r2208};
	bra.uni 	BB7_1280;

BB7_1271:
	mov.f64 	%fd5080, %fd5079;

BB7_1280:
	mov.f64 	%fd4679, 0d4022000000000000;
	selp.f64	%fd971, 0d3FF0000000000000, %fd5080, %p1130;
	// Callseq Start 297
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4679;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5082, [retval0+0];
	
	//{
	}// Callseq End 297
	and.pred  	%p71, %p1420, %p1165;
	@!%p71 bra 	BB7_1282;
	bra.uni 	BB7_1281;

BB7_1281:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2210}, %fd5082;
	}
	xor.b32  	%r2211, %r2210, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2212, %temp}, %fd5082;
	}
	mov.b64 	%fd5082, {%r2212, %r2211};

BB7_1282:
	@%p1422 bra 	BB7_1285;
	bra.uni 	BB7_1283;

BB7_1285:
	selp.b32	%r2213, %r115, 0, %p1165;
	or.b32  	%r2214, %r2213, 2146435072;
	setp.lt.s32	%p1506, %r102, 0;
	selp.b32	%r2215, %r2214, %r2213, %p1506;
	mov.u32 	%r2216, 0;
	mov.b64 	%fd5082, {%r2216, %r2215};
	bra.uni 	BB7_1286;

BB7_1283:
	setp.gt.s32	%p1503, %r115, -1;
	@%p1503 bra 	BB7_1286;

	mov.f64 	%fd4728, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd3605, %fd4728;
	setp.neu.f64	%p1504, %fd3605, 0d4022000000000000;
	selp.f64	%fd5082, 0dFFF8000000000000, %fd5082, %p1504;

BB7_1286:
	add.f64 	%fd5083, %fd696, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2217}, %fd5083;
	}
	and.b32  	%r2218, %r2217, 2146435072;
	setp.ne.s32	%p1507, %r2218, 2146435072;
	@%p1507 bra 	BB7_1287;

	setp.gtu.f64	%p1508, %fd920, 0d7FF0000000000000;
	@%p1508 bra 	BB7_1296;

	and.b32  	%r2219, %r102, 2147483647;
	setp.ne.s32	%p1509, %r2219, 2146435072;
	@%p1509 bra 	BB7_1291;

	mov.f64 	%fd4727, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2220, %temp}, %fd4727;
	}
	setp.eq.s32	%p1510, %r2220, 0;
	@%p1510 bra 	BB7_1295;
	bra.uni 	BB7_1291;

BB7_1295:
	setp.gt.f64	%p1513, %fd920, 0d3FF0000000000000;
	selp.b32	%r2229, 2146435072, 0, %p1513;
	xor.b32  	%r2230, %r2229, 2146435072;
	setp.lt.s32	%p1514, %r102, 0;
	selp.b32	%r2231, %r2230, %r2229, %p1514;
	setp.eq.f64	%p1515, %fd696, 0dBFF0000000000000;
	selp.b32	%r2232, 1072693248, %r2231, %p1515;
	mov.u32 	%r2233, 0;
	mov.b64 	%fd5083, {%r2233, %r2232};
	bra.uni 	BB7_1296;

BB7_1287:
	mov.f64 	%fd5083, %fd5082;

BB7_1296:
	selp.f64	%fd3607, 0d3FF0000000000000, %fd5083, %p1452;
	mul.f64 	%fd3608, %fd950, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd3609, %fd971, 0d41B68F0000000000, %fd3608;
	sub.f64 	%fd3610, %fd3609, %fd26;
	add.f64 	%fd3611, %fd3610, 0dC17E140000000000;
	fma.rn.f64 	%fd982, %fd3611, %fd3607, %fd962;
	@!%p54 bra 	BB7_1298;
	bra.uni 	BB7_1297;

BB7_1297:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2234}, %fd5085;
	}
	xor.b32  	%r2235, %r2234, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2236, %temp}, %fd5085;
	}
	mov.b64 	%fd5085, {%r2236, %r2235};

BB7_1298:
	@%p1116 bra 	BB7_1301;
	bra.uni 	BB7_1299;

BB7_1301:
	selp.b32	%r2237, %r97, 0, %p1182;
	or.b32  	%r2238, %r2237, 2146435072;
	setp.lt.s32	%p1521, %r103, 0;
	selp.b32	%r2239, %r2238, %r2237, %p1521;
	mov.u32 	%r2240, 0;
	mov.b64 	%fd5085, {%r2240, %r2239};
	bra.uni 	BB7_1302;

BB7_1299:
	setp.gt.s32	%p1518, %r97, -1;
	@%p1518 bra 	BB7_1302;

	mov.f64 	%fd4726, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd3613, %fd4726;
	setp.neu.f64	%p1519, %fd3613, 0d4010000000000000;
	selp.f64	%fd5085, 0dFFF8000000000000, %fd5085, %p1519;

BB7_1302:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5352}, %fd17;
	}
	and.b32  	%r5351, %r5352, 2146435072;
	setp.ne.s32	%p3624, %r5351, 2146435072;
	@%p3624 bra 	BB7_1303;

	setp.gtu.f64	%p1523, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd5086, %fd17;
	@%p1523 bra 	BB7_1312;

	and.b32  	%r2241, %r103, 2147483647;
	setp.ne.s32	%p1524, %r2241, 2146435072;
	@%p1524 bra 	BB7_1307;

	mov.f64 	%fd4725, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2242, %temp}, %fd4725;
	}
	setp.eq.s32	%p1525, %r2242, 0;
	@%p1525 bra 	BB7_1311;
	bra.uni 	BB7_1307;

BB7_1311:
	setp.eq.f64	%p1528, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1529, %fd720, 0d3FF0000000000000;
	selp.b32	%r2251, 2146435072, 0, %p1529;
	xor.b32  	%r2252, %r2251, 2146435072;
	setp.lt.s32	%p1530, %r103, 0;
	selp.b32	%r2253, %r2252, %r2251, %p1530;
	selp.b32	%r2254, 1072693248, %r2253, %p1528;
	mov.u32 	%r2255, 0;
	mov.b64 	%fd5086, {%r2255, %r2254};
	bra.uni 	BB7_1312;

BB7_1303:
	mov.f64 	%fd5086, %fd5085;

BB7_1312:
	mov.f64 	%fd4680, 0d4020000000000000;
	selp.f64	%fd991, 0d3FF0000000000000, %fd5086, %p1130;
	mul.f64 	%fd3615, %fd991, 0dC1C634C400000000;
	fma.rn.f64 	%fd3616, %fd971, 0d41D634C400000000, %fd3615;
	fma.rn.f64 	%fd3617, %fd950, 0dC1CD9BB000000000, %fd3616;
	add.f64 	%fd992, %fd27, %fd3617;
	// Callseq Start 298
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4680;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5088, [retval0+0];
	
	//{
	}// Callseq End 298
	and.pred  	%p72, %p1420, %p1199;
	@!%p72 bra 	BB7_1314;
	bra.uni 	BB7_1313;

BB7_1313:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2256}, %fd5088;
	}
	xor.b32  	%r2257, %r2256, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2258, %temp}, %fd5088;
	}
	mov.b64 	%fd5088, {%r2258, %r2257};

BB7_1314:
	@%p1422 bra 	BB7_1317;
	bra.uni 	BB7_1315;

BB7_1317:
	selp.b32	%r2259, %r115, 0, %p1199;
	or.b32  	%r2260, %r2259, 2146435072;
	setp.lt.s32	%p1538, %r105, 0;
	selp.b32	%r2261, %r2260, %r2259, %p1538;
	mov.u32 	%r2262, 0;
	mov.b64 	%fd5088, {%r2262, %r2261};
	bra.uni 	BB7_1318;

BB7_1315:
	setp.gt.s32	%p1535, %r115, -1;
	@%p1535 bra 	BB7_1318;

	mov.f64 	%fd4724, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd3620, %fd4724;
	setp.neu.f64	%p1536, %fd3620, 0d4020000000000000;
	selp.f64	%fd5088, 0dFFF8000000000000, %fd5088, %p1536;

BB7_1318:
	add.f64 	%fd5089, %fd696, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2263}, %fd5089;
	}
	and.b32  	%r2264, %r2263, 2146435072;
	setp.ne.s32	%p1539, %r2264, 2146435072;
	@%p1539 bra 	BB7_1319;

	setp.gtu.f64	%p1540, %fd920, 0d7FF0000000000000;
	@%p1540 bra 	BB7_1328;

	and.b32  	%r2265, %r105, 2147483647;
	setp.ne.s32	%p1541, %r2265, 2146435072;
	@%p1541 bra 	BB7_1323;

	mov.f64 	%fd4723, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2266, %temp}, %fd4723;
	}
	setp.eq.s32	%p1542, %r2266, 0;
	@%p1542 bra 	BB7_1327;
	bra.uni 	BB7_1323;

BB7_1327:
	setp.gt.f64	%p1545, %fd920, 0d3FF0000000000000;
	selp.b32	%r2275, 2146435072, 0, %p1545;
	xor.b32  	%r2276, %r2275, 2146435072;
	setp.lt.s32	%p1546, %r105, 0;
	selp.b32	%r2277, %r2276, %r2275, %p1546;
	setp.eq.f64	%p1547, %fd696, 0dBFF0000000000000;
	selp.b32	%r2278, 1072693248, %r2277, %p1547;
	mov.u32 	%r2279, 0;
	mov.b64 	%fd5089, {%r2279, %r2278};
	bra.uni 	BB7_1328;

BB7_1319:
	mov.f64 	%fd5089, %fd5088;

BB7_1328:
	selp.f64	%fd3622, 0d3FF0000000000000, %fd5089, %p1452;
	add.f64 	%fd3623, %fd992, 0dC170EB4000000000;
	fma.rn.f64 	%fd1003, %fd3623, %fd3622, %fd982;
	@!%p56 bra 	BB7_1330;
	bra.uni 	BB7_1329;

BB7_1329:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2280}, %fd5091;
	}
	xor.b32  	%r2281, %r2280, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2282, %temp}, %fd5091;
	}
	mov.b64 	%fd5091, {%r2282, %r2281};

BB7_1330:
	@%p1116 bra 	BB7_1333;
	bra.uni 	BB7_1331;

BB7_1333:
	selp.b32	%r2283, %r97, 0, %p1216;
	or.b32  	%r2284, %r2283, 2146435072;
	setp.lt.s32	%p1553, %r106, 0;
	selp.b32	%r2285, %r2284, %r2283, %p1553;
	mov.u32 	%r2286, 0;
	mov.b64 	%fd5091, {%r2286, %r2285};
	bra.uni 	BB7_1334;

BB7_1331:
	setp.gt.s32	%p1550, %r97, -1;
	@%p1550 bra 	BB7_1334;

	mov.f64 	%fd4722, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd3625, %fd4722;
	setp.neu.f64	%p1551, %fd3625, 0d4014000000000000;
	selp.f64	%fd5091, 0dFFF8000000000000, %fd5091, %p1551;

BB7_1334:
	add.f64 	%fd4681, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5354}, %fd4681;
	}
	and.b32  	%r5353, %r5354, 2146435072;
	setp.ne.s32	%p3625, %r5353, 2146435072;
	@%p3625 bra 	BB7_1335;

	add.f64 	%fd5092, %fd7, 0d4014000000000000;
	setp.gtu.f64	%p1555, %fd720, 0d7FF0000000000000;
	@%p1555 bra 	BB7_1344;

	and.b32  	%r2287, %r106, 2147483647;
	setp.ne.s32	%p1556, %r2287, 2146435072;
	@%p1556 bra 	BB7_1339;

	mov.f64 	%fd4721, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2288, %temp}, %fd4721;
	}
	setp.eq.s32	%p1557, %r2288, 0;
	@%p1557 bra 	BB7_1343;
	bra.uni 	BB7_1339;

BB7_1343:
	setp.eq.f64	%p1560, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1561, %fd720, 0d3FF0000000000000;
	selp.b32	%r2297, 2146435072, 0, %p1561;
	xor.b32  	%r2298, %r2297, 2146435072;
	setp.lt.s32	%p1562, %r106, 0;
	selp.b32	%r2299, %r2298, %r2297, %p1562;
	selp.b32	%r2300, 1072693248, %r2299, %p1560;
	mov.u32 	%r2301, 0;
	mov.b64 	%fd5092, {%r2301, %r2300};
	bra.uni 	BB7_1344;

BB7_1335:
	mov.f64 	%fd5092, %fd5091;

BB7_1344:
	mov.f64 	%fd4682, 0d401C000000000000;
	selp.f64	%fd1013, 0d3FF0000000000000, %fd5092, %p1130;
	// Callseq Start 299
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4682;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5094, [retval0+0];
	
	//{
	}// Callseq End 299
	and.pred  	%p73, %p1420, %p1233;
	@!%p73 bra 	BB7_1346;
	bra.uni 	BB7_1345;

BB7_1345:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2302}, %fd5094;
	}
	xor.b32  	%r2303, %r2302, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2304, %temp}, %fd5094;
	}
	mov.b64 	%fd5094, {%r2304, %r2303};

BB7_1346:
	@%p1422 bra 	BB7_1349;
	bra.uni 	BB7_1347;

BB7_1349:
	selp.b32	%r2305, %r115, 0, %p1233;
	or.b32  	%r2306, %r2305, 2146435072;
	setp.lt.s32	%p1570, %r108, 0;
	selp.b32	%r2307, %r2306, %r2305, %p1570;
	mov.u32 	%r2308, 0;
	mov.b64 	%fd5094, {%r2308, %r2307};
	bra.uni 	BB7_1350;

BB7_1347:
	setp.gt.s32	%p1567, %r115, -1;
	@%p1567 bra 	BB7_1350;

	mov.f64 	%fd4719, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3629, %fd4719;
	setp.neu.f64	%p1568, %fd3629, 0d401C000000000000;
	selp.f64	%fd5094, 0dFFF8000000000000, %fd5094, %p1568;

BB7_1350:
	add.f64 	%fd5095, %fd696, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2309}, %fd5095;
	}
	and.b32  	%r2310, %r2309, 2146435072;
	setp.ne.s32	%p1571, %r2310, 2146435072;
	@%p1571 bra 	BB7_1351;

	setp.gtu.f64	%p1572, %fd920, 0d7FF0000000000000;
	@%p1572 bra 	BB7_1360;

	and.b32  	%r2311, %r108, 2147483647;
	setp.ne.s32	%p1573, %r2311, 2146435072;
	@%p1573 bra 	BB7_1355;

	mov.f64 	%fd4718, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2312, %temp}, %fd4718;
	}
	setp.eq.s32	%p1574, %r2312, 0;
	@%p1574 bra 	BB7_1359;
	bra.uni 	BB7_1355;

BB7_1359:
	setp.gt.f64	%p1577, %fd920, 0d3FF0000000000000;
	selp.b32	%r2321, 2146435072, 0, %p1577;
	xor.b32  	%r2322, %r2321, 2146435072;
	setp.lt.s32	%p1578, %r108, 0;
	selp.b32	%r2323, %r2322, %r2321, %p1578;
	setp.eq.f64	%p1579, %fd696, 0dBFF0000000000000;
	selp.b32	%r2324, 1072693248, %r2323, %p1579;
	mov.u32 	%r2325, 0;
	mov.b64 	%fd5095, {%r2325, %r2324};
	bra.uni 	BB7_1360;

BB7_1351:
	mov.f64 	%fd5095, %fd5094;

BB7_1360:
	selp.f64	%fd3631, 0d3FF0000000000000, %fd5095, %p1452;
	mul.f64 	%fd3632, %fd991, 0dC1E308A800000000;
	fma.rn.f64 	%fd3633, %fd1013, 0d41CE744000000000, %fd3632;
	fma.rn.f64 	%fd3634, %fd971, 0d41E0EB4000000000, %fd3633;
	fma.rn.f64 	%fd3635, %fd950, 0dC1C960E000000000, %fd3634;
	sub.f64 	%fd3636, %fd3635, %fd28;
	add.f64 	%fd3637, %fd3636, 0dC14EF00000000000;
	fma.rn.f64 	%fd1024, %fd3637, %fd3631, %fd1003;
	@!%p58 bra 	BB7_1362;
	bra.uni 	BB7_1361;

BB7_1361:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2326}, %fd5097;
	}
	xor.b32  	%r2327, %r2326, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2328, %temp}, %fd5097;
	}
	mov.b64 	%fd5097, {%r2328, %r2327};

BB7_1362:
	@%p1116 bra 	BB7_1365;
	bra.uni 	BB7_1363;

BB7_1365:
	selp.b32	%r2329, %r97, 0, %p1250;
	or.b32  	%r2330, %r2329, 2146435072;
	setp.lt.s32	%p1585, %r109, 0;
	selp.b32	%r2331, %r2330, %r2329, %p1585;
	mov.u32 	%r2332, 0;
	mov.b64 	%fd5097, {%r2332, %r2331};
	bra.uni 	BB7_1366;

BB7_1363:
	setp.gt.s32	%p1582, %r97, -1;
	@%p1582 bra 	BB7_1366;

	mov.f64 	%fd4717, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3639, %fd4717;
	setp.neu.f64	%p1583, %fd3639, 0d4018000000000000;
	selp.f64	%fd5097, 0dFFF8000000000000, %fd5097, %p1583;

BB7_1366:
	add.f64 	%fd4683, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5356}, %fd4683;
	}
	and.b32  	%r5355, %r5356, 2146435072;
	setp.ne.s32	%p3626, %r5355, 2146435072;
	@%p3626 bra 	BB7_1367;

	add.f64 	%fd5098, %fd7, 0d4018000000000000;
	setp.gtu.f64	%p1587, %fd720, 0d7FF0000000000000;
	@%p1587 bra 	BB7_1376;

	and.b32  	%r2333, %r109, 2147483647;
	setp.ne.s32	%p1588, %r2333, 2146435072;
	@%p1588 bra 	BB7_1371;

	mov.f64 	%fd4716, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2334, %temp}, %fd4716;
	}
	setp.eq.s32	%p1589, %r2334, 0;
	@%p1589 bra 	BB7_1375;
	bra.uni 	BB7_1371;

BB7_1375:
	setp.eq.f64	%p1592, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1593, %fd720, 0d3FF0000000000000;
	selp.b32	%r2343, 2146435072, 0, %p1593;
	xor.b32  	%r2344, %r2343, 2146435072;
	setp.lt.s32	%p1594, %r109, 0;
	selp.b32	%r2345, %r2344, %r2343, %p1594;
	selp.b32	%r2346, 1072693248, %r2345, %p1592;
	mov.u32 	%r2347, 0;
	mov.b64 	%fd5098, {%r2347, %r2346};
	bra.uni 	BB7_1376;

BB7_1367:
	mov.f64 	%fd5098, %fd5097;

BB7_1376:
	mov.f64 	%fd4684, 0d4018000000000000;
	selp.f64	%fd1034, 0d3FF0000000000000, %fd5098, %p1130;
	mul.f64 	%fd3641, %fd1034, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd3642, %fd1013, 0d41E634C400000000, %fd3641;
	fma.rn.f64 	%fd3643, %fd991, 0dC1E8AC6800000000, %fd3642;
	fma.rn.f64 	%fd3644, %fd971, 0d41D8AC6800000000, %fd3643;
	fma.rn.f64 	%fd3645, %fd950, 0dC1B5261000000000, %fd3644;
	add.f64 	%fd1035, %fd29, %fd3645;
	// Callseq Start 300
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4684;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5100, [retval0+0];
	
	//{
	}// Callseq End 300
	and.pred  	%p74, %p1420, %p1250;
	@!%p74 bra 	BB7_1378;
	bra.uni 	BB7_1377;

BB7_1377:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2348}, %fd5100;
	}
	xor.b32  	%r2349, %r2348, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2350, %temp}, %fd5100;
	}
	mov.b64 	%fd5100, {%r2350, %r2349};

BB7_1378:
	@%p1422 bra 	BB7_1381;
	bra.uni 	BB7_1379;

BB7_1381:
	selp.b32	%r2351, %r115, 0, %p1250;
	or.b32  	%r2352, %r2351, 2146435072;
	setp.lt.s32	%p1602, %r109, 0;
	selp.b32	%r2353, %r2352, %r2351, %p1602;
	mov.u32 	%r2354, 0;
	mov.b64 	%fd5100, {%r2354, %r2353};
	bra.uni 	BB7_1382;

BB7_1379:
	setp.gt.s32	%p1599, %r115, -1;
	@%p1599 bra 	BB7_1382;

	mov.f64 	%fd4714, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3648, %fd4714;
	setp.neu.f64	%p1600, %fd3648, 0d4018000000000000;
	selp.f64	%fd5100, 0dFFF8000000000000, %fd5100, %p1600;

BB7_1382:
	add.f64 	%fd5101, %fd696, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2355}, %fd5101;
	}
	and.b32  	%r2356, %r2355, 2146435072;
	setp.ne.s32	%p1603, %r2356, 2146435072;
	@%p1603 bra 	BB7_1383;

	setp.gtu.f64	%p1604, %fd920, 0d7FF0000000000000;
	@%p1604 bra 	BB7_1392;

	and.b32  	%r2357, %r109, 2147483647;
	setp.ne.s32	%p1605, %r2357, 2146435072;
	@%p1605 bra 	BB7_1387;

	mov.f64 	%fd4713, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2358, %temp}, %fd4713;
	}
	setp.eq.s32	%p1606, %r2358, 0;
	@%p1606 bra 	BB7_1391;
	bra.uni 	BB7_1387;

BB7_1391:
	setp.gt.f64	%p1609, %fd920, 0d3FF0000000000000;
	selp.b32	%r2367, 2146435072, 0, %p1609;
	xor.b32  	%r2368, %r2367, 2146435072;
	setp.lt.s32	%p1610, %r109, 0;
	selp.b32	%r2369, %r2368, %r2367, %p1610;
	setp.eq.f64	%p1611, %fd696, 0dBFF0000000000000;
	selp.b32	%r2370, 1072693248, %r2369, %p1611;
	mov.u32 	%r2371, 0;
	mov.b64 	%fd5101, {%r2371, %r2370};
	bra.uni 	BB7_1392;

BB7_1383:
	mov.f64 	%fd5101, %fd5100;

BB7_1392:
	selp.f64	%fd3650, 0d3FF0000000000000, %fd5101, %p1452;
	fma.rn.f64 	%fd1046, %fd1035, %fd3650, %fd1024;
	@!%p60 bra 	BB7_1394;
	bra.uni 	BB7_1393;

BB7_1393:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2372}, %fd5103;
	}
	xor.b32  	%r2373, %r2372, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2374, %temp}, %fd5103;
	}
	mov.b64 	%fd5103, {%r2374, %r2373};

BB7_1394:
	@%p1116 bra 	BB7_1397;
	bra.uni 	BB7_1395;

BB7_1397:
	selp.b32	%r2375, %r97, 0, %p1233;
	or.b32  	%r2376, %r2375, 2146435072;
	setp.lt.s32	%p1617, %r108, 0;
	selp.b32	%r2377, %r2376, %r2375, %p1617;
	mov.u32 	%r2378, 0;
	mov.b64 	%fd5103, {%r2378, %r2377};
	bra.uni 	BB7_1398;

BB7_1395:
	setp.gt.s32	%p1614, %r97, -1;
	@%p1614 bra 	BB7_1398;

	mov.f64 	%fd4712, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3652, %fd4712;
	setp.neu.f64	%p1615, %fd3652, 0d401C000000000000;
	selp.f64	%fd5103, 0dFFF8000000000000, %fd5103, %p1615;

BB7_1398:
	add.f64 	%fd4685, %fd7, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5358}, %fd4685;
	}
	and.b32  	%r5357, %r5358, 2146435072;
	setp.ne.s32	%p3627, %r5357, 2146435072;
	@%p3627 bra 	BB7_1399;

	add.f64 	%fd5104, %fd7, 0d401C000000000000;
	setp.gtu.f64	%p1619, %fd720, 0d7FF0000000000000;
	@%p1619 bra 	BB7_1408;

	and.b32  	%r2379, %r108, 2147483647;
	setp.ne.s32	%p1620, %r2379, 2146435072;
	@%p1620 bra 	BB7_1403;

	mov.f64 	%fd4711, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2380, %temp}, %fd4711;
	}
	setp.eq.s32	%p1621, %r2380, 0;
	@%p1621 bra 	BB7_1407;
	bra.uni 	BB7_1403;

BB7_1407:
	setp.eq.f64	%p1624, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1625, %fd720, 0d3FF0000000000000;
	selp.b32	%r2389, 2146435072, 0, %p1625;
	xor.b32  	%r2390, %r2389, 2146435072;
	setp.lt.s32	%p1626, %r108, 0;
	selp.b32	%r2391, %r2390, %r2389, %p1626;
	selp.b32	%r2392, 1072693248, %r2391, %p1624;
	mov.u32 	%r2393, 0;
	mov.b64 	%fd5104, {%r2393, %r2392};
	bra.uni 	BB7_1408;

BB7_1399:
	mov.f64 	%fd5104, %fd5103;

BB7_1408:
	mov.f64 	%fd4686, 0d4014000000000000;
	selp.f64	%fd1056, 0d3FF0000000000000, %fd5104, %p1130;
	// Callseq Start 301
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4686;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5106, [retval0+0];
	
	//{
	}// Callseq End 301
	and.pred  	%p75, %p1420, %p1216;
	@!%p75 bra 	BB7_1410;
	bra.uni 	BB7_1409;

BB7_1409:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2394}, %fd5106;
	}
	xor.b32  	%r2395, %r2394, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2396, %temp}, %fd5106;
	}
	mov.b64 	%fd5106, {%r2396, %r2395};

BB7_1410:
	@%p1422 bra 	BB7_1413;
	bra.uni 	BB7_1411;

BB7_1413:
	selp.b32	%r2397, %r115, 0, %p1216;
	or.b32  	%r2398, %r2397, 2146435072;
	setp.lt.s32	%p1634, %r106, 0;
	selp.b32	%r2399, %r2398, %r2397, %p1634;
	mov.u32 	%r2400, 0;
	mov.b64 	%fd5106, {%r2400, %r2399};
	bra.uni 	BB7_1414;

BB7_1411:
	setp.gt.s32	%p1631, %r115, -1;
	@%p1631 bra 	BB7_1414;

	mov.f64 	%fd4709, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd3656, %fd4709;
	setp.neu.f64	%p1632, %fd3656, 0d4014000000000000;
	selp.f64	%fd5106, 0dFFF8000000000000, %fd5106, %p1632;

BB7_1414:
	add.f64 	%fd5107, %fd696, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2401}, %fd5107;
	}
	and.b32  	%r2402, %r2401, 2146435072;
	setp.ne.s32	%p1635, %r2402, 2146435072;
	@%p1635 bra 	BB7_1415;

	setp.gtu.f64	%p1636, %fd920, 0d7FF0000000000000;
	@%p1636 bra 	BB7_1424;

	and.b32  	%r2403, %r106, 2147483647;
	setp.ne.s32	%p1637, %r2403, 2146435072;
	@%p1637 bra 	BB7_1419;

	mov.f64 	%fd4708, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2404, %temp}, %fd4708;
	}
	setp.eq.s32	%p1638, %r2404, 0;
	@%p1638 bra 	BB7_1423;
	bra.uni 	BB7_1419;

BB7_1423:
	setp.gt.f64	%p1641, %fd920, 0d3FF0000000000000;
	selp.b32	%r2413, 2146435072, 0, %p1641;
	xor.b32  	%r2414, %r2413, 2146435072;
	setp.lt.s32	%p1642, %r106, 0;
	selp.b32	%r2415, %r2414, %r2413, %p1642;
	setp.eq.f64	%p1643, %fd696, 0dBFF0000000000000;
	selp.b32	%r2416, 1072693248, %r2415, %p1643;
	mov.u32 	%r2417, 0;
	mov.b64 	%fd5107, {%r2417, %r2416};
	bra.uni 	BB7_1424;

BB7_1415:
	mov.f64 	%fd5107, %fd5106;

BB7_1424:
	selp.f64	%fd3658, 0d3FF0000000000000, %fd5107, %p1452;
	mul.f64 	%fd3659, %fd1034, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd3660, %fd1056, 0d41C44D8000000000, %fd3659;
	fma.rn.f64 	%fd3661, %fd1013, 0d41E7AFC000000000, %fd3660;
	fma.rn.f64 	%fd3662, %fd991, 0dC1DD9BB000000000, %fd3661;
	fma.rn.f64 	%fd3663, %fd971, 0d41C0EB4000000000, %fd3662;
	fma.rn.f64 	%fd3664, %fd950, 0dC18B120000000000, %fd3663;
	fma.rn.f64 	%fd1067, %fd3664, %fd3658, %fd1046;
	@!%p62 bra 	BB7_1426;
	bra.uni 	BB7_1425;

BB7_1425:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2418}, %fd5109;
	}
	xor.b32  	%r2419, %r2418, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2420, %temp}, %fd5109;
	}
	mov.b64 	%fd5109, {%r2420, %r2419};

BB7_1426:
	@%p1116 bra 	BB7_1429;
	bra.uni 	BB7_1427;

BB7_1429:
	selp.b32	%r2421, %r97, 0, %p1199;
	or.b32  	%r2422, %r2421, 2146435072;
	setp.lt.s32	%p1649, %r105, 0;
	selp.b32	%r2423, %r2422, %r2421, %p1649;
	mov.u32 	%r2424, 0;
	mov.b64 	%fd5109, {%r2424, %r2423};
	bra.uni 	BB7_1430;

BB7_1427:
	setp.gt.s32	%p1646, %r97, -1;
	@%p1646 bra 	BB7_1430;

	mov.f64 	%fd4707, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd3666, %fd4707;
	setp.neu.f64	%p1647, %fd3666, 0d4020000000000000;
	selp.f64	%fd5109, 0dFFF8000000000000, %fd5109, %p1647;

BB7_1430:
	add.f64 	%fd4687, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5360}, %fd4687;
	}
	and.b32  	%r5359, %r5360, 2146435072;
	setp.ne.s32	%p3628, %r5359, 2146435072;
	@%p3628 bra 	BB7_1431;

	add.f64 	%fd5110, %fd7, 0d4020000000000000;
	setp.gtu.f64	%p1651, %fd720, 0d7FF0000000000000;
	@%p1651 bra 	BB7_1440;

	and.b32  	%r2425, %r105, 2147483647;
	setp.ne.s32	%p1652, %r2425, 2146435072;
	@%p1652 bra 	BB7_1435;

	mov.f64 	%fd4706, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2426, %temp}, %fd4706;
	}
	setp.eq.s32	%p1653, %r2426, 0;
	@%p1653 bra 	BB7_1439;
	bra.uni 	BB7_1435;

BB7_1439:
	setp.eq.f64	%p1656, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1657, %fd720, 0d3FF0000000000000;
	selp.b32	%r2435, 2146435072, 0, %p1657;
	xor.b32  	%r2436, %r2435, 2146435072;
	setp.lt.s32	%p1658, %r105, 0;
	selp.b32	%r2437, %r2436, %r2435, %p1658;
	selp.b32	%r2438, 1072693248, %r2437, %p1656;
	mov.u32 	%r2439, 0;
	mov.b64 	%fd5110, {%r2439, %r2438};
	bra.uni 	BB7_1440;

BB7_1431:
	mov.f64 	%fd5110, %fd5109;

BB7_1440:
	mov.f64 	%fd4688, 0d4010000000000000;
	selp.f64	%fd1077, 0d3FF0000000000000, %fd5110, %p1130;
	mul.f64 	%fd3668, %fd1077, 0dC1B308A800000000;
	fma.rn.f64 	%fd3669, %fd1056, 0d41D308A800000000, %fd3668;
	fma.rn.f64 	%fd3670, %fd1034, 0dC1DD9BB000000000, %fd3669;
	fma.rn.f64 	%fd3671, %fd1013, 0d41D634C400000000, %fd3670;
	fma.rn.f64 	%fd3672, %fd991, 0dC1BFB91800000000, %fd3671;
	fma.rn.f64 	%fd1078, %fd971, 0d4190EB4000000000, %fd3672;
	// Callseq Start 302
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4688;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5112, [retval0+0];
	
	//{
	}// Callseq End 302
	and.pred  	%p76, %p1420, %p1182;
	@!%p76 bra 	BB7_1442;
	bra.uni 	BB7_1441;

BB7_1441:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2440}, %fd5112;
	}
	xor.b32  	%r2441, %r2440, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2442, %temp}, %fd5112;
	}
	mov.b64 	%fd5112, {%r2442, %r2441};

BB7_1442:
	@%p1422 bra 	BB7_1445;
	bra.uni 	BB7_1443;

BB7_1445:
	selp.b32	%r2443, %r115, 0, %p1182;
	or.b32  	%r2444, %r2443, 2146435072;
	setp.lt.s32	%p1666, %r103, 0;
	selp.b32	%r2445, %r2444, %r2443, %p1666;
	mov.u32 	%r2446, 0;
	mov.b64 	%fd5112, {%r2446, %r2445};
	bra.uni 	BB7_1446;

BB7_1443:
	setp.gt.s32	%p1663, %r115, -1;
	@%p1663 bra 	BB7_1446;

	mov.f64 	%fd4704, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd3675, %fd4704;
	setp.neu.f64	%p1664, %fd3675, 0d4010000000000000;
	selp.f64	%fd5112, 0dFFF8000000000000, %fd5112, %p1664;

BB7_1446:
	add.f64 	%fd5113, %fd696, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2447}, %fd5113;
	}
	and.b32  	%r2448, %r2447, 2146435072;
	setp.ne.s32	%p1667, %r2448, 2146435072;
	@%p1667 bra 	BB7_1447;

	setp.gtu.f64	%p1668, %fd920, 0d7FF0000000000000;
	@%p1668 bra 	BB7_1456;

	and.b32  	%r2449, %r103, 2147483647;
	setp.ne.s32	%p1669, %r2449, 2146435072;
	@%p1669 bra 	BB7_1451;

	mov.f64 	%fd4703, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2450, %temp}, %fd4703;
	}
	setp.eq.s32	%p1670, %r2450, 0;
	@%p1670 bra 	BB7_1455;
	bra.uni 	BB7_1451;

BB7_1455:
	setp.gt.f64	%p1673, %fd920, 0d3FF0000000000000;
	selp.b32	%r2459, 2146435072, 0, %p1673;
	xor.b32  	%r2460, %r2459, 2146435072;
	setp.lt.s32	%p1674, %r103, 0;
	selp.b32	%r2461, %r2460, %r2459, %p1674;
	setp.eq.f64	%p1675, %fd696, 0dBFF0000000000000;
	selp.b32	%r2462, 1072693248, %r2461, %p1675;
	mov.u32 	%r2463, 0;
	mov.b64 	%fd5113, {%r2463, %r2462};
	bra.uni 	BB7_1456;

BB7_1447:
	mov.f64 	%fd5113, %fd5112;

BB7_1456:
	selp.f64	%fd3677, 0d3FF0000000000000, %fd5113, %p1452;
	fma.rn.f64 	%fd1089, %fd1078, %fd3677, %fd1067;
	@!%p64 bra 	BB7_1458;
	bra.uni 	BB7_1457;

BB7_1457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2464}, %fd5115;
	}
	xor.b32  	%r2465, %r2464, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2466, %temp}, %fd5115;
	}
	mov.b64 	%fd5115, {%r2466, %r2465};

BB7_1458:
	@%p1116 bra 	BB7_1461;
	bra.uni 	BB7_1459;

BB7_1461:
	selp.b32	%r2467, %r97, 0, %p1165;
	or.b32  	%r2468, %r2467, 2146435072;
	setp.lt.s32	%p1681, %r102, 0;
	selp.b32	%r2469, %r2468, %r2467, %p1681;
	mov.u32 	%r2470, 0;
	mov.b64 	%fd5115, {%r2470, %r2469};
	bra.uni 	BB7_1462;

BB7_1459:
	setp.gt.s32	%p1678, %r97, -1;
	@%p1678 bra 	BB7_1462;

	mov.f64 	%fd4702, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd3679, %fd4702;
	setp.neu.f64	%p1679, %fd3679, 0d4022000000000000;
	selp.f64	%fd5115, 0dFFF8000000000000, %fd5115, %p1679;

BB7_1462:
	add.f64 	%fd4689, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5362}, %fd4689;
	}
	and.b32  	%r5361, %r5362, 2146435072;
	setp.ne.s32	%p3629, %r5361, 2146435072;
	@%p3629 bra 	BB7_1463;

	add.f64 	%fd5116, %fd7, 0d4022000000000000;
	setp.gtu.f64	%p1683, %fd720, 0d7FF0000000000000;
	@%p1683 bra 	BB7_1472;

	and.b32  	%r2471, %r102, 2147483647;
	setp.ne.s32	%p1684, %r2471, 2146435072;
	@%p1684 bra 	BB7_1467;

	mov.f64 	%fd4701, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2472, %temp}, %fd4701;
	}
	setp.eq.s32	%p1685, %r2472, 0;
	@%p1685 bra 	BB7_1471;
	bra.uni 	BB7_1467;

BB7_1471:
	setp.eq.f64	%p1688, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1689, %fd720, 0d3FF0000000000000;
	selp.b32	%r2481, 2146435072, 0, %p1689;
	xor.b32  	%r2482, %r2481, 2146435072;
	setp.lt.s32	%p1690, %r102, 0;
	selp.b32	%r2483, %r2482, %r2481, %p1690;
	selp.b32	%r2484, 1072693248, %r2483, %p1688;
	mov.u32 	%r2485, 0;
	mov.b64 	%fd5116, {%r2485, %r2484};
	bra.uni 	BB7_1472;

BB7_1463:
	mov.f64 	%fd5116, %fd5115;

BB7_1472:
	mov.f64 	%fd4690, 0d4008000000000000;
	selp.f64	%fd1099, 0d3FF0000000000000, %fd5116, %p1130;
	// Callseq Start 303
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4690;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5118, [retval0+0];
	
	//{
	}// Callseq End 303
	and.pred  	%p77, %p1420, %p1148;
	@!%p77 bra 	BB7_1474;
	bra.uni 	BB7_1473;

BB7_1473:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2486}, %fd5118;
	}
	xor.b32  	%r2487, %r2486, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2488, %temp}, %fd5118;
	}
	mov.b64 	%fd5118, {%r2488, %r2487};

BB7_1474:
	@%p1422 bra 	BB7_1477;
	bra.uni 	BB7_1475;

BB7_1477:
	selp.b32	%r2489, %r115, 0, %p1148;
	or.b32  	%r2490, %r2489, 2146435072;
	setp.lt.s32	%p1698, %r100, 0;
	selp.b32	%r2491, %r2490, %r2489, %p1698;
	mov.u32 	%r2492, 0;
	mov.b64 	%fd5118, {%r2492, %r2491};
	bra.uni 	BB7_1478;

BB7_1475:
	setp.gt.s32	%p1695, %r115, -1;
	@%p1695 bra 	BB7_1478;

	mov.f64 	%fd4699, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd3683, %fd4699;
	setp.neu.f64	%p1696, %fd3683, 0d4008000000000000;
	selp.f64	%fd5118, 0dFFF8000000000000, %fd5118, %p1696;

BB7_1478:
	add.f64 	%fd5119, %fd696, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2493}, %fd5119;
	}
	and.b32  	%r2494, %r2493, 2146435072;
	setp.ne.s32	%p1699, %r2494, 2146435072;
	@%p1699 bra 	BB7_1479;

	setp.gtu.f64	%p1700, %fd920, 0d7FF0000000000000;
	@%p1700 bra 	BB7_1488;

	and.b32  	%r2495, %r100, 2147483647;
	setp.ne.s32	%p1701, %r2495, 2146435072;
	@%p1701 bra 	BB7_1483;

	mov.f64 	%fd4698, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2496, %temp}, %fd4698;
	}
	setp.eq.s32	%p1702, %r2496, 0;
	@%p1702 bra 	BB7_1487;
	bra.uni 	BB7_1483;

BB7_1487:
	setp.gt.f64	%p1705, %fd920, 0d3FF0000000000000;
	selp.b32	%r2505, 2146435072, 0, %p1705;
	xor.b32  	%r2506, %r2505, 2146435072;
	setp.lt.s32	%p1706, %r100, 0;
	selp.b32	%r2507, %r2506, %r2505, %p1706;
	setp.eq.f64	%p1707, %fd696, 0dBFF0000000000000;
	selp.b32	%r2508, 1072693248, %r2507, %p1707;
	mov.u32 	%r2509, 0;
	mov.b64 	%fd5119, {%r2509, %r2508};
	bra.uni 	BB7_1488;

BB7_1479:
	mov.f64 	%fd5119, %fd5118;

BB7_1488:
	selp.f64	%fd3685, 0d3FF0000000000000, %fd5119, %p1452;
	mul.f64 	%fd3686, %fd1077, 0dC1B960E000000000;
	fma.rn.f64 	%fd3687, %fd1099, 0d41968F0000000000, %fd3686;
	fma.rn.f64 	%fd3688, %fd1056, 0d41C68F0000000000, %fd3687;
	fma.rn.f64 	%fd3689, %fd1034, 0dC1C3BD2000000000, %fd3688;
	fma.rn.f64 	%fd3690, %fd1013, 0d41B0EB4000000000, %fd3689;
	fma.rn.f64 	%fd3691, %fd991, 0dC1868F0000000000, %fd3690;
	fma.rn.f64 	%fd1110, %fd3691, %fd3685, %fd1089;
	@!%p66 bra 	BB7_1490;
	bra.uni 	BB7_1489;

BB7_1489:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2510}, %fd5121;
	}
	xor.b32  	%r2511, %r2510, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2512, %temp}, %fd5121;
	}
	mov.b64 	%fd5121, {%r2512, %r2511};

BB7_1490:
	@%p1116 bra 	BB7_1493;
	bra.uni 	BB7_1491;

BB7_1493:
	selp.b32	%r2513, %r97, 0, %p1131;
	or.b32  	%r2514, %r2513, 2146435072;
	setp.lt.s32	%p1713, %r99, 0;
	selp.b32	%r2515, %r2514, %r2513, %p1713;
	mov.u32 	%r2516, 0;
	mov.b64 	%fd5121, {%r2516, %r2515};
	bra.uni 	BB7_1494;

BB7_1491:
	setp.gt.s32	%p1710, %r97, -1;
	@%p1710 bra 	BB7_1494;

	mov.f64 	%fd4697, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd3693, %fd4697;
	setp.neu.f64	%p1711, %fd3693, 0d4024000000000000;
	selp.f64	%fd5121, 0dFFF8000000000000, %fd5121, %p1711;

BB7_1494:
	add.f64 	%fd4760, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5369}, %fd4760;
	}
	and.b32  	%r5368, %r5369, 2146435072;
	setp.ne.s32	%p3637, %r5368, 2146435072;
	@%p3637 bra 	BB7_1495;

	add.f64 	%fd5122, %fd7, 0d4024000000000000;
	setp.gtu.f64	%p1715, %fd720, 0d7FF0000000000000;
	@%p1715 bra 	BB7_1504;

	and.b32  	%r2517, %r99, 2147483647;
	setp.ne.s32	%p1716, %r2517, 2146435072;
	@%p1716 bra 	BB7_1499;

	mov.f64 	%fd4696, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2518, %temp}, %fd4696;
	}
	setp.eq.s32	%p1717, %r2518, 0;
	@%p1717 bra 	BB7_1503;
	bra.uni 	BB7_1499;

BB7_1503:
	setp.eq.f64	%p1720, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1721, %fd720, 0d3FF0000000000000;
	selp.b32	%r2527, 2146435072, 0, %p1721;
	xor.b32  	%r2528, %r2527, 2146435072;
	setp.lt.s32	%p1722, %r99, 0;
	selp.b32	%r2529, %r2528, %r2527, %p1722;
	selp.b32	%r2530, 1072693248, %r2529, %p1720;
	mov.u32 	%r2531, 0;
	mov.b64 	%fd5122, {%r2531, %r2530};
	bra.uni 	BB7_1504;

BB7_1495:
	mov.f64 	%fd5122, %fd5121;

BB7_1504:
	mul.f64 	%fd3695, %fd5122, 0dC16B120000000000;
	selp.f64	%fd3696, 0dC16B120000000000, %fd3695, %p1130;
	fma.rn.f64 	%fd3697, %fd1099, 0d4190EB4000000000, %fd3696;
	fma.rn.f64 	%fd3698, %fd1077, 0dC1A0EB4000000000, %fd3697;
	fma.rn.f64 	%fd3699, %fd1056, 0d41A0EB4000000000, %fd3698;
	fma.rn.f64 	%fd3700, %fd1034, 0dC190EB4000000000, %fd3699;
	fma.rn.f64 	%fd1120, %fd1013, 0d416B120000000000, %fd3700;
	// Callseq Start 304
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd920;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5124, [retval0+0];
	
	//{
	}// Callseq End 304
	and.pred  	%p78, %p1420, %p820;
	@!%p78 bra 	BB7_1506;
	bra.uni 	BB7_1505;

BB7_1505:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2532}, %fd5124;
	}
	xor.b32  	%r2533, %r2532, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2534, %temp}, %fd5124;
	}
	mov.b64 	%fd5124, {%r2534, %r2533};

BB7_1506:
	@%p1422 bra 	BB7_1509;
	bra.uni 	BB7_1507;

BB7_1509:
	selp.b32	%r2535, %r115, 0, %p820;
	or.b32  	%r2536, %r2535, 2146435072;
	setp.lt.s32	%p1730, %r75, 0;
	selp.b32	%r2537, %r2536, %r2535, %p1730;
	mov.u32 	%r2538, 0;
	mov.b64 	%fd5124, {%r2538, %r2537};
	bra.uni 	BB7_1510;

BB7_1507:
	setp.gt.s32	%p1727, %r115, -1;
	@%p1727 bra 	BB7_1510;

	cvt.rzi.f64.f64	%fd3703, %fd3346;
	setp.neu.f64	%p1728, %fd3703, 0d4000000000000000;
	selp.f64	%fd5124, 0dFFF8000000000000, %fd5124, %p1728;

BB7_1510:
	add.f64 	%fd5125, %fd696, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2539}, %fd5125;
	}
	and.b32  	%r2540, %r2539, 2146435072;
	setp.ne.s32	%p1731, %r2540, 2146435072;
	@%p1731 bra 	BB7_1511;

	setp.gtu.f64	%p1732, %fd920, 0d7FF0000000000000;
	@%p1732 bra 	BB7_1520;

	and.b32  	%r2541, %r75, 2147483647;
	setp.ne.s32	%p1733, %r2541, 2146435072;
	@%p1733 bra 	BB7_1515;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2542, %temp}, %fd3346;
	}
	setp.eq.s32	%p1734, %r2542, 0;
	@%p1734 bra 	BB7_1519;
	bra.uni 	BB7_1515;

BB7_1519:
	setp.gt.f64	%p1737, %fd920, 0d3FF0000000000000;
	selp.b32	%r2551, 2146435072, 0, %p1737;
	xor.b32  	%r2552, %r2551, 2146435072;
	setp.lt.s32	%p1738, %r75, 0;
	selp.b32	%r2553, %r2552, %r2551, %p1738;
	setp.eq.f64	%p1739, %fd696, 0dBFF0000000000000;
	selp.b32	%r2554, 1072693248, %r2553, %p1739;
	mov.u32 	%r2555, 0;
	mov.b64 	%fd5125, {%r2555, %r2554};
	bra.uni 	BB7_1520;

BB7_1511:
	mov.f64 	%fd5125, %fd5124;

BB7_1520:
	selp.f64	%fd3705, 0d3FF0000000000000, %fd5125, %p1452;
	fma.rn.f64 	%fd3706, %fd1120, %fd3705, %fd1110;
	div.rn.f64 	%fd3707, %fd3706, 0d40DB120000000000;
	div.rn.f64 	%fd3708, %fd919, 0d40DB120000000000;
	sub.f64 	%fd5126, %fd3708, %fd3707;

BB7_1521:
	setp.eq.f64	%p1741, %fd533, 0d3FF0000000000000;
	mov.f64 	%fd3709, 0d4008000000000000;
	div.rn.f64 	%fd3710, %fd3709, %fd5005;
	selp.f64	%fd3711, 0d4008000000000000, %fd3710, %p1741;
	fma.rn.f64 	%fd3712, %fd3711, %fd5126, %fd684;
	mul.f64 	%fd1133, %fd23, %fd54;
	mul.f64 	%fd3713, %fd54, %fd1133;
	mul.f64 	%fd3714, %fd54, %fd3713;
	div.rn.f64 	%fd5470, %fd3712, %fd3714;
	@!%p38 bra 	BB7_1523;
	bra.uni 	BB7_1522;

BB7_1522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2556}, %fd5128;
	}
	xor.b32  	%r2557, %r2556, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2558, %temp}, %fd5128;
	}
	mov.b64 	%fd5128, {%r2558, %r2557};

BB7_1523:
	setp.eq.f64	%p3630, %fd9, 0d0000000000000000;
	@%p3630 bra 	BB7_1526;
	bra.uni 	BB7_1524;

BB7_1526:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5367}, %fd9;
	}
	selp.b32	%r2559, %r5367, 0, %p820;
	or.b32  	%r2560, %r2559, 2146435072;
	setp.lt.s32	%p1746, %r75, 0;
	selp.b32	%r2561, %r2560, %r2559, %p1746;
	mov.u32 	%r2562, 0;
	mov.b64 	%fd5128, {%r2562, %r2561};
	bra.uni 	BB7_1527;

BB7_1524:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5363}, %fd9;
	}
	setp.gt.s32	%p1743, %r5363, -1;
	@%p1743 bra 	BB7_1527;

	cvt.rzi.f64.f64	%fd3716, %fd3346;
	setp.neu.f64	%p1744, %fd3716, 0d4000000000000000;
	selp.f64	%fd5128, 0dFFF8000000000000, %fd5128, %p1744;

BB7_1527:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5365}, %fd14;
	}
	and.b32  	%r5364, %r5365, 2146435072;
	setp.ne.s32	%p3631, %r5364, 2146435072;
	@%p3631 bra 	BB7_1528;

	abs.f64 	%fd4694, %fd9;
	setp.gtu.f64	%p1748, %fd4694, 0d7FF0000000000000;
	mov.f64 	%fd5129, %fd14;
	@%p1748 bra 	BB7_1537;

	and.b32  	%r2563, %r75, 2147483647;
	setp.ne.s32	%p1749, %r2563, 2146435072;
	@%p1749 bra 	BB7_1532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2564, %temp}, %fd3346;
	}
	setp.eq.s32	%p1750, %r2564, 0;
	@%p1750 bra 	BB7_1536;
	bra.uni 	BB7_1532;

BB7_1536:
	abs.f64 	%fd4695, %fd9;
	setp.eq.f64	%p1753, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p1754, %fd4695, 0d3FF0000000000000;
	selp.b32	%r2573, 2146435072, 0, %p1754;
	xor.b32  	%r2574, %r2573, 2146435072;
	setp.lt.s32	%p1755, %r75, 0;
	selp.b32	%r2575, %r2574, %r2573, %p1755;
	selp.b32	%r2576, 1072693248, %r2575, %p1753;
	mov.u32 	%r2577, 0;
	mov.b64 	%fd5129, {%r2577, %r2576};
	bra.uni 	BB7_1537;

BB7_1528:
	mov.f64 	%fd5129, %fd5128;

BB7_1537:
	setp.lt.f64	%p3635, %fd616, 0d3FF0000000000000;
	setp.gt.f64	%p3634, %fd616, 0d0000000000000000;
	and.pred  	%p3633, %p3634, %p3635;
	setp.eq.f64	%p3632, %fd9, 0d3FF0000000000000;
	rcp.rn.f64 	%fd3719, %fd5129;
	selp.f64	%fd1143, 0d3FF0000000000000, %fd3719, %p3632;
	mov.f64 	%fd5148, 0d0000000000000000;
	@!%p3633 bra 	BB7_1635;
	bra.uni 	BB7_1538;

BB7_1538:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd616;
	}
	mov.f64 	%fd3720, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd3720;
	}
	bfe.u32 	%r2578, %r117, 20, 11;
	add.s32 	%r2579, %r2578, -1012;
	mov.u64 	%rd163, 4617315517961601024;
	shl.b64 	%rd48, %rd163, %r2579;
	setp.eq.s64	%p1757, %rd48, -9223372036854775808;
	abs.f64 	%fd1144, %fd616;
	// Callseq Start 305
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1144;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3720;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5131, [retval0+0];
	
	//{
	}// Callseq End 305
	setp.lt.s32	%p1758, %r116, 0;
	and.pred  	%p79, %p1758, %p1757;
	@!%p79 bra 	BB7_1540;
	bra.uni 	BB7_1539;

BB7_1539:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2580}, %fd5131;
	}
	xor.b32  	%r2581, %r2580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2582, %temp}, %fd5131;
	}
	mov.b64 	%fd5131, {%r2582, %r2581};

BB7_1540:
	setp.eq.f64	%p1759, %fd616, 0d0000000000000000;
	@%p1759 bra 	BB7_1543;
	bra.uni 	BB7_1541;

BB7_1543:
	selp.b32	%r2583, %r116, 0, %p1757;
	or.b32  	%r2584, %r2583, 2146435072;
	setp.lt.s32	%p1763, %r117, 0;
	selp.b32	%r2585, %r2584, %r2583, %p1763;
	mov.u32 	%r2586, 0;
	mov.b64 	%fd5131, {%r2586, %r2585};
	bra.uni 	BB7_1544;

BB7_1541:
	setp.gt.s32	%p1760, %r116, -1;
	@%p1760 bra 	BB7_1544;

	cvt.rzi.f64.f64	%fd3722, %fd3720;
	setp.neu.f64	%p1761, %fd3722, 0d4014000000000000;
	selp.f64	%fd5131, 0dFFF8000000000000, %fd5131, %p1761;

BB7_1544:
	add.f64 	%fd5132, %fd616, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2587}, %fd5132;
	}
	and.b32  	%r2588, %r2587, 2146435072;
	setp.ne.s32	%p1764, %r2588, 2146435072;
	@%p1764 bra 	BB7_1545;

	setp.gtu.f64	%p1765, %fd1144, 0d7FF0000000000000;
	@%p1765 bra 	BB7_1554;

	and.b32  	%r2589, %r117, 2147483647;
	setp.ne.s32	%p1766, %r2589, 2146435072;
	@%p1766 bra 	BB7_1549;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2590, %temp}, %fd3720;
	}
	setp.eq.s32	%p1767, %r2590, 0;
	@%p1767 bra 	BB7_1553;
	bra.uni 	BB7_1549;

BB7_1553:
	setp.gt.f64	%p1770, %fd1144, 0d3FF0000000000000;
	selp.b32	%r2599, 2146435072, 0, %p1770;
	xor.b32  	%r2600, %r2599, 2146435072;
	setp.lt.s32	%p1771, %r117, 0;
	selp.b32	%r2601, %r2600, %r2599, %p1771;
	setp.eq.f64	%p1772, %fd616, 0dBFF0000000000000;
	selp.b32	%r2602, 1072693248, %r2601, %p1772;
	mov.u32 	%r2603, 0;
	mov.b64 	%fd5132, {%r2603, %r2602};
	bra.uni 	BB7_1554;

BB7_1545:
	mov.f64 	%fd5132, %fd5131;

BB7_1554:
	mov.f64 	%fd3724, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd3724;
	}
	bfe.u32 	%r2604, %r118, 20, 11;
	add.s32 	%r2605, %r2604, -1012;
	mov.u64 	%rd164, 4618441417868443648;
	shl.b64 	%rd49, %rd164, %r2605;
	setp.eq.s64	%p1773, %rd49, -9223372036854775808;
	// Callseq Start 306
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1144;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3724;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5134, [retval0+0];
	
	//{
	}// Callseq End 306
	and.pred  	%p80, %p1758, %p1773;
	@!%p80 bra 	BB7_1556;
	bra.uni 	BB7_1555;

BB7_1555:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2606}, %fd5134;
	}
	xor.b32  	%r2607, %r2606, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2608, %temp}, %fd5134;
	}
	mov.b64 	%fd5134, {%r2608, %r2607};

BB7_1556:
	@%p1759 bra 	BB7_1559;
	bra.uni 	BB7_1557;

BB7_1559:
	selp.b32	%r2609, %r116, 0, %p1773;
	or.b32  	%r2610, %r2609, 2146435072;
	setp.lt.s32	%p1779, %r118, 0;
	selp.b32	%r2611, %r2610, %r2609, %p1779;
	mov.u32 	%r2612, 0;
	mov.b64 	%fd5134, {%r2612, %r2611};
	bra.uni 	BB7_1560;

BB7_1557:
	setp.gt.s32	%p1776, %r116, -1;
	@%p1776 bra 	BB7_1560;

	cvt.rzi.f64.f64	%fd3726, %fd3724;
	setp.neu.f64	%p1777, %fd3726, 0d4018000000000000;
	selp.f64	%fd5134, 0dFFF8000000000000, %fd5134, %p1777;

BB7_1560:
	add.f64 	%fd5135, %fd616, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2613}, %fd5135;
	}
	and.b32  	%r2614, %r2613, 2146435072;
	setp.ne.s32	%p1780, %r2614, 2146435072;
	@%p1780 bra 	BB7_1561;

	setp.gtu.f64	%p1781, %fd1144, 0d7FF0000000000000;
	@%p1781 bra 	BB7_1570;

	and.b32  	%r2615, %r118, 2147483647;
	setp.ne.s32	%p1782, %r2615, 2146435072;
	@%p1782 bra 	BB7_1565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2616, %temp}, %fd3724;
	}
	setp.eq.s32	%p1783, %r2616, 0;
	@%p1783 bra 	BB7_1569;
	bra.uni 	BB7_1565;

BB7_1569:
	setp.gt.f64	%p1786, %fd1144, 0d3FF0000000000000;
	selp.b32	%r2625, 2146435072, 0, %p1786;
	xor.b32  	%r2626, %r2625, 2146435072;
	setp.lt.s32	%p1787, %r118, 0;
	selp.b32	%r2627, %r2626, %r2625, %p1787;
	setp.eq.f64	%p1788, %fd616, 0dBFF0000000000000;
	selp.b32	%r2628, 1072693248, %r2627, %p1788;
	mov.u32 	%r2629, 0;
	mov.b64 	%fd5135, {%r2629, %r2628};
	bra.uni 	BB7_1570;

BB7_1561:
	mov.f64 	%fd5135, %fd5134;

BB7_1570:
	mul.f64 	%fd3728, %fd5135, 0dC0B4000000000000;
	setp.eq.f64	%p1789, %fd616, 0d3FF0000000000000;
	selp.f64	%fd3729, 0dC0B4000000000000, %fd3728, %p1789;
	mul.f64 	%fd3730, %fd5132, 0d4090000000000000;
	selp.f64	%fd3731, 0d4090000000000000, %fd3730, %p1789;
	add.f64 	%fd1165, %fd3731, %fd3729;
	mov.f64 	%fd3732, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd3732;
	}
	bfe.u32 	%r2630, %r119, 20, 11;
	add.s32 	%r2631, %r2630, -1012;
	mov.u64 	%rd165, 4619567317775286272;
	shl.b64 	%rd50, %rd165, %r2631;
	setp.eq.s64	%p1790, %rd50, -9223372036854775808;
	// Callseq Start 307
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1144;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3732;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5137, [retval0+0];
	
	//{
	}// Callseq End 307
	and.pred  	%p81, %p1758, %p1790;
	@!%p81 bra 	BB7_1572;
	bra.uni 	BB7_1571;

BB7_1571:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2632}, %fd5137;
	}
	xor.b32  	%r2633, %r2632, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2634, %temp}, %fd5137;
	}
	mov.b64 	%fd5137, {%r2634, %r2633};

BB7_1572:
	@%p1759 bra 	BB7_1575;
	bra.uni 	BB7_1573;

BB7_1575:
	selp.b32	%r2635, %r116, 0, %p1790;
	or.b32  	%r2636, %r2635, 2146435072;
	setp.lt.s32	%p1796, %r119, 0;
	selp.b32	%r2637, %r2636, %r2635, %p1796;
	mov.u32 	%r2638, 0;
	mov.b64 	%fd5137, {%r2638, %r2637};
	bra.uni 	BB7_1576;

BB7_1573:
	setp.gt.s32	%p1793, %r116, -1;
	@%p1793 bra 	BB7_1576;

	cvt.rzi.f64.f64	%fd3734, %fd3732;
	setp.neu.f64	%p1794, %fd3734, 0d401C000000000000;
	selp.f64	%fd5137, 0dFFF8000000000000, %fd5137, %p1794;

BB7_1576:
	add.f64 	%fd5138, %fd616, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2639}, %fd5138;
	}
	and.b32  	%r2640, %r2639, 2146435072;
	setp.ne.s32	%p1797, %r2640, 2146435072;
	@%p1797 bra 	BB7_1577;

	setp.gtu.f64	%p1798, %fd1144, 0d7FF0000000000000;
	@%p1798 bra 	BB7_1586;

	and.b32  	%r2641, %r119, 2147483647;
	setp.ne.s32	%p1799, %r2641, 2146435072;
	@%p1799 bra 	BB7_1581;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2642, %temp}, %fd3732;
	}
	setp.eq.s32	%p1800, %r2642, 0;
	@%p1800 bra 	BB7_1585;
	bra.uni 	BB7_1581;

BB7_1585:
	setp.gt.f64	%p1803, %fd1144, 0d3FF0000000000000;
	selp.b32	%r2651, 2146435072, 0, %p1803;
	xor.b32  	%r2652, %r2651, 2146435072;
	setp.lt.s32	%p1804, %r119, 0;
	selp.b32	%r2653, %r2652, %r2651, %p1804;
	setp.eq.f64	%p1805, %fd616, 0dBFF0000000000000;
	selp.b32	%r2654, 1072693248, %r2653, %p1805;
	mov.u32 	%r2655, 0;
	mov.b64 	%fd5138, {%r2655, %r2654};
	bra.uni 	BB7_1586;

BB7_1577:
	mov.f64 	%fd5138, %fd5137;

BB7_1586:
	mul.f64 	%fd3736, %fd5138, 0d40C4000000000000;
	selp.f64	%fd3737, 0d40C4000000000000, %fd3736, %p1789;
	add.f64 	%fd1176, %fd1165, %fd3737;
	mov.f64 	%fd3738, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd3738;
	}
	bfe.u32 	%r2656, %r120, 20, 11;
	add.s32 	%r2657, %r2656, -1012;
	mov.u64 	%rd166, 4620693217682128896;
	shl.b64 	%rd51, %rd166, %r2657;
	setp.eq.s64	%p1807, %rd51, -9223372036854775808;
	// Callseq Start 308
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1144;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3738;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5140, [retval0+0];
	
	//{
	}// Callseq End 308
	and.pred  	%p82, %p1758, %p1807;
	@!%p82 bra 	BB7_1588;
	bra.uni 	BB7_1587;

BB7_1587:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2658}, %fd5140;
	}
	xor.b32  	%r2659, %r2658, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2660, %temp}, %fd5140;
	}
	mov.b64 	%fd5140, {%r2660, %r2659};

BB7_1588:
	@%p1759 bra 	BB7_1591;
	bra.uni 	BB7_1589;

BB7_1591:
	selp.b32	%r2661, %r116, 0, %p1807;
	or.b32  	%r2662, %r2661, 2146435072;
	setp.lt.s32	%p1813, %r120, 0;
	selp.b32	%r2663, %r2662, %r2661, %p1813;
	mov.u32 	%r2664, 0;
	mov.b64 	%fd5140, {%r2664, %r2663};
	bra.uni 	BB7_1592;

BB7_1589:
	setp.gt.s32	%p1810, %r116, -1;
	@%p1810 bra 	BB7_1592;

	cvt.rzi.f64.f64	%fd3740, %fd3738;
	setp.neu.f64	%p1811, %fd3740, 0d4020000000000000;
	selp.f64	%fd5140, 0dFFF8000000000000, %fd5140, %p1811;

BB7_1592:
	add.f64 	%fd5141, %fd616, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2665}, %fd5141;
	}
	and.b32  	%r2666, %r2665, 2146435072;
	setp.ne.s32	%p1814, %r2666, 2146435072;
	@%p1814 bra 	BB7_1593;

	setp.gtu.f64	%p1815, %fd1144, 0d7FF0000000000000;
	@%p1815 bra 	BB7_1602;

	and.b32  	%r2667, %r120, 2147483647;
	setp.ne.s32	%p1816, %r2667, 2146435072;
	@%p1816 bra 	BB7_1597;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2668, %temp}, %fd3738;
	}
	setp.eq.s32	%p1817, %r2668, 0;
	@%p1817 bra 	BB7_1601;
	bra.uni 	BB7_1597;

BB7_1601:
	setp.gt.f64	%p1820, %fd1144, 0d3FF0000000000000;
	selp.b32	%r2677, 2146435072, 0, %p1820;
	xor.b32  	%r2678, %r2677, 2146435072;
	setp.lt.s32	%p1821, %r120, 0;
	selp.b32	%r2679, %r2678, %r2677, %p1821;
	setp.eq.f64	%p1822, %fd616, 0dBFF0000000000000;
	selp.b32	%r2680, 1072693248, %r2679, %p1822;
	mov.u32 	%r2681, 0;
	mov.b64 	%fd5141, {%r2681, %r2680};
	bra.uni 	BB7_1602;

BB7_1593:
	mov.f64 	%fd5141, %fd5140;

BB7_1602:
	mul.f64 	%fd3742, %fd5141, 0dC0C4000000000000;
	selp.f64	%fd3743, 0dC0C4000000000000, %fd3742, %p1789;
	add.f64 	%fd1187, %fd1176, %fd3743;
	mov.f64 	%fd3744, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd3744;
	}
	bfe.u32 	%r2682, %r121, 20, 11;
	add.s32 	%r2683, %r2682, -1012;
	mov.u64 	%rd167, 4621256167635550208;
	shl.b64 	%rd52, %rd167, %r2683;
	setp.eq.s64	%p1824, %rd52, -9223372036854775808;
	// Callseq Start 309
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1144;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3744;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5143, [retval0+0];
	
	//{
	}// Callseq End 309
	and.pred  	%p83, %p1758, %p1824;
	@!%p83 bra 	BB7_1604;
	bra.uni 	BB7_1603;

BB7_1603:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2684}, %fd5143;
	}
	xor.b32  	%r2685, %r2684, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2686, %temp}, %fd5143;
	}
	mov.b64 	%fd5143, {%r2686, %r2685};

BB7_1604:
	@%p1759 bra 	BB7_1607;
	bra.uni 	BB7_1605;

BB7_1607:
	selp.b32	%r2687, %r116, 0, %p1824;
	or.b32  	%r2688, %r2687, 2146435072;
	setp.lt.s32	%p1830, %r121, 0;
	selp.b32	%r2689, %r2688, %r2687, %p1830;
	mov.u32 	%r2690, 0;
	mov.b64 	%fd5143, {%r2690, %r2689};
	bra.uni 	BB7_1608;

BB7_1605:
	setp.gt.s32	%p1827, %r116, -1;
	@%p1827 bra 	BB7_1608;

	cvt.rzi.f64.f64	%fd3746, %fd3744;
	setp.neu.f64	%p1828, %fd3746, 0d4022000000000000;
	selp.f64	%fd5143, 0dFFF8000000000000, %fd5143, %p1828;

BB7_1608:
	add.f64 	%fd5144, %fd616, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2691}, %fd5144;
	}
	and.b32  	%r2692, %r2691, 2146435072;
	setp.ne.s32	%p1831, %r2692, 2146435072;
	@%p1831 bra 	BB7_1609;

	setp.gtu.f64	%p1832, %fd1144, 0d7FF0000000000000;
	@%p1832 bra 	BB7_1618;

	and.b32  	%r2693, %r121, 2147483647;
	setp.ne.s32	%p1833, %r2693, 2146435072;
	@%p1833 bra 	BB7_1613;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2694, %temp}, %fd3744;
	}
	setp.eq.s32	%p1834, %r2694, 0;
	@%p1834 bra 	BB7_1617;
	bra.uni 	BB7_1613;

BB7_1617:
	setp.gt.f64	%p1837, %fd1144, 0d3FF0000000000000;
	selp.b32	%r2703, 2146435072, 0, %p1837;
	xor.b32  	%r2704, %r2703, 2146435072;
	setp.lt.s32	%p1838, %r121, 0;
	selp.b32	%r2705, %r2704, %r2703, %p1838;
	setp.eq.f64	%p1839, %fd616, 0dBFF0000000000000;
	selp.b32	%r2706, 1072693248, %r2705, %p1839;
	mov.u32 	%r2707, 0;
	mov.b64 	%fd5144, {%r2707, %r2706};
	bra.uni 	BB7_1618;

BB7_1609:
	mov.f64 	%fd5144, %fd5143;

BB7_1618:
	mul.f64 	%fd3748, %fd5144, 0d40B4000000000000;
	selp.f64	%fd3749, 0d40B4000000000000, %fd3748, %p1789;
	add.f64 	%fd1198, %fd1187, %fd3749;
	mov.f64 	%fd3750, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd3750;
	}
	bfe.u32 	%r2708, %r122, 20, 11;
	add.s32 	%r2709, %r2708, -1012;
	mov.u64 	%rd168, 4621819117588971520;
	shl.b64 	%rd53, %rd168, %r2709;
	setp.eq.s64	%p1841, %rd53, -9223372036854775808;
	// Callseq Start 310
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1144;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3750;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5146, [retval0+0];
	
	//{
	}// Callseq End 310
	and.pred  	%p84, %p1758, %p1841;
	@!%p84 bra 	BB7_1620;
	bra.uni 	BB7_1619;

BB7_1619:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2710}, %fd5146;
	}
	xor.b32  	%r2711, %r2710, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2712, %temp}, %fd5146;
	}
	mov.b64 	%fd5146, {%r2712, %r2711};

BB7_1620:
	@%p1759 bra 	BB7_1623;
	bra.uni 	BB7_1621;

BB7_1623:
	selp.b32	%r2713, %r116, 0, %p1841;
	or.b32  	%r2714, %r2713, 2146435072;
	setp.lt.s32	%p1847, %r122, 0;
	selp.b32	%r2715, %r2714, %r2713, %p1847;
	mov.u32 	%r2716, 0;
	mov.b64 	%fd5146, {%r2716, %r2715};
	bra.uni 	BB7_1624;

BB7_1621:
	setp.gt.s32	%p1844, %r116, -1;
	@%p1844 bra 	BB7_1624;

	cvt.rzi.f64.f64	%fd3752, %fd3750;
	setp.neu.f64	%p1845, %fd3752, 0d4024000000000000;
	selp.f64	%fd5146, 0dFFF8000000000000, %fd5146, %p1845;

BB7_1624:
	add.f64 	%fd5147, %fd616, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2717}, %fd5147;
	}
	and.b32  	%r2718, %r2717, 2146435072;
	setp.ne.s32	%p1848, %r2718, 2146435072;
	@%p1848 bra 	BB7_1625;

	setp.gtu.f64	%p1849, %fd1144, 0d7FF0000000000000;
	@%p1849 bra 	BB7_1634;

	and.b32  	%r2719, %r122, 2147483647;
	setp.ne.s32	%p1850, %r2719, 2146435072;
	@%p1850 bra 	BB7_1629;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2720, %temp}, %fd3750;
	}
	setp.eq.s32	%p1851, %r2720, 0;
	@%p1851 bra 	BB7_1633;
	bra.uni 	BB7_1629;

BB7_1633:
	setp.gt.f64	%p1854, %fd1144, 0d3FF0000000000000;
	selp.b32	%r2729, 2146435072, 0, %p1854;
	xor.b32  	%r2730, %r2729, 2146435072;
	setp.lt.s32	%p1855, %r122, 0;
	selp.b32	%r2731, %r2730, %r2729, %p1855;
	setp.eq.f64	%p1856, %fd616, 0dBFF0000000000000;
	selp.b32	%r2732, 1072693248, %r2731, %p1856;
	mov.u32 	%r2733, 0;
	mov.b64 	%fd5147, {%r2733, %r2732};
	bra.uni 	BB7_1634;

BB7_1625:
	mov.f64 	%fd5147, %fd5146;

BB7_1634:
	mul.f64 	%fd3754, %fd5147, 0dC090000000000000;
	selp.f64	%fd3755, 0dC090000000000000, %fd3754, %p1789;
	add.f64 	%fd5148, %fd1198, %fd3755;

BB7_1635:
	mul.f64 	%fd1211, %fd1143, %fd5148;
	@!%p46 bra 	BB7_1637;
	bra.uni 	BB7_1636;

BB7_1636:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2734}, %fd5150;
	}
	xor.b32  	%r2735, %r2734, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2736, %temp}, %fd5150;
	}
	mov.b64 	%fd5150, {%r2736, %r2735};

BB7_1637:
	mul.f64 	%fd4691, %fd8, %fd54;
	setp.eq.f64	%p3636, %fd4691, 0d0000000000000000;
	@%p3636 bra 	BB7_1640;
	bra.uni 	BB7_1638;

BB7_1640:
	selp.b32	%r2737, %r92, 0, %p820;
	or.b32  	%r2738, %r2737, 2146435072;
	setp.lt.s32	%p1862, %r75, 0;
	selp.b32	%r2739, %r2738, %r2737, %p1862;
	mov.u32 	%r2740, 0;
	mov.b64 	%fd5150, {%r2740, %r2739};
	bra.uni 	BB7_1641;

BB7_1638:
	setp.gt.s32	%p1859, %r92, -1;
	@%p1859 bra 	BB7_1641;

	cvt.rzi.f64.f64	%fd3757, %fd3346;
	setp.neu.f64	%p1860, %fd3757, 0d4000000000000000;
	selp.f64	%fd5150, 0dFFF8000000000000, %fd5150, %p1860;

BB7_1641:
	@%p1068 bra 	BB7_1642;

	mul.f64 	%fd4693, %fd8, %fd54;
	add.f64 	%fd5151, %fd4693, 0d4000000000000000;
	setp.gtu.f64	%p1864, %fd685, 0d7FF0000000000000;
	@%p1864 bra 	BB7_1651;

	and.b32  	%r2741, %r75, 2147483647;
	setp.ne.s32	%p1865, %r2741, 2146435072;
	@%p1865 bra 	BB7_1646;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2742, %temp}, %fd3346;
	}
	setp.eq.s32	%p1866, %r2742, 0;
	@%p1866 bra 	BB7_1650;
	bra.uni 	BB7_1646;

BB7_1650:
	setp.gt.f64	%p1869, %fd685, 0d3FF0000000000000;
	selp.b32	%r2751, 2146435072, 0, %p1869;
	xor.b32  	%r2752, %r2751, 2146435072;
	setp.lt.s32	%p1870, %r75, 0;
	selp.b32	%r2753, %r2752, %r2751, %p1870;
	setp.eq.f64	%p1871, %fd533, 0dBFF0000000000000;
	selp.b32	%r2754, 1072693248, %r2753, %p1871;
	mov.u32 	%r2755, 0;
	mov.b64 	%fd5151, {%r2755, %r2754};
	bra.uni 	BB7_1651;

BB7_1642:
	mov.f64 	%fd5151, %fd5150;

BB7_1651:
	rcp.rn.f64 	%fd3760, %fd5151;
	selp.f64	%fd1221, 0d3FF0000000000000, %fd3760, %p1741;
	mov.f64 	%fd5272, 0d0000000000000000;
	@!%p47 bra 	BB7_2293;
	bra.uni 	BB7_1652;

BB7_1652:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd697;
	}
	mov.f64 	%fd3761, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd3761;
	}
	bfe.u32 	%r2756, %r124, 20, 11;
	add.s32 	%r2757, %r2756, -1012;
	mov.u64 	%rd169, 4622382067542392832;
	shl.b64 	%rd54, %rd169, %r2757;
	setp.eq.s64	%p1873, %rd54, -9223372036854775808;
	abs.f64 	%fd1222, %fd697;
	// Callseq Start 311
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3761;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5153, [retval0+0];
	
	//{
	}// Callseq End 311
	setp.lt.s32	%p1874, %r123, 0;
	and.pred  	%p85, %p1874, %p1873;
	@!%p85 bra 	BB7_1654;
	bra.uni 	BB7_1653;

BB7_1653:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2758}, %fd5153;
	}
	xor.b32  	%r2759, %r2758, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2760, %temp}, %fd5153;
	}
	mov.b64 	%fd5153, {%r2760, %r2759};

BB7_1654:
	setp.eq.f64	%p1875, %fd697, 0d0000000000000000;
	@%p1875 bra 	BB7_1657;
	bra.uni 	BB7_1655;

BB7_1657:
	selp.b32	%r2761, %r123, 0, %p1873;
	or.b32  	%r2762, %r2761, 2146435072;
	setp.lt.s32	%p1879, %r124, 0;
	selp.b32	%r2763, %r2762, %r2761, %p1879;
	mov.u32 	%r2764, 0;
	mov.b64 	%fd5153, {%r2764, %r2763};
	bra.uni 	BB7_1658;

BB7_1655:
	setp.gt.s32	%p1876, %r123, -1;
	@%p1876 bra 	BB7_1658;

	cvt.rzi.f64.f64	%fd3763, %fd3761;
	setp.neu.f64	%p1877, %fd3763, 0d4026000000000000;
	selp.f64	%fd5153, 0dFFF8000000000000, %fd5153, %p1877;

BB7_1658:
	add.f64 	%fd5154, %fd697, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2765}, %fd5154;
	}
	and.b32  	%r2766, %r2765, 2146435072;
	setp.ne.s32	%p1880, %r2766, 2146435072;
	@%p1880 bra 	BB7_1659;

	setp.gtu.f64	%p1881, %fd1222, 0d7FF0000000000000;
	@%p1881 bra 	BB7_1668;

	and.b32  	%r2767, %r124, 2147483647;
	setp.ne.s32	%p1882, %r2767, 2146435072;
	@%p1882 bra 	BB7_1663;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2768, %temp}, %fd3761;
	}
	setp.eq.s32	%p1883, %r2768, 0;
	@%p1883 bra 	BB7_1667;
	bra.uni 	BB7_1663;

BB7_1667:
	setp.gt.f64	%p1886, %fd1222, 0d3FF0000000000000;
	selp.b32	%r2777, 2146435072, 0, %p1886;
	xor.b32  	%r2778, %r2777, 2146435072;
	setp.lt.s32	%p1887, %r124, 0;
	selp.b32	%r2779, %r2778, %r2777, %p1887;
	setp.eq.f64	%p1888, %fd697, 0dBFF0000000000000;
	selp.b32	%r2780, 1072693248, %r2779, %p1888;
	mov.u32 	%r2781, 0;
	mov.b64 	%fd5154, {%r2781, %r2780};
	bra.uni 	BB7_1668;

BB7_1659:
	mov.f64 	%fd5154, %fd5153;

BB7_1668:
	mov.f64 	%fd3765, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd3765;
	}
	bfe.u32 	%r2782, %r125, 20, 11;
	add.s32 	%r2783, %r2782, -1012;
	mov.u64 	%rd170, 4622945017495814144;
	shl.b64 	%rd55, %rd170, %r2783;
	setp.eq.s64	%p1889, %rd55, -9223372036854775808;
	// Callseq Start 312
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3765;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5156, [retval0+0];
	
	//{
	}// Callseq End 312
	and.pred  	%p86, %p1874, %p1889;
	@!%p86 bra 	BB7_1670;
	bra.uni 	BB7_1669;

BB7_1669:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2784}, %fd5156;
	}
	xor.b32  	%r2785, %r2784, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2786, %temp}, %fd5156;
	}
	mov.b64 	%fd5156, {%r2786, %r2785};

BB7_1670:
	@%p1875 bra 	BB7_1673;
	bra.uni 	BB7_1671;

BB7_1673:
	selp.b32	%r2787, %r123, 0, %p1889;
	or.b32  	%r2788, %r2787, 2146435072;
	setp.lt.s32	%p1895, %r125, 0;
	selp.b32	%r2789, %r2788, %r2787, %p1895;
	mov.u32 	%r2790, 0;
	mov.b64 	%fd5156, {%r2790, %r2789};
	bra.uni 	BB7_1674;

BB7_1671:
	setp.gt.s32	%p1892, %r123, -1;
	@%p1892 bra 	BB7_1674;

	cvt.rzi.f64.f64	%fd3767, %fd3765;
	setp.neu.f64	%p1893, %fd3767, 0d4028000000000000;
	selp.f64	%fd5156, 0dFFF8000000000000, %fd5156, %p1893;

BB7_1674:
	add.f64 	%fd5157, %fd697, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2791}, %fd5157;
	}
	and.b32  	%r2792, %r2791, 2146435072;
	setp.ne.s32	%p1896, %r2792, 2146435072;
	@%p1896 bra 	BB7_1675;

	setp.gtu.f64	%p1897, %fd1222, 0d7FF0000000000000;
	@%p1897 bra 	BB7_1684;

	and.b32  	%r2793, %r125, 2147483647;
	setp.ne.s32	%p1898, %r2793, 2146435072;
	@%p1898 bra 	BB7_1679;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2794, %temp}, %fd3765;
	}
	setp.eq.s32	%p1899, %r2794, 0;
	@%p1899 bra 	BB7_1683;
	bra.uni 	BB7_1679;

BB7_1683:
	setp.gt.f64	%p1902, %fd1222, 0d3FF0000000000000;
	selp.b32	%r2803, 2146435072, 0, %p1902;
	xor.b32  	%r2804, %r2803, 2146435072;
	setp.lt.s32	%p1903, %r125, 0;
	selp.b32	%r2805, %r2804, %r2803, %p1903;
	setp.eq.f64	%p1904, %fd697, 0dBFF0000000000000;
	selp.b32	%r2806, 1072693248, %r2805, %p1904;
	mov.u32 	%r2807, 0;
	mov.b64 	%fd5157, {%r2807, %r2806};
	bra.uni 	BB7_1684;

BB7_1675:
	mov.f64 	%fd5157, %fd5156;

BB7_1684:
	mul.f64 	%fd3769, %fd5157, 0dC1420C0000000000;
	setp.eq.f64	%p1905, %fd697, 0d3FF0000000000000;
	selp.f64	%fd3770, 0dC1420C0000000000, %fd3769, %p1905;
	selp.f64	%fd3771, 0d3FF0000000000000, %fd5154, %p1905;
	fma.rn.f64 	%fd1243, %fd24, %fd3771, %fd3770;
	abs.f64 	%fd1244, %fd7;
	// Callseq Start 313
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5219, [retval0+0];
	
	//{
	}// Callseq End 313
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd7;
	}
	setp.lt.s32	%p1906, %r126, 0;
	and.pred  	%p87, %p1906, %p820;
	mov.f64 	%fd5159, %fd5219;
	@!%p87 bra 	BB7_1686;
	bra.uni 	BB7_1685;

BB7_1685:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2808}, %fd5219;
	}
	xor.b32  	%r2809, %r2808, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2810, %temp}, %fd5219;
	}
	mov.b64 	%fd5159, {%r2810, %r2809};

BB7_1686:
	setp.eq.f64	%p1908, %fd7, 0d0000000000000000;
	@%p1908 bra 	BB7_1689;
	bra.uni 	BB7_1687;

BB7_1689:
	selp.b32	%r2811, %r126, 0, %p820;
	or.b32  	%r2812, %r2811, 2146435072;
	setp.lt.s32	%p1912, %r75, 0;
	selp.b32	%r2813, %r2812, %r2811, %p1912;
	mov.u32 	%r2814, 0;
	mov.b64 	%fd5159, {%r2814, %r2813};
	bra.uni 	BB7_1690;

BB7_1687:
	setp.gt.s32	%p1909, %r126, -1;
	@%p1909 bra 	BB7_1690;

	cvt.rzi.f64.f64	%fd3774, %fd3346;
	setp.neu.f64	%p1910, %fd3774, 0d4000000000000000;
	selp.f64	%fd5159, 0dFFF8000000000000, %fd5159, %p1910;

BB7_1690:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2815}, %fd16;
	}
	and.b32  	%r127, %r2815, 2146435072;
	setp.ne.s32	%p1913, %r127, 2146435072;
	@%p1913 bra 	BB7_1691;

	setp.gtu.f64	%p1914, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5160, %fd16;
	@%p1914 bra 	BB7_1700;

	and.b32  	%r2816, %r75, 2147483647;
	setp.ne.s32	%p1915, %r2816, 2146435072;
	@%p1915 bra 	BB7_1695;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2817, %temp}, %fd3346;
	}
	setp.eq.s32	%p1916, %r2817, 0;
	@%p1916 bra 	BB7_1699;
	bra.uni 	BB7_1695;

BB7_1699:
	setp.eq.f64	%p1919, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1920, %fd1244, 0d3FF0000000000000;
	selp.b32	%r2826, 2146435072, 0, %p1920;
	xor.b32  	%r2827, %r2826, 2146435072;
	setp.lt.s32	%p1921, %r75, 0;
	selp.b32	%r2828, %r2827, %r2826, %p1921;
	selp.b32	%r2829, 1072693248, %r2828, %p1919;
	mov.u32 	%r2830, 0;
	mov.b64 	%fd5160, {%r2830, %r2829};
	bra.uni 	BB7_1700;

BB7_1691:
	mov.f64 	%fd5160, %fd5159;

BB7_1700:
	setp.eq.f64	%p1922, %fd7, 0d3FF0000000000000;
	selp.f64	%fd1254, 0d3FF0000000000000, %fd5160, %p1922;
	fma.rn.f64 	%fd1255, %fd1254, 0dC19E744000000000, %fd25;
	mov.f64 	%fd3776, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd3776;
	}
	bfe.u32 	%r2831, %r128, 20, 11;
	add.s32 	%r2832, %r2831, -1012;
	mov.u64 	%rd171, 4621819117588971520;
	shl.b64 	%rd56, %rd171, %r2832;
	setp.eq.s64	%p1923, %rd56, -9223372036854775808;
	// Callseq Start 314
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3776;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5162, [retval0+0];
	
	//{
	}// Callseq End 314
	and.pred  	%p88, %p1874, %p1923;
	@!%p88 bra 	BB7_1702;
	bra.uni 	BB7_1701;

BB7_1701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2833}, %fd5162;
	}
	xor.b32  	%r2834, %r2833, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2835, %temp}, %fd5162;
	}
	mov.b64 	%fd5162, {%r2835, %r2834};

BB7_1702:
	@%p1875 bra 	BB7_1705;
	bra.uni 	BB7_1703;

BB7_1705:
	selp.b32	%r2836, %r123, 0, %p1923;
	or.b32  	%r2837, %r2836, 2146435072;
	setp.lt.s32	%p1929, %r128, 0;
	selp.b32	%r2838, %r2837, %r2836, %p1929;
	mov.u32 	%r2839, 0;
	mov.b64 	%fd5162, {%r2839, %r2838};
	bra.uni 	BB7_1706;

BB7_1703:
	setp.gt.s32	%p1926, %r123, -1;
	@%p1926 bra 	BB7_1706;

	cvt.rzi.f64.f64	%fd3778, %fd3776;
	setp.neu.f64	%p1927, %fd3778, 0d4024000000000000;
	selp.f64	%fd5162, 0dFFF8000000000000, %fd5162, %p1927;

BB7_1706:
	add.f64 	%fd5163, %fd697, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2840}, %fd5163;
	}
	and.b32  	%r2841, %r2840, 2146435072;
	setp.ne.s32	%p1930, %r2841, 2146435072;
	@%p1930 bra 	BB7_1707;

	setp.gtu.f64	%p1931, %fd1222, 0d7FF0000000000000;
	@%p1931 bra 	BB7_1716;

	and.b32  	%r2842, %r128, 2147483647;
	setp.ne.s32	%p1932, %r2842, 2146435072;
	@%p1932 bra 	BB7_1711;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2843, %temp}, %fd3776;
	}
	setp.eq.s32	%p1933, %r2843, 0;
	@%p1933 bra 	BB7_1715;
	bra.uni 	BB7_1711;

BB7_1715:
	setp.gt.f64	%p1936, %fd1222, 0d3FF0000000000000;
	selp.b32	%r2852, 2146435072, 0, %p1936;
	xor.b32  	%r2853, %r2852, 2146435072;
	setp.lt.s32	%p1937, %r128, 0;
	selp.b32	%r2854, %r2853, %r2852, %p1937;
	setp.eq.f64	%p1938, %fd697, 0dBFF0000000000000;
	selp.b32	%r2855, 1072693248, %r2854, %p1938;
	mov.u32 	%r2856, 0;
	mov.b64 	%fd5163, {%r2856, %r2855};
	bra.uni 	BB7_1716;

BB7_1707:
	mov.f64 	%fd5163, %fd5162;

BB7_1716:
	selp.f64	%fd3780, 0d3FF0000000000000, %fd5163, %p1905;
	add.f64 	%fd3781, %fd1255, 0dC17B120000000000;
	fma.rn.f64 	%fd1266, %fd3781, %fd3780, %fd1243;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd3709;
	}
	bfe.u32 	%r2857, %r129, 20, 11;
	add.s32 	%r2858, %r2857, -1012;
	mov.u64 	%rd172, 4613937818241073152;
	shl.b64 	%rd57, %rd172, %r2858;
	setp.eq.s64	%p1940, %rd57, -9223372036854775808;
	// Callseq Start 315
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3709;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5225, [retval0+0];
	
	//{
	}// Callseq End 315
	and.pred  	%p89, %p1906, %p1940;
	mov.f64 	%fd5165, %fd5225;
	@!%p89 bra 	BB7_1718;
	bra.uni 	BB7_1717;

BB7_1717:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2859}, %fd5225;
	}
	xor.b32  	%r2860, %r2859, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2861, %temp}, %fd5225;
	}
	mov.b64 	%fd5165, {%r2861, %r2860};

BB7_1718:
	@%p1908 bra 	BB7_1721;
	bra.uni 	BB7_1719;

BB7_1721:
	selp.b32	%r2862, %r126, 0, %p1940;
	or.b32  	%r2863, %r2862, 2146435072;
	setp.lt.s32	%p1946, %r129, 0;
	selp.b32	%r2864, %r2863, %r2862, %p1946;
	mov.u32 	%r2865, 0;
	mov.b64 	%fd5165, {%r2865, %r2864};
	bra.uni 	BB7_1722;

BB7_1719:
	setp.gt.s32	%p1943, %r126, -1;
	@%p1943 bra 	BB7_1722;

	cvt.rzi.f64.f64	%fd3784, %fd3709;
	setp.neu.f64	%p1944, %fd3784, 0d4008000000000000;
	selp.f64	%fd5165, 0dFFF8000000000000, %fd5165, %p1944;

BB7_1722:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2866}, %fd31;
	}
	and.b32  	%r130, %r2866, 2146435072;
	setp.ne.s32	%p1947, %r130, 2146435072;
	@%p1947 bra 	BB7_1723;

	setp.gtu.f64	%p1948, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5166, %fd31;
	@%p1948 bra 	BB7_1732;

	and.b32  	%r2867, %r129, 2147483647;
	setp.ne.s32	%p1949, %r2867, 2146435072;
	@%p1949 bra 	BB7_1727;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2868, %temp}, %fd3709;
	}
	setp.eq.s32	%p1950, %r2868, 0;
	@%p1950 bra 	BB7_1731;
	bra.uni 	BB7_1727;

BB7_1731:
	setp.eq.f64	%p1953, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1954, %fd1244, 0d3FF0000000000000;
	selp.b32	%r2877, 2146435072, 0, %p1954;
	xor.b32  	%r2878, %r2877, 2146435072;
	setp.lt.s32	%p1955, %r129, 0;
	selp.b32	%r2879, %r2878, %r2877, %p1955;
	selp.b32	%r2880, 1072693248, %r2879, %p1953;
	mov.u32 	%r2881, 0;
	mov.b64 	%fd5166, {%r2881, %r2880};
	bra.uni 	BB7_1732;

BB7_1723:
	mov.f64 	%fd5166, %fd5165;

BB7_1732:
	selp.f64	%fd1276, 0d3FF0000000000000, %fd5166, %p1922;
	mov.f64 	%fd3786, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd3786;
	}
	bfe.u32 	%r2882, %r131, 20, 11;
	add.s32 	%r2883, %r2882, -1012;
	mov.u64 	%rd173, 4621256167635550208;
	shl.b64 	%rd58, %rd173, %r2883;
	setp.eq.s64	%p1957, %rd58, -9223372036854775808;
	// Callseq Start 316
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3786;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5168, [retval0+0];
	
	//{
	}// Callseq End 316
	and.pred  	%p90, %p1874, %p1957;
	@!%p90 bra 	BB7_1734;
	bra.uni 	BB7_1733;

BB7_1733:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2884}, %fd5168;
	}
	xor.b32  	%r2885, %r2884, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2886, %temp}, %fd5168;
	}
	mov.b64 	%fd5168, {%r2886, %r2885};

BB7_1734:
	@%p1875 bra 	BB7_1737;
	bra.uni 	BB7_1735;

BB7_1737:
	selp.b32	%r2887, %r123, 0, %p1957;
	or.b32  	%r2888, %r2887, 2146435072;
	setp.lt.s32	%p1963, %r131, 0;
	selp.b32	%r2889, %r2888, %r2887, %p1963;
	mov.u32 	%r2890, 0;
	mov.b64 	%fd5168, {%r2890, %r2889};
	bra.uni 	BB7_1738;

BB7_1735:
	setp.gt.s32	%p1960, %r123, -1;
	@%p1960 bra 	BB7_1738;

	cvt.rzi.f64.f64	%fd3788, %fd3786;
	setp.neu.f64	%p1961, %fd3788, 0d4022000000000000;
	selp.f64	%fd5168, 0dFFF8000000000000, %fd5168, %p1961;

BB7_1738:
	add.f64 	%fd5169, %fd697, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2891}, %fd5169;
	}
	and.b32  	%r2892, %r2891, 2146435072;
	setp.ne.s32	%p1964, %r2892, 2146435072;
	@%p1964 bra 	BB7_1739;

	setp.gtu.f64	%p1965, %fd1222, 0d7FF0000000000000;
	@%p1965 bra 	BB7_1748;

	and.b32  	%r2893, %r131, 2147483647;
	setp.ne.s32	%p1966, %r2893, 2146435072;
	@%p1966 bra 	BB7_1743;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2894, %temp}, %fd3786;
	}
	setp.eq.s32	%p1967, %r2894, 0;
	@%p1967 bra 	BB7_1747;
	bra.uni 	BB7_1743;

BB7_1747:
	setp.gt.f64	%p1970, %fd1222, 0d3FF0000000000000;
	selp.b32	%r2903, 2146435072, 0, %p1970;
	xor.b32  	%r2904, %r2903, 2146435072;
	setp.lt.s32	%p1971, %r131, 0;
	selp.b32	%r2905, %r2904, %r2903, %p1971;
	setp.eq.f64	%p1972, %fd697, 0dBFF0000000000000;
	selp.b32	%r2906, 1072693248, %r2905, %p1972;
	mov.u32 	%r2907, 0;
	mov.b64 	%fd5169, {%r2907, %r2906};
	bra.uni 	BB7_1748;

BB7_1739:
	mov.f64 	%fd5169, %fd5168;

BB7_1748:
	selp.f64	%fd3790, 0d3FF0000000000000, %fd5169, %p1905;
	mul.f64 	%fd3791, %fd1254, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd3792, %fd1276, 0d41B68F0000000000, %fd3791;
	sub.f64 	%fd3793, %fd3792, %fd26;
	add.f64 	%fd3794, %fd3793, 0dC17E140000000000;
	fma.rn.f64 	%fd1287, %fd3794, %fd3790, %fd1266;
	mov.f64 	%fd3795, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd3795;
	}
	bfe.u32 	%r2908, %r132, 20, 11;
	add.s32 	%r2909, %r2908, -1012;
	mov.u64 	%rd174, 4616189618054758400;
	shl.b64 	%rd59, %rd174, %r2909;
	setp.eq.s64	%p1974, %rd59, -9223372036854775808;
	// Callseq Start 317
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3795;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5231, [retval0+0];
	
	//{
	}// Callseq End 317
	and.pred  	%p91, %p1906, %p1974;
	mov.f64 	%fd5171, %fd5231;
	@!%p91 bra 	BB7_1750;
	bra.uni 	BB7_1749;

BB7_1749:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2910}, %fd5231;
	}
	xor.b32  	%r2911, %r2910, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2912, %temp}, %fd5231;
	}
	mov.b64 	%fd5171, {%r2912, %r2911};

BB7_1750:
	@%p1908 bra 	BB7_1753;
	bra.uni 	BB7_1751;

BB7_1753:
	selp.b32	%r2913, %r126, 0, %p1974;
	or.b32  	%r2914, %r2913, 2146435072;
	setp.lt.s32	%p1980, %r132, 0;
	selp.b32	%r2915, %r2914, %r2913, %p1980;
	mov.u32 	%r2916, 0;
	mov.b64 	%fd5171, {%r2916, %r2915};
	bra.uni 	BB7_1754;

BB7_1751:
	setp.gt.s32	%p1977, %r126, -1;
	@%p1977 bra 	BB7_1754;

	cvt.rzi.f64.f64	%fd3797, %fd3795;
	setp.neu.f64	%p1978, %fd3797, 0d4010000000000000;
	selp.f64	%fd5171, 0dFFF8000000000000, %fd5171, %p1978;

BB7_1754:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2917}, %fd17;
	}
	and.b32  	%r133, %r2917, 2146435072;
	setp.ne.s32	%p1981, %r133, 2146435072;
	@%p1981 bra 	BB7_1755;

	setp.gtu.f64	%p1982, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5172, %fd17;
	@%p1982 bra 	BB7_1764;

	and.b32  	%r2918, %r132, 2147483647;
	setp.ne.s32	%p1983, %r2918, 2146435072;
	@%p1983 bra 	BB7_1759;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2919, %temp}, %fd3795;
	}
	setp.eq.s32	%p1984, %r2919, 0;
	@%p1984 bra 	BB7_1763;
	bra.uni 	BB7_1759;

BB7_1763:
	setp.eq.f64	%p1987, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1988, %fd1244, 0d3FF0000000000000;
	selp.b32	%r2928, 2146435072, 0, %p1988;
	xor.b32  	%r2929, %r2928, 2146435072;
	setp.lt.s32	%p1989, %r132, 0;
	selp.b32	%r2930, %r2929, %r2928, %p1989;
	selp.b32	%r2931, 1072693248, %r2930, %p1987;
	mov.u32 	%r2932, 0;
	mov.b64 	%fd5172, {%r2932, %r2931};
	bra.uni 	BB7_1764;

BB7_1755:
	mov.f64 	%fd5172, %fd5171;

BB7_1764:
	selp.f64	%fd1297, 0d3FF0000000000000, %fd5172, %p1922;
	mul.f64 	%fd3799, %fd1297, 0dC1C634C400000000;
	fma.rn.f64 	%fd3800, %fd1276, 0d41D634C400000000, %fd3799;
	fma.rn.f64 	%fd3801, %fd1254, 0dC1CD9BB000000000, %fd3800;
	add.f64 	%fd1298, %fd27, %fd3801;
	mov.f64 	%fd3802, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd3802;
	}
	bfe.u32 	%r2933, %r134, 20, 11;
	add.s32 	%r2934, %r2933, -1012;
	mov.u64 	%rd175, 4620693217682128896;
	shl.b64 	%rd60, %rd175, %r2934;
	setp.eq.s64	%p1991, %rd60, -9223372036854775808;
	// Callseq Start 318
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3802;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5174, [retval0+0];
	
	//{
	}// Callseq End 318
	and.pred  	%p92, %p1874, %p1991;
	@!%p92 bra 	BB7_1766;
	bra.uni 	BB7_1765;

BB7_1765:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2935}, %fd5174;
	}
	xor.b32  	%r2936, %r2935, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2937, %temp}, %fd5174;
	}
	mov.b64 	%fd5174, {%r2937, %r2936};

BB7_1766:
	@%p1875 bra 	BB7_1769;
	bra.uni 	BB7_1767;

BB7_1769:
	selp.b32	%r2938, %r123, 0, %p1991;
	or.b32  	%r2939, %r2938, 2146435072;
	setp.lt.s32	%p1997, %r134, 0;
	selp.b32	%r2940, %r2939, %r2938, %p1997;
	mov.u32 	%r2941, 0;
	mov.b64 	%fd5174, {%r2941, %r2940};
	bra.uni 	BB7_1770;

BB7_1767:
	setp.gt.s32	%p1994, %r123, -1;
	@%p1994 bra 	BB7_1770;

	cvt.rzi.f64.f64	%fd3804, %fd3802;
	setp.neu.f64	%p1995, %fd3804, 0d4020000000000000;
	selp.f64	%fd5174, 0dFFF8000000000000, %fd5174, %p1995;

BB7_1770:
	add.f64 	%fd5175, %fd697, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2942}, %fd5175;
	}
	and.b32  	%r2943, %r2942, 2146435072;
	setp.ne.s32	%p1998, %r2943, 2146435072;
	@%p1998 bra 	BB7_1771;

	setp.gtu.f64	%p1999, %fd1222, 0d7FF0000000000000;
	@%p1999 bra 	BB7_1780;

	and.b32  	%r2944, %r134, 2147483647;
	setp.ne.s32	%p2000, %r2944, 2146435072;
	@%p2000 bra 	BB7_1775;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2945, %temp}, %fd3802;
	}
	setp.eq.s32	%p2001, %r2945, 0;
	@%p2001 bra 	BB7_1779;
	bra.uni 	BB7_1775;

BB7_1779:
	setp.gt.f64	%p2004, %fd1222, 0d3FF0000000000000;
	selp.b32	%r2954, 2146435072, 0, %p2004;
	xor.b32  	%r2955, %r2954, 2146435072;
	setp.lt.s32	%p2005, %r134, 0;
	selp.b32	%r2956, %r2955, %r2954, %p2005;
	setp.eq.f64	%p2006, %fd697, 0dBFF0000000000000;
	selp.b32	%r2957, 1072693248, %r2956, %p2006;
	mov.u32 	%r2958, 0;
	mov.b64 	%fd5175, {%r2958, %r2957};
	bra.uni 	BB7_1780;

BB7_1771:
	mov.f64 	%fd5175, %fd5174;

BB7_1780:
	selp.f64	%fd3806, 0d3FF0000000000000, %fd5175, %p1905;
	add.f64 	%fd3807, %fd1298, 0dC170EB4000000000;
	fma.rn.f64 	%fd1309, %fd3807, %fd3806, %fd1287;
	mov.f64 	%fd3808, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd3808;
	}
	bfe.u32 	%r2959, %r135, 20, 11;
	add.s32 	%r2960, %r2959, -1012;
	mov.u64 	%rd176, 4617315517961601024;
	shl.b64 	%rd61, %rd176, %r2960;
	setp.eq.s64	%p2008, %rd61, -9223372036854775808;
	// Callseq Start 319
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3808;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5237, [retval0+0];
	
	//{
	}// Callseq End 319
	and.pred  	%p93, %p1906, %p2008;
	mov.f64 	%fd5177, %fd5237;
	@!%p93 bra 	BB7_1782;
	bra.uni 	BB7_1781;

BB7_1781:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2961}, %fd5237;
	}
	xor.b32  	%r2962, %r2961, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2963, %temp}, %fd5237;
	}
	mov.b64 	%fd5177, {%r2963, %r2962};

BB7_1782:
	@%p1908 bra 	BB7_1785;
	bra.uni 	BB7_1783;

BB7_1785:
	selp.b32	%r2964, %r126, 0, %p2008;
	or.b32  	%r2965, %r2964, 2146435072;
	setp.lt.s32	%p2014, %r135, 0;
	selp.b32	%r2966, %r2965, %r2964, %p2014;
	mov.u32 	%r2967, 0;
	mov.b64 	%fd5177, {%r2967, %r2966};
	bra.uni 	BB7_1786;

BB7_1783:
	setp.gt.s32	%p2011, %r126, -1;
	@%p2011 bra 	BB7_1786;

	cvt.rzi.f64.f64	%fd3810, %fd3808;
	setp.neu.f64	%p2012, %fd3810, 0d4014000000000000;
	selp.f64	%fd5177, 0dFFF8000000000000, %fd5177, %p2012;

BB7_1786:
	add.f64 	%fd3811, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2968}, %fd3811;
	}
	and.b32  	%r136, %r2968, 2146435072;
	setp.ne.s32	%p2015, %r136, 2146435072;
	@%p2015 bra 	BB7_1787;

	setp.gtu.f64	%p2016, %fd1244, 0d7FF0000000000000;
	add.f64 	%fd5178, %fd7, 0d4014000000000000;
	@%p2016 bra 	BB7_1796;

	and.b32  	%r2969, %r135, 2147483647;
	setp.ne.s32	%p2017, %r2969, 2146435072;
	@%p2017 bra 	BB7_1791;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2970, %temp}, %fd3808;
	}
	setp.eq.s32	%p2018, %r2970, 0;
	@%p2018 bra 	BB7_1795;
	bra.uni 	BB7_1791;

BB7_1795:
	setp.eq.f64	%p2021, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2022, %fd1244, 0d3FF0000000000000;
	selp.b32	%r2979, 2146435072, 0, %p2022;
	xor.b32  	%r2980, %r2979, 2146435072;
	setp.lt.s32	%p2023, %r135, 0;
	selp.b32	%r2981, %r2980, %r2979, %p2023;
	selp.b32	%r2982, 1072693248, %r2981, %p2021;
	mov.u32 	%r2983, 0;
	mov.b64 	%fd5178, {%r2983, %r2982};
	bra.uni 	BB7_1796;

BB7_1787:
	mov.f64 	%fd5178, %fd5177;

BB7_1796:
	selp.f64	%fd1320, 0d3FF0000000000000, %fd5178, %p1922;
	mov.f64 	%fd3813, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd3813;
	}
	bfe.u32 	%r2984, %r137, 20, 11;
	add.s32 	%r2985, %r2984, -1012;
	mov.u64 	%rd177, 4619567317775286272;
	shl.b64 	%rd62, %rd177, %r2985;
	setp.eq.s64	%p2025, %rd62, -9223372036854775808;
	// Callseq Start 320
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3813;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5180, [retval0+0];
	
	//{
	}// Callseq End 320
	and.pred  	%p94, %p1874, %p2025;
	@!%p94 bra 	BB7_1798;
	bra.uni 	BB7_1797;

BB7_1797:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2986}, %fd5180;
	}
	xor.b32  	%r2987, %r2986, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2988, %temp}, %fd5180;
	}
	mov.b64 	%fd5180, {%r2988, %r2987};

BB7_1798:
	@%p1875 bra 	BB7_1801;
	bra.uni 	BB7_1799;

BB7_1801:
	selp.b32	%r2989, %r123, 0, %p2025;
	or.b32  	%r2990, %r2989, 2146435072;
	setp.lt.s32	%p2031, %r137, 0;
	selp.b32	%r2991, %r2990, %r2989, %p2031;
	mov.u32 	%r2992, 0;
	mov.b64 	%fd5180, {%r2992, %r2991};
	bra.uni 	BB7_1802;

BB7_1799:
	setp.gt.s32	%p2028, %r123, -1;
	@%p2028 bra 	BB7_1802;

	cvt.rzi.f64.f64	%fd3815, %fd3813;
	setp.neu.f64	%p2029, %fd3815, 0d401C000000000000;
	selp.f64	%fd5180, 0dFFF8000000000000, %fd5180, %p2029;

BB7_1802:
	add.f64 	%fd5181, %fd697, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2993}, %fd5181;
	}
	and.b32  	%r2994, %r2993, 2146435072;
	setp.ne.s32	%p2032, %r2994, 2146435072;
	@%p2032 bra 	BB7_1803;

	setp.gtu.f64	%p2033, %fd1222, 0d7FF0000000000000;
	@%p2033 bra 	BB7_1812;

	and.b32  	%r2995, %r137, 2147483647;
	setp.ne.s32	%p2034, %r2995, 2146435072;
	@%p2034 bra 	BB7_1807;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2996, %temp}, %fd3813;
	}
	setp.eq.s32	%p2035, %r2996, 0;
	@%p2035 bra 	BB7_1811;
	bra.uni 	BB7_1807;

BB7_1811:
	setp.gt.f64	%p2038, %fd1222, 0d3FF0000000000000;
	selp.b32	%r3005, 2146435072, 0, %p2038;
	xor.b32  	%r3006, %r3005, 2146435072;
	setp.lt.s32	%p2039, %r137, 0;
	selp.b32	%r3007, %r3006, %r3005, %p2039;
	setp.eq.f64	%p2040, %fd697, 0dBFF0000000000000;
	selp.b32	%r3008, 1072693248, %r3007, %p2040;
	mov.u32 	%r3009, 0;
	mov.b64 	%fd5181, {%r3009, %r3008};
	bra.uni 	BB7_1812;

BB7_1803:
	mov.f64 	%fd5181, %fd5180;

BB7_1812:
	selp.f64	%fd3817, 0d3FF0000000000000, %fd5181, %p1905;
	mul.f64 	%fd3818, %fd1297, 0dC1E308A800000000;
	fma.rn.f64 	%fd3819, %fd1320, 0d41CE744000000000, %fd3818;
	fma.rn.f64 	%fd3820, %fd1276, 0d41E0EB4000000000, %fd3819;
	fma.rn.f64 	%fd3821, %fd1254, 0dC1C960E000000000, %fd3820;
	sub.f64 	%fd3822, %fd3821, %fd28;
	add.f64 	%fd3823, %fd3822, 0dC14EF00000000000;
	fma.rn.f64 	%fd1331, %fd3823, %fd3817, %fd1309;
	mov.f64 	%fd3824, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd3824;
	}
	bfe.u32 	%r3010, %r138, 20, 11;
	add.s32 	%r3011, %r3010, -1012;
	mov.u64 	%rd178, 4618441417868443648;
	shl.b64 	%rd63, %rd178, %r3011;
	setp.eq.s64	%p2042, %rd63, -9223372036854775808;
	// Callseq Start 321
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3824;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5243, [retval0+0];
	
	//{
	}// Callseq End 321
	and.pred  	%p95, %p1906, %p2042;
	mov.f64 	%fd5183, %fd5243;
	@!%p95 bra 	BB7_1814;
	bra.uni 	BB7_1813;

BB7_1813:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3012}, %fd5243;
	}
	xor.b32  	%r3013, %r3012, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3014, %temp}, %fd5243;
	}
	mov.b64 	%fd5183, {%r3014, %r3013};

BB7_1814:
	@%p1908 bra 	BB7_1817;
	bra.uni 	BB7_1815;

BB7_1817:
	selp.b32	%r3015, %r126, 0, %p2042;
	or.b32  	%r3016, %r3015, 2146435072;
	setp.lt.s32	%p2048, %r138, 0;
	selp.b32	%r3017, %r3016, %r3015, %p2048;
	mov.u32 	%r3018, 0;
	mov.b64 	%fd5183, {%r3018, %r3017};
	bra.uni 	BB7_1818;

BB7_1815:
	setp.gt.s32	%p2045, %r126, -1;
	@%p2045 bra 	BB7_1818;

	cvt.rzi.f64.f64	%fd3826, %fd3824;
	setp.neu.f64	%p2046, %fd3826, 0d4018000000000000;
	selp.f64	%fd5183, 0dFFF8000000000000, %fd5183, %p2046;

BB7_1818:
	add.f64 	%fd3827, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3019}, %fd3827;
	}
	and.b32  	%r139, %r3019, 2146435072;
	setp.ne.s32	%p2049, %r139, 2146435072;
	@%p2049 bra 	BB7_1819;

	setp.gtu.f64	%p2050, %fd1244, 0d7FF0000000000000;
	add.f64 	%fd5184, %fd7, 0d4018000000000000;
	@%p2050 bra 	BB7_1828;

	and.b32  	%r3020, %r138, 2147483647;
	setp.ne.s32	%p2051, %r3020, 2146435072;
	@%p2051 bra 	BB7_1823;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3021, %temp}, %fd3824;
	}
	setp.eq.s32	%p2052, %r3021, 0;
	@%p2052 bra 	BB7_1827;
	bra.uni 	BB7_1823;

BB7_1827:
	setp.eq.f64	%p2055, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2056, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3030, 2146435072, 0, %p2056;
	xor.b32  	%r3031, %r3030, 2146435072;
	setp.lt.s32	%p2057, %r138, 0;
	selp.b32	%r3032, %r3031, %r3030, %p2057;
	selp.b32	%r3033, 1072693248, %r3032, %p2055;
	mov.u32 	%r3034, 0;
	mov.b64 	%fd5184, {%r3034, %r3033};
	bra.uni 	BB7_1828;

BB7_1819:
	mov.f64 	%fd5184, %fd5183;

BB7_1828:
	selp.f64	%fd1342, 0d3FF0000000000000, %fd5184, %p1922;
	mul.f64 	%fd3829, %fd1342, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd3830, %fd1320, 0d41E634C400000000, %fd3829;
	fma.rn.f64 	%fd3831, %fd1297, 0dC1E8AC6800000000, %fd3830;
	fma.rn.f64 	%fd3832, %fd1276, 0d41D8AC6800000000, %fd3831;
	fma.rn.f64 	%fd3833, %fd1254, 0dC1B5261000000000, %fd3832;
	add.f64 	%fd1343, %fd29, %fd3833;
	// Callseq Start 322
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3824;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5186, [retval0+0];
	
	//{
	}// Callseq End 322
	and.pred  	%p96, %p1874, %p2042;
	@!%p96 bra 	BB7_1830;
	bra.uni 	BB7_1829;

BB7_1829:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3035}, %fd5186;
	}
	xor.b32  	%r3036, %r3035, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3037, %temp}, %fd5186;
	}
	mov.b64 	%fd5186, {%r3037, %r3036};

BB7_1830:
	@%p1875 bra 	BB7_1833;
	bra.uni 	BB7_1831;

BB7_1833:
	selp.b32	%r3038, %r123, 0, %p2042;
	or.b32  	%r3039, %r3038, 2146435072;
	setp.lt.s32	%p2065, %r138, 0;
	selp.b32	%r3040, %r3039, %r3038, %p2065;
	mov.u32 	%r3041, 0;
	mov.b64 	%fd5186, {%r3041, %r3040};
	bra.uni 	BB7_1834;

BB7_1831:
	setp.gt.s32	%p2062, %r123, -1;
	@%p2062 bra 	BB7_1834;

	mov.f64 	%fd4835, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3836, %fd4835;
	setp.neu.f64	%p2063, %fd3836, 0d4018000000000000;
	selp.f64	%fd5186, 0dFFF8000000000000, %fd5186, %p2063;

BB7_1834:
	add.f64 	%fd5187, %fd697, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3042}, %fd5187;
	}
	and.b32  	%r3043, %r3042, 2146435072;
	setp.ne.s32	%p2066, %r3043, 2146435072;
	@%p2066 bra 	BB7_1835;

	setp.gtu.f64	%p2067, %fd1222, 0d7FF0000000000000;
	@%p2067 bra 	BB7_1844;

	and.b32  	%r3044, %r138, 2147483647;
	setp.ne.s32	%p2068, %r3044, 2146435072;
	@%p2068 bra 	BB7_1839;

	mov.f64 	%fd4834, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3045, %temp}, %fd4834;
	}
	setp.eq.s32	%p2069, %r3045, 0;
	@%p2069 bra 	BB7_1843;
	bra.uni 	BB7_1839;

BB7_1843:
	setp.gt.f64	%p2072, %fd1222, 0d3FF0000000000000;
	selp.b32	%r3054, 2146435072, 0, %p2072;
	xor.b32  	%r3055, %r3054, 2146435072;
	setp.lt.s32	%p2073, %r138, 0;
	selp.b32	%r3056, %r3055, %r3054, %p2073;
	setp.eq.f64	%p2074, %fd697, 0dBFF0000000000000;
	selp.b32	%r3057, 1072693248, %r3056, %p2074;
	mov.u32 	%r3058, 0;
	mov.b64 	%fd5187, {%r3058, %r3057};
	bra.uni 	BB7_1844;

BB7_1835:
	mov.f64 	%fd5187, %fd5186;

BB7_1844:
	mov.f64 	%fd4818, 0d401C000000000000;
	selp.f64	%fd3838, 0d3FF0000000000000, %fd5187, %p1905;
	fma.rn.f64 	%fd1354, %fd1343, %fd3838, %fd1331;
	// Callseq Start 323
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4818;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5249, [retval0+0];
	
	//{
	}// Callseq End 323
	and.pred  	%p97, %p1906, %p2025;
	mov.f64 	%fd5189, %fd5249;
	@!%p97 bra 	BB7_1846;
	bra.uni 	BB7_1845;

BB7_1845:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3059}, %fd5249;
	}
	xor.b32  	%r3060, %r3059, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3061, %temp}, %fd5249;
	}
	mov.b64 	%fd5189, {%r3061, %r3060};

BB7_1846:
	@%p1908 bra 	BB7_1849;
	bra.uni 	BB7_1847;

BB7_1849:
	selp.b32	%r3062, %r126, 0, %p2025;
	or.b32  	%r3063, %r3062, 2146435072;
	setp.lt.s32	%p2082, %r137, 0;
	selp.b32	%r3064, %r3063, %r3062, %p2082;
	mov.u32 	%r3065, 0;
	mov.b64 	%fd5189, {%r3065, %r3064};
	bra.uni 	BB7_1850;

BB7_1847:
	setp.gt.s32	%p2079, %r126, -1;
	@%p2079 bra 	BB7_1850;

	mov.f64 	%fd4833, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3841, %fd4833;
	setp.neu.f64	%p2080, %fd3841, 0d401C000000000000;
	selp.f64	%fd5189, 0dFFF8000000000000, %fd5189, %p2080;

BB7_1850:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3066}, %fd2396;
	}
	and.b32  	%r140, %r3066, 2146435072;
	setp.ne.s32	%p2083, %r140, 2146435072;
	@%p2083 bra 	BB7_1851;

	setp.gtu.f64	%p2084, %fd1244, 0d7FF0000000000000;
	add.f64 	%fd5190, %fd7, 0d401C000000000000;
	@%p2084 bra 	BB7_1860;

	and.b32  	%r3067, %r137, 2147483647;
	setp.ne.s32	%p2085, %r3067, 2146435072;
	@%p2085 bra 	BB7_1855;

	mov.f64 	%fd4832, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3068, %temp}, %fd4832;
	}
	setp.eq.s32	%p2086, %r3068, 0;
	@%p2086 bra 	BB7_1859;
	bra.uni 	BB7_1855;

BB7_1859:
	setp.eq.f64	%p2089, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2090, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3077, 2146435072, 0, %p2090;
	xor.b32  	%r3078, %r3077, 2146435072;
	setp.lt.s32	%p2091, %r137, 0;
	selp.b32	%r3079, %r3078, %r3077, %p2091;
	selp.b32	%r3080, 1072693248, %r3079, %p2089;
	mov.u32 	%r3081, 0;
	mov.b64 	%fd5190, {%r3081, %r3080};
	bra.uni 	BB7_1860;

BB7_1851:
	mov.f64 	%fd5190, %fd5189;

BB7_1860:
	mov.f64 	%fd4819, 0d4014000000000000;
	selp.f64	%fd1365, 0d3FF0000000000000, %fd5190, %p1922;
	// Callseq Start 324
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4819;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5192, [retval0+0];
	
	//{
	}// Callseq End 324
	and.pred  	%p98, %p1874, %p2008;
	@!%p98 bra 	BB7_1862;
	bra.uni 	BB7_1861;

BB7_1861:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3082}, %fd5192;
	}
	xor.b32  	%r3083, %r3082, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3084, %temp}, %fd5192;
	}
	mov.b64 	%fd5192, {%r3084, %r3083};

BB7_1862:
	@%p1875 bra 	BB7_1865;
	bra.uni 	BB7_1863;

BB7_1865:
	selp.b32	%r3085, %r123, 0, %p2008;
	or.b32  	%r3086, %r3085, 2146435072;
	setp.lt.s32	%p2099, %r135, 0;
	selp.b32	%r3087, %r3086, %r3085, %p2099;
	mov.u32 	%r3088, 0;
	mov.b64 	%fd5192, {%r3088, %r3087};
	bra.uni 	BB7_1866;

BB7_1863:
	setp.gt.s32	%p2096, %r123, -1;
	@%p2096 bra 	BB7_1866;

	mov.f64 	%fd4831, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd3846, %fd4831;
	setp.neu.f64	%p2097, %fd3846, 0d4014000000000000;
	selp.f64	%fd5192, 0dFFF8000000000000, %fd5192, %p2097;

BB7_1866:
	add.f64 	%fd5193, %fd697, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3089}, %fd5193;
	}
	and.b32  	%r3090, %r3089, 2146435072;
	setp.ne.s32	%p2100, %r3090, 2146435072;
	@%p2100 bra 	BB7_1867;

	setp.gtu.f64	%p2101, %fd1222, 0d7FF0000000000000;
	@%p2101 bra 	BB7_1876;

	and.b32  	%r3091, %r135, 2147483647;
	setp.ne.s32	%p2102, %r3091, 2146435072;
	@%p2102 bra 	BB7_1871;

	mov.f64 	%fd4830, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3092, %temp}, %fd4830;
	}
	setp.eq.s32	%p2103, %r3092, 0;
	@%p2103 bra 	BB7_1875;
	bra.uni 	BB7_1871;

BB7_1875:
	setp.gt.f64	%p2106, %fd1222, 0d3FF0000000000000;
	selp.b32	%r3101, 2146435072, 0, %p2106;
	xor.b32  	%r3102, %r3101, 2146435072;
	setp.lt.s32	%p2107, %r135, 0;
	selp.b32	%r3103, %r3102, %r3101, %p2107;
	setp.eq.f64	%p2108, %fd697, 0dBFF0000000000000;
	selp.b32	%r3104, 1072693248, %r3103, %p2108;
	mov.u32 	%r3105, 0;
	mov.b64 	%fd5193, {%r3105, %r3104};
	bra.uni 	BB7_1876;

BB7_1867:
	mov.f64 	%fd5193, %fd5192;

BB7_1876:
	mov.f64 	%fd4820, 0d4020000000000000;
	selp.f64	%fd3848, 0d3FF0000000000000, %fd5193, %p1905;
	mul.f64 	%fd3849, %fd1342, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd3850, %fd1365, 0d41C44D8000000000, %fd3849;
	fma.rn.f64 	%fd3851, %fd1320, 0d41E7AFC000000000, %fd3850;
	fma.rn.f64 	%fd3852, %fd1297, 0dC1DD9BB000000000, %fd3851;
	fma.rn.f64 	%fd3853, %fd1276, 0d41C0EB4000000000, %fd3852;
	fma.rn.f64 	%fd3854, %fd1254, 0dC18B120000000000, %fd3853;
	fma.rn.f64 	%fd1376, %fd3854, %fd3848, %fd1354;
	// Callseq Start 325
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4820;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5255, [retval0+0];
	
	//{
	}// Callseq End 325
	and.pred  	%p99, %p1906, %p1991;
	mov.f64 	%fd5195, %fd5255;
	@!%p99 bra 	BB7_1878;
	bra.uni 	BB7_1877;

BB7_1877:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3106}, %fd5255;
	}
	xor.b32  	%r3107, %r3106, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3108, %temp}, %fd5255;
	}
	mov.b64 	%fd5195, {%r3108, %r3107};

BB7_1878:
	@%p1908 bra 	BB7_1881;
	bra.uni 	BB7_1879;

BB7_1881:
	selp.b32	%r3109, %r126, 0, %p1991;
	or.b32  	%r3110, %r3109, 2146435072;
	setp.lt.s32	%p2116, %r134, 0;
	selp.b32	%r3111, %r3110, %r3109, %p2116;
	mov.u32 	%r3112, 0;
	mov.b64 	%fd5195, {%r3112, %r3111};
	bra.uni 	BB7_1882;

BB7_1879:
	setp.gt.s32	%p2113, %r126, -1;
	@%p2113 bra 	BB7_1882;

	mov.f64 	%fd4829, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd3857, %fd4829;
	setp.neu.f64	%p2114, %fd3857, 0d4020000000000000;
	selp.f64	%fd5195, 0dFFF8000000000000, %fd5195, %p2114;

BB7_1882:
	add.f64 	%fd3858, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3113}, %fd3858;
	}
	and.b32  	%r141, %r3113, 2146435072;
	setp.ne.s32	%p2117, %r141, 2146435072;
	@%p2117 bra 	BB7_1883;

	setp.gtu.f64	%p2118, %fd1244, 0d7FF0000000000000;
	add.f64 	%fd5196, %fd7, 0d4020000000000000;
	@%p2118 bra 	BB7_1892;

	and.b32  	%r3114, %r134, 2147483647;
	setp.ne.s32	%p2119, %r3114, 2146435072;
	@%p2119 bra 	BB7_1887;

	mov.f64 	%fd4828, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3115, %temp}, %fd4828;
	}
	setp.eq.s32	%p2120, %r3115, 0;
	@%p2120 bra 	BB7_1891;
	bra.uni 	BB7_1887;

BB7_1891:
	setp.eq.f64	%p2123, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2124, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3124, 2146435072, 0, %p2124;
	xor.b32  	%r3125, %r3124, 2146435072;
	setp.lt.s32	%p2125, %r134, 0;
	selp.b32	%r3126, %r3125, %r3124, %p2125;
	selp.b32	%r3127, 1072693248, %r3126, %p2123;
	mov.u32 	%r3128, 0;
	mov.b64 	%fd5196, {%r3128, %r3127};
	bra.uni 	BB7_1892;

BB7_1883:
	mov.f64 	%fd5196, %fd5195;

BB7_1892:
	mov.f64 	%fd4821, 0d4010000000000000;
	selp.f64	%fd1387, 0d3FF0000000000000, %fd5196, %p1922;
	mul.f64 	%fd3860, %fd1387, 0dC1B308A800000000;
	fma.rn.f64 	%fd3861, %fd1365, 0d41D308A800000000, %fd3860;
	fma.rn.f64 	%fd3862, %fd1342, 0dC1DD9BB000000000, %fd3861;
	fma.rn.f64 	%fd3863, %fd1320, 0d41D634C400000000, %fd3862;
	fma.rn.f64 	%fd3864, %fd1297, 0dC1BFB91800000000, %fd3863;
	fma.rn.f64 	%fd1388, %fd1276, 0d4190EB4000000000, %fd3864;
	// Callseq Start 326
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4821;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5198, [retval0+0];
	
	//{
	}// Callseq End 326
	and.pred  	%p100, %p1874, %p1974;
	@!%p100 bra 	BB7_1894;
	bra.uni 	BB7_1893;

BB7_1893:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3129}, %fd5198;
	}
	xor.b32  	%r3130, %r3129, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3131, %temp}, %fd5198;
	}
	mov.b64 	%fd5198, {%r3131, %r3130};

BB7_1894:
	@%p1875 bra 	BB7_1897;
	bra.uni 	BB7_1895;

BB7_1897:
	selp.b32	%r3132, %r123, 0, %p1974;
	or.b32  	%r3133, %r3132, 2146435072;
	setp.lt.s32	%p2133, %r132, 0;
	selp.b32	%r3134, %r3133, %r3132, %p2133;
	mov.u32 	%r3135, 0;
	mov.b64 	%fd5198, {%r3135, %r3134};
	bra.uni 	BB7_1898;

BB7_1895:
	setp.gt.s32	%p2130, %r123, -1;
	@%p2130 bra 	BB7_1898;

	mov.f64 	%fd4827, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd3867, %fd4827;
	setp.neu.f64	%p2131, %fd3867, 0d4010000000000000;
	selp.f64	%fd5198, 0dFFF8000000000000, %fd5198, %p2131;

BB7_1898:
	add.f64 	%fd5199, %fd697, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3136}, %fd5199;
	}
	and.b32  	%r3137, %r3136, 2146435072;
	setp.ne.s32	%p2134, %r3137, 2146435072;
	@%p2134 bra 	BB7_1899;

	setp.gtu.f64	%p2135, %fd1222, 0d7FF0000000000000;
	@%p2135 bra 	BB7_1908;

	and.b32  	%r3138, %r132, 2147483647;
	setp.ne.s32	%p2136, %r3138, 2146435072;
	@%p2136 bra 	BB7_1903;

	mov.f64 	%fd4826, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3139, %temp}, %fd4826;
	}
	setp.eq.s32	%p2137, %r3139, 0;
	@%p2137 bra 	BB7_1907;
	bra.uni 	BB7_1903;

BB7_1907:
	setp.gt.f64	%p2140, %fd1222, 0d3FF0000000000000;
	selp.b32	%r3148, 2146435072, 0, %p2140;
	xor.b32  	%r3149, %r3148, 2146435072;
	setp.lt.s32	%p2141, %r132, 0;
	selp.b32	%r3150, %r3149, %r3148, %p2141;
	setp.eq.f64	%p2142, %fd697, 0dBFF0000000000000;
	selp.b32	%r3151, 1072693248, %r3150, %p2142;
	mov.u32 	%r3152, 0;
	mov.b64 	%fd5199, {%r3152, %r3151};
	bra.uni 	BB7_1908;

BB7_1899:
	mov.f64 	%fd5199, %fd5198;

BB7_1908:
	mov.f64 	%fd4822, 0d4022000000000000;
	selp.f64	%fd3869, 0d3FF0000000000000, %fd5199, %p1905;
	fma.rn.f64 	%fd1399, %fd1388, %fd3869, %fd1376;
	// Callseq Start 327
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4822;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5261, [retval0+0];
	
	//{
	}// Callseq End 327
	and.pred  	%p101, %p1906, %p1957;
	mov.f64 	%fd5201, %fd5261;
	@!%p101 bra 	BB7_1910;
	bra.uni 	BB7_1909;

BB7_1909:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3153}, %fd5261;
	}
	xor.b32  	%r3154, %r3153, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3155, %temp}, %fd5261;
	}
	mov.b64 	%fd5201, {%r3155, %r3154};

BB7_1910:
	@%p1908 bra 	BB7_1913;
	bra.uni 	BB7_1911;

BB7_1913:
	selp.b32	%r3156, %r126, 0, %p1957;
	or.b32  	%r3157, %r3156, 2146435072;
	setp.lt.s32	%p2150, %r131, 0;
	selp.b32	%r3158, %r3157, %r3156, %p2150;
	mov.u32 	%r3159, 0;
	mov.b64 	%fd5201, {%r3159, %r3158};
	bra.uni 	BB7_1914;

BB7_1911:
	setp.gt.s32	%p2147, %r126, -1;
	@%p2147 bra 	BB7_1914;

	mov.f64 	%fd4825, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd3872, %fd4825;
	setp.neu.f64	%p2148, %fd3872, 0d4022000000000000;
	selp.f64	%fd5201, 0dFFF8000000000000, %fd5201, %p2148;

BB7_1914:
	add.f64 	%fd3873, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3160}, %fd3873;
	}
	and.b32  	%r142, %r3160, 2146435072;
	setp.ne.s32	%p2151, %r142, 2146435072;
	@%p2151 bra 	BB7_1915;

	setp.gtu.f64	%p2152, %fd1244, 0d7FF0000000000000;
	add.f64 	%fd5202, %fd7, 0d4022000000000000;
	@%p2152 bra 	BB7_1924;

	and.b32  	%r3161, %r131, 2147483647;
	setp.ne.s32	%p2153, %r3161, 2146435072;
	@%p2153 bra 	BB7_1919;

	mov.f64 	%fd4824, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3162, %temp}, %fd4824;
	}
	setp.eq.s32	%p2154, %r3162, 0;
	@%p2154 bra 	BB7_1923;
	bra.uni 	BB7_1919;

BB7_1923:
	setp.eq.f64	%p2157, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2158, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3171, 2146435072, 0, %p2158;
	xor.b32  	%r3172, %r3171, 2146435072;
	setp.lt.s32	%p2159, %r131, 0;
	selp.b32	%r3173, %r3172, %r3171, %p2159;
	selp.b32	%r3174, 1072693248, %r3173, %p2157;
	mov.u32 	%r3175, 0;
	mov.b64 	%fd5202, {%r3175, %r3174};
	bra.uni 	BB7_1924;

BB7_1915:
	mov.f64 	%fd5202, %fd5201;

BB7_1924:
	selp.f64	%fd1410, 0d3FF0000000000000, %fd5202, %p1922;
	// Callseq Start 328
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3709;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5204, [retval0+0];
	
	//{
	}// Callseq End 328
	and.pred  	%p102, %p1874, %p1940;
	@!%p102 bra 	BB7_1926;
	bra.uni 	BB7_1925;

BB7_1925:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3176}, %fd5204;
	}
	xor.b32  	%r3177, %r3176, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3178, %temp}, %fd5204;
	}
	mov.b64 	%fd5204, {%r3178, %r3177};

BB7_1926:
	@%p1875 bra 	BB7_1929;
	bra.uni 	BB7_1927;

BB7_1929:
	selp.b32	%r3179, %r123, 0, %p1940;
	or.b32  	%r3180, %r3179, 2146435072;
	setp.lt.s32	%p2167, %r129, 0;
	selp.b32	%r3181, %r3180, %r3179, %p2167;
	mov.u32 	%r3182, 0;
	mov.b64 	%fd5204, {%r3182, %r3181};
	bra.uni 	BB7_1930;

BB7_1927:
	setp.gt.s32	%p2164, %r123, -1;
	@%p2164 bra 	BB7_1930;

	cvt.rzi.f64.f64	%fd3877, %fd3709;
	setp.neu.f64	%p2165, %fd3877, 0d4008000000000000;
	selp.f64	%fd5204, 0dFFF8000000000000, %fd5204, %p2165;

BB7_1930:
	add.f64 	%fd5205, %fd697, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3183}, %fd5205;
	}
	and.b32  	%r3184, %r3183, 2146435072;
	setp.ne.s32	%p2168, %r3184, 2146435072;
	@%p2168 bra 	BB7_1931;

	setp.gtu.f64	%p2169, %fd1222, 0d7FF0000000000000;
	@%p2169 bra 	BB7_1940;

	and.b32  	%r3185, %r129, 2147483647;
	setp.ne.s32	%p2170, %r3185, 2146435072;
	@%p2170 bra 	BB7_1935;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3186, %temp}, %fd3709;
	}
	setp.eq.s32	%p2171, %r3186, 0;
	@%p2171 bra 	BB7_1939;
	bra.uni 	BB7_1935;

BB7_1939:
	setp.gt.f64	%p2174, %fd1222, 0d3FF0000000000000;
	selp.b32	%r3195, 2146435072, 0, %p2174;
	xor.b32  	%r3196, %r3195, 2146435072;
	setp.lt.s32	%p2175, %r129, 0;
	selp.b32	%r3197, %r3196, %r3195, %p2175;
	setp.eq.f64	%p2176, %fd697, 0dBFF0000000000000;
	selp.b32	%r3198, 1072693248, %r3197, %p2176;
	mov.u32 	%r3199, 0;
	mov.b64 	%fd5205, {%r3199, %r3198};
	bra.uni 	BB7_1940;

BB7_1931:
	mov.f64 	%fd5205, %fd5204;

BB7_1940:
	mov.f64 	%fd4823, 0d4024000000000000;
	selp.f64	%fd3879, 0d3FF0000000000000, %fd5205, %p1905;
	mul.f64 	%fd3880, %fd1387, 0dC1B960E000000000;
	fma.rn.f64 	%fd3881, %fd1410, 0d41968F0000000000, %fd3880;
	fma.rn.f64 	%fd3882, %fd1365, 0d41C68F0000000000, %fd3881;
	fma.rn.f64 	%fd3883, %fd1342, 0dC1C3BD2000000000, %fd3882;
	fma.rn.f64 	%fd3884, %fd1320, 0d41B0EB4000000000, %fd3883;
	fma.rn.f64 	%fd3885, %fd1297, 0dC1868F0000000000, %fd3884;
	fma.rn.f64 	%fd1421, %fd3885, %fd3879, %fd1399;
	// Callseq Start 329
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1244;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4823;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5267, [retval0+0];
	
	//{
	}// Callseq End 329
	and.pred  	%p103, %p1906, %p1923;
	mov.f64 	%fd5207, %fd5267;
	@!%p103 bra 	BB7_1942;
	bra.uni 	BB7_1941;

BB7_1941:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3200}, %fd5267;
	}
	xor.b32  	%r3201, %r3200, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3202, %temp}, %fd5267;
	}
	mov.b64 	%fd5207, {%r3202, %r3201};

BB7_1942:
	@%p1908 bra 	BB7_1945;
	bra.uni 	BB7_1943;

BB7_1945:
	selp.b32	%r3203, %r126, 0, %p1923;
	or.b32  	%r3204, %r3203, 2146435072;
	setp.lt.s32	%p2184, %r128, 0;
	selp.b32	%r3205, %r3204, %r3203, %p2184;
	mov.u32 	%r3206, 0;
	mov.b64 	%fd5207, {%r3206, %r3205};
	bra.uni 	BB7_1946;

BB7_1943:
	setp.gt.s32	%p2181, %r126, -1;
	@%p2181 bra 	BB7_1946;

	mov.f64 	%fd4812, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd3888, %fd4812;
	setp.neu.f64	%p2182, %fd3888, 0d4024000000000000;
	selp.f64	%fd5207, 0dFFF8000000000000, %fd5207, %p2182;

BB7_1946:
	add.f64 	%fd3889, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3207}, %fd3889;
	}
	and.b32  	%r143, %r3207, 2146435072;
	setp.ne.s32	%p2185, %r143, 2146435072;
	@%p2185 bra 	BB7_1947;

	setp.gtu.f64	%p2186, %fd1244, 0d7FF0000000000000;
	add.f64 	%fd5208, %fd7, 0d4024000000000000;
	@%p2186 bra 	BB7_1956;

	and.b32  	%r3208, %r128, 2147483647;
	setp.ne.s32	%p2187, %r3208, 2146435072;
	@%p2187 bra 	BB7_1951;

	mov.f64 	%fd4811, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3209, %temp}, %fd4811;
	}
	setp.eq.s32	%p2188, %r3209, 0;
	@%p2188 bra 	BB7_1955;
	bra.uni 	BB7_1951;

BB7_1955:
	setp.eq.f64	%p2191, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2192, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3218, 2146435072, 0, %p2192;
	xor.b32  	%r3219, %r3218, 2146435072;
	setp.lt.s32	%p2193, %r128, 0;
	selp.b32	%r3220, %r3219, %r3218, %p2193;
	selp.b32	%r3221, 1072693248, %r3220, %p2191;
	mov.u32 	%r3222, 0;
	mov.b64 	%fd5208, {%r3222, %r3221};
	bra.uni 	BB7_1956;

BB7_1947:
	mov.f64 	%fd5208, %fd5207;

BB7_1956:
	mul.f64 	%fd3891, %fd5208, 0dC16B120000000000;
	selp.f64	%fd3892, 0dC16B120000000000, %fd3891, %p1922;
	fma.rn.f64 	%fd3893, %fd1410, 0d4190EB4000000000, %fd3892;
	fma.rn.f64 	%fd3894, %fd1387, 0dC1A0EB4000000000, %fd3893;
	fma.rn.f64 	%fd3895, %fd1365, 0d41A0EB4000000000, %fd3894;
	fma.rn.f64 	%fd3896, %fd1342, 0dC190EB4000000000, %fd3895;
	fma.rn.f64 	%fd1432, %fd1320, 0d416B120000000000, %fd3896;
	// Callseq Start 330
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1222;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5210, [retval0+0];
	
	//{
	}// Callseq End 330
	and.pred  	%p104, %p1874, %p820;
	@!%p104 bra 	BB7_1958;
	bra.uni 	BB7_1957;

BB7_1957:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3223}, %fd5210;
	}
	xor.b32  	%r3224, %r3223, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3225, %temp}, %fd5210;
	}
	mov.b64 	%fd5210, {%r3225, %r3224};

BB7_1958:
	@%p1875 bra 	BB7_1961;
	bra.uni 	BB7_1959;

BB7_1961:
	selp.b32	%r3226, %r123, 0, %p820;
	or.b32  	%r3227, %r3226, 2146435072;
	setp.lt.s32	%p2201, %r75, 0;
	selp.b32	%r3228, %r3227, %r3226, %p2201;
	mov.u32 	%r3229, 0;
	mov.b64 	%fd5210, {%r3229, %r3228};
	bra.uni 	BB7_1962;

BB7_1959:
	setp.gt.s32	%p2198, %r123, -1;
	@%p2198 bra 	BB7_1962;

	cvt.rzi.f64.f64	%fd3899, %fd3346;
	setp.neu.f64	%p2199, %fd3899, 0d4000000000000000;
	selp.f64	%fd5210, 0dFFF8000000000000, %fd5210, %p2199;

BB7_1962:
	add.f64 	%fd5211, %fd697, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3230}, %fd5211;
	}
	and.b32  	%r3231, %r3230, 2146435072;
	setp.ne.s32	%p2202, %r3231, 2146435072;
	@%p2202 bra 	BB7_1963;

	setp.gtu.f64	%p2203, %fd1222, 0d7FF0000000000000;
	@%p2203 bra 	BB7_1972;

	and.b32  	%r3232, %r75, 2147483647;
	setp.ne.s32	%p2204, %r3232, 2146435072;
	@%p2204 bra 	BB7_1967;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3233, %temp}, %fd3346;
	}
	setp.eq.s32	%p2205, %r3233, 0;
	@%p2205 bra 	BB7_1971;
	bra.uni 	BB7_1967;

BB7_1971:
	setp.gt.f64	%p2208, %fd1222, 0d3FF0000000000000;
	selp.b32	%r3242, 2146435072, 0, %p2208;
	xor.b32  	%r3243, %r3242, 2146435072;
	setp.lt.s32	%p2209, %r75, 0;
	selp.b32	%r3244, %r3243, %r3242, %p2209;
	setp.eq.f64	%p2210, %fd697, 0dBFF0000000000000;
	selp.b32	%r3245, 1072693248, %r3244, %p2210;
	mov.u32 	%r3246, 0;
	mov.b64 	%fd5211, {%r3246, %r3245};
	bra.uni 	BB7_1972;

BB7_1963:
	mov.f64 	%fd5211, %fd5210;

BB7_1972:
	mov.f64 	%fd4762, 0d4026000000000000;
	selp.f64	%fd3901, 0d3FF0000000000000, %fd5211, %p1905;
	fma.rn.f64 	%fd1443, %fd1432, %fd3901, %fd1421;
	abs.f64 	%fd1444, %fd696;
	// Callseq Start 331
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4762;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5213, [retval0+0];
	
	//{
	}// Callseq End 331
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd696;
	}
	setp.lt.s32	%p2212, %r144, 0;
	and.pred  	%p105, %p2212, %p1873;
	@!%p105 bra 	BB7_1974;
	bra.uni 	BB7_1973;

BB7_1973:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3247}, %fd5213;
	}
	xor.b32  	%r3248, %r3247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3249, %temp}, %fd5213;
	}
	mov.b64 	%fd5213, {%r3249, %r3248};

BB7_1974:
	setp.eq.f64	%p2214, %fd696, 0d0000000000000000;
	@%p2214 bra 	BB7_1977;
	bra.uni 	BB7_1975;

BB7_1977:
	selp.b32	%r3250, %r144, 0, %p1873;
	or.b32  	%r3251, %r3250, 2146435072;
	setp.lt.s32	%p2218, %r124, 0;
	selp.b32	%r3252, %r3251, %r3250, %p2218;
	mov.u32 	%r3253, 0;
	mov.b64 	%fd5213, {%r3253, %r3252};
	bra.uni 	BB7_1978;

BB7_1975:
	setp.gt.s32	%p2215, %r144, -1;
	@%p2215 bra 	BB7_1978;

	mov.f64 	%fd4810, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd3904, %fd4810;
	setp.neu.f64	%p2216, %fd3904, 0d4026000000000000;
	selp.f64	%fd5213, 0dFFF8000000000000, %fd5213, %p2216;

BB7_1978:
	add.f64 	%fd5214, %fd696, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3254}, %fd5214;
	}
	and.b32  	%r3255, %r3254, 2146435072;
	setp.ne.s32	%p2219, %r3255, 2146435072;
	@%p2219 bra 	BB7_1979;

	setp.gtu.f64	%p2220, %fd1444, 0d7FF0000000000000;
	@%p2220 bra 	BB7_1988;

	and.b32  	%r3256, %r124, 2147483647;
	setp.ne.s32	%p2221, %r3256, 2146435072;
	@%p2221 bra 	BB7_1983;

	mov.f64 	%fd4809, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3257, %temp}, %fd4809;
	}
	setp.eq.s32	%p2222, %r3257, 0;
	@%p2222 bra 	BB7_1987;
	bra.uni 	BB7_1983;

BB7_1987:
	setp.gt.f64	%p2225, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3266, 2146435072, 0, %p2225;
	xor.b32  	%r3267, %r3266, 2146435072;
	setp.lt.s32	%p2226, %r124, 0;
	selp.b32	%r3268, %r3267, %r3266, %p2226;
	setp.eq.f64	%p2227, %fd696, 0dBFF0000000000000;
	selp.b32	%r3269, 1072693248, %r3268, %p2227;
	mov.u32 	%r3270, 0;
	mov.b64 	%fd5214, {%r3270, %r3269};
	bra.uni 	BB7_1988;

BB7_1979:
	mov.f64 	%fd5214, %fd5213;

BB7_1988:
	mov.f64 	%fd4763, 0d4028000000000000;
	// Callseq Start 332
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4763;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5216, [retval0+0];
	
	//{
	}// Callseq End 332
	and.pred  	%p106, %p2212, %p1889;
	@!%p106 bra 	BB7_1990;
	bra.uni 	BB7_1989;

BB7_1989:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3271}, %fd5216;
	}
	xor.b32  	%r3272, %r3271, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3273, %temp}, %fd5216;
	}
	mov.b64 	%fd5216, {%r3273, %r3272};

BB7_1990:
	@%p2214 bra 	BB7_1993;
	bra.uni 	BB7_1991;

BB7_1993:
	selp.b32	%r3274, %r144, 0, %p1889;
	or.b32  	%r3275, %r3274, 2146435072;
	setp.lt.s32	%p2234, %r125, 0;
	selp.b32	%r3276, %r3275, %r3274, %p2234;
	mov.u32 	%r3277, 0;
	mov.b64 	%fd5216, {%r3277, %r3276};
	bra.uni 	BB7_1994;

BB7_1991:
	setp.gt.s32	%p2231, %r144, -1;
	@%p2231 bra 	BB7_1994;

	mov.f64 	%fd4808, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd3908, %fd4808;
	setp.neu.f64	%p2232, %fd3908, 0d4028000000000000;
	selp.f64	%fd5216, 0dFFF8000000000000, %fd5216, %p2232;

BB7_1994:
	add.f64 	%fd5217, %fd696, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3278}, %fd5217;
	}
	and.b32  	%r3279, %r3278, 2146435072;
	setp.ne.s32	%p2235, %r3279, 2146435072;
	@%p2235 bra 	BB7_1995;

	setp.gtu.f64	%p2236, %fd1444, 0d7FF0000000000000;
	@%p2236 bra 	BB7_2004;

	and.b32  	%r3280, %r125, 2147483647;
	setp.ne.s32	%p2237, %r3280, 2146435072;
	@%p2237 bra 	BB7_1999;

	mov.f64 	%fd4807, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3281, %temp}, %fd4807;
	}
	setp.eq.s32	%p2238, %r3281, 0;
	@%p2238 bra 	BB7_2003;
	bra.uni 	BB7_1999;

BB7_2003:
	setp.gt.f64	%p2241, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3290, 2146435072, 0, %p2241;
	xor.b32  	%r3291, %r3290, 2146435072;
	setp.lt.s32	%p2242, %r125, 0;
	selp.b32	%r3292, %r3291, %r3290, %p2242;
	setp.eq.f64	%p2243, %fd696, 0dBFF0000000000000;
	selp.b32	%r3293, 1072693248, %r3292, %p2243;
	mov.u32 	%r3294, 0;
	mov.b64 	%fd5217, {%r3294, %r3293};
	bra.uni 	BB7_2004;

BB7_1995:
	mov.f64 	%fd5217, %fd5216;

BB7_2004:
	mul.f64 	%fd3910, %fd5217, 0dC1420C0000000000;
	setp.eq.f64	%p2244, %fd696, 0d3FF0000000000000;
	selp.f64	%fd3911, 0dC1420C0000000000, %fd3910, %p2244;
	selp.f64	%fd3912, 0d3FF0000000000000, %fd5214, %p2244;
	fma.rn.f64 	%fd1465, %fd24, %fd3912, %fd3911;
	@!%p87 bra 	BB7_2006;
	bra.uni 	BB7_2005;

BB7_2005:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3295}, %fd5219;
	}
	xor.b32  	%r3296, %r3295, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3297, %temp}, %fd5219;
	}
	mov.b64 	%fd5219, {%r3297, %r3296};

BB7_2006:
	@%p1908 bra 	BB7_2009;
	bra.uni 	BB7_2007;

BB7_2009:
	selp.b32	%r3298, %r126, 0, %p820;
	or.b32  	%r3299, %r3298, 2146435072;
	setp.lt.s32	%p2249, %r75, 0;
	selp.b32	%r3300, %r3299, %r3298, %p2249;
	mov.u32 	%r3301, 0;
	mov.b64 	%fd5219, {%r3301, %r3300};
	bra.uni 	BB7_2010;

BB7_2007:
	setp.gt.s32	%p2246, %r126, -1;
	@%p2246 bra 	BB7_2010;

	cvt.rzi.f64.f64	%fd3914, %fd3346;
	setp.neu.f64	%p2247, %fd3914, 0d4000000000000000;
	selp.f64	%fd5219, 0dFFF8000000000000, %fd5219, %p2247;

BB7_2010:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5371}, %fd16;
	}
	and.b32  	%r5370, %r5371, 2146435072;
	setp.ne.s32	%p3640, %r5370, 2146435072;
	@%p3640 bra 	BB7_2011;

	setp.gtu.f64	%p2251, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5220, %fd16;
	@%p2251 bra 	BB7_2020;

	and.b32  	%r3302, %r75, 2147483647;
	setp.ne.s32	%p2252, %r3302, 2146435072;
	@%p2252 bra 	BB7_2015;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3303, %temp}, %fd3346;
	}
	setp.eq.s32	%p2253, %r3303, 0;
	@%p2253 bra 	BB7_2019;
	bra.uni 	BB7_2015;

BB7_2019:
	setp.eq.f64	%p2256, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2257, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3312, 2146435072, 0, %p2257;
	xor.b32  	%r3313, %r3312, 2146435072;
	setp.lt.s32	%p2258, %r75, 0;
	selp.b32	%r3314, %r3313, %r3312, %p2258;
	selp.b32	%r3315, 1072693248, %r3314, %p2256;
	mov.u32 	%r3316, 0;
	mov.b64 	%fd5220, {%r3316, %r3315};
	bra.uni 	BB7_2020;

BB7_2011:
	mov.f64 	%fd5220, %fd5219;

BB7_2020:
	mov.f64 	%fd4764, 0d4024000000000000;
	selp.f64	%fd1474, 0d3FF0000000000000, %fd5220, %p1922;
	fma.rn.f64 	%fd1475, %fd1474, 0dC19E744000000000, %fd25;
	// Callseq Start 333
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4764;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5222, [retval0+0];
	
	//{
	}// Callseq End 333
	and.pred  	%p107, %p2212, %p1923;
	@!%p107 bra 	BB7_2022;
	bra.uni 	BB7_2021;

BB7_2021:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3317}, %fd5222;
	}
	xor.b32  	%r3318, %r3317, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3319, %temp}, %fd5222;
	}
	mov.b64 	%fd5222, {%r3319, %r3318};

BB7_2022:
	@%p2214 bra 	BB7_2025;
	bra.uni 	BB7_2023;

BB7_2025:
	selp.b32	%r3320, %r144, 0, %p1923;
	or.b32  	%r3321, %r3320, 2146435072;
	setp.lt.s32	%p2266, %r128, 0;
	selp.b32	%r3322, %r3321, %r3320, %p2266;
	mov.u32 	%r3323, 0;
	mov.b64 	%fd5222, {%r3323, %r3322};
	bra.uni 	BB7_2026;

BB7_2023:
	setp.gt.s32	%p2263, %r144, -1;
	@%p2263 bra 	BB7_2026;

	mov.f64 	%fd4806, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd3918, %fd4806;
	setp.neu.f64	%p2264, %fd3918, 0d4024000000000000;
	selp.f64	%fd5222, 0dFFF8000000000000, %fd5222, %p2264;

BB7_2026:
	add.f64 	%fd5223, %fd696, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3324}, %fd5223;
	}
	and.b32  	%r3325, %r3324, 2146435072;
	setp.ne.s32	%p2267, %r3325, 2146435072;
	@%p2267 bra 	BB7_2027;

	setp.gtu.f64	%p2268, %fd1444, 0d7FF0000000000000;
	@%p2268 bra 	BB7_2036;

	and.b32  	%r3326, %r128, 2147483647;
	setp.ne.s32	%p2269, %r3326, 2146435072;
	@%p2269 bra 	BB7_2031;

	mov.f64 	%fd4805, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3327, %temp}, %fd4805;
	}
	setp.eq.s32	%p2270, %r3327, 0;
	@%p2270 bra 	BB7_2035;
	bra.uni 	BB7_2031;

BB7_2035:
	setp.gt.f64	%p2273, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3336, 2146435072, 0, %p2273;
	xor.b32  	%r3337, %r3336, 2146435072;
	setp.lt.s32	%p2274, %r128, 0;
	selp.b32	%r3338, %r3337, %r3336, %p2274;
	setp.eq.f64	%p2275, %fd696, 0dBFF0000000000000;
	selp.b32	%r3339, 1072693248, %r3338, %p2275;
	mov.u32 	%r3340, 0;
	mov.b64 	%fd5223, {%r3340, %r3339};
	bra.uni 	BB7_2036;

BB7_2027:
	mov.f64 	%fd5223, %fd5222;

BB7_2036:
	selp.f64	%fd3920, 0d3FF0000000000000, %fd5223, %p2244;
	add.f64 	%fd3921, %fd1475, 0dC17B120000000000;
	fma.rn.f64 	%fd1486, %fd3921, %fd3920, %fd1465;
	@!%p89 bra 	BB7_2038;
	bra.uni 	BB7_2037;

BB7_2037:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3341}, %fd5225;
	}
	xor.b32  	%r3342, %r3341, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3343, %temp}, %fd5225;
	}
	mov.b64 	%fd5225, {%r3343, %r3342};

BB7_2038:
	@%p1908 bra 	BB7_2041;
	bra.uni 	BB7_2039;

BB7_2041:
	selp.b32	%r3344, %r126, 0, %p1940;
	or.b32  	%r3345, %r3344, 2146435072;
	setp.lt.s32	%p2281, %r129, 0;
	selp.b32	%r3346, %r3345, %r3344, %p2281;
	mov.u32 	%r3347, 0;
	mov.b64 	%fd5225, {%r3347, %r3346};
	bra.uni 	BB7_2042;

BB7_2039:
	setp.gt.s32	%p2278, %r126, -1;
	@%p2278 bra 	BB7_2042;

	cvt.rzi.f64.f64	%fd3923, %fd3709;
	setp.neu.f64	%p2279, %fd3923, 0d4008000000000000;
	selp.f64	%fd5225, 0dFFF8000000000000, %fd5225, %p2279;

BB7_2042:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5373}, %fd31;
	}
	and.b32  	%r5372, %r5373, 2146435072;
	setp.ne.s32	%p3641, %r5372, 2146435072;
	@%p3641 bra 	BB7_2043;

	setp.gtu.f64	%p2283, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5226, %fd31;
	@%p2283 bra 	BB7_2052;

	and.b32  	%r3348, %r129, 2147483647;
	setp.ne.s32	%p2284, %r3348, 2146435072;
	@%p2284 bra 	BB7_2047;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3349, %temp}, %fd3709;
	}
	setp.eq.s32	%p2285, %r3349, 0;
	@%p2285 bra 	BB7_2051;
	bra.uni 	BB7_2047;

BB7_2051:
	setp.eq.f64	%p2288, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2289, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3358, 2146435072, 0, %p2289;
	xor.b32  	%r3359, %r3358, 2146435072;
	setp.lt.s32	%p2290, %r129, 0;
	selp.b32	%r3360, %r3359, %r3358, %p2290;
	selp.b32	%r3361, 1072693248, %r3360, %p2288;
	mov.u32 	%r3362, 0;
	mov.b64 	%fd5226, {%r3362, %r3361};
	bra.uni 	BB7_2052;

BB7_2043:
	mov.f64 	%fd5226, %fd5225;

BB7_2052:
	mov.f64 	%fd4765, 0d4022000000000000;
	selp.f64	%fd1495, 0d3FF0000000000000, %fd5226, %p1922;
	// Callseq Start 334
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4765;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5228, [retval0+0];
	
	//{
	}// Callseq End 334
	and.pred  	%p108, %p2212, %p1957;
	@!%p108 bra 	BB7_2054;
	bra.uni 	BB7_2053;

BB7_2053:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3363}, %fd5228;
	}
	xor.b32  	%r3364, %r3363, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3365, %temp}, %fd5228;
	}
	mov.b64 	%fd5228, {%r3365, %r3364};

BB7_2054:
	@%p2214 bra 	BB7_2057;
	bra.uni 	BB7_2055;

BB7_2057:
	selp.b32	%r3366, %r144, 0, %p1957;
	or.b32  	%r3367, %r3366, 2146435072;
	setp.lt.s32	%p2298, %r131, 0;
	selp.b32	%r3368, %r3367, %r3366, %p2298;
	mov.u32 	%r3369, 0;
	mov.b64 	%fd5228, {%r3369, %r3368};
	bra.uni 	BB7_2058;

BB7_2055:
	setp.gt.s32	%p2295, %r144, -1;
	@%p2295 bra 	BB7_2058;

	mov.f64 	%fd4804, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd3927, %fd4804;
	setp.neu.f64	%p2296, %fd3927, 0d4022000000000000;
	selp.f64	%fd5228, 0dFFF8000000000000, %fd5228, %p2296;

BB7_2058:
	add.f64 	%fd5229, %fd696, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3370}, %fd5229;
	}
	and.b32  	%r3371, %r3370, 2146435072;
	setp.ne.s32	%p2299, %r3371, 2146435072;
	@%p2299 bra 	BB7_2059;

	setp.gtu.f64	%p2300, %fd1444, 0d7FF0000000000000;
	@%p2300 bra 	BB7_2068;

	and.b32  	%r3372, %r131, 2147483647;
	setp.ne.s32	%p2301, %r3372, 2146435072;
	@%p2301 bra 	BB7_2063;

	mov.f64 	%fd4803, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3373, %temp}, %fd4803;
	}
	setp.eq.s32	%p2302, %r3373, 0;
	@%p2302 bra 	BB7_2067;
	bra.uni 	BB7_2063;

BB7_2067:
	setp.gt.f64	%p2305, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3382, 2146435072, 0, %p2305;
	xor.b32  	%r3383, %r3382, 2146435072;
	setp.lt.s32	%p2306, %r131, 0;
	selp.b32	%r3384, %r3383, %r3382, %p2306;
	setp.eq.f64	%p2307, %fd696, 0dBFF0000000000000;
	selp.b32	%r3385, 1072693248, %r3384, %p2307;
	mov.u32 	%r3386, 0;
	mov.b64 	%fd5229, {%r3386, %r3385};
	bra.uni 	BB7_2068;

BB7_2059:
	mov.f64 	%fd5229, %fd5228;

BB7_2068:
	selp.f64	%fd3929, 0d3FF0000000000000, %fd5229, %p2244;
	mul.f64 	%fd3930, %fd1474, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd3931, %fd1495, 0d41B68F0000000000, %fd3930;
	sub.f64 	%fd3932, %fd3931, %fd26;
	add.f64 	%fd3933, %fd3932, 0dC17E140000000000;
	fma.rn.f64 	%fd1506, %fd3933, %fd3929, %fd1486;
	@!%p91 bra 	BB7_2070;
	bra.uni 	BB7_2069;

BB7_2069:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3387}, %fd5231;
	}
	xor.b32  	%r3388, %r3387, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3389, %temp}, %fd5231;
	}
	mov.b64 	%fd5231, {%r3389, %r3388};

BB7_2070:
	@%p1908 bra 	BB7_2073;
	bra.uni 	BB7_2071;

BB7_2073:
	selp.b32	%r3390, %r126, 0, %p1974;
	or.b32  	%r3391, %r3390, 2146435072;
	setp.lt.s32	%p2313, %r132, 0;
	selp.b32	%r3392, %r3391, %r3390, %p2313;
	mov.u32 	%r3393, 0;
	mov.b64 	%fd5231, {%r3393, %r3392};
	bra.uni 	BB7_2074;

BB7_2071:
	setp.gt.s32	%p2310, %r126, -1;
	@%p2310 bra 	BB7_2074;

	mov.f64 	%fd4802, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd3935, %fd4802;
	setp.neu.f64	%p2311, %fd3935, 0d4010000000000000;
	selp.f64	%fd5231, 0dFFF8000000000000, %fd5231, %p2311;

BB7_2074:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5375}, %fd17;
	}
	and.b32  	%r5374, %r5375, 2146435072;
	setp.ne.s32	%p3642, %r5374, 2146435072;
	@%p3642 bra 	BB7_2075;

	setp.gtu.f64	%p2315, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5232, %fd17;
	@%p2315 bra 	BB7_2084;

	and.b32  	%r3394, %r132, 2147483647;
	setp.ne.s32	%p2316, %r3394, 2146435072;
	@%p2316 bra 	BB7_2079;

	mov.f64 	%fd4801, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3395, %temp}, %fd4801;
	}
	setp.eq.s32	%p2317, %r3395, 0;
	@%p2317 bra 	BB7_2083;
	bra.uni 	BB7_2079;

BB7_2083:
	setp.eq.f64	%p2320, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2321, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3404, 2146435072, 0, %p2321;
	xor.b32  	%r3405, %r3404, 2146435072;
	setp.lt.s32	%p2322, %r132, 0;
	selp.b32	%r3406, %r3405, %r3404, %p2322;
	selp.b32	%r3407, 1072693248, %r3406, %p2320;
	mov.u32 	%r3408, 0;
	mov.b64 	%fd5232, {%r3408, %r3407};
	bra.uni 	BB7_2084;

BB7_2075:
	mov.f64 	%fd5232, %fd5231;

BB7_2084:
	mov.f64 	%fd4766, 0d4020000000000000;
	selp.f64	%fd1515, 0d3FF0000000000000, %fd5232, %p1922;
	mul.f64 	%fd3937, %fd1515, 0dC1C634C400000000;
	fma.rn.f64 	%fd3938, %fd1495, 0d41D634C400000000, %fd3937;
	fma.rn.f64 	%fd3939, %fd1474, 0dC1CD9BB000000000, %fd3938;
	add.f64 	%fd1516, %fd27, %fd3939;
	// Callseq Start 335
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4766;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5234, [retval0+0];
	
	//{
	}// Callseq End 335
	and.pred  	%p109, %p2212, %p1991;
	@!%p109 bra 	BB7_2086;
	bra.uni 	BB7_2085;

BB7_2085:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3409}, %fd5234;
	}
	xor.b32  	%r3410, %r3409, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3411, %temp}, %fd5234;
	}
	mov.b64 	%fd5234, {%r3411, %r3410};

BB7_2086:
	@%p2214 bra 	BB7_2089;
	bra.uni 	BB7_2087;

BB7_2089:
	selp.b32	%r3412, %r144, 0, %p1991;
	or.b32  	%r3413, %r3412, 2146435072;
	setp.lt.s32	%p2330, %r134, 0;
	selp.b32	%r3414, %r3413, %r3412, %p2330;
	mov.u32 	%r3415, 0;
	mov.b64 	%fd5234, {%r3415, %r3414};
	bra.uni 	BB7_2090;

BB7_2087:
	setp.gt.s32	%p2327, %r144, -1;
	@%p2327 bra 	BB7_2090;

	mov.f64 	%fd4800, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd3942, %fd4800;
	setp.neu.f64	%p2328, %fd3942, 0d4020000000000000;
	selp.f64	%fd5234, 0dFFF8000000000000, %fd5234, %p2328;

BB7_2090:
	add.f64 	%fd5235, %fd696, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3416}, %fd5235;
	}
	and.b32  	%r3417, %r3416, 2146435072;
	setp.ne.s32	%p2331, %r3417, 2146435072;
	@%p2331 bra 	BB7_2091;

	setp.gtu.f64	%p2332, %fd1444, 0d7FF0000000000000;
	@%p2332 bra 	BB7_2100;

	and.b32  	%r3418, %r134, 2147483647;
	setp.ne.s32	%p2333, %r3418, 2146435072;
	@%p2333 bra 	BB7_2095;

	mov.f64 	%fd4799, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3419, %temp}, %fd4799;
	}
	setp.eq.s32	%p2334, %r3419, 0;
	@%p2334 bra 	BB7_2099;
	bra.uni 	BB7_2095;

BB7_2099:
	setp.gt.f64	%p2337, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3428, 2146435072, 0, %p2337;
	xor.b32  	%r3429, %r3428, 2146435072;
	setp.lt.s32	%p2338, %r134, 0;
	selp.b32	%r3430, %r3429, %r3428, %p2338;
	setp.eq.f64	%p2339, %fd696, 0dBFF0000000000000;
	selp.b32	%r3431, 1072693248, %r3430, %p2339;
	mov.u32 	%r3432, 0;
	mov.b64 	%fd5235, {%r3432, %r3431};
	bra.uni 	BB7_2100;

BB7_2091:
	mov.f64 	%fd5235, %fd5234;

BB7_2100:
	selp.f64	%fd3944, 0d3FF0000000000000, %fd5235, %p2244;
	add.f64 	%fd3945, %fd1516, 0dC170EB4000000000;
	fma.rn.f64 	%fd1527, %fd3945, %fd3944, %fd1506;
	@!%p93 bra 	BB7_2102;
	bra.uni 	BB7_2101;

BB7_2101:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3433}, %fd5237;
	}
	xor.b32  	%r3434, %r3433, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3435, %temp}, %fd5237;
	}
	mov.b64 	%fd5237, {%r3435, %r3434};

BB7_2102:
	@%p1908 bra 	BB7_2105;
	bra.uni 	BB7_2103;

BB7_2105:
	selp.b32	%r3436, %r126, 0, %p2008;
	or.b32  	%r3437, %r3436, 2146435072;
	setp.lt.s32	%p2345, %r135, 0;
	selp.b32	%r3438, %r3437, %r3436, %p2345;
	mov.u32 	%r3439, 0;
	mov.b64 	%fd5237, {%r3439, %r3438};
	bra.uni 	BB7_2106;

BB7_2103:
	setp.gt.s32	%p2342, %r126, -1;
	@%p2342 bra 	BB7_2106;

	mov.f64 	%fd4798, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd3947, %fd4798;
	setp.neu.f64	%p2343, %fd3947, 0d4014000000000000;
	selp.f64	%fd5237, 0dFFF8000000000000, %fd5237, %p2343;

BB7_2106:
	add.f64 	%fd4767, %fd7, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5377}, %fd4767;
	}
	and.b32  	%r5376, %r5377, 2146435072;
	setp.ne.s32	%p3643, %r5376, 2146435072;
	@%p3643 bra 	BB7_2107;

	add.f64 	%fd5238, %fd7, 0d4014000000000000;
	setp.gtu.f64	%p2347, %fd1244, 0d7FF0000000000000;
	@%p2347 bra 	BB7_2116;

	and.b32  	%r3440, %r135, 2147483647;
	setp.ne.s32	%p2348, %r3440, 2146435072;
	@%p2348 bra 	BB7_2111;

	mov.f64 	%fd4797, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3441, %temp}, %fd4797;
	}
	setp.eq.s32	%p2349, %r3441, 0;
	@%p2349 bra 	BB7_2115;
	bra.uni 	BB7_2111;

BB7_2115:
	setp.eq.f64	%p2352, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2353, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3450, 2146435072, 0, %p2353;
	xor.b32  	%r3451, %r3450, 2146435072;
	setp.lt.s32	%p2354, %r135, 0;
	selp.b32	%r3452, %r3451, %r3450, %p2354;
	selp.b32	%r3453, 1072693248, %r3452, %p2352;
	mov.u32 	%r3454, 0;
	mov.b64 	%fd5238, {%r3454, %r3453};
	bra.uni 	BB7_2116;

BB7_2107:
	mov.f64 	%fd5238, %fd5237;

BB7_2116:
	mov.f64 	%fd4768, 0d401C000000000000;
	selp.f64	%fd1537, 0d3FF0000000000000, %fd5238, %p1922;
	// Callseq Start 336
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4768;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5240, [retval0+0];
	
	//{
	}// Callseq End 336
	and.pred  	%p110, %p2212, %p2025;
	@!%p110 bra 	BB7_2118;
	bra.uni 	BB7_2117;

BB7_2117:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3455}, %fd5240;
	}
	xor.b32  	%r3456, %r3455, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3457, %temp}, %fd5240;
	}
	mov.b64 	%fd5240, {%r3457, %r3456};

BB7_2118:
	@%p2214 bra 	BB7_2121;
	bra.uni 	BB7_2119;

BB7_2121:
	selp.b32	%r3458, %r144, 0, %p2025;
	or.b32  	%r3459, %r3458, 2146435072;
	setp.lt.s32	%p2362, %r137, 0;
	selp.b32	%r3460, %r3459, %r3458, %p2362;
	mov.u32 	%r3461, 0;
	mov.b64 	%fd5240, {%r3461, %r3460};
	bra.uni 	BB7_2122;

BB7_2119:
	setp.gt.s32	%p2359, %r144, -1;
	@%p2359 bra 	BB7_2122;

	mov.f64 	%fd4795, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3951, %fd4795;
	setp.neu.f64	%p2360, %fd3951, 0d401C000000000000;
	selp.f64	%fd5240, 0dFFF8000000000000, %fd5240, %p2360;

BB7_2122:
	add.f64 	%fd5241, %fd696, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3462}, %fd5241;
	}
	and.b32  	%r3463, %r3462, 2146435072;
	setp.ne.s32	%p2363, %r3463, 2146435072;
	@%p2363 bra 	BB7_2123;

	setp.gtu.f64	%p2364, %fd1444, 0d7FF0000000000000;
	@%p2364 bra 	BB7_2132;

	and.b32  	%r3464, %r137, 2147483647;
	setp.ne.s32	%p2365, %r3464, 2146435072;
	@%p2365 bra 	BB7_2127;

	mov.f64 	%fd4794, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3465, %temp}, %fd4794;
	}
	setp.eq.s32	%p2366, %r3465, 0;
	@%p2366 bra 	BB7_2131;
	bra.uni 	BB7_2127;

BB7_2131:
	setp.gt.f64	%p2369, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3474, 2146435072, 0, %p2369;
	xor.b32  	%r3475, %r3474, 2146435072;
	setp.lt.s32	%p2370, %r137, 0;
	selp.b32	%r3476, %r3475, %r3474, %p2370;
	setp.eq.f64	%p2371, %fd696, 0dBFF0000000000000;
	selp.b32	%r3477, 1072693248, %r3476, %p2371;
	mov.u32 	%r3478, 0;
	mov.b64 	%fd5241, {%r3478, %r3477};
	bra.uni 	BB7_2132;

BB7_2123:
	mov.f64 	%fd5241, %fd5240;

BB7_2132:
	selp.f64	%fd3953, 0d3FF0000000000000, %fd5241, %p2244;
	mul.f64 	%fd3954, %fd1515, 0dC1E308A800000000;
	fma.rn.f64 	%fd3955, %fd1537, 0d41CE744000000000, %fd3954;
	fma.rn.f64 	%fd3956, %fd1495, 0d41E0EB4000000000, %fd3955;
	fma.rn.f64 	%fd3957, %fd1474, 0dC1C960E000000000, %fd3956;
	sub.f64 	%fd3958, %fd3957, %fd28;
	add.f64 	%fd3959, %fd3958, 0dC14EF00000000000;
	fma.rn.f64 	%fd1548, %fd3959, %fd3953, %fd1527;
	@!%p95 bra 	BB7_2134;
	bra.uni 	BB7_2133;

BB7_2133:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3479}, %fd5243;
	}
	xor.b32  	%r3480, %r3479, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3481, %temp}, %fd5243;
	}
	mov.b64 	%fd5243, {%r3481, %r3480};

BB7_2134:
	@%p1908 bra 	BB7_2137;
	bra.uni 	BB7_2135;

BB7_2137:
	selp.b32	%r3482, %r126, 0, %p2042;
	or.b32  	%r3483, %r3482, 2146435072;
	setp.lt.s32	%p2377, %r138, 0;
	selp.b32	%r3484, %r3483, %r3482, %p2377;
	mov.u32 	%r3485, 0;
	mov.b64 	%fd5243, {%r3485, %r3484};
	bra.uni 	BB7_2138;

BB7_2135:
	setp.gt.s32	%p2374, %r126, -1;
	@%p2374 bra 	BB7_2138;

	mov.f64 	%fd4793, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3961, %fd4793;
	setp.neu.f64	%p2375, %fd3961, 0d4018000000000000;
	selp.f64	%fd5243, 0dFFF8000000000000, %fd5243, %p2375;

BB7_2138:
	add.f64 	%fd4769, %fd7, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5379}, %fd4769;
	}
	and.b32  	%r5378, %r5379, 2146435072;
	setp.ne.s32	%p3644, %r5378, 2146435072;
	@%p3644 bra 	BB7_2139;

	add.f64 	%fd5244, %fd7, 0d4018000000000000;
	setp.gtu.f64	%p2379, %fd1244, 0d7FF0000000000000;
	@%p2379 bra 	BB7_2148;

	and.b32  	%r3486, %r138, 2147483647;
	setp.ne.s32	%p2380, %r3486, 2146435072;
	@%p2380 bra 	BB7_2143;

	mov.f64 	%fd4792, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3487, %temp}, %fd4792;
	}
	setp.eq.s32	%p2381, %r3487, 0;
	@%p2381 bra 	BB7_2147;
	bra.uni 	BB7_2143;

BB7_2147:
	setp.eq.f64	%p2384, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2385, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3496, 2146435072, 0, %p2385;
	xor.b32  	%r3497, %r3496, 2146435072;
	setp.lt.s32	%p2386, %r138, 0;
	selp.b32	%r3498, %r3497, %r3496, %p2386;
	selp.b32	%r3499, 1072693248, %r3498, %p2384;
	mov.u32 	%r3500, 0;
	mov.b64 	%fd5244, {%r3500, %r3499};
	bra.uni 	BB7_2148;

BB7_2139:
	mov.f64 	%fd5244, %fd5243;

BB7_2148:
	mov.f64 	%fd4770, 0d4018000000000000;
	selp.f64	%fd1558, 0d3FF0000000000000, %fd5244, %p1922;
	mul.f64 	%fd3963, %fd1558, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd3964, %fd1537, 0d41E634C400000000, %fd3963;
	fma.rn.f64 	%fd3965, %fd1515, 0dC1E8AC6800000000, %fd3964;
	fma.rn.f64 	%fd3966, %fd1495, 0d41D8AC6800000000, %fd3965;
	fma.rn.f64 	%fd3967, %fd1474, 0dC1B5261000000000, %fd3966;
	add.f64 	%fd1559, %fd29, %fd3967;
	// Callseq Start 337
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4770;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5246, [retval0+0];
	
	//{
	}// Callseq End 337
	and.pred  	%p111, %p2212, %p2042;
	@!%p111 bra 	BB7_2150;
	bra.uni 	BB7_2149;

BB7_2149:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3501}, %fd5246;
	}
	xor.b32  	%r3502, %r3501, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3503, %temp}, %fd5246;
	}
	mov.b64 	%fd5246, {%r3503, %r3502};

BB7_2150:
	@%p2214 bra 	BB7_2153;
	bra.uni 	BB7_2151;

BB7_2153:
	selp.b32	%r3504, %r144, 0, %p2042;
	or.b32  	%r3505, %r3504, 2146435072;
	setp.lt.s32	%p2394, %r138, 0;
	selp.b32	%r3506, %r3505, %r3504, %p2394;
	mov.u32 	%r3507, 0;
	mov.b64 	%fd5246, {%r3507, %r3506};
	bra.uni 	BB7_2154;

BB7_2151:
	setp.gt.s32	%p2391, %r144, -1;
	@%p2391 bra 	BB7_2154;

	mov.f64 	%fd4790, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd3970, %fd4790;
	setp.neu.f64	%p2392, %fd3970, 0d4018000000000000;
	selp.f64	%fd5246, 0dFFF8000000000000, %fd5246, %p2392;

BB7_2154:
	add.f64 	%fd5247, %fd696, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3508}, %fd5247;
	}
	and.b32  	%r3509, %r3508, 2146435072;
	setp.ne.s32	%p2395, %r3509, 2146435072;
	@%p2395 bra 	BB7_2155;

	setp.gtu.f64	%p2396, %fd1444, 0d7FF0000000000000;
	@%p2396 bra 	BB7_2164;

	and.b32  	%r3510, %r138, 2147483647;
	setp.ne.s32	%p2397, %r3510, 2146435072;
	@%p2397 bra 	BB7_2159;

	mov.f64 	%fd4789, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3511, %temp}, %fd4789;
	}
	setp.eq.s32	%p2398, %r3511, 0;
	@%p2398 bra 	BB7_2163;
	bra.uni 	BB7_2159;

BB7_2163:
	setp.gt.f64	%p2401, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3520, 2146435072, 0, %p2401;
	xor.b32  	%r3521, %r3520, 2146435072;
	setp.lt.s32	%p2402, %r138, 0;
	selp.b32	%r3522, %r3521, %r3520, %p2402;
	setp.eq.f64	%p2403, %fd696, 0dBFF0000000000000;
	selp.b32	%r3523, 1072693248, %r3522, %p2403;
	mov.u32 	%r3524, 0;
	mov.b64 	%fd5247, {%r3524, %r3523};
	bra.uni 	BB7_2164;

BB7_2155:
	mov.f64 	%fd5247, %fd5246;

BB7_2164:
	selp.f64	%fd3972, 0d3FF0000000000000, %fd5247, %p2244;
	fma.rn.f64 	%fd1570, %fd1559, %fd3972, %fd1548;
	@!%p97 bra 	BB7_2166;
	bra.uni 	BB7_2165;

BB7_2165:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3525}, %fd5249;
	}
	xor.b32  	%r3526, %r3525, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3527, %temp}, %fd5249;
	}
	mov.b64 	%fd5249, {%r3527, %r3526};

BB7_2166:
	@%p1908 bra 	BB7_2169;
	bra.uni 	BB7_2167;

BB7_2169:
	selp.b32	%r3528, %r126, 0, %p2025;
	or.b32  	%r3529, %r3528, 2146435072;
	setp.lt.s32	%p2409, %r137, 0;
	selp.b32	%r3530, %r3529, %r3528, %p2409;
	mov.u32 	%r3531, 0;
	mov.b64 	%fd5249, {%r3531, %r3530};
	bra.uni 	BB7_2170;

BB7_2167:
	setp.gt.s32	%p2406, %r126, -1;
	@%p2406 bra 	BB7_2170;

	mov.f64 	%fd4788, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd3974, %fd4788;
	setp.neu.f64	%p2407, %fd3974, 0d401C000000000000;
	selp.f64	%fd5249, 0dFFF8000000000000, %fd5249, %p2407;

BB7_2170:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5381}, %fd2396;
	}
	and.b32  	%r5380, %r5381, 2146435072;
	setp.ne.s32	%p3645, %r5380, 2146435072;
	@%p3645 bra 	BB7_2171;

	setp.gtu.f64	%p2411, %fd1244, 0d7FF0000000000000;
	mov.f64 	%fd5250, %fd2396;
	@%p2411 bra 	BB7_2180;

	and.b32  	%r3532, %r137, 2147483647;
	setp.ne.s32	%p2412, %r3532, 2146435072;
	@%p2412 bra 	BB7_2175;

	mov.f64 	%fd4787, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3533, %temp}, %fd4787;
	}
	setp.eq.s32	%p2413, %r3533, 0;
	@%p2413 bra 	BB7_2179;
	bra.uni 	BB7_2175;

BB7_2179:
	setp.eq.f64	%p2416, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2417, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3542, 2146435072, 0, %p2417;
	xor.b32  	%r3543, %r3542, 2146435072;
	setp.lt.s32	%p2418, %r137, 0;
	selp.b32	%r3544, %r3543, %r3542, %p2418;
	selp.b32	%r3545, 1072693248, %r3544, %p2416;
	mov.u32 	%r3546, 0;
	mov.b64 	%fd5250, {%r3546, %r3545};
	bra.uni 	BB7_2180;

BB7_2171:
	mov.f64 	%fd5250, %fd5249;

BB7_2180:
	mov.f64 	%fd4771, 0d4014000000000000;
	selp.f64	%fd1580, 0d3FF0000000000000, %fd5250, %p1922;
	// Callseq Start 338
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4771;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5252, [retval0+0];
	
	//{
	}// Callseq End 338
	and.pred  	%p112, %p2212, %p2008;
	@!%p112 bra 	BB7_2182;
	bra.uni 	BB7_2181;

BB7_2181:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3547}, %fd5252;
	}
	xor.b32  	%r3548, %r3547, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3549, %temp}, %fd5252;
	}
	mov.b64 	%fd5252, {%r3549, %r3548};

BB7_2182:
	@%p2214 bra 	BB7_2185;
	bra.uni 	BB7_2183;

BB7_2185:
	selp.b32	%r3550, %r144, 0, %p2008;
	or.b32  	%r3551, %r3550, 2146435072;
	setp.lt.s32	%p2426, %r135, 0;
	selp.b32	%r3552, %r3551, %r3550, %p2426;
	mov.u32 	%r3553, 0;
	mov.b64 	%fd5252, {%r3553, %r3552};
	bra.uni 	BB7_2186;

BB7_2183:
	setp.gt.s32	%p2423, %r144, -1;
	@%p2423 bra 	BB7_2186;

	mov.f64 	%fd4786, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd3978, %fd4786;
	setp.neu.f64	%p2424, %fd3978, 0d4014000000000000;
	selp.f64	%fd5252, 0dFFF8000000000000, %fd5252, %p2424;

BB7_2186:
	add.f64 	%fd5253, %fd696, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3554}, %fd5253;
	}
	and.b32  	%r3555, %r3554, 2146435072;
	setp.ne.s32	%p2427, %r3555, 2146435072;
	@%p2427 bra 	BB7_2187;

	setp.gtu.f64	%p2428, %fd1444, 0d7FF0000000000000;
	@%p2428 bra 	BB7_2196;

	and.b32  	%r3556, %r135, 2147483647;
	setp.ne.s32	%p2429, %r3556, 2146435072;
	@%p2429 bra 	BB7_2191;

	mov.f64 	%fd4785, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3557, %temp}, %fd4785;
	}
	setp.eq.s32	%p2430, %r3557, 0;
	@%p2430 bra 	BB7_2195;
	bra.uni 	BB7_2191;

BB7_2195:
	setp.gt.f64	%p2433, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3566, 2146435072, 0, %p2433;
	xor.b32  	%r3567, %r3566, 2146435072;
	setp.lt.s32	%p2434, %r135, 0;
	selp.b32	%r3568, %r3567, %r3566, %p2434;
	setp.eq.f64	%p2435, %fd696, 0dBFF0000000000000;
	selp.b32	%r3569, 1072693248, %r3568, %p2435;
	mov.u32 	%r3570, 0;
	mov.b64 	%fd5253, {%r3570, %r3569};
	bra.uni 	BB7_2196;

BB7_2187:
	mov.f64 	%fd5253, %fd5252;

BB7_2196:
	selp.f64	%fd3980, 0d3FF0000000000000, %fd5253, %p2244;
	mul.f64 	%fd3981, %fd1558, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd3982, %fd1580, 0d41C44D8000000000, %fd3981;
	fma.rn.f64 	%fd3983, %fd1537, 0d41E7AFC000000000, %fd3982;
	fma.rn.f64 	%fd3984, %fd1515, 0dC1DD9BB000000000, %fd3983;
	fma.rn.f64 	%fd3985, %fd1495, 0d41C0EB4000000000, %fd3984;
	fma.rn.f64 	%fd3986, %fd1474, 0dC18B120000000000, %fd3985;
	fma.rn.f64 	%fd1591, %fd3986, %fd3980, %fd1570;
	@!%p99 bra 	BB7_2198;
	bra.uni 	BB7_2197;

BB7_2197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3571}, %fd5255;
	}
	xor.b32  	%r3572, %r3571, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3573, %temp}, %fd5255;
	}
	mov.b64 	%fd5255, {%r3573, %r3572};

BB7_2198:
	@%p1908 bra 	BB7_2201;
	bra.uni 	BB7_2199;

BB7_2201:
	selp.b32	%r3574, %r126, 0, %p1991;
	or.b32  	%r3575, %r3574, 2146435072;
	setp.lt.s32	%p2441, %r134, 0;
	selp.b32	%r3576, %r3575, %r3574, %p2441;
	mov.u32 	%r3577, 0;
	mov.b64 	%fd5255, {%r3577, %r3576};
	bra.uni 	BB7_2202;

BB7_2199:
	setp.gt.s32	%p2438, %r126, -1;
	@%p2438 bra 	BB7_2202;

	mov.f64 	%fd4784, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd3988, %fd4784;
	setp.neu.f64	%p2439, %fd3988, 0d4020000000000000;
	selp.f64	%fd5255, 0dFFF8000000000000, %fd5255, %p2439;

BB7_2202:
	add.f64 	%fd4772, %fd7, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5383}, %fd4772;
	}
	and.b32  	%r5382, %r5383, 2146435072;
	setp.ne.s32	%p3646, %r5382, 2146435072;
	@%p3646 bra 	BB7_2203;

	add.f64 	%fd5256, %fd7, 0d4020000000000000;
	setp.gtu.f64	%p2443, %fd1244, 0d7FF0000000000000;
	@%p2443 bra 	BB7_2212;

	and.b32  	%r3578, %r134, 2147483647;
	setp.ne.s32	%p2444, %r3578, 2146435072;
	@%p2444 bra 	BB7_2207;

	mov.f64 	%fd4783, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3579, %temp}, %fd4783;
	}
	setp.eq.s32	%p2445, %r3579, 0;
	@%p2445 bra 	BB7_2211;
	bra.uni 	BB7_2207;

BB7_2211:
	setp.eq.f64	%p2448, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2449, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3588, 2146435072, 0, %p2449;
	xor.b32  	%r3589, %r3588, 2146435072;
	setp.lt.s32	%p2450, %r134, 0;
	selp.b32	%r3590, %r3589, %r3588, %p2450;
	selp.b32	%r3591, 1072693248, %r3590, %p2448;
	mov.u32 	%r3592, 0;
	mov.b64 	%fd5256, {%r3592, %r3591};
	bra.uni 	BB7_2212;

BB7_2203:
	mov.f64 	%fd5256, %fd5255;

BB7_2212:
	mov.f64 	%fd4773, 0d4010000000000000;
	selp.f64	%fd1601, 0d3FF0000000000000, %fd5256, %p1922;
	mul.f64 	%fd3990, %fd1601, 0dC1B308A800000000;
	fma.rn.f64 	%fd3991, %fd1580, 0d41D308A800000000, %fd3990;
	fma.rn.f64 	%fd3992, %fd1558, 0dC1DD9BB000000000, %fd3991;
	fma.rn.f64 	%fd3993, %fd1537, 0d41D634C400000000, %fd3992;
	fma.rn.f64 	%fd3994, %fd1515, 0dC1BFB91800000000, %fd3993;
	fma.rn.f64 	%fd1602, %fd1495, 0d4190EB4000000000, %fd3994;
	// Callseq Start 339
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4773;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5258, [retval0+0];
	
	//{
	}// Callseq End 339
	and.pred  	%p113, %p2212, %p1974;
	@!%p113 bra 	BB7_2214;
	bra.uni 	BB7_2213;

BB7_2213:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3593}, %fd5258;
	}
	xor.b32  	%r3594, %r3593, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3595, %temp}, %fd5258;
	}
	mov.b64 	%fd5258, {%r3595, %r3594};

BB7_2214:
	@%p2214 bra 	BB7_2217;
	bra.uni 	BB7_2215;

BB7_2217:
	selp.b32	%r3596, %r144, 0, %p1974;
	or.b32  	%r3597, %r3596, 2146435072;
	setp.lt.s32	%p2458, %r132, 0;
	selp.b32	%r3598, %r3597, %r3596, %p2458;
	mov.u32 	%r3599, 0;
	mov.b64 	%fd5258, {%r3599, %r3598};
	bra.uni 	BB7_2218;

BB7_2215:
	setp.gt.s32	%p2455, %r144, -1;
	@%p2455 bra 	BB7_2218;

	mov.f64 	%fd4781, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd3997, %fd4781;
	setp.neu.f64	%p2456, %fd3997, 0d4010000000000000;
	selp.f64	%fd5258, 0dFFF8000000000000, %fd5258, %p2456;

BB7_2218:
	add.f64 	%fd5259, %fd696, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3600}, %fd5259;
	}
	and.b32  	%r3601, %r3600, 2146435072;
	setp.ne.s32	%p2459, %r3601, 2146435072;
	@%p2459 bra 	BB7_2219;

	setp.gtu.f64	%p2460, %fd1444, 0d7FF0000000000000;
	@%p2460 bra 	BB7_2228;

	and.b32  	%r3602, %r132, 2147483647;
	setp.ne.s32	%p2461, %r3602, 2146435072;
	@%p2461 bra 	BB7_2223;

	mov.f64 	%fd4780, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3603, %temp}, %fd4780;
	}
	setp.eq.s32	%p2462, %r3603, 0;
	@%p2462 bra 	BB7_2227;
	bra.uni 	BB7_2223;

BB7_2227:
	setp.gt.f64	%p2465, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3612, 2146435072, 0, %p2465;
	xor.b32  	%r3613, %r3612, 2146435072;
	setp.lt.s32	%p2466, %r132, 0;
	selp.b32	%r3614, %r3613, %r3612, %p2466;
	setp.eq.f64	%p2467, %fd696, 0dBFF0000000000000;
	selp.b32	%r3615, 1072693248, %r3614, %p2467;
	mov.u32 	%r3616, 0;
	mov.b64 	%fd5259, {%r3616, %r3615};
	bra.uni 	BB7_2228;

BB7_2219:
	mov.f64 	%fd5259, %fd5258;

BB7_2228:
	selp.f64	%fd3999, 0d3FF0000000000000, %fd5259, %p2244;
	fma.rn.f64 	%fd1613, %fd1602, %fd3999, %fd1591;
	@!%p101 bra 	BB7_2230;
	bra.uni 	BB7_2229;

BB7_2229:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3617}, %fd5261;
	}
	xor.b32  	%r3618, %r3617, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3619, %temp}, %fd5261;
	}
	mov.b64 	%fd5261, {%r3619, %r3618};

BB7_2230:
	@%p1908 bra 	BB7_2233;
	bra.uni 	BB7_2231;

BB7_2233:
	selp.b32	%r3620, %r126, 0, %p1957;
	or.b32  	%r3621, %r3620, 2146435072;
	setp.lt.s32	%p2473, %r131, 0;
	selp.b32	%r3622, %r3621, %r3620, %p2473;
	mov.u32 	%r3623, 0;
	mov.b64 	%fd5261, {%r3623, %r3622};
	bra.uni 	BB7_2234;

BB7_2231:
	setp.gt.s32	%p2470, %r126, -1;
	@%p2470 bra 	BB7_2234;

	mov.f64 	%fd4779, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd4001, %fd4779;
	setp.neu.f64	%p2471, %fd4001, 0d4022000000000000;
	selp.f64	%fd5261, 0dFFF8000000000000, %fd5261, %p2471;

BB7_2234:
	add.f64 	%fd4774, %fd7, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5385}, %fd4774;
	}
	and.b32  	%r5384, %r5385, 2146435072;
	setp.ne.s32	%p3647, %r5384, 2146435072;
	@%p3647 bra 	BB7_2235;

	add.f64 	%fd5262, %fd7, 0d4022000000000000;
	setp.gtu.f64	%p2475, %fd1244, 0d7FF0000000000000;
	@%p2475 bra 	BB7_2244;

	and.b32  	%r3624, %r131, 2147483647;
	setp.ne.s32	%p2476, %r3624, 2146435072;
	@%p2476 bra 	BB7_2239;

	mov.f64 	%fd4778, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3625, %temp}, %fd4778;
	}
	setp.eq.s32	%p2477, %r3625, 0;
	@%p2477 bra 	BB7_2243;
	bra.uni 	BB7_2239;

BB7_2243:
	setp.eq.f64	%p2480, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2481, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3634, 2146435072, 0, %p2481;
	xor.b32  	%r3635, %r3634, 2146435072;
	setp.lt.s32	%p2482, %r131, 0;
	selp.b32	%r3636, %r3635, %r3634, %p2482;
	selp.b32	%r3637, 1072693248, %r3636, %p2480;
	mov.u32 	%r3638, 0;
	mov.b64 	%fd5262, {%r3638, %r3637};
	bra.uni 	BB7_2244;

BB7_2235:
	mov.f64 	%fd5262, %fd5261;

BB7_2244:
	selp.f64	%fd1623, 0d3FF0000000000000, %fd5262, %p1922;
	// Callseq Start 340
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3709;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5264, [retval0+0];
	
	//{
	}// Callseq End 340
	and.pred  	%p114, %p2212, %p1940;
	@!%p114 bra 	BB7_2246;
	bra.uni 	BB7_2245;

BB7_2245:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3639}, %fd5264;
	}
	xor.b32  	%r3640, %r3639, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3641, %temp}, %fd5264;
	}
	mov.b64 	%fd5264, {%r3641, %r3640};

BB7_2246:
	@%p2214 bra 	BB7_2249;
	bra.uni 	BB7_2247;

BB7_2249:
	selp.b32	%r3642, %r144, 0, %p1940;
	or.b32  	%r3643, %r3642, 2146435072;
	setp.lt.s32	%p2490, %r129, 0;
	selp.b32	%r3644, %r3643, %r3642, %p2490;
	mov.u32 	%r3645, 0;
	mov.b64 	%fd5264, {%r3645, %r3644};
	bra.uni 	BB7_2250;

BB7_2247:
	setp.gt.s32	%p2487, %r144, -1;
	@%p2487 bra 	BB7_2250;

	cvt.rzi.f64.f64	%fd4005, %fd3709;
	setp.neu.f64	%p2488, %fd4005, 0d4008000000000000;
	selp.f64	%fd5264, 0dFFF8000000000000, %fd5264, %p2488;

BB7_2250:
	add.f64 	%fd5265, %fd696, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3646}, %fd5265;
	}
	and.b32  	%r3647, %r3646, 2146435072;
	setp.ne.s32	%p2491, %r3647, 2146435072;
	@%p2491 bra 	BB7_2251;

	setp.gtu.f64	%p2492, %fd1444, 0d7FF0000000000000;
	@%p2492 bra 	BB7_2260;

	and.b32  	%r3648, %r129, 2147483647;
	setp.ne.s32	%p2493, %r3648, 2146435072;
	@%p2493 bra 	BB7_2255;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3649, %temp}, %fd3709;
	}
	setp.eq.s32	%p2494, %r3649, 0;
	@%p2494 bra 	BB7_2259;
	bra.uni 	BB7_2255;

BB7_2259:
	setp.gt.f64	%p2497, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3658, 2146435072, 0, %p2497;
	xor.b32  	%r3659, %r3658, 2146435072;
	setp.lt.s32	%p2498, %r129, 0;
	selp.b32	%r3660, %r3659, %r3658, %p2498;
	setp.eq.f64	%p2499, %fd696, 0dBFF0000000000000;
	selp.b32	%r3661, 1072693248, %r3660, %p2499;
	mov.u32 	%r3662, 0;
	mov.b64 	%fd5265, {%r3662, %r3661};
	bra.uni 	BB7_2260;

BB7_2251:
	mov.f64 	%fd5265, %fd5264;

BB7_2260:
	selp.f64	%fd4007, 0d3FF0000000000000, %fd5265, %p2244;
	mul.f64 	%fd4008, %fd1601, 0dC1B960E000000000;
	fma.rn.f64 	%fd4009, %fd1623, 0d41968F0000000000, %fd4008;
	fma.rn.f64 	%fd4010, %fd1580, 0d41C68F0000000000, %fd4009;
	fma.rn.f64 	%fd4011, %fd1558, 0dC1C3BD2000000000, %fd4010;
	fma.rn.f64 	%fd4012, %fd1537, 0d41B0EB4000000000, %fd4011;
	fma.rn.f64 	%fd4013, %fd1515, 0dC1868F0000000000, %fd4012;
	fma.rn.f64 	%fd1634, %fd4013, %fd4007, %fd1613;
	@!%p103 bra 	BB7_2262;
	bra.uni 	BB7_2261;

BB7_2261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3663}, %fd5267;
	}
	xor.b32  	%r3664, %r3663, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3665, %temp}, %fd5267;
	}
	mov.b64 	%fd5267, {%r3665, %r3664};

BB7_2262:
	@%p1908 bra 	BB7_2265;
	bra.uni 	BB7_2263;

BB7_2265:
	selp.b32	%r3666, %r126, 0, %p1923;
	or.b32  	%r3667, %r3666, 2146435072;
	setp.lt.s32	%p2505, %r128, 0;
	selp.b32	%r3668, %r3667, %r3666, %p2505;
	mov.u32 	%r3669, 0;
	mov.b64 	%fd5267, {%r3669, %r3668};
	bra.uni 	BB7_2266;

BB7_2263:
	setp.gt.s32	%p2502, %r126, -1;
	@%p2502 bra 	BB7_2266;

	mov.f64 	%fd4776, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd4015, %fd4776;
	setp.neu.f64	%p2503, %fd4015, 0d4024000000000000;
	selp.f64	%fd5267, 0dFFF8000000000000, %fd5267, %p2503;

BB7_2266:
	add.f64 	%fd4836, %fd7, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5387}, %fd4836;
	}
	and.b32  	%r5386, %r5387, 2146435072;
	setp.ne.s32	%p3648, %r5386, 2146435072;
	@%p3648 bra 	BB7_2267;

	add.f64 	%fd5268, %fd7, 0d4024000000000000;
	setp.gtu.f64	%p2507, %fd1244, 0d7FF0000000000000;
	@%p2507 bra 	BB7_2276;

	and.b32  	%r3670, %r128, 2147483647;
	setp.ne.s32	%p2508, %r3670, 2146435072;
	@%p2508 bra 	BB7_2271;

	mov.f64 	%fd4775, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3671, %temp}, %fd4775;
	}
	setp.eq.s32	%p2509, %r3671, 0;
	@%p2509 bra 	BB7_2275;
	bra.uni 	BB7_2271;

BB7_2275:
	setp.eq.f64	%p2512, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2513, %fd1244, 0d3FF0000000000000;
	selp.b32	%r3680, 2146435072, 0, %p2513;
	xor.b32  	%r3681, %r3680, 2146435072;
	setp.lt.s32	%p2514, %r128, 0;
	selp.b32	%r3682, %r3681, %r3680, %p2514;
	selp.b32	%r3683, 1072693248, %r3682, %p2512;
	mov.u32 	%r3684, 0;
	mov.b64 	%fd5268, {%r3684, %r3683};
	bra.uni 	BB7_2276;

BB7_2267:
	mov.f64 	%fd5268, %fd5267;

BB7_2276:
	mul.f64 	%fd4017, %fd5268, 0dC16B120000000000;
	selp.f64	%fd4018, 0dC16B120000000000, %fd4017, %p1922;
	fma.rn.f64 	%fd4019, %fd1623, 0d4190EB4000000000, %fd4018;
	fma.rn.f64 	%fd4020, %fd1601, 0dC1A0EB4000000000, %fd4019;
	fma.rn.f64 	%fd4021, %fd1580, 0d41A0EB4000000000, %fd4020;
	fma.rn.f64 	%fd4022, %fd1558, 0dC190EB4000000000, %fd4021;
	fma.rn.f64 	%fd1644, %fd1537, 0d416B120000000000, %fd4022;
	// Callseq Start 341
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1444;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3346;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5270, [retval0+0];
	
	//{
	}// Callseq End 341
	and.pred  	%p115, %p2212, %p820;
	@!%p115 bra 	BB7_2278;
	bra.uni 	BB7_2277;

BB7_2277:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3685}, %fd5270;
	}
	xor.b32  	%r3686, %r3685, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3687, %temp}, %fd5270;
	}
	mov.b64 	%fd5270, {%r3687, %r3686};

BB7_2278:
	@%p2214 bra 	BB7_2281;
	bra.uni 	BB7_2279;

BB7_2281:
	selp.b32	%r3688, %r144, 0, %p820;
	or.b32  	%r3689, %r3688, 2146435072;
	setp.lt.s32	%p2522, %r75, 0;
	selp.b32	%r3690, %r3689, %r3688, %p2522;
	mov.u32 	%r3691, 0;
	mov.b64 	%fd5270, {%r3691, %r3690};
	bra.uni 	BB7_2282;

BB7_2279:
	setp.gt.s32	%p2519, %r144, -1;
	@%p2519 bra 	BB7_2282;

	cvt.rzi.f64.f64	%fd4025, %fd3346;
	setp.neu.f64	%p2520, %fd4025, 0d4000000000000000;
	selp.f64	%fd5270, 0dFFF8000000000000, %fd5270, %p2520;

BB7_2282:
	add.f64 	%fd5271, %fd696, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3692}, %fd5271;
	}
	and.b32  	%r3693, %r3692, 2146435072;
	setp.ne.s32	%p2523, %r3693, 2146435072;
	@%p2523 bra 	BB7_2283;

	setp.gtu.f64	%p2524, %fd1444, 0d7FF0000000000000;
	@%p2524 bra 	BB7_2292;

	and.b32  	%r3694, %r75, 2147483647;
	setp.ne.s32	%p2525, %r3694, 2146435072;
	@%p2525 bra 	BB7_2287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3695, %temp}, %fd3346;
	}
	setp.eq.s32	%p2526, %r3695, 0;
	@%p2526 bra 	BB7_2291;
	bra.uni 	BB7_2287;

BB7_2291:
	setp.gt.f64	%p2529, %fd1444, 0d3FF0000000000000;
	selp.b32	%r3704, 2146435072, 0, %p2529;
	xor.b32  	%r3705, %r3704, 2146435072;
	setp.lt.s32	%p2530, %r75, 0;
	selp.b32	%r3706, %r3705, %r3704, %p2530;
	setp.eq.f64	%p2531, %fd696, 0dBFF0000000000000;
	selp.b32	%r3707, 1072693248, %r3706, %p2531;
	mov.u32 	%r3708, 0;
	mov.b64 	%fd5271, {%r3708, %r3707};
	bra.uni 	BB7_2292;

BB7_2283:
	mov.f64 	%fd5271, %fd5270;

BB7_2292:
	selp.f64	%fd4027, 0d3FF0000000000000, %fd5271, %p2244;
	fma.rn.f64 	%fd4028, %fd1644, %fd4027, %fd1634;
	div.rn.f64 	%fd4029, %fd4028, 0d40DB120000000000;
	div.rn.f64 	%fd4030, %fd1443, 0d40DB120000000000;
	sub.f64 	%fd5272, %fd4030, %fd4029;

BB7_2293:
	mul.f64 	%fd4031, %fd1221, %fd5272;
	sub.f64 	%fd4032, %fd1211, %fd4031;
	div.rn.f64 	%fd5471, %fd4032, %fd1133;
	bra.uni 	BB7_3328;

BB7_26:
	and.b32  	%r251, %r14, 2147483647;
	setp.ne.s32	%p198, %r251, 2146435072;
	@%p198 bra 	BB7_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r252, %temp}, %fd6;
	}
	setp.ne.s32	%p199, %r252, 0;
	mov.f64 	%fd4840, %fd4839;
	@%p199 bra 	BB7_31;

	shr.s32 	%r253, %r15, 31;
	and.b32  	%r254, %r253, -2146435072;
	add.s32 	%r255, %r254, 2146435072;
	or.b32  	%r256, %r255, -2147483648;
	selp.b32	%r257, %r256, %r255, %p2;
	mov.u32 	%r258, 0;
	mov.b64 	%fd4840, {%r258, %r257};
	bra.uni 	BB7_31;

BB7_646:
	and.b32  	%r1232, %r74, 2147483647;
	setp.ne.s32	%p831, %r1232, 2146435072;
	@%p831 bra 	BB7_647;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1233, %temp}, %fd6;
	}
	setp.ne.s32	%p832, %r1233, 0;
	mov.f64 	%fd4961, %fd4960;
	@%p832 bra 	BB7_651;

	shr.s32 	%r1234, %r75, 31;
	and.b32  	%r1235, %r1234, -2146435072;
	add.s32 	%r1236, %r1235, 2146435072;
	or.b32  	%r1237, %r1236, -2147483648;
	selp.b32	%r1238, %r1237, %r1236, %p31;
	mov.u32 	%r1239, 0;
	mov.b64 	%fd4961, {%r1239, %r1238};
	bra.uni 	BB7_651;

BB7_42:
	and.b32  	%r274, %r16, 2147483647;
	setp.ne.s32	%p215, %r274, 2146435072;
	@%p215 bra 	BB7_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r275, %temp}, %fd67;
	}
	setp.ne.s32	%p216, %r275, 0;
	mov.f64 	%fd4843, %fd4842;
	@%p216 bra 	BB7_47;

	shr.s32 	%r276, %r15, 31;
	and.b32  	%r277, %r276, -2146435072;
	add.s32 	%r278, %r277, 2146435072;
	or.b32  	%r279, %r278, -2147483648;
	selp.b32	%r280, %r279, %r278, %p3;
	mov.u32 	%r281, 0;
	mov.b64 	%fd4843, {%r281, %r280};
	bra.uni 	BB7_47;

BB7_61:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5337}, %fd9;
	}
	and.b32  	%r309, %r5337, 2147483647;
	setp.ne.s32	%p235, %r309, 2146435072;
	@%p235 bra 	BB7_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd9;
	}
	setp.ne.s32	%p236, %r310, 0;
	mov.f64 	%fd4847, %fd4846;
	@%p236 bra 	BB7_66;

	shr.s32 	%r311, %r15, 31;
	and.b32  	%r312, %r311, -2146435072;
	add.s32 	%r313, %r312, 2146435072;
	or.b32  	%r314, %r313, -2147483648;
	selp.b32	%r315, %r314, %r313, %p4;
	mov.u32 	%r316, 0;
	mov.b64 	%fd4847, {%r316, %r315};
	bra.uni 	BB7_66;

BB7_77:
	and.b32  	%r332, %r23, 2147483647;
	setp.ne.s32	%p252, %r332, 2146435072;
	@%p252 bra 	BB7_78;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r333, %temp}, %fd96;
	}
	setp.ne.s32	%p253, %r333, 0;
	mov.f64 	%fd4850, %fd4849;
	@%p253 bra 	BB7_82;

	shr.s32 	%r334, %r15, 31;
	and.b32  	%r335, %r334, -2146435072;
	add.s32 	%r336, %r335, 2146435072;
	or.b32  	%r337, %r336, -2147483648;
	selp.b32	%r338, %r337, %r336, %p5;
	mov.u32 	%r339, 0;
	mov.b64 	%fd4850, {%r339, %r338};
	bra.uni 	BB7_82;

BB7_96:
	and.b32  	%r368, %r28, 2147483647;
	setp.ne.s32	%p272, %r368, 2146435072;
	@%p272 bra 	BB7_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r369, %temp}, %fd54;
	}
	setp.ne.s32	%p273, %r369, 0;
	mov.f64 	%fd4854, %fd4853;
	@%p273 bra 	BB7_101;

	shr.s32 	%r370, %r15, 31;
	and.b32  	%r371, %r370, -2146435072;
	add.s32 	%r372, %r371, 2146435072;
	or.b32  	%r373, %r372, -2147483648;
	selp.b32	%r374, %r373, %r372, %p6;
	mov.u32 	%r375, 0;
	mov.b64 	%fd4854, {%r375, %r374};
	bra.uni 	BB7_101;

BB7_760:
	and.b32  	%r1411, %r83, 2147483647;
	setp.ne.s32	%p952, %r1411, 2146435072;
	@%p952 bra 	BB7_761;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1412, %temp}, %fd9;
	}
	setp.ne.s32	%p953, %r1412, 0;
	mov.f64 	%fd4983, %fd4982;
	@%p953 bra 	BB7_765;

	shr.s32 	%r1413, %r75, 31;
	and.b32  	%r1414, %r1413, -2146435072;
	add.s32 	%r1415, %r1414, 2146435072;
	or.b32  	%r1416, %r1415, -2147483648;
	selp.b32	%r1417, %r1416, %r1415, %p38;
	mov.u32 	%r1418, 0;
	mov.b64 	%fd4983, {%r1418, %r1417};
	bra.uni 	BB7_765;

BB7_874:
	and.b32  	%r1590, %r92, 2147483647;
	setp.ne.s32	%p1072, %r1590, 2146435072;
	@%p1072 bra 	BB7_875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1591, %temp}, %fd533;
	}
	setp.ne.s32	%p1073, %r1591, 0;
	mov.f64 	%fd5005, %fd5004;
	@%p1073 bra 	BB7_879;

	shr.s32 	%r1592, %r75, 31;
	and.b32  	%r1593, %r1592, -2146435072;
	add.s32 	%r1594, %r1593, 2146435072;
	or.b32  	%r1595, %r1594, -2147483648;
	selp.b32	%r1596, %r1595, %r1594, %p46;
	mov.u32 	%r1597, 0;
	mov.b64 	%fd5005, {%r1597, %r1596};
	bra.uni 	BB7_879;

BB7_1532:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5366}, %fd9;
	}
	and.b32  	%r2565, %r5366, 2147483647;
	setp.ne.s32	%p1751, %r2565, 2146435072;
	@%p1751 bra 	BB7_1533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2566, %temp}, %fd9;
	}
	setp.ne.s32	%p1752, %r2566, 0;
	mov.f64 	%fd5129, %fd5128;
	@%p1752 bra 	BB7_1537;

	shr.s32 	%r2567, %r75, 31;
	and.b32  	%r2568, %r2567, -2146435072;
	add.s32 	%r2569, %r2568, 2146435072;
	or.b32  	%r2570, %r2569, -2147483648;
	selp.b32	%r2571, %r2570, %r2569, %p38;
	mov.u32 	%r2572, 0;
	mov.b64 	%fd5129, {%r2572, %r2571};
	bra.uni 	BB7_1537;

BB7_1646:
	and.b32  	%r2743, %r92, 2147483647;
	setp.ne.s32	%p1867, %r2743, 2146435072;
	@%p1867 bra 	BB7_1647;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2744, %temp}, %fd533;
	}
	setp.ne.s32	%p1868, %r2744, 0;
	mov.f64 	%fd5151, %fd5150;
	@%p1868 bra 	BB7_1651;

	shr.s32 	%r2745, %r75, 31;
	and.b32  	%r2746, %r2745, -2146435072;
	add.s32 	%r2747, %r2746, 2146435072;
	or.b32  	%r2748, %r2747, -2147483648;
	selp.b32	%r2749, %r2748, %r2747, %p46;
	mov.u32 	%r2750, 0;
	mov.b64 	%fd5151, {%r2750, %r2749};
	bra.uni 	BB7_1651;

BB7_104:
	add.f64 	%fd4855, %fd126, %fd126;

BB7_108:
	div.rn.f64 	%fd132, %fd67, %fd42;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd132;
	}
	and.b32  	%r33, %r32, 2147483647;
	setp.lt.u32	%p284, %r33, 1072693248;
	@%p284 bra 	BB7_114;
	bra.uni 	BB7_109;

BB7_114:
	mul.f64 	%fd2696, %fd132, %fd132;
	mov.f64 	%fd2697, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd2698, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd2699, %fd2698, %fd2696, %fd2697;
	mov.f64 	%fd2700, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd2701, %fd2699, %fd2696, %fd2700;
	mov.f64 	%fd2702, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd2703, %fd2701, %fd2696, %fd2702;
	mov.f64 	%fd2704, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd2705, %fd2703, %fd2696, %fd2704;
	mov.f64 	%fd2706, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd2707, %fd2705, %fd2696, %fd2706;
	mov.f64 	%fd2708, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd2709, %fd2707, %fd2696, %fd2708;
	mov.f64 	%fd2710, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd2711, %fd2709, %fd2696, %fd2710;
	mov.f64 	%fd2712, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd2713, %fd2711, %fd2696, %fd2712;
	mov.f64 	%fd2714, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd2715, %fd2713, %fd2696, %fd2714;
	mov.f64 	%fd2716, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd2717, %fd2715, %fd2696, %fd2716;
	mov.f64 	%fd2718, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd2719, %fd2717, %fd2696, %fd2718;
	mul.f64 	%fd4856, %fd132, %fd2719;
	bra.uni 	BB7_115;

BB7_109:
	setp.lt.u32	%p285, %r33, 2146435072;
	@%p285 bra 	BB7_113;
	bra.uni 	BB7_110;

BB7_113:
	mov.f64 	%fd4675, 0d3FE000000000000B;
	mov.f64 	%fd4674, 0d3EC71DEE62401315;
	mov.f64 	%fd4673, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4672, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4671, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4670, 0dC338000000000000;
	mov.f64 	%fd4669, 0d4338000000000000;
	mov.f64 	%fd4668, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5333}, %fd132;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5332, %temp}, %fd132;
	}
	mov.f64 	%fd4561, 0d3FC5555555555511;
	mov.f64 	%fd4560, 0d3FA55555555502A1;
	mov.f64 	%fd4559, 0d3F81111111122322;
	mov.f64 	%fd4558, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4557, 0d3F2A01A014761F65;
	mov.f64 	%fd4556, 0d3EFA01997C89EB71;
	mov.b64 	%fd2618, {%r5332, %r33};
	mov.f64 	%fd2619, 0dBCF1384CE38C616A;
	mov.f64 	%fd2620, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd2621, %fd2620, %fd2618, %fd2619;
	mov.f64 	%fd2622, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd2623, %fd2621, %fd2618, %fd2622;
	mov.f64 	%fd2624, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd2625, %fd2623, %fd2618, %fd2624;
	mov.f64 	%fd2626, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd2627, %fd2625, %fd2618, %fd2626;
	mov.f64 	%fd2628, 0dBE0933832F358D51;
	fma.rn.f64 	%fd2629, %fd2627, %fd2618, %fd2628;
	mov.f64 	%fd2630, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd2631, %fd2629, %fd2618, %fd2630;
	mov.f64 	%fd2632, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd2633, %fd2631, %fd2618, %fd2632;
	mov.f64 	%fd2634, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd2635, %fd2633, %fd2618, %fd2634;
	mov.f64 	%fd2636, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd2637, %fd2635, %fd2618, %fd2636;
	mov.f64 	%fd2638, 0d3EE09F503825C543;
	fma.rn.f64 	%fd2639, %fd2637, %fd2618, %fd2638;
	mov.f64 	%fd2640, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd2641, %fd2639, %fd2618, %fd2640;
	mov.f64 	%fd2642, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd2643, %fd2641, %fd2618, %fd2642;
	mov.f64 	%fd2644, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd2645, %fd2643, %fd2618, %fd2644;
	mov.f64 	%fd2646, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd2647, %fd2645, %fd2618, %fd2646;
	mov.f64 	%fd2648, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd2649, %fd2647, %fd2618, %fd2648;
	mov.f64 	%fd2650, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd2651, %fd2649, %fd2618, %fd2650;
	mov.f64 	%fd2652, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd2653, %fd2651, %fd2618, %fd2652;
	mov.f64 	%fd2654, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd2655, %fd2653, %fd2618, %fd2654;
	mov.f64 	%fd2656, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd2657, %fd2655, %fd2618, %fd2656;
	mov.f64 	%fd2658, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd2659, %fd2657, %fd2618, %fd2658;
	mov.f64 	%fd2660, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd2661, %fd2659, %fd2618, %fd2660;
	mov.f64 	%fd2662, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd2663, %fd2661, %fd2618, %fd2662;
	fma.rn.f64 	%fd2666, %fd2663, %fd4668, %fd4669;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r398, %temp}, %fd2666;
	}
	add.rn.f64 	%fd2668, %fd2666, %fd4670;
	fma.rn.f64 	%fd2670, %fd2668, %fd4671, %fd2663;
	fma.rn.f64 	%fd2673, %fd4672, %fd2670, %fd4673;
	fma.rn.f64 	%fd2675, %fd2673, %fd2670, %fd4674;
	fma.rn.f64 	%fd2677, %fd2675, %fd2670, %fd4556;
	fma.rn.f64 	%fd2679, %fd2677, %fd2670, %fd4557;
	fma.rn.f64 	%fd2681, %fd2679, %fd2670, %fd4558;
	fma.rn.f64 	%fd2683, %fd2681, %fd2670, %fd4559;
	fma.rn.f64 	%fd2685, %fd2683, %fd2670, %fd4560;
	fma.rn.f64 	%fd2687, %fd2685, %fd2670, %fd4561;
	fma.rn.f64 	%fd2689, %fd2687, %fd2670, %fd4675;
	fma.rn.f64 	%fd2691, %fd2689, %fd2670, %fd2455;
	fma.rn.f64 	%fd2692, %fd2691, %fd2670, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r399}, %fd2692;
	}
	shl.b32 	%r400, %r398, 20;
	add.s32 	%r401, %r399, %r400;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r402, %temp}, %fd2692;
	}
	mov.b64 	%fd2693, {%r402, %r401};
	sub.f64 	%fd2694, %fd2455, %fd2693;
	setp.gt.u32	%p289, %r33, 1075294207;
	selp.f64	%fd2695, 0d3FF0000000000000, %fd2694, %p289;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r403, %temp}, %fd2695;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd2695;
	}
	and.b32  	%r405, %r5333, -2147483648;
	or.b32  	%r406, %r404, %r405;
	mov.b64 	%fd4856, {%r403, %r406};
	bra.uni 	BB7_115;

BB7_110:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5330, %temp}, %fd132;
	}
	setp.eq.s32	%p286, %r33, 2146435072;
	setp.eq.s32	%p287, %r5330, 0;
	and.pred  	%p288, %p286, %p287;
	@%p288 bra 	BB7_112;
	bra.uni 	BB7_111;

BB7_112:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5331}, %fd132;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r394, %temp}, %fd2455;
	}
	and.b32  	%r395, %r5331, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r396}, %fd2455;
	}
	or.b32  	%r397, %r396, %r395;
	mov.b64 	%fd4856, {%r394, %r397};
	bra.uni 	BB7_115;

BB7_2313:
	setp.gt.s32	%p2556, %r147, -1;
	@%p2556 bra 	BB7_2316;

	cvt.rzi.f64.f64	%fd4042, %fd4040;
	setp.neu.f64	%p2557, %fd4042, 0d4008000000000000;
	selp.f64	%fd5277, 0dFFF8000000000000, %fd5277, %p2557;

BB7_2316:
	add.f64 	%fd5278, %fd1672, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3744}, %fd5278;
	}
	and.b32  	%r3745, %r3744, 2146435072;
	setp.ne.s32	%p2560, %r3745, 2146435072;
	@%p2560 bra 	BB7_2317;

	setp.gtu.f64	%p2561, %fd1673, 0d7FF0000000000000;
	@%p2561 bra 	BB7_2326;

	and.b32  	%r3746, %r148, 2147483647;
	setp.ne.s32	%p2562, %r3746, 2146435072;
	@%p2562 bra 	BB7_2321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3747, %temp}, %fd4040;
	}
	setp.eq.s32	%p2563, %r3747, 0;
	@%p2563 bra 	BB7_2325;
	bra.uni 	BB7_2321;

BB7_2325:
	setp.gt.f64	%p2566, %fd1673, 0d3FF0000000000000;
	selp.b32	%r3756, 2146435072, 0, %p2566;
	xor.b32  	%r3757, %r3756, 2146435072;
	setp.lt.s32	%p2567, %r148, 0;
	selp.b32	%r3758, %r3757, %r3756, %p2567;
	setp.eq.f64	%p2568, %fd1672, 0dBFF0000000000000;
	selp.b32	%r3759, 1072693248, %r3758, %p2568;
	mov.u32 	%r3760, 0;
	mov.b64 	%fd5278, {%r3760, %r3759};
	bra.uni 	BB7_2326;

BB7_111:
	add.f64 	%fd4856, %fd132, %fd132;

BB7_115:
	sub.f64 	%fd138, %fd4855, %fd4856;
	mov.f64 	%fd4858, %fd4875;
	@!%p5 bra 	BB7_117;
	bra.uni 	BB7_116;

BB7_116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r407}, %fd4875;
	}
	xor.b32  	%r408, %r407, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd4875;
	}
	mov.b64 	%fd4858, {%r409, %r408};

BB7_117:
	@%p243 bra 	BB7_120;
	bra.uni 	BB7_118;

BB7_120:
	selp.b32	%r410, %r23, 0, %p187;
	or.b32  	%r411, %r410, 2146435072;
	setp.lt.s32	%p294, %r15, 0;
	selp.b32	%r412, %r411, %r410, %p294;
	mov.u32 	%r413, 0;
	mov.b64 	%fd4858, {%r413, %r412};
	bra.uni 	BB7_121;

BB7_118:
	setp.gt.s32	%p291, %r23, -1;
	@%p291 bra 	BB7_121;

	cvt.rzi.f64.f64	%fd2721, %fd2414;
	setp.neu.f64	%p292, %fd2721, 0d4000000000000000;
	selp.f64	%fd4858, 0dFFF8000000000000, %fd4858, %p292;

BB7_121:
	@%p248 bra 	BB7_122;

	add.f64 	%fd4859, %fd96, 0d4000000000000000;
	abs.f64 	%fd4593, %fd96;
	setp.gtu.f64	%p296, %fd4593, 0d7FF0000000000000;
	@%p296 bra 	BB7_131;

	and.b32  	%r414, %r15, 2147483647;
	setp.ne.s32	%p297, %r414, 2146435072;
	@%p297 bra 	BB7_126;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r415, %temp}, %fd2414;
	}
	setp.eq.s32	%p298, %r415, 0;
	@%p298 bra 	BB7_130;
	bra.uni 	BB7_126;

BB7_130:
	abs.f64 	%fd4595, %fd96;
	setp.gt.f64	%p301, %fd4595, 0d3FF0000000000000;
	selp.b32	%r424, 2146435072, 0, %p301;
	xor.b32  	%r425, %r424, 2146435072;
	setp.lt.s32	%p302, %r15, 0;
	selp.b32	%r426, %r425, %r424, %p302;
	setp.eq.f64	%p303, %fd96, 0dBFF0000000000000;
	selp.b32	%r427, 1072693248, %r426, %p303;
	mov.u32 	%r428, 0;
	mov.b64 	%fd4859, {%r428, %r427};
	bra.uni 	BB7_131;

BB7_122:
	mov.f64 	%fd4859, %fd4858;

BB7_131:
	mov.f64 	%fd4603, 0d3FE000000000000B;
	mov.f64 	%fd4602, 0d3EC71DEE62401315;
	mov.f64 	%fd4601, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4600, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4599, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4598, 0dC338000000000000;
	mov.f64 	%fd4597, 0d4338000000000000;
	mov.f64 	%fd4596, 0d3FF71547652B82FE;
	mov.f64 	%fd4494, 0d3FC5555555555511;
	mov.f64 	%fd4493, 0d3FA55555555502A1;
	mov.f64 	%fd4492, 0d3F81111111122322;
	mov.f64 	%fd4491, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4490, 0d3F2A01A014761F65;
	mov.f64 	%fd4489, 0d3EFA01997C89EB71;
	mov.f64 	%fd4488, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd2723, %fd4859;
	selp.f64	%fd2724, 0dBFF0000000000000, %fd2723, %p257;
	div.rn.f64 	%fd147, %fd2724, %fd40;
	fma.rn.f64 	%fd2727, %fd147, %fd4596, %fd4597;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r35, %temp}, %fd2727;
	}
	add.rn.f64 	%fd2729, %fd2727, %fd4598;
	fma.rn.f64 	%fd2731, %fd2729, %fd4599, %fd147;
	fma.rn.f64 	%fd2733, %fd2729, %fd4488, %fd2731;
	fma.rn.f64 	%fd2736, %fd4600, %fd2733, %fd4601;
	fma.rn.f64 	%fd2738, %fd2736, %fd2733, %fd4602;
	fma.rn.f64 	%fd2740, %fd2738, %fd2733, %fd4489;
	fma.rn.f64 	%fd2742, %fd2740, %fd2733, %fd4490;
	fma.rn.f64 	%fd2744, %fd2742, %fd2733, %fd4491;
	fma.rn.f64 	%fd2746, %fd2744, %fd2733, %fd4492;
	fma.rn.f64 	%fd2748, %fd2746, %fd2733, %fd4493;
	fma.rn.f64 	%fd2750, %fd2748, %fd2733, %fd4494;
	fma.rn.f64 	%fd2752, %fd2750, %fd2733, %fd4603;
	fma.rn.f64 	%fd2754, %fd2752, %fd2733, %fd2455;
	fma.rn.f64 	%fd2755, %fd2754, %fd2733, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd2755;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd2755;
	}
	shl.b32 	%r429, %r35, 20;
	add.s32 	%r430, %r37, %r429;
	mov.b64 	%fd4860, {%r36, %r430};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r431}, %fd147;
	}
	mov.b32 	 %f10, %r431;
	abs.f32 	%f3, %f10;
	setp.lt.f32	%p305, %f3, 0f4086232B;
	@%p305 bra 	BB7_134;

	setp.lt.f64	%p306, %fd147, 0d0000000000000000;
	add.f64 	%fd2756, %fd147, 0d7FF0000000000000;
	selp.f64	%fd4860, 0d0000000000000000, %fd2756, %p306;
	setp.geu.f32	%p307, %f3, 0f40874800;
	@%p307 bra 	BB7_134;

	shr.u32 	%r432, %r35, 31;
	add.s32 	%r433, %r35, %r432;
	shr.s32 	%r434, %r433, 1;
	shl.b32 	%r435, %r434, 20;
	add.s32 	%r436, %r435, %r37;
	mov.b64 	%fd2757, {%r36, %r436};
	sub.s32 	%r437, %r35, %r434;
	shl.b32 	%r438, %r437, 20;
	add.s32 	%r439, %r438, 1072693248;
	mov.u32 	%r440, 0;
	mov.b64 	%fd2758, {%r440, %r439};
	mul.f64 	%fd4860, %fd2757, %fd2758;

BB7_134:
	mov.f64 	%fd4862, %fd4879;
	@!%p3 bra 	BB7_136;
	bra.uni 	BB7_135;

BB7_135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r441}, %fd4879;
	}
	xor.b32  	%r442, %r441, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r443, %temp}, %fd4879;
	}
	mov.b64 	%fd4862, {%r443, %r442};

BB7_136:
	@%p206 bra 	BB7_139;
	bra.uni 	BB7_137;

BB7_139:
	selp.b32	%r444, %r16, 0, %p187;
	or.b32  	%r445, %r444, 2146435072;
	setp.lt.s32	%p312, %r15, 0;
	selp.b32	%r446, %r445, %r444, %p312;
	mov.u32 	%r447, 0;
	mov.b64 	%fd4862, {%r447, %r446};
	bra.uni 	BB7_140;

BB7_137:
	setp.gt.s32	%p309, %r16, -1;
	@%p309 bra 	BB7_140;

	cvt.rzi.f64.f64	%fd2760, %fd2414;
	setp.neu.f64	%p310, %fd2760, 0d4000000000000000;
	selp.f64	%fd4862, 0dFFF8000000000000, %fd4862, %p310;

BB7_140:
	@%p211 bra 	BB7_141;

	setp.gtu.f64	%p314, %fd68, 0d7FF0000000000000;
	mov.f64 	%fd4863, %fd4880;
	@%p314 bra 	BB7_150;

	and.b32  	%r448, %r15, 2147483647;
	setp.ne.s32	%p315, %r448, 2146435072;
	@%p315 bra 	BB7_145;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r449, %temp}, %fd2414;
	}
	setp.eq.s32	%p316, %r449, 0;
	@%p316 bra 	BB7_149;
	bra.uni 	BB7_145;

BB7_149:
	setp.gt.f64	%p319, %fd68, 0d3FF0000000000000;
	selp.b32	%r458, 2146435072, 0, %p319;
	xor.b32  	%r459, %r458, 2146435072;
	setp.lt.s32	%p320, %r15, 0;
	selp.b32	%r460, %r459, %r458, %p320;
	setp.eq.f64	%p321, %fd67, 0dBFF0000000000000;
	selp.b32	%r461, 1072693248, %r460, %p321;
	mov.u32 	%r462, 0;
	mov.b64 	%fd4863, {%r462, %r461};
	bra.uni 	BB7_150;

BB7_141:
	mov.f64 	%fd4863, %fd4862;

BB7_150:
	mov.f64 	%fd4611, 0d3FE000000000000B;
	mov.f64 	%fd4610, 0d3EC71DEE62401315;
	mov.f64 	%fd4609, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4608, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4607, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4606, 0dC338000000000000;
	mov.f64 	%fd4605, 0d4338000000000000;
	mov.f64 	%fd4604, 0d3FF71547652B82FE;
	mov.f64 	%fd4501, 0d3FC5555555555511;
	mov.f64 	%fd4500, 0d3FA55555555502A1;
	mov.f64 	%fd4499, 0d3F81111111122322;
	mov.f64 	%fd4498, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4497, 0d3F2A01A014761F65;
	mov.f64 	%fd4496, 0d3EFA01997C89EB71;
	mov.f64 	%fd4495, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd2762, %fd4863;
	selp.f64	%fd2763, 0dBFF0000000000000, %fd2762, %p220;
	div.rn.f64 	%fd160, %fd2763, %fd40;
	fma.rn.f64 	%fd2766, %fd160, %fd4604, %fd4605;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd2766;
	}
	add.rn.f64 	%fd2768, %fd2766, %fd4606;
	fma.rn.f64 	%fd2770, %fd2768, %fd4607, %fd160;
	fma.rn.f64 	%fd2772, %fd2768, %fd4495, %fd2770;
	fma.rn.f64 	%fd2775, %fd4608, %fd2772, %fd4609;
	fma.rn.f64 	%fd2777, %fd2775, %fd2772, %fd4610;
	fma.rn.f64 	%fd2779, %fd2777, %fd2772, %fd4496;
	fma.rn.f64 	%fd2781, %fd2779, %fd2772, %fd4497;
	fma.rn.f64 	%fd2783, %fd2781, %fd2772, %fd4498;
	fma.rn.f64 	%fd2785, %fd2783, %fd2772, %fd4499;
	fma.rn.f64 	%fd2787, %fd2785, %fd2772, %fd4500;
	fma.rn.f64 	%fd2789, %fd2787, %fd2772, %fd4501;
	fma.rn.f64 	%fd2791, %fd2789, %fd2772, %fd4611;
	fma.rn.f64 	%fd2793, %fd2791, %fd2772, %fd2455;
	fma.rn.f64 	%fd2794, %fd2793, %fd2772, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd2794;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd2794;
	}
	shl.b32 	%r463, %r38, 20;
	add.s32 	%r464, %r40, %r463;
	mov.b64 	%fd4864, {%r39, %r464};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r465}, %fd160;
	}
	mov.b32 	 %f11, %r465;
	abs.f32 	%f4, %f11;
	setp.lt.f32	%p323, %f4, 0f4086232B;
	@%p323 bra 	BB7_153;

	setp.lt.f64	%p324, %fd160, 0d0000000000000000;
	add.f64 	%fd2795, %fd160, 0d7FF0000000000000;
	selp.f64	%fd4864, 0d0000000000000000, %fd2795, %p324;
	setp.geu.f32	%p325, %f4, 0f40874800;
	@%p325 bra 	BB7_153;

	shr.u32 	%r466, %r38, 31;
	add.s32 	%r467, %r38, %r466;
	shr.s32 	%r468, %r467, 1;
	shl.b32 	%r469, %r468, 20;
	add.s32 	%r470, %r469, %r40;
	mov.b64 	%fd2796, {%r39, %r470};
	sub.s32 	%r471, %r38, %r468;
	shl.b32 	%r472, %r471, 20;
	add.s32 	%r473, %r472, 1072693248;
	mov.u32 	%r474, 0;
	mov.b64 	%fd2797, {%r474, %r473};
	mul.f64 	%fd4864, %fd2796, %fd2797;

BB7_153:
	sub.f64 	%fd2798, %fd4860, %fd4864;
	mul.f64 	%fd2799, %fd43, %fd2798;
	mul.f64 	%fd2800, %fd41, %fd138;
	sub.f64 	%fd2801, %fd2800, %fd2799;
	mov.f64 	%fd2802, 0d4008000000000000;
	div.rn.f64 	%fd2803, %fd2802, %fd125;
	fma.rn.f64 	%fd2804, %fd2803, %fd2801, %fd113;
	mul.f64 	%fd165, %fd23, %fd54;
	mul.f64 	%fd2805, %fd54, %fd165;
	mul.f64 	%fd2806, %fd54, %fd2805;
	div.rn.f64 	%fd5470, %fd2804, %fd2806;
	@!%p4 bra 	BB7_155;
	bra.uni 	BB7_154;

BB7_154:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r475}, %fd4866;
	}
	xor.b32  	%r476, %r475, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r477, %temp}, %fd4866;
	}
	mov.b64 	%fd4866, {%r477, %r476};

BB7_155:
	setp.eq.f64	%p3614, %fd9, 0d0000000000000000;
	@%p3614 bra 	BB7_158;
	bra.uni 	BB7_156;

BB7_158:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5346}, %fd9;
	}
	selp.b32	%r478, %r5346, 0, %p187;
	or.b32  	%r479, %r478, 2146435072;
	setp.lt.s32	%p330, %r15, 0;
	selp.b32	%r480, %r479, %r478, %p330;
	mov.u32 	%r481, 0;
	mov.b64 	%fd4866, {%r481, %r480};
	bra.uni 	BB7_159;

BB7_156:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5290}, %fd9;
	}
	setp.gt.s32	%p327, %r5290, -1;
	@%p327 bra 	BB7_159;

	cvt.rzi.f64.f64	%fd2808, %fd2414;
	setp.neu.f64	%p328, %fd2808, 0d4000000000000000;
	selp.f64	%fd4866, 0dFFF8000000000000, %fd4866, %p328;

BB7_159:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5292}, %fd14;
	}
	and.b32  	%r5291, %r5292, 2146435072;
	setp.ne.s32	%p3615, %r5291, 2146435072;
	@%p3615 bra 	BB7_160;

	abs.f64 	%fd4591, %fd9;
	setp.gtu.f64	%p332, %fd4591, 0d7FF0000000000000;
	mov.f64 	%fd4867, %fd14;
	@%p332 bra 	BB7_169;

	and.b32  	%r482, %r15, 2147483647;
	setp.ne.s32	%p333, %r482, 2146435072;
	@%p333 bra 	BB7_164;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r483, %temp}, %fd2414;
	}
	setp.eq.s32	%p334, %r483, 0;
	@%p334 bra 	BB7_168;
	bra.uni 	BB7_164;

BB7_168:
	abs.f64 	%fd4592, %fd9;
	setp.eq.f64	%p337, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p338, %fd4592, 0d3FF0000000000000;
	selp.b32	%r492, 2146435072, 0, %p338;
	xor.b32  	%r493, %r492, 2146435072;
	setp.lt.s32	%p339, %r15, 0;
	selp.b32	%r494, %r493, %r492, %p339;
	selp.b32	%r495, 1072693248, %r494, %p337;
	mov.u32 	%r496, 0;
	mov.b64 	%fd4867, {%r496, %r495};
	bra.uni 	BB7_169;

BB7_160:
	mov.f64 	%fd4867, %fd4866;

BB7_169:
	setp.eq.f64	%p3616, %fd9, 0d3FF0000000000000;
	rcp.rn.f64 	%fd2810, %fd4867;
	selp.f64	%fd175, 0d3FF0000000000000, %fd2810, %p3616;
	mov.f64 	%fd4869, %fd4875;
	@!%p5 bra 	BB7_171;
	bra.uni 	BB7_170;

BB7_170:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r497}, %fd4875;
	}
	xor.b32  	%r498, %r497, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r499, %temp}, %fd4875;
	}
	mov.b64 	%fd4869, {%r499, %r498};

BB7_171:
	@%p243 bra 	BB7_174;
	bra.uni 	BB7_172;

BB7_174:
	selp.b32	%r500, %r23, 0, %p187;
	or.b32  	%r501, %r500, 2146435072;
	setp.lt.s32	%p345, %r15, 0;
	selp.b32	%r502, %r501, %r500, %p345;
	mov.u32 	%r503, 0;
	mov.b64 	%fd4869, {%r503, %r502};
	bra.uni 	BB7_175;

BB7_172:
	setp.gt.s32	%p342, %r23, -1;
	@%p342 bra 	BB7_175;

	cvt.rzi.f64.f64	%fd2812, %fd2414;
	setp.neu.f64	%p343, %fd2812, 0d4000000000000000;
	selp.f64	%fd4869, 0dFFF8000000000000, %fd4869, %p343;

BB7_175:
	@%p248 bra 	BB7_176;

	add.f64 	%fd4870, %fd96, 0d4000000000000000;
	abs.f64 	%fd4588, %fd96;
	setp.gtu.f64	%p347, %fd4588, 0d7FF0000000000000;
	@%p347 bra 	BB7_185;

	and.b32  	%r504, %r15, 2147483647;
	setp.ne.s32	%p348, %r504, 2146435072;
	@%p348 bra 	BB7_180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd2414;
	}
	setp.eq.s32	%p349, %r505, 0;
	@%p349 bra 	BB7_184;
	bra.uni 	BB7_180;

BB7_184:
	abs.f64 	%fd4590, %fd96;
	setp.gt.f64	%p352, %fd4590, 0d3FF0000000000000;
	selp.b32	%r514, 2146435072, 0, %p352;
	xor.b32  	%r515, %r514, 2146435072;
	setp.lt.s32	%p353, %r15, 0;
	selp.b32	%r516, %r515, %r514, %p353;
	setp.eq.f64	%p354, %fd96, 0dBFF0000000000000;
	selp.b32	%r517, 1072693248, %r516, %p354;
	mov.u32 	%r518, 0;
	mov.b64 	%fd4870, {%r518, %r517};
	bra.uni 	BB7_185;

BB7_176:
	mov.f64 	%fd4870, %fd4869;

BB7_185:
	mov.f64 	%fd4619, 0d3FE000000000000B;
	mov.f64 	%fd4618, 0d3EC71DEE62401315;
	mov.f64 	%fd4617, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4616, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4615, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4614, 0dC338000000000000;
	mov.f64 	%fd4613, 0d4338000000000000;
	mov.f64 	%fd4612, 0d3FF71547652B82FE;
	mov.f64 	%fd4508, 0d3FC5555555555511;
	mov.f64 	%fd4507, 0d3FA55555555502A1;
	mov.f64 	%fd4506, 0d3F81111111122322;
	mov.f64 	%fd4505, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4504, 0d3F2A01A014761F65;
	mov.f64 	%fd4503, 0d3EFA01997C89EB71;
	mov.f64 	%fd4502, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd2814, %fd4870;
	selp.f64	%fd2815, 0dBFF0000000000000, %fd2814, %p257;
	div.rn.f64 	%fd184, %fd2815, %fd40;
	fma.rn.f64 	%fd2818, %fd184, %fd4612, %fd4613;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd2818;
	}
	add.rn.f64 	%fd2820, %fd2818, %fd4614;
	fma.rn.f64 	%fd2822, %fd2820, %fd4615, %fd184;
	fma.rn.f64 	%fd2824, %fd2820, %fd4502, %fd2822;
	fma.rn.f64 	%fd2827, %fd4616, %fd2824, %fd4617;
	fma.rn.f64 	%fd2829, %fd2827, %fd2824, %fd4618;
	fma.rn.f64 	%fd2831, %fd2829, %fd2824, %fd4503;
	fma.rn.f64 	%fd2833, %fd2831, %fd2824, %fd4504;
	fma.rn.f64 	%fd2835, %fd2833, %fd2824, %fd4505;
	fma.rn.f64 	%fd2837, %fd2835, %fd2824, %fd4506;
	fma.rn.f64 	%fd2839, %fd2837, %fd2824, %fd4507;
	fma.rn.f64 	%fd2841, %fd2839, %fd2824, %fd4508;
	fma.rn.f64 	%fd2843, %fd2841, %fd2824, %fd4619;
	fma.rn.f64 	%fd2845, %fd2843, %fd2824, %fd2455;
	fma.rn.f64 	%fd2846, %fd2845, %fd2824, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd2846;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd2846;
	}
	shl.b32 	%r519, %r41, 20;
	add.s32 	%r520, %r43, %r519;
	mov.b64 	%fd4871, {%r42, %r520};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r521}, %fd184;
	}
	mov.b32 	 %f12, %r521;
	abs.f32 	%f5, %f12;
	setp.lt.f32	%p356, %f5, 0f4086232B;
	@%p356 bra 	BB7_188;

	setp.lt.f64	%p357, %fd184, 0d0000000000000000;
	add.f64 	%fd2847, %fd184, 0d7FF0000000000000;
	selp.f64	%fd4871, 0d0000000000000000, %fd2847, %p357;
	setp.geu.f32	%p358, %f5, 0f40874800;
	@%p358 bra 	BB7_188;

	shr.u32 	%r522, %r41, 31;
	add.s32 	%r523, %r41, %r522;
	shr.s32 	%r524, %r523, 1;
	shl.b32 	%r525, %r524, 20;
	add.s32 	%r526, %r525, %r43;
	mov.b64 	%fd2848, {%r42, %r526};
	sub.s32 	%r527, %r41, %r524;
	shl.b32 	%r528, %r527, 20;
	add.s32 	%r529, %r528, 1072693248;
	mov.u32 	%r530, 0;
	mov.b64 	%fd2849, {%r530, %r529};
	mul.f64 	%fd4871, %fd2848, %fd2849;

BB7_188:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5294}, %fd126;
	}
	and.b32  	%r5293, %r5294, 2147483647;
	setp.lt.u32	%p3617, %r5293, 1072693248;
	mul.f64 	%fd2850, %fd39, %fd4871;
	mul.f64 	%fd189, %fd175, %fd2850;
	@%p3617 bra 	BB7_194;
	bra.uni 	BB7_189;

BB7_194:
	mul.f64 	%fd2930, %fd126, %fd126;
	mov.f64 	%fd2931, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd2932, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd2933, %fd2932, %fd2930, %fd2931;
	mov.f64 	%fd2934, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd2935, %fd2933, %fd2930, %fd2934;
	mov.f64 	%fd2936, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd2937, %fd2935, %fd2930, %fd2936;
	mov.f64 	%fd2938, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd2939, %fd2937, %fd2930, %fd2938;
	mov.f64 	%fd2940, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd2941, %fd2939, %fd2930, %fd2940;
	mov.f64 	%fd2942, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd2943, %fd2941, %fd2930, %fd2942;
	mov.f64 	%fd2944, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd2945, %fd2943, %fd2930, %fd2944;
	mov.f64 	%fd2946, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd2947, %fd2945, %fd2930, %fd2946;
	mov.f64 	%fd2948, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd2949, %fd2947, %fd2930, %fd2948;
	mov.f64 	%fd2950, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd2951, %fd2949, %fd2930, %fd2950;
	mov.f64 	%fd2952, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd2953, %fd2951, %fd2930, %fd2952;
	mul.f64 	%fd4872, %fd126, %fd2953;
	bra.uni 	BB7_195;

BB7_189:
	setp.lt.u32	%p360, %r30, 2146435072;
	@%p360 bra 	BB7_193;
	bra.uni 	BB7_190;

BB7_193:
	mov.f64 	%fd4667, 0d3FE000000000000B;
	mov.f64 	%fd4666, 0d3EC71DEE62401315;
	mov.f64 	%fd4665, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4664, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4663, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4662, 0dC338000000000000;
	mov.f64 	%fd4661, 0d4338000000000000;
	mov.f64 	%fd4660, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5344}, %fd126;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5343, %temp}, %fd126;
	}
	mov.f64 	%fd4587, 0d3FC5555555555511;
	mov.f64 	%fd4586, 0d3FA55555555502A1;
	mov.f64 	%fd4585, 0d3F81111111122322;
	mov.f64 	%fd4584, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4583, 0d3F2A01A014761F65;
	mov.f64 	%fd4582, 0d3EFA01997C89EB71;
	mov.b64 	%fd2852, {%r5343, %r30};
	mov.f64 	%fd2853, 0dBCF1384CE38C616A;
	mov.f64 	%fd2854, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd2855, %fd2854, %fd2852, %fd2853;
	mov.f64 	%fd2856, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd2857, %fd2855, %fd2852, %fd2856;
	mov.f64 	%fd2858, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd2859, %fd2857, %fd2852, %fd2858;
	mov.f64 	%fd2860, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd2861, %fd2859, %fd2852, %fd2860;
	mov.f64 	%fd2862, 0dBE0933832F358D51;
	fma.rn.f64 	%fd2863, %fd2861, %fd2852, %fd2862;
	mov.f64 	%fd2864, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd2865, %fd2863, %fd2852, %fd2864;
	mov.f64 	%fd2866, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd2867, %fd2865, %fd2852, %fd2866;
	mov.f64 	%fd2868, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd2869, %fd2867, %fd2852, %fd2868;
	mov.f64 	%fd2870, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd2871, %fd2869, %fd2852, %fd2870;
	mov.f64 	%fd2872, 0d3EE09F503825C543;
	fma.rn.f64 	%fd2873, %fd2871, %fd2852, %fd2872;
	mov.f64 	%fd2874, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd2875, %fd2873, %fd2852, %fd2874;
	mov.f64 	%fd2876, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd2877, %fd2875, %fd2852, %fd2876;
	mov.f64 	%fd2878, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd2879, %fd2877, %fd2852, %fd2878;
	mov.f64 	%fd2880, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd2881, %fd2879, %fd2852, %fd2880;
	mov.f64 	%fd2882, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd2883, %fd2881, %fd2852, %fd2882;
	mov.f64 	%fd2884, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd2885, %fd2883, %fd2852, %fd2884;
	mov.f64 	%fd2886, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd2887, %fd2885, %fd2852, %fd2886;
	mov.f64 	%fd2888, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd2889, %fd2887, %fd2852, %fd2888;
	mov.f64 	%fd2890, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd2891, %fd2889, %fd2852, %fd2890;
	mov.f64 	%fd2892, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd2893, %fd2891, %fd2852, %fd2892;
	mov.f64 	%fd2894, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd2895, %fd2893, %fd2852, %fd2894;
	mov.f64 	%fd2896, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd2897, %fd2895, %fd2852, %fd2896;
	fma.rn.f64 	%fd2900, %fd2897, %fd4660, %fd4661;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r535, %temp}, %fd2900;
	}
	add.rn.f64 	%fd2902, %fd2900, %fd4662;
	fma.rn.f64 	%fd2904, %fd2902, %fd4663, %fd2897;
	fma.rn.f64 	%fd2907, %fd4664, %fd2904, %fd4665;
	fma.rn.f64 	%fd2909, %fd2907, %fd2904, %fd4666;
	fma.rn.f64 	%fd2911, %fd2909, %fd2904, %fd4582;
	fma.rn.f64 	%fd2913, %fd2911, %fd2904, %fd4583;
	fma.rn.f64 	%fd2915, %fd2913, %fd2904, %fd4584;
	fma.rn.f64 	%fd2917, %fd2915, %fd2904, %fd4585;
	fma.rn.f64 	%fd2919, %fd2917, %fd2904, %fd4586;
	fma.rn.f64 	%fd2921, %fd2919, %fd2904, %fd4587;
	fma.rn.f64 	%fd2923, %fd2921, %fd2904, %fd4667;
	fma.rn.f64 	%fd2925, %fd2923, %fd2904, %fd2455;
	fma.rn.f64 	%fd2926, %fd2925, %fd2904, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r536}, %fd2926;
	}
	shl.b32 	%r537, %r535, 20;
	add.s32 	%r538, %r536, %r537;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r539, %temp}, %fd2926;
	}
	mov.b64 	%fd2927, {%r539, %r538};
	sub.f64 	%fd2928, %fd2455, %fd2927;
	setp.gt.u32	%p364, %r30, 1075294207;
	selp.f64	%fd2929, 0d3FF0000000000000, %fd2928, %p364;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r540, %temp}, %fd2929;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r541}, %fd2929;
	}
	and.b32  	%r542, %r5344, -2147483648;
	or.b32  	%r543, %r541, %r542;
	mov.b64 	%fd4872, {%r540, %r543};
	bra.uni 	BB7_195;

BB7_190:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5295, %temp}, %fd126;
	}
	setp.eq.s32	%p361, %r30, 2146435072;
	setp.eq.s32	%p362, %r5295, 0;
	and.pred  	%p363, %p361, %p362;
	@%p363 bra 	BB7_192;
	bra.uni 	BB7_191;

BB7_192:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5342}, %fd126;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r531, %temp}, %fd2455;
	}
	and.b32  	%r532, %r5342, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r533}, %fd2455;
	}
	or.b32  	%r534, %r533, %r532;
	mov.b64 	%fd4872, {%r531, %r534};
	bra.uni 	BB7_195;

BB7_126:
	and.b32  	%r416, %r23, 2147483647;
	setp.ne.s32	%p299, %r416, 2146435072;
	@%p299 bra 	BB7_127;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r417, %temp}, %fd96;
	}
	setp.ne.s32	%p300, %r417, 0;
	mov.f64 	%fd4859, %fd4858;
	@%p300 bra 	BB7_131;

	shr.s32 	%r418, %r15, 31;
	and.b32  	%r419, %r418, -2146435072;
	add.s32 	%r420, %r419, 2146435072;
	or.b32  	%r421, %r420, -2147483648;
	selp.b32	%r422, %r421, %r420, %p5;
	mov.u32 	%r423, 0;
	mov.b64 	%fd4859, {%r423, %r422};
	bra.uni 	BB7_131;

BB7_145:
	and.b32  	%r450, %r16, 2147483647;
	setp.ne.s32	%p317, %r450, 2146435072;
	@%p317 bra 	BB7_146;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r451, %temp}, %fd67;
	}
	setp.ne.s32	%p318, %r451, 0;
	mov.f64 	%fd4863, %fd4862;
	@%p318 bra 	BB7_150;

	shr.s32 	%r452, %r15, 31;
	and.b32  	%r453, %r452, -2146435072;
	add.s32 	%r454, %r453, 2146435072;
	or.b32  	%r455, %r454, -2147483648;
	selp.b32	%r456, %r455, %r454, %p3;
	mov.u32 	%r457, 0;
	mov.b64 	%fd4863, {%r457, %r456};
	bra.uni 	BB7_150;

BB7_164:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5345}, %fd9;
	}
	and.b32  	%r484, %r5345, 2147483647;
	setp.ne.s32	%p335, %r484, 2146435072;
	@%p335 bra 	BB7_165;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r485, %temp}, %fd9;
	}
	setp.ne.s32	%p336, %r485, 0;
	mov.f64 	%fd4867, %fd4866;
	@%p336 bra 	BB7_169;

	shr.s32 	%r486, %r15, 31;
	and.b32  	%r487, %r486, -2146435072;
	add.s32 	%r488, %r487, 2146435072;
	or.b32  	%r489, %r488, -2147483648;
	selp.b32	%r490, %r489, %r488, %p4;
	mov.u32 	%r491, 0;
	mov.b64 	%fd4867, {%r491, %r490};
	bra.uni 	BB7_169;

BB7_180:
	and.b32  	%r506, %r23, 2147483647;
	setp.ne.s32	%p350, %r506, 2146435072;
	@%p350 bra 	BB7_181;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r507, %temp}, %fd96;
	}
	setp.ne.s32	%p351, %r507, 0;
	mov.f64 	%fd4870, %fd4869;
	@%p351 bra 	BB7_185;

	shr.s32 	%r508, %r15, 31;
	and.b32  	%r509, %r508, -2146435072;
	add.s32 	%r510, %r509, 2146435072;
	or.b32  	%r511, %r510, -2147483648;
	selp.b32	%r512, %r511, %r510, %p5;
	mov.u32 	%r513, 0;
	mov.b64 	%fd4870, {%r513, %r512};
	bra.uni 	BB7_185;

BB7_2317:
	mov.f64 	%fd5278, %fd5277;

BB7_2326:
	mov.f64 	%fd4044, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd4044;
	}
	bfe.u32 	%r3761, %r149, 20, 11;
	add.s32 	%r3762, %r3761, -1012;
	mov.u64 	%rd181, 4616189618054758400;
	shl.b64 	%rd66, %rd181, %r3762;
	setp.eq.s64	%p2569, %rd66, -9223372036854775808;
	// Callseq Start 344
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1673;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4044;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5280, [retval0+0];
	
	//{
	}// Callseq End 344
	and.pred  	%p118, %p2554, %p2569;
	@!%p118 bra 	BB7_2328;
	bra.uni 	BB7_2327;

BB7_2327:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3763}, %fd5280;
	}
	xor.b32  	%r3764, %r3763, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3765, %temp}, %fd5280;
	}
	mov.b64 	%fd5280, {%r3765, %r3764};

BB7_2328:
	@%p2555 bra 	BB7_2331;
	bra.uni 	BB7_2329;

BB7_2331:
	selp.b32	%r3766, %r147, 0, %p2569;
	or.b32  	%r3767, %r3766, 2146435072;
	setp.lt.s32	%p2575, %r149, 0;
	selp.b32	%r3768, %r3767, %r3766, %p2575;
	mov.u32 	%r3769, 0;
	mov.b64 	%fd5280, {%r3769, %r3768};
	bra.uni 	BB7_2332;

BB7_191:
	add.f64 	%fd4872, %fd126, %fd126;

BB7_195:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5297}, %fd132;
	}
	and.b32  	%r5296, %r5297, 2147483647;
	setp.lt.u32	%p3618, %r5296, 1072693248;
	@%p3618 bra 	BB7_201;
	bra.uni 	BB7_196;

BB7_201:
	mul.f64 	%fd3033, %fd132, %fd132;
	mov.f64 	%fd3034, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd3035, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd3036, %fd3035, %fd3033, %fd3034;
	mov.f64 	%fd3037, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd3038, %fd3036, %fd3033, %fd3037;
	mov.f64 	%fd3039, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd3040, %fd3038, %fd3033, %fd3039;
	mov.f64 	%fd3041, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd3042, %fd3040, %fd3033, %fd3041;
	mov.f64 	%fd3043, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd3044, %fd3042, %fd3033, %fd3043;
	mov.f64 	%fd3045, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd3046, %fd3044, %fd3033, %fd3045;
	mov.f64 	%fd3047, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd3048, %fd3046, %fd3033, %fd3047;
	mov.f64 	%fd3049, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd3050, %fd3048, %fd3033, %fd3049;
	mov.f64 	%fd3051, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd3052, %fd3050, %fd3033, %fd3051;
	mov.f64 	%fd3053, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd3054, %fd3052, %fd3033, %fd3053;
	mov.f64 	%fd3055, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd3056, %fd3054, %fd3033, %fd3055;
	mul.f64 	%fd4873, %fd132, %fd3056;
	bra.uni 	BB7_202;

BB7_196:
	setp.lt.u32	%p366, %r33, 2146435072;
	@%p366 bra 	BB7_200;
	bra.uni 	BB7_197;

BB7_200:
	mov.f64 	%fd4659, 0d3FE000000000000B;
	mov.f64 	%fd4658, 0d3EC71DEE62401315;
	mov.f64 	%fd4657, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4656, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4655, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4654, 0dC338000000000000;
	mov.f64 	%fd4653, 0d4338000000000000;
	mov.f64 	%fd4652, 0d3FF71547652B82FE;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5341}, %fd132;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5340, %temp}, %fd132;
	}
	mov.f64 	%fd4581, 0d3FC5555555555511;
	mov.f64 	%fd4580, 0d3FA55555555502A1;
	mov.f64 	%fd4579, 0d3F81111111122322;
	mov.f64 	%fd4578, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4577, 0d3F2A01A014761F65;
	mov.f64 	%fd4576, 0d3EFA01997C89EB71;
	mov.b64 	%fd2955, {%r5340, %r33};
	mov.f64 	%fd2956, 0dBCF1384CE38C616A;
	mov.f64 	%fd2957, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd2958, %fd2957, %fd2955, %fd2956;
	mov.f64 	%fd2959, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd2960, %fd2958, %fd2955, %fd2959;
	mov.f64 	%fd2961, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd2962, %fd2960, %fd2955, %fd2961;
	mov.f64 	%fd2963, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd2964, %fd2962, %fd2955, %fd2963;
	mov.f64 	%fd2965, 0dBE0933832F358D51;
	fma.rn.f64 	%fd2966, %fd2964, %fd2955, %fd2965;
	mov.f64 	%fd2967, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd2968, %fd2966, %fd2955, %fd2967;
	mov.f64 	%fd2969, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd2970, %fd2968, %fd2955, %fd2969;
	mov.f64 	%fd2971, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd2972, %fd2970, %fd2955, %fd2971;
	mov.f64 	%fd2973, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd2974, %fd2972, %fd2955, %fd2973;
	mov.f64 	%fd2975, 0d3EE09F503825C543;
	fma.rn.f64 	%fd2976, %fd2974, %fd2955, %fd2975;
	mov.f64 	%fd2977, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd2978, %fd2976, %fd2955, %fd2977;
	mov.f64 	%fd2979, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd2980, %fd2978, %fd2955, %fd2979;
	mov.f64 	%fd2981, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd2982, %fd2980, %fd2955, %fd2981;
	mov.f64 	%fd2983, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd2984, %fd2982, %fd2955, %fd2983;
	mov.f64 	%fd2985, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd2986, %fd2984, %fd2955, %fd2985;
	mov.f64 	%fd2987, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd2988, %fd2986, %fd2955, %fd2987;
	mov.f64 	%fd2989, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd2990, %fd2988, %fd2955, %fd2989;
	mov.f64 	%fd2991, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd2992, %fd2990, %fd2955, %fd2991;
	mov.f64 	%fd2993, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd2994, %fd2992, %fd2955, %fd2993;
	mov.f64 	%fd2995, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd2996, %fd2994, %fd2955, %fd2995;
	mov.f64 	%fd2997, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd2998, %fd2996, %fd2955, %fd2997;
	mov.f64 	%fd2999, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd3000, %fd2998, %fd2955, %fd2999;
	fma.rn.f64 	%fd3003, %fd3000, %fd4652, %fd4653;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r548, %temp}, %fd3003;
	}
	add.rn.f64 	%fd3005, %fd3003, %fd4654;
	fma.rn.f64 	%fd3007, %fd3005, %fd4655, %fd3000;
	fma.rn.f64 	%fd3010, %fd4656, %fd3007, %fd4657;
	fma.rn.f64 	%fd3012, %fd3010, %fd3007, %fd4658;
	fma.rn.f64 	%fd3014, %fd3012, %fd3007, %fd4576;
	fma.rn.f64 	%fd3016, %fd3014, %fd3007, %fd4577;
	fma.rn.f64 	%fd3018, %fd3016, %fd3007, %fd4578;
	fma.rn.f64 	%fd3020, %fd3018, %fd3007, %fd4579;
	fma.rn.f64 	%fd3022, %fd3020, %fd3007, %fd4580;
	fma.rn.f64 	%fd3024, %fd3022, %fd3007, %fd4581;
	fma.rn.f64 	%fd3026, %fd3024, %fd3007, %fd4659;
	fma.rn.f64 	%fd3028, %fd3026, %fd3007, %fd2455;
	fma.rn.f64 	%fd3029, %fd3028, %fd3007, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r549}, %fd3029;
	}
	shl.b32 	%r550, %r548, 20;
	add.s32 	%r551, %r549, %r550;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r552, %temp}, %fd3029;
	}
	mov.b64 	%fd3030, {%r552, %r551};
	sub.f64 	%fd3031, %fd2455, %fd3030;
	setp.gt.u32	%p370, %r33, 1075294207;
	selp.f64	%fd3032, 0d3FF0000000000000, %fd3031, %p370;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r553, %temp}, %fd3032;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r554}, %fd3032;
	}
	and.b32  	%r555, %r5341, -2147483648;
	or.b32  	%r556, %r554, %r555;
	mov.b64 	%fd4873, {%r553, %r556};
	bra.uni 	BB7_202;

BB7_197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5298, %temp}, %fd132;
	}
	setp.eq.s32	%p367, %r33, 2146435072;
	setp.eq.s32	%p368, %r5298, 0;
	and.pred  	%p369, %p367, %p368;
	@%p369 bra 	BB7_199;
	bra.uni 	BB7_198;

BB7_199:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5339}, %fd132;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r544, %temp}, %fd2455;
	}
	and.b32  	%r545, %r5339, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r546}, %fd2455;
	}
	or.b32  	%r547, %r546, %r545;
	mov.b64 	%fd4873, {%r544, %r547};
	bra.uni 	BB7_202;

BB7_2329:
	setp.gt.s32	%p2572, %r147, -1;
	@%p2572 bra 	BB7_2332;

	cvt.rzi.f64.f64	%fd4046, %fd4044;
	setp.neu.f64	%p2573, %fd4046, 0d4010000000000000;
	selp.f64	%fd5280, 0dFFF8000000000000, %fd5280, %p2573;

BB7_2332:
	add.f64 	%fd5281, %fd1672, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3770}, %fd5281;
	}
	and.b32  	%r3771, %r3770, 2146435072;
	setp.ne.s32	%p2576, %r3771, 2146435072;
	@%p2576 bra 	BB7_2333;

	setp.gtu.f64	%p2577, %fd1673, 0d7FF0000000000000;
	@%p2577 bra 	BB7_2342;

	and.b32  	%r3772, %r149, 2147483647;
	setp.ne.s32	%p2578, %r3772, 2146435072;
	@%p2578 bra 	BB7_2337;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3773, %temp}, %fd4044;
	}
	setp.eq.s32	%p2579, %r3773, 0;
	@%p2579 bra 	BB7_2341;
	bra.uni 	BB7_2337;

BB7_2341:
	setp.gt.f64	%p2582, %fd1673, 0d3FF0000000000000;
	selp.b32	%r3782, 2146435072, 0, %p2582;
	xor.b32  	%r3783, %r3782, 2146435072;
	setp.lt.s32	%p2583, %r149, 0;
	selp.b32	%r3784, %r3783, %r3782, %p2583;
	setp.eq.f64	%p2584, %fd1672, 0dBFF0000000000000;
	selp.b32	%r3785, 1072693248, %r3784, %p2584;
	mov.u32 	%r3786, 0;
	mov.b64 	%fd5281, {%r3786, %r3785};
	bra.uni 	BB7_2342;

BB7_198:
	add.f64 	%fd4873, %fd132, %fd132;

BB7_202:
	sub.f64 	%fd200, %fd4872, %fd4873;
	@!%p5 bra 	BB7_204;
	bra.uni 	BB7_203;

BB7_203:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r557}, %fd4875;
	}
	xor.b32  	%r558, %r557, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r559, %temp}, %fd4875;
	}
	mov.b64 	%fd4875, {%r559, %r558};

BB7_204:
	@%p243 bra 	BB7_207;
	bra.uni 	BB7_205;

BB7_207:
	selp.b32	%r560, %r23, 0, %p187;
	or.b32  	%r561, %r560, 2146435072;
	setp.lt.s32	%p375, %r15, 0;
	selp.b32	%r562, %r561, %r560, %p375;
	mov.u32 	%r563, 0;
	mov.b64 	%fd4875, {%r563, %r562};
	bra.uni 	BB7_208;

BB7_205:
	setp.gt.s32	%p372, %r23, -1;
	@%p372 bra 	BB7_208;

	cvt.rzi.f64.f64	%fd3058, %fd2414;
	setp.neu.f64	%p373, %fd3058, 0d4000000000000000;
	selp.f64	%fd4875, 0dFFF8000000000000, %fd4875, %p373;

BB7_208:
	@%p248 bra 	BB7_209;

	add.f64 	%fd4876, %fd96, 0d4000000000000000;
	abs.f64 	%fd4573, %fd96;
	setp.gtu.f64	%p377, %fd4573, 0d7FF0000000000000;
	@%p377 bra 	BB7_218;

	and.b32  	%r564, %r15, 2147483647;
	setp.ne.s32	%p378, %r564, 2146435072;
	@%p378 bra 	BB7_213;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r565, %temp}, %fd2414;
	}
	setp.eq.s32	%p379, %r565, 0;
	@%p379 bra 	BB7_217;
	bra.uni 	BB7_213;

BB7_217:
	abs.f64 	%fd4575, %fd96;
	setp.gt.f64	%p382, %fd4575, 0d3FF0000000000000;
	selp.b32	%r574, 2146435072, 0, %p382;
	xor.b32  	%r575, %r574, 2146435072;
	setp.lt.s32	%p383, %r15, 0;
	selp.b32	%r576, %r575, %r574, %p383;
	setp.eq.f64	%p384, %fd96, 0dBFF0000000000000;
	selp.b32	%r577, 1072693248, %r576, %p384;
	mov.u32 	%r578, 0;
	mov.b64 	%fd4876, {%r578, %r577};
	bra.uni 	BB7_218;

BB7_209:
	mov.f64 	%fd4876, %fd4875;

BB7_218:
	mov.f64 	%fd4627, 0d3FE000000000000B;
	mov.f64 	%fd4626, 0d3EC71DEE62401315;
	mov.f64 	%fd4625, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4624, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4623, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4622, 0dC338000000000000;
	mov.f64 	%fd4621, 0d4338000000000000;
	mov.f64 	%fd4620, 0d3FF71547652B82FE;
	mov.f64 	%fd4515, 0d3FC5555555555511;
	mov.f64 	%fd4514, 0d3FA55555555502A1;
	mov.f64 	%fd4513, 0d3F81111111122322;
	mov.f64 	%fd4512, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4511, 0d3F2A01A014761F65;
	mov.f64 	%fd4510, 0d3EFA01997C89EB71;
	mov.f64 	%fd4509, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3060, %fd4876;
	selp.f64	%fd3061, 0dBFF0000000000000, %fd3060, %p257;
	div.rn.f64 	%fd209, %fd3061, %fd40;
	fma.rn.f64 	%fd3064, %fd209, %fd4620, %fd4621;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r44, %temp}, %fd3064;
	}
	add.rn.f64 	%fd3066, %fd3064, %fd4622;
	fma.rn.f64 	%fd3068, %fd3066, %fd4623, %fd209;
	fma.rn.f64 	%fd3070, %fd3066, %fd4509, %fd3068;
	fma.rn.f64 	%fd3073, %fd4624, %fd3070, %fd4625;
	fma.rn.f64 	%fd3075, %fd3073, %fd3070, %fd4626;
	fma.rn.f64 	%fd3077, %fd3075, %fd3070, %fd4510;
	fma.rn.f64 	%fd3079, %fd3077, %fd3070, %fd4511;
	fma.rn.f64 	%fd3081, %fd3079, %fd3070, %fd4512;
	fma.rn.f64 	%fd3083, %fd3081, %fd3070, %fd4513;
	fma.rn.f64 	%fd3085, %fd3083, %fd3070, %fd4514;
	fma.rn.f64 	%fd3087, %fd3085, %fd3070, %fd4515;
	fma.rn.f64 	%fd3089, %fd3087, %fd3070, %fd4627;
	fma.rn.f64 	%fd3091, %fd3089, %fd3070, %fd2455;
	fma.rn.f64 	%fd3092, %fd3091, %fd3070, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd3092;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd3092;
	}
	shl.b32 	%r579, %r44, 20;
	add.s32 	%r580, %r46, %r579;
	mov.b64 	%fd4877, {%r45, %r580};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r581}, %fd209;
	}
	mov.b32 	 %f13, %r581;
	abs.f32 	%f6, %f13;
	setp.lt.f32	%p386, %f6, 0f4086232B;
	@%p386 bra 	BB7_221;

	setp.lt.f64	%p387, %fd209, 0d0000000000000000;
	add.f64 	%fd3093, %fd209, 0d7FF0000000000000;
	selp.f64	%fd4877, 0d0000000000000000, %fd3093, %p387;
	setp.geu.f32	%p388, %f6, 0f40874800;
	@%p388 bra 	BB7_221;

	shr.u32 	%r582, %r44, 31;
	add.s32 	%r583, %r44, %r582;
	shr.s32 	%r584, %r583, 1;
	shl.b32 	%r585, %r584, 20;
	add.s32 	%r586, %r585, %r46;
	mov.b64 	%fd3094, {%r45, %r586};
	sub.s32 	%r587, %r44, %r584;
	shl.b32 	%r588, %r587, 20;
	add.s32 	%r589, %r588, 1072693248;
	mov.u32 	%r590, 0;
	mov.b64 	%fd3095, {%r590, %r589};
	mul.f64 	%fd4877, %fd3094, %fd3095;

BB7_221:
	@!%p3 bra 	BB7_223;
	bra.uni 	BB7_222;

BB7_222:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r591}, %fd4879;
	}
	xor.b32  	%r592, %r591, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r593, %temp}, %fd4879;
	}
	mov.b64 	%fd4879, {%r593, %r592};

BB7_223:
	@%p206 bra 	BB7_226;
	bra.uni 	BB7_224;

BB7_226:
	selp.b32	%r594, %r16, 0, %p187;
	or.b32  	%r595, %r594, 2146435072;
	setp.lt.s32	%p393, %r15, 0;
	selp.b32	%r596, %r595, %r594, %p393;
	mov.u32 	%r597, 0;
	mov.b64 	%fd4879, {%r597, %r596};
	bra.uni 	BB7_227;

BB7_224:
	setp.gt.s32	%p390, %r16, -1;
	@%p390 bra 	BB7_227;

	cvt.rzi.f64.f64	%fd3097, %fd2414;
	setp.neu.f64	%p391, %fd3097, 0d4000000000000000;
	selp.f64	%fd4879, 0dFFF8000000000000, %fd4879, %p391;

BB7_227:
	@%p211 bra 	BB7_228;

	setp.gtu.f64	%p395, %fd68, 0d7FF0000000000000;
	@%p395 bra 	BB7_237;

	and.b32  	%r598, %r15, 2147483647;
	setp.ne.s32	%p396, %r598, 2146435072;
	@%p396 bra 	BB7_232;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r599, %temp}, %fd2414;
	}
	setp.eq.s32	%p397, %r599, 0;
	@%p397 bra 	BB7_236;
	bra.uni 	BB7_232;

BB7_236:
	setp.gt.f64	%p400, %fd68, 0d3FF0000000000000;
	selp.b32	%r608, 2146435072, 0, %p400;
	xor.b32  	%r609, %r608, 2146435072;
	setp.lt.s32	%p401, %r15, 0;
	selp.b32	%r610, %r609, %r608, %p401;
	setp.eq.f64	%p402, %fd67, 0dBFF0000000000000;
	selp.b32	%r611, 1072693248, %r610, %p402;
	mov.u32 	%r612, 0;
	mov.b64 	%fd4880, {%r612, %r611};
	bra.uni 	BB7_237;

BB7_228:
	mov.f64 	%fd4880, %fd4879;

BB7_237:
	mov.f64 	%fd4635, 0d3FE000000000000B;
	mov.f64 	%fd4634, 0d3EC71DEE62401315;
	mov.f64 	%fd4633, 0d3E928AF3FCA213EA;
	mov.f64 	%fd4632, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd4631, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd4630, 0dC338000000000000;
	mov.f64 	%fd4629, 0d4338000000000000;
	mov.f64 	%fd4628, 0d3FF71547652B82FE;
	mov.f64 	%fd4522, 0d3FC5555555555511;
	mov.f64 	%fd4521, 0d3FA55555555502A1;
	mov.f64 	%fd4520, 0d3F81111111122322;
	mov.f64 	%fd4519, 0d3F56C16C1852B7AF;
	mov.f64 	%fd4518, 0d3F2A01A014761F65;
	mov.f64 	%fd4517, 0d3EFA01997C89EB71;
	mov.f64 	%fd4516, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3099, %fd4880;
	selp.f64	%fd3100, 0dBFF0000000000000, %fd3099, %p220;
	div.rn.f64 	%fd222, %fd3100, %fd40;
	fma.rn.f64 	%fd3103, %fd222, %fd4628, %fd4629;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd3103;
	}
	add.rn.f64 	%fd3105, %fd3103, %fd4630;
	fma.rn.f64 	%fd3107, %fd3105, %fd4631, %fd222;
	fma.rn.f64 	%fd3109, %fd3105, %fd4516, %fd3107;
	fma.rn.f64 	%fd3112, %fd4632, %fd3109, %fd4633;
	fma.rn.f64 	%fd3114, %fd3112, %fd3109, %fd4634;
	fma.rn.f64 	%fd3116, %fd3114, %fd3109, %fd4517;
	fma.rn.f64 	%fd3118, %fd3116, %fd3109, %fd4518;
	fma.rn.f64 	%fd3120, %fd3118, %fd3109, %fd4519;
	fma.rn.f64 	%fd3122, %fd3120, %fd3109, %fd4520;
	fma.rn.f64 	%fd3124, %fd3122, %fd3109, %fd4521;
	fma.rn.f64 	%fd3126, %fd3124, %fd3109, %fd4522;
	fma.rn.f64 	%fd3128, %fd3126, %fd3109, %fd4635;
	fma.rn.f64 	%fd3130, %fd3128, %fd3109, %fd2455;
	fma.rn.f64 	%fd3131, %fd3130, %fd3109, %fd2455;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd3131;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd3131;
	}
	shl.b32 	%r613, %r47, 20;
	add.s32 	%r614, %r49, %r613;
	mov.b64 	%fd4881, {%r48, %r614};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r615}, %fd222;
	}
	mov.b32 	 %f14, %r615;
	abs.f32 	%f7, %f14;
	setp.lt.f32	%p404, %f7, 0f4086232B;
	@%p404 bra 	BB7_240;

	setp.lt.f64	%p405, %fd222, 0d0000000000000000;
	add.f64 	%fd3132, %fd222, 0d7FF0000000000000;
	selp.f64	%fd4881, 0d0000000000000000, %fd3132, %p405;
	setp.geu.f32	%p406, %f7, 0f40874800;
	@%p406 bra 	BB7_240;

	shr.u32 	%r616, %r47, 31;
	add.s32 	%r617, %r47, %r616;
	shr.s32 	%r618, %r617, 1;
	shl.b32 	%r619, %r618, 20;
	add.s32 	%r620, %r619, %r49;
	mov.b64 	%fd3133, {%r48, %r620};
	sub.s32 	%r621, %r47, %r618;
	shl.b32 	%r622, %r621, 20;
	add.s32 	%r623, %r622, 1072693248;
	mov.u32 	%r624, 0;
	mov.b64 	%fd3134, {%r624, %r623};
	mul.f64 	%fd4881, %fd3133, %fd3134;

BB7_240:
	sub.f64 	%fd3135, %fd4877, %fd4881;
	mul.f64 	%fd3136, %fd43, %fd3135;
	mul.f64 	%fd3137, %fd41, %fd200;
	sub.f64 	%fd3138, %fd3137, %fd3136;
	mov.f64 	%fd3139, 0dBFF0000000000000;
	div.rn.f64 	%fd3140, %fd3139, %fd125;
	fma.rn.f64 	%fd3141, %fd3140, %fd3138, %fd189;
	div.rn.f64 	%fd5471, %fd3141, %fd165;
	bra.uni 	BB7_3328;

BB7_213:
	and.b32  	%r566, %r23, 2147483647;
	setp.ne.s32	%p380, %r566, 2146435072;
	@%p380 bra 	BB7_214;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r567, %temp}, %fd96;
	}
	setp.ne.s32	%p381, %r567, 0;
	mov.f64 	%fd4876, %fd4875;
	@%p381 bra 	BB7_218;

	shr.s32 	%r568, %r15, 31;
	and.b32  	%r569, %r568, -2146435072;
	add.s32 	%r570, %r569, 2146435072;
	or.b32  	%r571, %r570, -2147483648;
	selp.b32	%r572, %r571, %r570, %p5;
	mov.u32 	%r573, 0;
	mov.b64 	%fd4876, {%r573, %r572};
	bra.uni 	BB7_218;

BB7_232:
	and.b32  	%r600, %r16, 2147483647;
	setp.ne.s32	%p398, %r600, 2146435072;
	@%p398 bra 	BB7_233;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r601, %temp}, %fd67;
	}
	setp.ne.s32	%p399, %r601, 0;
	mov.f64 	%fd4880, %fd4879;
	@%p399 bra 	BB7_237;

	shr.s32 	%r602, %r15, 31;
	and.b32  	%r603, %r602, -2146435072;
	add.s32 	%r604, %r603, 2146435072;
	or.b32  	%r605, %r604, -2147483648;
	selp.b32	%r606, %r605, %r604, %p3;
	mov.u32 	%r607, 0;
	mov.b64 	%fd4880, {%r607, %r606};
	bra.uni 	BB7_237;

BB7_2333:
	mov.f64 	%fd5281, %fd5280;

BB7_2342:
	mul.f64 	%fd4048, %fd5281, 0dC0955B8000000000;
	setp.eq.f64	%p2585, %fd1672, 0d3FF0000000000000;
	selp.f64	%fd4049, 0dC0955B8000000000, %fd4048, %p2585;
	mul.f64 	%fd4050, %fd5278, 0d4071160000000000;
	selp.f64	%fd4051, 0d4071160000000000, %fd4050, %p2585;
	add.f64 	%fd1694, %fd4051, %fd4049;
	mov.f64 	%fd4052, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd4052;
	}
	bfe.u32 	%r3787, %r150, 20, 11;
	add.s32 	%r3788, %r3787, -1012;
	mov.u64 	%rd182, 4617315517961601024;
	shl.b64 	%rd67, %rd182, %r3788;
	setp.eq.s64	%p2586, %rd67, -9223372036854775808;
	// Callseq Start 345
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1673;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4052;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5283, [retval0+0];
	
	//{
	}// Callseq End 345
	and.pred  	%p119, %p2554, %p2586;
	@!%p119 bra 	BB7_2344;
	bra.uni 	BB7_2343;

BB7_2343:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3789}, %fd5283;
	}
	xor.b32  	%r3790, %r3789, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3791, %temp}, %fd5283;
	}
	mov.b64 	%fd5283, {%r3791, %r3790};

BB7_2344:
	@%p2555 bra 	BB7_2347;
	bra.uni 	BB7_2345;

BB7_2347:
	selp.b32	%r3792, %r147, 0, %p2586;
	or.b32  	%r3793, %r3792, 2146435072;
	setp.lt.s32	%p2592, %r150, 0;
	selp.b32	%r3794, %r3793, %r3792, %p2592;
	mov.u32 	%r3795, 0;
	mov.b64 	%fd5283, {%r3795, %r3794};
	bra.uni 	BB7_2348;

BB7_2345:
	setp.gt.s32	%p2589, %r147, -1;
	@%p2589 bra 	BB7_2348;

	cvt.rzi.f64.f64	%fd4054, %fd4052;
	setp.neu.f64	%p2590, %fd4054, 0d4014000000000000;
	selp.f64	%fd5283, 0dFFF8000000000000, %fd5283, %p2590;

BB7_2348:
	add.f64 	%fd5284, %fd1672, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3796}, %fd5284;
	}
	and.b32  	%r3797, %r3796, 2146435072;
	setp.ne.s32	%p2593, %r3797, 2146435072;
	@%p2593 bra 	BB7_2349;

	setp.gtu.f64	%p2594, %fd1673, 0d7FF0000000000000;
	@%p2594 bra 	BB7_2358;

	and.b32  	%r3798, %r150, 2147483647;
	setp.ne.s32	%p2595, %r3798, 2146435072;
	@%p2595 bra 	BB7_2353;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3799, %temp}, %fd4052;
	}
	setp.eq.s32	%p2596, %r3799, 0;
	@%p2596 bra 	BB7_2357;
	bra.uni 	BB7_2353;

BB7_2357:
	setp.gt.f64	%p2599, %fd1673, 0d3FF0000000000000;
	selp.b32	%r3808, 2146435072, 0, %p2599;
	xor.b32  	%r3809, %r3808, 2146435072;
	setp.lt.s32	%p2600, %r150, 0;
	selp.b32	%r3810, %r3809, %r3808, %p2600;
	setp.eq.f64	%p2601, %fd1672, 0dBFF0000000000000;
	selp.b32	%r3811, 1072693248, %r3810, %p2601;
	mov.u32 	%r3812, 0;
	mov.b64 	%fd5284, {%r3812, %r3811};
	bra.uni 	BB7_2358;

BB7_2349:
	mov.f64 	%fd5284, %fd5283;

BB7_2358:
	mul.f64 	%fd4056, %fd5284, 0d40A338C000000000;
	selp.f64	%fd4057, 0d40A338C000000000, %fd4056, %p2585;
	add.f64 	%fd1705, %fd1694, %fd4057;
	mov.f64 	%fd4058, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd4058;
	}
	bfe.u32 	%r3813, %r151, 20, 11;
	add.s32 	%r3814, %r3813, -1012;
	mov.u64 	%rd183, 4618441417868443648;
	shl.b64 	%rd68, %rd183, %r3814;
	setp.eq.s64	%p2603, %rd68, -9223372036854775808;
	// Callseq Start 346
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1673;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4058;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5286, [retval0+0];
	
	//{
	}// Callseq End 346
	and.pred  	%p120, %p2554, %p2603;
	@!%p120 bra 	BB7_2360;
	bra.uni 	BB7_2359;

BB7_2359:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3815}, %fd5286;
	}
	xor.b32  	%r3816, %r3815, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3817, %temp}, %fd5286;
	}
	mov.b64 	%fd5286, {%r3817, %r3816};

BB7_2360:
	@%p2555 bra 	BB7_2363;
	bra.uni 	BB7_2361;

BB7_2363:
	selp.b32	%r3818, %r147, 0, %p2603;
	or.b32  	%r3819, %r3818, 2146435072;
	setp.lt.s32	%p2609, %r151, 0;
	selp.b32	%r3820, %r3819, %r3818, %p2609;
	mov.u32 	%r3821, 0;
	mov.b64 	%fd5286, {%r3821, %r3820};
	bra.uni 	BB7_2364;

BB7_2361:
	setp.gt.s32	%p2606, %r147, -1;
	@%p2606 bra 	BB7_2364;

	cvt.rzi.f64.f64	%fd4060, %fd4058;
	setp.neu.f64	%p2607, %fd4060, 0d4018000000000000;
	selp.f64	%fd5286, 0dFFF8000000000000, %fd5286, %p2607;

BB7_2364:
	add.f64 	%fd5287, %fd1672, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3822}, %fd5287;
	}
	and.b32  	%r3823, %r3822, 2146435072;
	setp.ne.s32	%p2610, %r3823, 2146435072;
	@%p2610 bra 	BB7_2365;

	setp.gtu.f64	%p2611, %fd1673, 0d7FF0000000000000;
	@%p2611 bra 	BB7_2374;

	and.b32  	%r3824, %r151, 2147483647;
	setp.ne.s32	%p2612, %r3824, 2146435072;
	@%p2612 bra 	BB7_2369;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3825, %temp}, %fd4058;
	}
	setp.eq.s32	%p2613, %r3825, 0;
	@%p2613 bra 	BB7_2373;
	bra.uni 	BB7_2369;

BB7_2373:
	setp.gt.f64	%p2616, %fd1673, 0d3FF0000000000000;
	selp.b32	%r3834, 2146435072, 0, %p2616;
	xor.b32  	%r3835, %r3834, 2146435072;
	setp.lt.s32	%p2617, %r151, 0;
	selp.b32	%r3836, %r3835, %r3834, %p2617;
	setp.eq.f64	%p2618, %fd1672, 0dBFF0000000000000;
	selp.b32	%r3837, 1072693248, %r3836, %p2618;
	mov.u32 	%r3838, 0;
	mov.b64 	%fd5287, {%r3838, %r3837};
	bra.uni 	BB7_2374;

BB7_2365:
	mov.f64 	%fd5287, %fd5286;

BB7_2374:
	mul.f64 	%fd4062, %fd5287, 0dC09DE68000000000;
	selp.f64	%fd4063, 0dC09DE68000000000, %fd4062, %p2585;
	add.f64 	%fd1716, %fd1705, %fd4063;
	mov.f64 	%fd4064, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd4064;
	}
	bfe.u32 	%r3839, %r152, 20, 11;
	add.s32 	%r3840, %r3839, -1012;
	mov.u64 	%rd184, 4619567317775286272;
	shl.b64 	%rd69, %rd184, %r3840;
	setp.eq.s64	%p2620, %rd69, -9223372036854775808;
	// Callseq Start 347
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1673;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4064;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5289, [retval0+0];
	
	//{
	}// Callseq End 347
	and.pred  	%p121, %p2554, %p2620;
	@!%p121 bra 	BB7_2376;
	bra.uni 	BB7_2375;

BB7_2375:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3841}, %fd5289;
	}
	xor.b32  	%r3842, %r3841, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3843, %temp}, %fd5289;
	}
	mov.b64 	%fd5289, {%r3843, %r3842};

BB7_2376:
	@%p2555 bra 	BB7_2379;
	bra.uni 	BB7_2377;

BB7_2379:
	selp.b32	%r3844, %r147, 0, %p2620;
	or.b32  	%r3845, %r3844, 2146435072;
	setp.lt.s32	%p2626, %r152, 0;
	selp.b32	%r3846, %r3845, %r3844, %p2626;
	mov.u32 	%r3847, 0;
	mov.b64 	%fd5289, {%r3847, %r3846};
	bra.uni 	BB7_2380;

BB7_2377:
	setp.gt.s32	%p2623, %r147, -1;
	@%p2623 bra 	BB7_2380;

	cvt.rzi.f64.f64	%fd4066, %fd4064;
	setp.neu.f64	%p2624, %fd4066, 0d401C000000000000;
	selp.f64	%fd5289, 0dFFF8000000000000, %fd5289, %p2624;

BB7_2380:
	add.f64 	%fd5290, %fd1672, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3848}, %fd5290;
	}
	and.b32  	%r3849, %r3848, 2146435072;
	setp.ne.s32	%p2627, %r3849, 2146435072;
	@%p2627 bra 	BB7_2381;

	setp.gtu.f64	%p2628, %fd1673, 0d7FF0000000000000;
	@%p2628 bra 	BB7_2390;

	and.b32  	%r3850, %r152, 2147483647;
	setp.ne.s32	%p2629, %r3850, 2146435072;
	@%p2629 bra 	BB7_2385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3851, %temp}, %fd4064;
	}
	setp.eq.s32	%p2630, %r3851, 0;
	@%p2630 bra 	BB7_2389;
	bra.uni 	BB7_2385;

BB7_2389:
	setp.gt.f64	%p2633, %fd1673, 0d3FF0000000000000;
	selp.b32	%r3860, 2146435072, 0, %p2633;
	xor.b32  	%r3861, %r3860, 2146435072;
	setp.lt.s32	%p2634, %r152, 0;
	selp.b32	%r3862, %r3861, %r3860, %p2634;
	setp.eq.f64	%p2635, %fd1672, 0dBFF0000000000000;
	selp.b32	%r3863, 1072693248, %r3862, %p2635;
	mov.u32 	%r3864, 0;
	mov.b64 	%fd5290, {%r3864, %r3863};
	bra.uni 	BB7_2390;

BB7_2381:
	mov.f64 	%fd5290, %fd5289;

BB7_2390:
	mul.f64 	%fd4068, %fd5290, 0d4081160000000000;
	selp.f64	%fd4069, 0d4081160000000000, %fd4068, %p2585;
	add.f64 	%fd5291, %fd1716, %fd4069;

BB7_2391:
	mul.f64 	%fd1729, %fd1669, %fd5291;
	abs.f64 	%fd1730, %fd9;
	// Callseq Start 348
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1730;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5382, [retval0+0];
	
	//{
	}// Callseq End 348
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd9;
	}
	setp.lt.s32	%p2637, %r153, 0;
	and.pred  	%p122, %p2637, %p2533;
	mov.f64 	%fd5293, %fd5382;
	@!%p122 bra 	BB7_2393;
	bra.uni 	BB7_2392;

BB7_2392:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3865}, %fd5382;
	}
	xor.b32  	%r3866, %r3865, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3867, %temp}, %fd5382;
	}
	mov.b64 	%fd5293, {%r3867, %r3866};

BB7_2393:
	setp.eq.f64	%p2639, %fd9, 0d0000000000000000;
	@%p2639 bra 	BB7_2396;
	bra.uni 	BB7_2394;

BB7_2396:
	selp.b32	%r3868, %r153, 0, %p2533;
	or.b32  	%r3869, %r3868, 2146435072;
	setp.lt.s32	%p2643, %r146, 0;
	selp.b32	%r3870, %r3869, %r3868, %p2643;
	mov.u32 	%r3871, 0;
	mov.b64 	%fd5293, {%r3871, %r3870};
	bra.uni 	BB7_2397;

BB7_2394:
	setp.gt.s32	%p2640, %r153, -1;
	@%p2640 bra 	BB7_2397;

	cvt.rzi.f64.f64	%fd4072, %fd4033;
	setp.neu.f64	%p2641, %fd4072, 0d4000000000000000;
	selp.f64	%fd5293, 0dFFF8000000000000, %fd5293, %p2641;

BB7_2397:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3872}, %fd14;
	}
	and.b32  	%r154, %r3872, 2146435072;
	setp.ne.s32	%p2644, %r154, 2146435072;
	@%p2644 bra 	BB7_2398;

	setp.gtu.f64	%p2645, %fd1730, 0d7FF0000000000000;
	mov.f64 	%fd5294, %fd14;
	@%p2645 bra 	BB7_2407;

	and.b32  	%r3873, %r146, 2147483647;
	setp.ne.s32	%p2646, %r3873, 2146435072;
	@%p2646 bra 	BB7_2402;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3874, %temp}, %fd4033;
	}
	setp.eq.s32	%p2647, %r3874, 0;
	@%p2647 bra 	BB7_2406;
	bra.uni 	BB7_2402;

BB7_2406:
	setp.eq.f64	%p2650, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p2651, %fd1730, 0d3FF0000000000000;
	selp.b32	%r3883, 2146435072, 0, %p2651;
	xor.b32  	%r3884, %r3883, 2146435072;
	setp.lt.s32	%p2652, %r146, 0;
	selp.b32	%r3885, %r3884, %r3883, %p2652;
	selp.b32	%r3886, 1072693248, %r3885, %p2650;
	mov.u32 	%r3887, 0;
	mov.b64 	%fd5294, {%r3887, %r3886};
	bra.uni 	BB7_2407;

BB7_2398:
	mov.f64 	%fd5294, %fd5293;

BB7_2407:
	rcp.rn.f64 	%fd4075, %fd5294;
	setp.eq.f64	%p2653, %fd9, 0d3FF0000000000000;
	selp.f64	%fd1740, 0d3FF0000000000000, %fd4075, %p2653;
	div.rn.f64 	%fd1741, %fd1670, %fd9;
	sub.f64 	%fd1742, %fd7, %fd1741;
	setp.gt.f64	%p2654, %fd1742, 0d0000000000000000;
	setp.lt.f64	%p2655, %fd1742, 0d3FF0000000000000;
	and.pred  	%p123, %p2654, %p2655;
	mov.f64 	%fd5310, 0d0000000000000000;
	@!%p123 bra 	BB7_2489;
	bra.uni 	BB7_2408;

BB7_2408:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd1742;
	}
	mov.f64 	%fd4076, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd4076;
	}
	bfe.u32 	%r3888, %r156, 20, 11;
	add.s32 	%r3889, %r3888, -1012;
	mov.u64 	%rd185, 4613937818241073152;
	shl.b64 	%rd70, %rd185, %r3889;
	setp.eq.s64	%p2656, %rd70, -9223372036854775808;
	abs.f64 	%fd1743, %fd1742;
	// Callseq Start 349
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1743;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4076;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5296, [retval0+0];
	
	//{
	}// Callseq End 349
	setp.lt.s32	%p2657, %r155, 0;
	and.pred  	%p124, %p2657, %p2656;
	@!%p124 bra 	BB7_2410;
	bra.uni 	BB7_2409;

BB7_2409:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3890}, %fd5296;
	}
	xor.b32  	%r3891, %r3890, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3892, %temp}, %fd5296;
	}
	mov.b64 	%fd5296, {%r3892, %r3891};

BB7_2410:
	setp.eq.f64	%p2658, %fd1742, 0d0000000000000000;
	@%p2658 bra 	BB7_2413;
	bra.uni 	BB7_2411;

BB7_2413:
	selp.b32	%r3893, %r155, 0, %p2656;
	or.b32  	%r3894, %r3893, 2146435072;
	setp.lt.s32	%p2662, %r156, 0;
	selp.b32	%r3895, %r3894, %r3893, %p2662;
	mov.u32 	%r3896, 0;
	mov.b64 	%fd5296, {%r3896, %r3895};
	bra.uni 	BB7_2414;

BB7_2411:
	setp.gt.s32	%p2659, %r155, -1;
	@%p2659 bra 	BB7_2414;

	cvt.rzi.f64.f64	%fd4078, %fd4076;
	setp.neu.f64	%p2660, %fd4078, 0d4008000000000000;
	selp.f64	%fd5296, 0dFFF8000000000000, %fd5296, %p2660;

BB7_2414:
	add.f64 	%fd5297, %fd1742, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3897}, %fd5297;
	}
	and.b32  	%r3898, %r3897, 2146435072;
	setp.ne.s32	%p2663, %r3898, 2146435072;
	@%p2663 bra 	BB7_2415;

	setp.gtu.f64	%p2664, %fd1743, 0d7FF0000000000000;
	@%p2664 bra 	BB7_2424;

	and.b32  	%r3899, %r156, 2147483647;
	setp.ne.s32	%p2665, %r3899, 2146435072;
	@%p2665 bra 	BB7_2419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3900, %temp}, %fd4076;
	}
	setp.eq.s32	%p2666, %r3900, 0;
	@%p2666 bra 	BB7_2423;
	bra.uni 	BB7_2419;

BB7_2423:
	setp.gt.f64	%p2669, %fd1743, 0d3FF0000000000000;
	selp.b32	%r3909, 2146435072, 0, %p2669;
	xor.b32  	%r3910, %r3909, 2146435072;
	setp.lt.s32	%p2670, %r156, 0;
	selp.b32	%r3911, %r3910, %r3909, %p2670;
	setp.eq.f64	%p2671, %fd1742, 0dBFF0000000000000;
	selp.b32	%r3912, 1072693248, %r3911, %p2671;
	mov.u32 	%r3913, 0;
	mov.b64 	%fd5297, {%r3913, %r3912};
	bra.uni 	BB7_2424;

BB7_2415:
	mov.f64 	%fd5297, %fd5296;

BB7_2424:
	mov.f64 	%fd4080, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd4080;
	}
	bfe.u32 	%r3914, %r157, 20, 11;
	add.s32 	%r3915, %r3914, -1012;
	mov.u64 	%rd186, 4616189618054758400;
	shl.b64 	%rd71, %rd186, %r3915;
	setp.eq.s64	%p2672, %rd71, -9223372036854775808;
	// Callseq Start 350
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1743;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4080;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5299, [retval0+0];
	
	//{
	}// Callseq End 350
	and.pred  	%p125, %p2657, %p2672;
	@!%p125 bra 	BB7_2426;
	bra.uni 	BB7_2425;

BB7_2425:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3916}, %fd5299;
	}
	xor.b32  	%r3917, %r3916, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3918, %temp}, %fd5299;
	}
	mov.b64 	%fd5299, {%r3918, %r3917};

BB7_2426:
	@%p2658 bra 	BB7_2429;
	bra.uni 	BB7_2427;

BB7_2429:
	selp.b32	%r3919, %r155, 0, %p2672;
	or.b32  	%r3920, %r3919, 2146435072;
	setp.lt.s32	%p2678, %r157, 0;
	selp.b32	%r3921, %r3920, %r3919, %p2678;
	mov.u32 	%r3922, 0;
	mov.b64 	%fd5299, {%r3922, %r3921};
	bra.uni 	BB7_2430;

BB7_2427:
	setp.gt.s32	%p2675, %r155, -1;
	@%p2675 bra 	BB7_2430;

	cvt.rzi.f64.f64	%fd4082, %fd4080;
	setp.neu.f64	%p2676, %fd4082, 0d4010000000000000;
	selp.f64	%fd5299, 0dFFF8000000000000, %fd5299, %p2676;

BB7_2430:
	add.f64 	%fd5300, %fd1742, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3923}, %fd5300;
	}
	and.b32  	%r3924, %r3923, 2146435072;
	setp.ne.s32	%p2679, %r3924, 2146435072;
	@%p2679 bra 	BB7_2431;

	setp.gtu.f64	%p2680, %fd1743, 0d7FF0000000000000;
	@%p2680 bra 	BB7_2440;

	and.b32  	%r3925, %r157, 2147483647;
	setp.ne.s32	%p2681, %r3925, 2146435072;
	@%p2681 bra 	BB7_2435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3926, %temp}, %fd4080;
	}
	setp.eq.s32	%p2682, %r3926, 0;
	@%p2682 bra 	BB7_2439;
	bra.uni 	BB7_2435;

BB7_2439:
	setp.gt.f64	%p2685, %fd1743, 0d3FF0000000000000;
	selp.b32	%r3935, 2146435072, 0, %p2685;
	xor.b32  	%r3936, %r3935, 2146435072;
	setp.lt.s32	%p2686, %r157, 0;
	selp.b32	%r3937, %r3936, %r3935, %p2686;
	setp.eq.f64	%p2687, %fd1742, 0dBFF0000000000000;
	selp.b32	%r3938, 1072693248, %r3937, %p2687;
	mov.u32 	%r3939, 0;
	mov.b64 	%fd5300, {%r3939, %r3938};
	bra.uni 	BB7_2440;

BB7_2431:
	mov.f64 	%fd5300, %fd5299;

BB7_2440:
	mul.f64 	%fd4084, %fd5300, 0dC0955B8000000000;
	setp.eq.f64	%p2688, %fd1742, 0d3FF0000000000000;
	selp.f64	%fd4085, 0dC0955B8000000000, %fd4084, %p2688;
	mul.f64 	%fd4086, %fd5297, 0d4071160000000000;
	selp.f64	%fd4087, 0d4071160000000000, %fd4086, %p2688;
	add.f64 	%fd1764, %fd4087, %fd4085;
	mov.f64 	%fd4088, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd4088;
	}
	bfe.u32 	%r3940, %r158, 20, 11;
	add.s32 	%r3941, %r3940, -1012;
	mov.u64 	%rd187, 4617315517961601024;
	shl.b64 	%rd72, %rd187, %r3941;
	setp.eq.s64	%p2689, %rd72, -9223372036854775808;
	// Callseq Start 351
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1743;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4088;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5302, [retval0+0];
	
	//{
	}// Callseq End 351
	and.pred  	%p126, %p2657, %p2689;
	@!%p126 bra 	BB7_2442;
	bra.uni 	BB7_2441;

BB7_2441:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3942}, %fd5302;
	}
	xor.b32  	%r3943, %r3942, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3944, %temp}, %fd5302;
	}
	mov.b64 	%fd5302, {%r3944, %r3943};

BB7_2442:
	@%p2658 bra 	BB7_2445;
	bra.uni 	BB7_2443;

BB7_2445:
	selp.b32	%r3945, %r155, 0, %p2689;
	or.b32  	%r3946, %r3945, 2146435072;
	setp.lt.s32	%p2695, %r158, 0;
	selp.b32	%r3947, %r3946, %r3945, %p2695;
	mov.u32 	%r3948, 0;
	mov.b64 	%fd5302, {%r3948, %r3947};
	bra.uni 	BB7_2446;

BB7_2443:
	setp.gt.s32	%p2692, %r155, -1;
	@%p2692 bra 	BB7_2446;

	cvt.rzi.f64.f64	%fd4090, %fd4088;
	setp.neu.f64	%p2693, %fd4090, 0d4014000000000000;
	selp.f64	%fd5302, 0dFFF8000000000000, %fd5302, %p2693;

BB7_2446:
	add.f64 	%fd5303, %fd1742, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3949}, %fd5303;
	}
	and.b32  	%r3950, %r3949, 2146435072;
	setp.ne.s32	%p2696, %r3950, 2146435072;
	@%p2696 bra 	BB7_2447;

	setp.gtu.f64	%p2697, %fd1743, 0d7FF0000000000000;
	@%p2697 bra 	BB7_2456;

	and.b32  	%r3951, %r158, 2147483647;
	setp.ne.s32	%p2698, %r3951, 2146435072;
	@%p2698 bra 	BB7_2451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3952, %temp}, %fd4088;
	}
	setp.eq.s32	%p2699, %r3952, 0;
	@%p2699 bra 	BB7_2455;
	bra.uni 	BB7_2451;

BB7_2455:
	setp.gt.f64	%p2702, %fd1743, 0d3FF0000000000000;
	selp.b32	%r3961, 2146435072, 0, %p2702;
	xor.b32  	%r3962, %r3961, 2146435072;
	setp.lt.s32	%p2703, %r158, 0;
	selp.b32	%r3963, %r3962, %r3961, %p2703;
	setp.eq.f64	%p2704, %fd1742, 0dBFF0000000000000;
	selp.b32	%r3964, 1072693248, %r3963, %p2704;
	mov.u32 	%r3965, 0;
	mov.b64 	%fd5303, {%r3965, %r3964};
	bra.uni 	BB7_2456;

BB7_2447:
	mov.f64 	%fd5303, %fd5302;

BB7_2456:
	mul.f64 	%fd4092, %fd5303, 0d40A338C000000000;
	selp.f64	%fd4093, 0d40A338C000000000, %fd4092, %p2688;
	add.f64 	%fd1775, %fd1764, %fd4093;
	mov.f64 	%fd4094, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd4094;
	}
	bfe.u32 	%r3966, %r159, 20, 11;
	add.s32 	%r3967, %r3966, -1012;
	mov.u64 	%rd188, 4618441417868443648;
	shl.b64 	%rd73, %rd188, %r3967;
	setp.eq.s64	%p2706, %rd73, -9223372036854775808;
	// Callseq Start 352
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1743;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4094;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5305, [retval0+0];
	
	//{
	}// Callseq End 352
	and.pred  	%p127, %p2657, %p2706;
	@!%p127 bra 	BB7_2458;
	bra.uni 	BB7_2457;

BB7_2457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3968}, %fd5305;
	}
	xor.b32  	%r3969, %r3968, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3970, %temp}, %fd5305;
	}
	mov.b64 	%fd5305, {%r3970, %r3969};

BB7_2458:
	@%p2658 bra 	BB7_2461;
	bra.uni 	BB7_2459;

BB7_2461:
	selp.b32	%r3971, %r155, 0, %p2706;
	or.b32  	%r3972, %r3971, 2146435072;
	setp.lt.s32	%p2712, %r159, 0;
	selp.b32	%r3973, %r3972, %r3971, %p2712;
	mov.u32 	%r3974, 0;
	mov.b64 	%fd5305, {%r3974, %r3973};
	bra.uni 	BB7_2462;

BB7_2459:
	setp.gt.s32	%p2709, %r155, -1;
	@%p2709 bra 	BB7_2462;

	cvt.rzi.f64.f64	%fd4096, %fd4094;
	setp.neu.f64	%p2710, %fd4096, 0d4018000000000000;
	selp.f64	%fd5305, 0dFFF8000000000000, %fd5305, %p2710;

BB7_2462:
	add.f64 	%fd5306, %fd1742, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3975}, %fd5306;
	}
	and.b32  	%r3976, %r3975, 2146435072;
	setp.ne.s32	%p2713, %r3976, 2146435072;
	@%p2713 bra 	BB7_2463;

	setp.gtu.f64	%p2714, %fd1743, 0d7FF0000000000000;
	@%p2714 bra 	BB7_2472;

	and.b32  	%r3977, %r159, 2147483647;
	setp.ne.s32	%p2715, %r3977, 2146435072;
	@%p2715 bra 	BB7_2467;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3978, %temp}, %fd4094;
	}
	setp.eq.s32	%p2716, %r3978, 0;
	@%p2716 bra 	BB7_2471;
	bra.uni 	BB7_2467;

BB7_2471:
	setp.gt.f64	%p2719, %fd1743, 0d3FF0000000000000;
	selp.b32	%r3987, 2146435072, 0, %p2719;
	xor.b32  	%r3988, %r3987, 2146435072;
	setp.lt.s32	%p2720, %r159, 0;
	selp.b32	%r3989, %r3988, %r3987, %p2720;
	setp.eq.f64	%p2721, %fd1742, 0dBFF0000000000000;
	selp.b32	%r3990, 1072693248, %r3989, %p2721;
	mov.u32 	%r3991, 0;
	mov.b64 	%fd5306, {%r3991, %r3990};
	bra.uni 	BB7_2472;

BB7_2463:
	mov.f64 	%fd5306, %fd5305;

BB7_2472:
	mul.f64 	%fd4098, %fd5306, 0dC09DE68000000000;
	selp.f64	%fd4099, 0dC09DE68000000000, %fd4098, %p2688;
	add.f64 	%fd1786, %fd1775, %fd4099;
	mov.f64 	%fd4100, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd4100;
	}
	bfe.u32 	%r3992, %r160, 20, 11;
	add.s32 	%r3993, %r3992, -1012;
	mov.u64 	%rd189, 4619567317775286272;
	shl.b64 	%rd74, %rd189, %r3993;
	setp.eq.s64	%p2723, %rd74, -9223372036854775808;
	// Callseq Start 353
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1743;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4100;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5308, [retval0+0];
	
	//{
	}// Callseq End 353
	and.pred  	%p128, %p2657, %p2723;
	@!%p128 bra 	BB7_2474;
	bra.uni 	BB7_2473;

BB7_2473:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3994}, %fd5308;
	}
	xor.b32  	%r3995, %r3994, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3996, %temp}, %fd5308;
	}
	mov.b64 	%fd5308, {%r3996, %r3995};

BB7_2474:
	@%p2658 bra 	BB7_2477;
	bra.uni 	BB7_2475;

BB7_2477:
	selp.b32	%r3997, %r155, 0, %p2723;
	or.b32  	%r3998, %r3997, 2146435072;
	setp.lt.s32	%p2729, %r160, 0;
	selp.b32	%r3999, %r3998, %r3997, %p2729;
	mov.u32 	%r4000, 0;
	mov.b64 	%fd5308, {%r4000, %r3999};
	bra.uni 	BB7_2478;

BB7_2475:
	setp.gt.s32	%p2726, %r155, -1;
	@%p2726 bra 	BB7_2478;

	cvt.rzi.f64.f64	%fd4102, %fd4100;
	setp.neu.f64	%p2727, %fd4102, 0d401C000000000000;
	selp.f64	%fd5308, 0dFFF8000000000000, %fd5308, %p2727;

BB7_2478:
	add.f64 	%fd5309, %fd1742, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4001}, %fd5309;
	}
	and.b32  	%r4002, %r4001, 2146435072;
	setp.ne.s32	%p2730, %r4002, 2146435072;
	@%p2730 bra 	BB7_2479;

	setp.gtu.f64	%p2731, %fd1743, 0d7FF0000000000000;
	@%p2731 bra 	BB7_2488;

	and.b32  	%r4003, %r160, 2147483647;
	setp.ne.s32	%p2732, %r4003, 2146435072;
	@%p2732 bra 	BB7_2483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4004, %temp}, %fd4100;
	}
	setp.eq.s32	%p2733, %r4004, 0;
	@%p2733 bra 	BB7_2487;
	bra.uni 	BB7_2483;

BB7_2487:
	setp.gt.f64	%p2736, %fd1743, 0d3FF0000000000000;
	selp.b32	%r4013, 2146435072, 0, %p2736;
	xor.b32  	%r4014, %r4013, 2146435072;
	setp.lt.s32	%p2737, %r160, 0;
	selp.b32	%r4015, %r4014, %r4013, %p2737;
	setp.eq.f64	%p2738, %fd1742, 0dBFF0000000000000;
	selp.b32	%r4016, 1072693248, %r4015, %p2738;
	mov.u32 	%r4017, 0;
	mov.b64 	%fd5309, {%r4017, %r4016};
	bra.uni 	BB7_2488;

BB7_2479:
	mov.f64 	%fd5309, %fd5308;

BB7_2488:
	mul.f64 	%fd4104, %fd5309, 0d4081160000000000;
	selp.f64	%fd4105, 0d4081160000000000, %fd4104, %p2688;
	add.f64 	%fd5310, %fd1786, %fd4105;

BB7_2489:
	mul.f64 	%fd4106, %fd1740, %fd5310;
	sub.f64 	%fd1799, %fd1729, %fd4106;
	abs.f64 	%fd1800, %fd1670;
	// Callseq Start 354
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1800;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5401, [retval0+0];
	
	//{
	}// Callseq End 354
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd1670;
	}
	setp.lt.s32	%p2740, %r161, 0;
	and.pred  	%p129, %p2740, %p2533;
	mov.f64 	%fd5312, %fd5401;
	@!%p129 bra 	BB7_2491;
	bra.uni 	BB7_2490;

BB7_2490:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4018}, %fd5401;
	}
	xor.b32  	%r4019, %r4018, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4020, %temp}, %fd5401;
	}
	mov.b64 	%fd5312, {%r4020, %r4019};

BB7_2491:
	setp.eq.f64	%p2742, %fd1670, 0d0000000000000000;
	@%p2742 bra 	BB7_2494;
	bra.uni 	BB7_2492;

BB7_2494:
	selp.b32	%r4021, %r161, 0, %p2533;
	or.b32  	%r4022, %r4021, 2146435072;
	setp.lt.s32	%p2746, %r146, 0;
	selp.b32	%r4023, %r4022, %r4021, %p2746;
	mov.u32 	%r4024, 0;
	mov.b64 	%fd5312, {%r4024, %r4023};
	bra.uni 	BB7_2495;

BB7_2492:
	setp.gt.s32	%p2743, %r161, -1;
	@%p2743 bra 	BB7_2495;

	cvt.rzi.f64.f64	%fd4109, %fd4033;
	setp.neu.f64	%p2744, %fd4109, 0d4000000000000000;
	selp.f64	%fd5312, 0dFFF8000000000000, %fd5312, %p2744;

BB7_2495:
	add.f64 	%fd5402, %fd1670, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4025}, %fd5402;
	}
	and.b32  	%r162, %r4025, 2146435072;
	setp.ne.s32	%p2747, %r162, 2146435072;
	@%p2747 bra 	BB7_2496;

	setp.gtu.f64	%p2748, %fd1800, 0d7FF0000000000000;
	mov.f64 	%fd5313, %fd5402;
	@%p2748 bra 	BB7_2505;

	and.b32  	%r4026, %r146, 2147483647;
	setp.ne.s32	%p2749, %r4026, 2146435072;
	@%p2749 bra 	BB7_2500;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4027, %temp}, %fd4033;
	}
	setp.eq.s32	%p2750, %r4027, 0;
	@%p2750 bra 	BB7_2504;
	bra.uni 	BB7_2500;

BB7_2504:
	setp.gt.f64	%p2753, %fd1800, 0d3FF0000000000000;
	selp.b32	%r4036, 2146435072, 0, %p2753;
	xor.b32  	%r4037, %r4036, 2146435072;
	setp.lt.s32	%p2754, %r146, 0;
	selp.b32	%r4038, %r4037, %r4036, %p2754;
	setp.eq.f64	%p2755, %fd1670, 0dBFF0000000000000;
	selp.b32	%r4039, 1072693248, %r4038, %p2755;
	mov.u32 	%r4040, 0;
	mov.b64 	%fd5313, {%r4040, %r4039};
	bra.uni 	BB7_2505;

BB7_2496:
	mov.f64 	%fd5313, %fd5312;

BB7_2505:
	add.f64 	%fd4112, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2756, %fd1671, %fd4112;
	selp.f64	%fd1811, %fd1671, %fd4112, %p2756;
	setp.lt.f64	%p2757, %fd1741, %fd7;
	selp.f64	%fd1812, %fd1741, %fd7, %p2757;
	setp.lt.f64	%p2758, %fd1811, %fd7;
	setp.gt.f64	%p2759, %fd1812, %fd4112;
	and.pred  	%p130, %p2758, %p2759;
	mov.f64 	%fd5380, 0d0000000000000000;
	@!%p130 bra 	BB7_2859;
	bra.uni 	BB7_2506;

BB7_2506:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd7;
	}
	mov.f64 	%fd4113, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd4113;
	}
	bfe.u32 	%r4041, %r164, 20, 11;
	add.s32 	%r4042, %r4041, -1012;
	mov.u64 	%rd190, 4613937818241073152;
	shl.b64 	%rd75, %rd190, %r4042;
	setp.eq.s64	%p2760, %rd75, -9223372036854775808;
	abs.f64 	%fd1813, %fd7;
	// Callseq Start 355
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1813;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5348, [retval0+0];
	
	//{
	}// Callseq End 355
	setp.lt.s32	%p2761, %r163, 0;
	and.pred  	%p131, %p2761, %p2760;
	mov.f64 	%fd5315, %fd5348;
	@!%p131 bra 	BB7_2508;
	bra.uni 	BB7_2507;

BB7_2507:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4043}, %fd5348;
	}
	xor.b32  	%r4044, %r4043, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4045, %temp}, %fd5348;
	}
	mov.b64 	%fd5315, {%r4045, %r4044};

BB7_2508:
	setp.eq.f64	%p2762, %fd7, 0d0000000000000000;
	@%p2762 bra 	BB7_2511;
	bra.uni 	BB7_2509;

BB7_2511:
	selp.b32	%r4046, %r163, 0, %p2760;
	or.b32  	%r4047, %r4046, 2146435072;
	setp.lt.s32	%p2766, %r164, 0;
	selp.b32	%r4048, %r4047, %r4046, %p2766;
	mov.u32 	%r4049, 0;
	mov.b64 	%fd5315, {%r4049, %r4048};
	bra.uni 	BB7_2512;

BB7_2509:
	setp.gt.s32	%p2763, %r163, -1;
	@%p2763 bra 	BB7_2512;

	cvt.rzi.f64.f64	%fd4115, %fd4113;
	setp.neu.f64	%p2764, %fd4115, 0d4008000000000000;
	selp.f64	%fd5315, 0dFFF8000000000000, %fd5315, %p2764;

BB7_2512:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4050}, %fd31;
	}
	and.b32  	%r165, %r4050, 2146435072;
	setp.ne.s32	%p2767, %r165, 2146435072;
	@%p2767 bra 	BB7_2513;

	setp.gtu.f64	%p2768, %fd1813, 0d7FF0000000000000;
	mov.f64 	%fd5316, %fd31;
	@%p2768 bra 	BB7_2522;

	and.b32  	%r4051, %r164, 2147483647;
	setp.ne.s32	%p2769, %r4051, 2146435072;
	@%p2769 bra 	BB7_2517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4052, %temp}, %fd4113;
	}
	setp.eq.s32	%p2770, %r4052, 0;
	@%p2770 bra 	BB7_2521;
	bra.uni 	BB7_2517;

BB7_2521:
	setp.eq.f64	%p2773, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2774, %fd1813, 0d3FF0000000000000;
	selp.b32	%r4061, 2146435072, 0, %p2774;
	xor.b32  	%r4062, %r4061, 2146435072;
	setp.lt.s32	%p2775, %r164, 0;
	selp.b32	%r4063, %r4062, %r4061, %p2775;
	selp.b32	%r4064, 1072693248, %r4063, %p2773;
	mov.u32 	%r4065, 0;
	mov.b64 	%fd5316, {%r4065, %r4064};
	bra.uni 	BB7_2522;

BB7_2513:
	mov.f64 	%fd5316, %fd5315;

BB7_2522:
	setp.eq.f64	%p2776, %fd7, 0d3FF0000000000000;
	selp.f64	%fd1823, 0d3FF0000000000000, %fd5316, %p2776;
	// Callseq Start 356
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1813;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5351, [retval0+0];
	
	//{
	}// Callseq End 356
	and.pred  	%p132, %p2761, %p2533;
	mov.f64 	%fd5318, %fd5351;
	@!%p132 bra 	BB7_2524;
	bra.uni 	BB7_2523;

BB7_2523:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4066}, %fd5351;
	}
	xor.b32  	%r4067, %r4066, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4068, %temp}, %fd5351;
	}
	mov.b64 	%fd5318, {%r4068, %r4067};

BB7_2524:
	@%p2762 bra 	BB7_2527;
	bra.uni 	BB7_2525;

BB7_2527:
	selp.b32	%r4069, %r163, 0, %p2533;
	or.b32  	%r4070, %r4069, 2146435072;
	setp.lt.s32	%p2783, %r146, 0;
	selp.b32	%r4071, %r4070, %r4069, %p2783;
	mov.u32 	%r4072, 0;
	mov.b64 	%fd5318, {%r4072, %r4071};
	bra.uni 	BB7_2528;

BB7_2525:
	setp.gt.s32	%p2780, %r163, -1;
	@%p2780 bra 	BB7_2528;

	cvt.rzi.f64.f64	%fd4119, %fd4033;
	setp.neu.f64	%p2781, %fd4119, 0d4000000000000000;
	selp.f64	%fd5318, 0dFFF8000000000000, %fd5318, %p2781;

BB7_2528:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4073}, %fd16;
	}
	and.b32  	%r166, %r4073, 2146435072;
	setp.ne.s32	%p2784, %r166, 2146435072;
	@%p2784 bra 	BB7_2529;

	setp.gtu.f64	%p2785, %fd1813, 0d7FF0000000000000;
	mov.f64 	%fd5319, %fd16;
	@%p2785 bra 	BB7_2538;

	and.b32  	%r4074, %r146, 2147483647;
	setp.ne.s32	%p2786, %r4074, 2146435072;
	@%p2786 bra 	BB7_2533;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4075, %temp}, %fd4033;
	}
	setp.eq.s32	%p2787, %r4075, 0;
	@%p2787 bra 	BB7_2537;
	bra.uni 	BB7_2533;

BB7_2537:
	setp.eq.f64	%p2790, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2791, %fd1813, 0d3FF0000000000000;
	selp.b32	%r4084, 2146435072, 0, %p2791;
	xor.b32  	%r4085, %r4084, 2146435072;
	setp.lt.s32	%p2792, %r146, 0;
	selp.b32	%r4086, %r4085, %r4084, %p2792;
	selp.b32	%r4087, 1072693248, %r4086, %p2790;
	mov.u32 	%r4088, 0;
	mov.b64 	%fd5319, {%r4088, %r4087};
	bra.uni 	BB7_2538;

BB7_2529:
	mov.f64 	%fd5319, %fd5318;

BB7_2538:
	selp.f64	%fd1833, 0d3FF0000000000000, %fd5319, %p2776;
	fma.rn.f64 	%fd4121, %fd1833, 0d40A338C000000000, %fd15;
	fma.rn.f64 	%fd1834, %fd1823, 0dC09DE68000000000, %fd4121;
	mov.f64 	%fd4122, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd4122;
	}
	bfe.u32 	%r4089, %r167, 20, 11;
	add.s32 	%r4090, %r4089, -1012;
	mov.u64 	%rd191, 4616189618054758400;
	shl.b64 	%rd76, %rd191, %r4090;
	setp.eq.s64	%p2794, %rd76, -9223372036854775808;
	// Callseq Start 357
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1813;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5354, [retval0+0];
	
	//{
	}// Callseq End 357
	and.pred  	%p133, %p2761, %p2794;
	mov.f64 	%fd5321, %fd5354;
	@!%p133 bra 	BB7_2540;
	bra.uni 	BB7_2539;

BB7_2539:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4091}, %fd5354;
	}
	xor.b32  	%r4092, %r4091, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4093, %temp}, %fd5354;
	}
	mov.b64 	%fd5321, {%r4093, %r4092};

BB7_2540:
	@%p2762 bra 	BB7_2543;
	bra.uni 	BB7_2541;

BB7_2543:
	selp.b32	%r4094, %r163, 0, %p2794;
	or.b32  	%r4095, %r4094, 2146435072;
	setp.lt.s32	%p2800, %r167, 0;
	selp.b32	%r4096, %r4095, %r4094, %p2800;
	mov.u32 	%r4097, 0;
	mov.b64 	%fd5321, {%r4097, %r4096};
	bra.uni 	BB7_2544;

BB7_2541:
	setp.gt.s32	%p2797, %r163, -1;
	@%p2797 bra 	BB7_2544;

	cvt.rzi.f64.f64	%fd4124, %fd4122;
	setp.neu.f64	%p2798, %fd4124, 0d4010000000000000;
	selp.f64	%fd5321, 0dFFF8000000000000, %fd5321, %p2798;

BB7_2544:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4098}, %fd17;
	}
	and.b32  	%r168, %r4098, 2146435072;
	setp.ne.s32	%p2801, %r168, 2146435072;
	@%p2801 bra 	BB7_2545;

	setp.gtu.f64	%p2802, %fd1813, 0d7FF0000000000000;
	mov.f64 	%fd5322, %fd17;
	@%p2802 bra 	BB7_2554;

	and.b32  	%r4099, %r167, 2147483647;
	setp.ne.s32	%p2803, %r4099, 2146435072;
	@%p2803 bra 	BB7_2549;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4100, %temp}, %fd4122;
	}
	setp.eq.s32	%p2804, %r4100, 0;
	@%p2804 bra 	BB7_2553;
	bra.uni 	BB7_2549;

BB7_2553:
	setp.eq.f64	%p2807, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2808, %fd1813, 0d3FF0000000000000;
	selp.b32	%r4109, 2146435072, 0, %p2808;
	xor.b32  	%r4110, %r4109, 2146435072;
	setp.lt.s32	%p2809, %r167, 0;
	selp.b32	%r4111, %r4110, %r4109, %p2809;
	selp.b32	%r4112, 1072693248, %r4111, %p2807;
	mov.u32 	%r4113, 0;
	mov.b64 	%fd5322, {%r4113, %r4112};
	bra.uni 	BB7_2554;

BB7_2545:
	mov.f64 	%fd5322, %fd5321;

BB7_2554:
	selp.f64	%fd1844, 0d3FF0000000000000, %fd5322, %p2776;
	fma.rn.f64 	%fd1845, %fd1844, 0d4081160000000000, %fd1834;
	abs.f64 	%fd1846, %fd1812;
	// Callseq Start 358
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5324, [retval0+0];
	
	//{
	}// Callseq End 358
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd1812;
	}
	setp.lt.s32	%p2811, %r169, 0;
	and.pred  	%p134, %p2811, %p2533;
	@!%p134 bra 	BB7_2556;
	bra.uni 	BB7_2555;

BB7_2555:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4114}, %fd5324;
	}
	xor.b32  	%r4115, %r4114, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4116, %temp}, %fd5324;
	}
	mov.b64 	%fd5324, {%r4116, %r4115};

BB7_2556:
	setp.eq.f64	%p2813, %fd1812, 0d0000000000000000;
	@%p2813 bra 	BB7_2559;
	bra.uni 	BB7_2557;

BB7_2559:
	selp.b32	%r4117, %r169, 0, %p2533;
	or.b32  	%r4118, %r4117, 2146435072;
	setp.lt.s32	%p2817, %r146, 0;
	selp.b32	%r4119, %r4118, %r4117, %p2817;
	mov.u32 	%r4120, 0;
	mov.b64 	%fd5324, {%r4120, %r4119};
	bra.uni 	BB7_2560;

BB7_2557:
	setp.gt.s32	%p2814, %r169, -1;
	@%p2814 bra 	BB7_2560;

	cvt.rzi.f64.f64	%fd4128, %fd4033;
	setp.neu.f64	%p2815, %fd4128, 0d4000000000000000;
	selp.f64	%fd5324, 0dFFF8000000000000, %fd5324, %p2815;

BB7_2560:
	add.f64 	%fd5325, %fd1812, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4121}, %fd5325;
	}
	and.b32  	%r4122, %r4121, 2146435072;
	setp.ne.s32	%p2818, %r4122, 2146435072;
	@%p2818 bra 	BB7_2561;

	setp.gtu.f64	%p2819, %fd1846, 0d7FF0000000000000;
	@%p2819 bra 	BB7_2570;

	and.b32  	%r4123, %r146, 2147483647;
	setp.ne.s32	%p2820, %r4123, 2146435072;
	@%p2820 bra 	BB7_2565;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4124, %temp}, %fd4033;
	}
	setp.eq.s32	%p2821, %r4124, 0;
	@%p2821 bra 	BB7_2569;
	bra.uni 	BB7_2565;

BB7_2569:
	setp.gt.f64	%p2824, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4133, 2146435072, 0, %p2824;
	xor.b32  	%r4134, %r4133, 2146435072;
	setp.lt.s32	%p2825, %r146, 0;
	selp.b32	%r4135, %r4134, %r4133, %p2825;
	setp.eq.f64	%p2826, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4136, 1072693248, %r4135, %p2826;
	mov.u32 	%r4137, 0;
	mov.b64 	%fd5325, {%r4137, %r4136};
	bra.uni 	BB7_2570;

BB7_2561:
	mov.f64 	%fd5325, %fd5324;

BB7_2570:
	setp.eq.f64	%p2827, %fd1812, 0d3FF0000000000000;
	selp.f64	%fd4130, 0d3FF0000000000000, %fd5325, %p2827;
	mul.f64 	%fd4131, %fd1823, %fd1845;
	mul.f64 	%fd1857, %fd4131, %fd4130;
	add.f64 	%fd4132, %fd18, 0d4089A10000000000;
	fma.rn.f64 	%fd4133, %fd1833, 0d40C806F000000000, %fd4132;
	fma.rn.f64 	%fd4134, %fd1823, 0dC0C66CE000000000, %fd4133;
	fma.rn.f64 	%fd1858, %fd1844, 0d40ADE68000000000, %fd4134;
	// Callseq Start 359
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5327, [retval0+0];
	
	//{
	}// Callseq End 359
	and.pred  	%p135, %p2811, %p2760;
	@!%p135 bra 	BB7_2572;
	bra.uni 	BB7_2571;

BB7_2571:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4138}, %fd5327;
	}
	xor.b32  	%r4139, %r4138, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4140, %temp}, %fd5327;
	}
	mov.b64 	%fd5327, {%r4140, %r4139};

BB7_2572:
	@%p2813 bra 	BB7_2575;
	bra.uni 	BB7_2573;

BB7_2575:
	selp.b32	%r4141, %r169, 0, %p2760;
	or.b32  	%r4142, %r4141, 2146435072;
	setp.lt.s32	%p2834, %r164, 0;
	selp.b32	%r4143, %r4142, %r4141, %p2834;
	mov.u32 	%r4144, 0;
	mov.b64 	%fd5327, {%r4144, %r4143};
	bra.uni 	BB7_2576;

BB7_2573:
	setp.gt.s32	%p2831, %r169, -1;
	@%p2831 bra 	BB7_2576;

	cvt.rzi.f64.f64	%fd4137, %fd4113;
	setp.neu.f64	%p2832, %fd4137, 0d4008000000000000;
	selp.f64	%fd5327, 0dFFF8000000000000, %fd5327, %p2832;

BB7_2576:
	add.f64 	%fd5328, %fd1812, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4145}, %fd5328;
	}
	and.b32  	%r4146, %r4145, 2146435072;
	setp.ne.s32	%p2835, %r4146, 2146435072;
	@%p2835 bra 	BB7_2577;

	setp.gtu.f64	%p2836, %fd1846, 0d7FF0000000000000;
	@%p2836 bra 	BB7_2586;

	and.b32  	%r4147, %r164, 2147483647;
	setp.ne.s32	%p2837, %r4147, 2146435072;
	@%p2837 bra 	BB7_2581;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4148, %temp}, %fd4113;
	}
	setp.eq.s32	%p2838, %r4148, 0;
	@%p2838 bra 	BB7_2585;
	bra.uni 	BB7_2581;

BB7_2585:
	setp.gt.f64	%p2841, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4157, 2146435072, 0, %p2841;
	xor.b32  	%r4158, %r4157, 2146435072;
	setp.lt.s32	%p2842, %r164, 0;
	selp.b32	%r4159, %r4158, %r4157, %p2842;
	setp.eq.f64	%p2843, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4160, 1072693248, %r4159, %p2843;
	mov.u32 	%r4161, 0;
	mov.b64 	%fd5328, {%r4161, %r4160};
	bra.uni 	BB7_2586;

BB7_2577:
	mov.f64 	%fd5328, %fd5327;

BB7_2586:
	selp.f64	%fd4139, 0d3FF0000000000000, %fd5328, %p2827;
	mul.f64 	%fd4140, %fd1833, %fd1858;
	mul.f64 	%fd4141, %fd4140, %fd4139;
	div.rn.f64 	%fd4142, %fd4141, 0dC008000000000000;
	fma.rn.f64 	%fd1869, %fd1857, 0d3FE0000000000000, %fd4142;
	mul.f64 	%fd1870, %fd1833, 0d40D806F000000000;
	add.f64 	%fd4143, %fd19, %fd1870;
	fma.rn.f64 	%fd4144, %fd1823, 0dC0DC081800000000, %fd4143;
	fma.rn.f64 	%fd4145, %fd1844, 0d40C66CE000000000, %fd4144;
	mul.f64 	%fd1871, %fd7, %fd4145;
	// Callseq Start 360
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5330, [retval0+0];
	
	//{
	}// Callseq End 360
	and.pred  	%p136, %p2811, %p2794;
	@!%p136 bra 	BB7_2588;
	bra.uni 	BB7_2587;

BB7_2587:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4162}, %fd5330;
	}
	xor.b32  	%r4163, %r4162, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4164, %temp}, %fd5330;
	}
	mov.b64 	%fd5330, {%r4164, %r4163};

BB7_2588:
	@%p2813 bra 	BB7_2591;
	bra.uni 	BB7_2589;

BB7_2591:
	selp.b32	%r4165, %r169, 0, %p2794;
	or.b32  	%r4166, %r4165, 2146435072;
	setp.lt.s32	%p2851, %r167, 0;
	selp.b32	%r4167, %r4166, %r4165, %p2851;
	mov.u32 	%r4168, 0;
	mov.b64 	%fd5330, {%r4168, %r4167};
	bra.uni 	BB7_2592;

BB7_2589:
	setp.gt.s32	%p2848, %r169, -1;
	@%p2848 bra 	BB7_2592;

	cvt.rzi.f64.f64	%fd4148, %fd4122;
	setp.neu.f64	%p2849, %fd4148, 0d4010000000000000;
	selp.f64	%fd5330, 0dFFF8000000000000, %fd5330, %p2849;

BB7_2592:
	add.f64 	%fd5331, %fd1812, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4169}, %fd5331;
	}
	and.b32  	%r4170, %r4169, 2146435072;
	setp.ne.s32	%p2852, %r4170, 2146435072;
	@%p2852 bra 	BB7_2593;

	setp.gtu.f64	%p2853, %fd1846, 0d7FF0000000000000;
	@%p2853 bra 	BB7_2602;

	and.b32  	%r4171, %r167, 2147483647;
	setp.ne.s32	%p2854, %r4171, 2146435072;
	@%p2854 bra 	BB7_2597;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4172, %temp}, %fd4122;
	}
	setp.eq.s32	%p2855, %r4172, 0;
	@%p2855 bra 	BB7_2601;
	bra.uni 	BB7_2597;

BB7_2601:
	setp.gt.f64	%p2858, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4181, 2146435072, 0, %p2858;
	xor.b32  	%r4182, %r4181, 2146435072;
	setp.lt.s32	%p2859, %r167, 0;
	selp.b32	%r4183, %r4182, %r4181, %p2859;
	setp.eq.f64	%p2860, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4184, 1072693248, %r4183, %p2860;
	mov.u32 	%r4185, 0;
	mov.b64 	%fd5331, {%r4185, %r4184};
	bra.uni 	BB7_2602;

BB7_2593:
	mov.f64 	%fd5331, %fd5330;

BB7_2602:
	selp.f64	%fd4150, 0d3FF0000000000000, %fd5331, %p2827;
	mul.f64 	%fd4151, %fd1871, %fd4150;
	fma.rn.f64 	%fd1882, %fd4151, 0d3FD0000000000000, %fd1869;
	mov.f64 	%fd4152, 0dC071160000000000;
	sub.f64 	%fd4153, %fd4152, %fd18;
	sub.f64 	%fd4154, %fd4153, %fd1870;
	fma.rn.f64 	%fd4155, %fd1823, 0d40E2B01000000000, %fd4154;
	fma.rn.f64 	%fd1883, %fd1844, 0dC0D2B01000000000, %fd4155;
	mov.f64 	%fd4156, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd4156;
	}
	bfe.u32 	%r4186, %r170, 20, 11;
	add.s32 	%r4187, %r4186, -1012;
	mov.u64 	%rd192, 4617315517961601024;
	shl.b64 	%rd77, %rd192, %r4187;
	setp.eq.s64	%p2862, %rd77, -9223372036854775808;
	// Callseq Start 361
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4156;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5333, [retval0+0];
	
	//{
	}// Callseq End 361
	and.pred  	%p137, %p2811, %p2862;
	@!%p137 bra 	BB7_2604;
	bra.uni 	BB7_2603;

BB7_2603:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4188}, %fd5333;
	}
	xor.b32  	%r4189, %r4188, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4190, %temp}, %fd5333;
	}
	mov.b64 	%fd5333, {%r4190, %r4189};

BB7_2604:
	@%p2813 bra 	BB7_2607;
	bra.uni 	BB7_2605;

BB7_2607:
	selp.b32	%r4191, %r169, 0, %p2862;
	or.b32  	%r4192, %r4191, 2146435072;
	setp.lt.s32	%p2868, %r170, 0;
	selp.b32	%r4193, %r4192, %r4191, %p2868;
	mov.u32 	%r4194, 0;
	mov.b64 	%fd5333, {%r4194, %r4193};
	bra.uni 	BB7_2608;

BB7_2605:
	setp.gt.s32	%p2865, %r169, -1;
	@%p2865 bra 	BB7_2608;

	cvt.rzi.f64.f64	%fd4158, %fd4156;
	setp.neu.f64	%p2866, %fd4158, 0d4014000000000000;
	selp.f64	%fd5333, 0dFFF8000000000000, %fd5333, %p2866;

BB7_2608:
	add.f64 	%fd5334, %fd1812, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4195}, %fd5334;
	}
	and.b32  	%r4196, %r4195, 2146435072;
	setp.ne.s32	%p2869, %r4196, 2146435072;
	@%p2869 bra 	BB7_2609;

	setp.gtu.f64	%p2870, %fd1846, 0d7FF0000000000000;
	@%p2870 bra 	BB7_2618;

	and.b32  	%r4197, %r170, 2147483647;
	setp.ne.s32	%p2871, %r4197, 2146435072;
	@%p2871 bra 	BB7_2613;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4198, %temp}, %fd4156;
	}
	setp.eq.s32	%p2872, %r4198, 0;
	@%p2872 bra 	BB7_2617;
	bra.uni 	BB7_2613;

BB7_2617:
	setp.gt.f64	%p2875, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4207, 2146435072, 0, %p2875;
	xor.b32  	%r4208, %r4207, 2146435072;
	setp.lt.s32	%p2876, %r170, 0;
	selp.b32	%r4209, %r4208, %r4207, %p2876;
	setp.eq.f64	%p2877, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4210, 1072693248, %r4209, %p2877;
	mov.u32 	%r4211, 0;
	mov.b64 	%fd5334, {%r4211, %r4210};
	bra.uni 	BB7_2618;

BB7_2609:
	mov.f64 	%fd5334, %fd5333;

BB7_2618:
	selp.f64	%fd4160, 0d3FF0000000000000, %fd5334, %p2827;
	mul.f64 	%fd4161, %fd1883, %fd4160;
	div.rn.f64 	%fd4162, %fd4161, 0d4014000000000000;
	add.f64 	%fd1894, %fd1882, %fd4162;
	fma.rn.f64 	%fd4163, %fd1833, 0dC0DC081800000000, %fd20;
	fma.rn.f64 	%fd1895, %fd1823, 0d40D2B01000000000, %fd4163;
	mov.f64 	%fd4164, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd4164;
	}
	bfe.u32 	%r4212, %r171, 20, 11;
	add.s32 	%r4213, %r4212, -1012;
	mov.u64 	%rd193, 4618441417868443648;
	shl.b64 	%rd78, %rd193, %r4213;
	setp.eq.s64	%p2879, %rd78, -9223372036854775808;
	// Callseq Start 362
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4164;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5336, [retval0+0];
	
	//{
	}// Callseq End 362
	and.pred  	%p138, %p2811, %p2879;
	@!%p138 bra 	BB7_2620;
	bra.uni 	BB7_2619;

BB7_2619:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4214}, %fd5336;
	}
	xor.b32  	%r4215, %r4214, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4216, %temp}, %fd5336;
	}
	mov.b64 	%fd5336, {%r4216, %r4215};

BB7_2620:
	@%p2813 bra 	BB7_2623;
	bra.uni 	BB7_2621;

BB7_2623:
	selp.b32	%r4217, %r169, 0, %p2879;
	or.b32  	%r4218, %r4217, 2146435072;
	setp.lt.s32	%p2885, %r171, 0;
	selp.b32	%r4219, %r4218, %r4217, %p2885;
	mov.u32 	%r4220, 0;
	mov.b64 	%fd5336, {%r4220, %r4219};
	bra.uni 	BB7_2624;

BB7_2621:
	setp.gt.s32	%p2882, %r169, -1;
	@%p2882 bra 	BB7_2624;

	cvt.rzi.f64.f64	%fd4166, %fd4164;
	setp.neu.f64	%p2883, %fd4166, 0d4018000000000000;
	selp.f64	%fd5336, 0dFFF8000000000000, %fd5336, %p2883;

BB7_2624:
	add.f64 	%fd5337, %fd1812, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4221}, %fd5337;
	}
	and.b32  	%r4222, %r4221, 2146435072;
	setp.ne.s32	%p2886, %r4222, 2146435072;
	@%p2886 bra 	BB7_2625;

	setp.gtu.f64	%p2887, %fd1846, 0d7FF0000000000000;
	@%p2887 bra 	BB7_2634;

	and.b32  	%r4223, %r171, 2147483647;
	setp.ne.s32	%p2888, %r4223, 2146435072;
	@%p2888 bra 	BB7_2629;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4224, %temp}, %fd4164;
	}
	setp.eq.s32	%p2889, %r4224, 0;
	@%p2889 bra 	BB7_2633;
	bra.uni 	BB7_2629;

BB7_2633:
	setp.gt.f64	%p2892, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4233, 2146435072, 0, %p2892;
	xor.b32  	%r4234, %r4233, 2146435072;
	setp.lt.s32	%p2893, %r171, 0;
	selp.b32	%r4235, %r4234, %r4233, %p2893;
	setp.eq.f64	%p2894, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4236, 1072693248, %r4235, %p2894;
	mov.u32 	%r4237, 0;
	mov.b64 	%fd5337, {%r4237, %r4236};
	bra.uni 	BB7_2634;

BB7_2625:
	mov.f64 	%fd5337, %fd5336;

BB7_2634:
	selp.f64	%fd4168, 0d3FF0000000000000, %fd5337, %p2827;
	mul.f64 	%fd4169, %fd1895, %fd4168;
	div.rn.f64 	%fd4170, %fd4169, 0d4018000000000000;
	add.f64 	%fd1906, %fd1894, %fd4170;
	mov.f64 	%fd4171, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd4171;
	}
	bfe.u32 	%r4238, %r172, 20, 11;
	add.s32 	%r4239, %r4238, -1012;
	mov.u64 	%rd194, 4619567317775286272;
	shl.b64 	%rd79, %rd194, %r4239;
	setp.eq.s64	%p2896, %rd79, -9223372036854775808;
	// Callseq Start 363
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5339, [retval0+0];
	
	//{
	}// Callseq End 363
	and.pred  	%p139, %p2811, %p2896;
	@!%p139 bra 	BB7_2636;
	bra.uni 	BB7_2635;

BB7_2635:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4240}, %fd5339;
	}
	xor.b32  	%r4241, %r4240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4242, %temp}, %fd5339;
	}
	mov.b64 	%fd5339, {%r4242, %r4241};

BB7_2636:
	@%p2813 bra 	BB7_2639;
	bra.uni 	BB7_2637;

BB7_2639:
	selp.b32	%r4243, %r169, 0, %p2896;
	or.b32  	%r4244, %r4243, 2146435072;
	setp.lt.s32	%p2902, %r172, 0;
	selp.b32	%r4245, %r4244, %r4243, %p2902;
	mov.u32 	%r4246, 0;
	mov.b64 	%fd5339, {%r4246, %r4245};
	bra.uni 	BB7_2640;

BB7_2637:
	setp.gt.s32	%p2899, %r169, -1;
	@%p2899 bra 	BB7_2640;

	cvt.rzi.f64.f64	%fd4173, %fd4171;
	setp.neu.f64	%p2900, %fd4173, 0d401C000000000000;
	selp.f64	%fd5339, 0dFFF8000000000000, %fd5339, %p2900;

BB7_2640:
	add.f64 	%fd5340, %fd1812, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4247}, %fd5340;
	}
	and.b32  	%r4248, %r4247, 2146435072;
	setp.ne.s32	%p2903, %r4248, 2146435072;
	@%p2903 bra 	BB7_2641;

	setp.gtu.f64	%p2904, %fd1846, 0d7FF0000000000000;
	@%p2904 bra 	BB7_2650;

	and.b32  	%r4249, %r172, 2147483647;
	setp.ne.s32	%p2905, %r4249, 2146435072;
	@%p2905 bra 	BB7_2645;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4250, %temp}, %fd4171;
	}
	setp.eq.s32	%p2906, %r4250, 0;
	@%p2906 bra 	BB7_2649;
	bra.uni 	BB7_2645;

BB7_2649:
	setp.gt.f64	%p2909, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4259, 2146435072, 0, %p2909;
	xor.b32  	%r4260, %r4259, 2146435072;
	setp.lt.s32	%p2910, %r172, 0;
	selp.b32	%r4261, %r4260, %r4259, %p2910;
	setp.eq.f64	%p2911, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4262, 1072693248, %r4261, %p2911;
	mov.u32 	%r4263, 0;
	mov.b64 	%fd5340, {%r4263, %r4262};
	bra.uni 	BB7_2650;

BB7_2641:
	mov.f64 	%fd5340, %fd5339;

BB7_2650:
	selp.f64	%fd4175, 0d3FF0000000000000, %fd5340, %p2827;
	fma.rn.f64 	%fd4176, %fd1833, 0dC0C66CE000000000, %fd21;
	mul.f64 	%fd4177, %fd4176, %fd4175;
	div.rn.f64 	%fd4178, %fd4177, 0d401C000000000000;
	add.f64 	%fd1917, %fd1906, %fd4178;
	mov.f64 	%fd4179, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd4179;
	}
	bfe.u32 	%r4264, %r173, 20, 11;
	add.s32 	%r4265, %r4264, -1012;
	mov.u64 	%rd195, 4620693217682128896;
	shl.b64 	%rd80, %rd195, %r4265;
	setp.eq.s64	%p2913, %rd80, -9223372036854775808;
	// Callseq Start 364
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4179;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5342, [retval0+0];
	
	//{
	}// Callseq End 364
	and.pred  	%p140, %p2811, %p2913;
	@!%p140 bra 	BB7_2652;
	bra.uni 	BB7_2651;

BB7_2651:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4266}, %fd5342;
	}
	xor.b32  	%r4267, %r4266, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4268, %temp}, %fd5342;
	}
	mov.b64 	%fd5342, {%r4268, %r4267};

BB7_2652:
	@%p2813 bra 	BB7_2655;
	bra.uni 	BB7_2653;

BB7_2655:
	selp.b32	%r4269, %r169, 0, %p2913;
	or.b32  	%r4270, %r4269, 2146435072;
	setp.lt.s32	%p2919, %r173, 0;
	selp.b32	%r4271, %r4270, %r4269, %p2919;
	mov.u32 	%r4272, 0;
	mov.b64 	%fd5342, {%r4272, %r4271};
	bra.uni 	BB7_2656;

BB7_2653:
	setp.gt.s32	%p2916, %r169, -1;
	@%p2916 bra 	BB7_2656;

	cvt.rzi.f64.f64	%fd4181, %fd4179;
	setp.neu.f64	%p2917, %fd4181, 0d4020000000000000;
	selp.f64	%fd5342, 0dFFF8000000000000, %fd5342, %p2917;

BB7_2656:
	add.f64 	%fd5343, %fd1812, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4273}, %fd5343;
	}
	and.b32  	%r4274, %r4273, 2146435072;
	setp.ne.s32	%p2920, %r4274, 2146435072;
	@%p2920 bra 	BB7_2657;

	setp.gtu.f64	%p2921, %fd1846, 0d7FF0000000000000;
	@%p2921 bra 	BB7_2666;

	and.b32  	%r4275, %r173, 2147483647;
	setp.ne.s32	%p2922, %r4275, 2146435072;
	@%p2922 bra 	BB7_2661;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4276, %temp}, %fd4179;
	}
	setp.eq.s32	%p2923, %r4276, 0;
	@%p2923 bra 	BB7_2665;
	bra.uni 	BB7_2661;

BB7_2665:
	setp.gt.f64	%p2926, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4285, 2146435072, 0, %p2926;
	xor.b32  	%r4286, %r4285, 2146435072;
	setp.lt.s32	%p2927, %r173, 0;
	selp.b32	%r4287, %r4286, %r4285, %p2927;
	setp.eq.f64	%p2928, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4288, 1072693248, %r4287, %p2928;
	mov.u32 	%r4289, 0;
	mov.b64 	%fd5343, {%r4289, %r4288};
	bra.uni 	BB7_2666;

BB7_2657:
	mov.f64 	%fd5343, %fd5342;

BB7_2666:
	selp.f64	%fd4183, 0d3FF0000000000000, %fd5343, %p2827;
	mul.f64 	%fd4184, %fd22, %fd4183;
	fma.rn.f64 	%fd1928, %fd4184, 0d3FC0000000000000, %fd1917;
	mov.f64 	%fd4185, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r174}, %fd4185;
	}
	bfe.u32 	%r4290, %r174, 20, 11;
	add.s32 	%r4291, %r4290, -1012;
	mov.u64 	%rd196, 4621256167635550208;
	shl.b64 	%rd81, %rd196, %r4291;
	setp.eq.s64	%p2930, %rd81, -9223372036854775808;
	// Callseq Start 365
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1846;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4185;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5345, [retval0+0];
	
	//{
	}// Callseq End 365
	and.pred  	%p141, %p2811, %p2930;
	@!%p141 bra 	BB7_2668;
	bra.uni 	BB7_2667;

BB7_2667:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4292}, %fd5345;
	}
	xor.b32  	%r4293, %r4292, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4294, %temp}, %fd5345;
	}
	mov.b64 	%fd5345, {%r4294, %r4293};

BB7_2668:
	@%p2813 bra 	BB7_2671;
	bra.uni 	BB7_2669;

BB7_2671:
	selp.b32	%r4295, %r169, 0, %p2930;
	or.b32  	%r4296, %r4295, 2146435072;
	setp.lt.s32	%p2936, %r174, 0;
	selp.b32	%r4297, %r4296, %r4295, %p2936;
	mov.u32 	%r4298, 0;
	mov.b64 	%fd5345, {%r4298, %r4297};
	bra.uni 	BB7_2672;

BB7_2669:
	setp.gt.s32	%p2933, %r169, -1;
	@%p2933 bra 	BB7_2672;

	cvt.rzi.f64.f64	%fd4187, %fd4185;
	setp.neu.f64	%p2934, %fd4187, 0d4022000000000000;
	selp.f64	%fd5345, 0dFFF8000000000000, %fd5345, %p2934;

BB7_2672:
	add.f64 	%fd5346, %fd1812, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4299}, %fd5346;
	}
	and.b32  	%r4300, %r4299, 2146435072;
	setp.ne.s32	%p2937, %r4300, 2146435072;
	@%p2937 bra 	BB7_2673;

	setp.gtu.f64	%p2938, %fd1846, 0d7FF0000000000000;
	@%p2938 bra 	BB7_2682;

	and.b32  	%r4301, %r174, 2147483647;
	setp.ne.s32	%p2939, %r4301, 2146435072;
	@%p2939 bra 	BB7_2677;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4302, %temp}, %fd4185;
	}
	setp.eq.s32	%p2940, %r4302, 0;
	@%p2940 bra 	BB7_2681;
	bra.uni 	BB7_2677;

BB7_2681:
	setp.gt.f64	%p2943, %fd1846, 0d3FF0000000000000;
	selp.b32	%r4311, 2146435072, 0, %p2943;
	xor.b32  	%r4312, %r4311, 2146435072;
	setp.lt.s32	%p2944, %r174, 0;
	selp.b32	%r4313, %r4312, %r4311, %p2944;
	setp.eq.f64	%p2945, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4314, 1072693248, %r4313, %p2945;
	mov.u32 	%r4315, 0;
	mov.b64 	%fd5346, {%r4315, %r4314};
	bra.uni 	BB7_2682;

BB7_2673:
	mov.f64 	%fd5346, %fd5345;

BB7_2682:
	mul.f64 	%fd4189, %fd5346, 0d4081160000000000;
	div.rn.f64 	%fd4190, %fd4189, 0d4022000000000000;
	selp.f64	%fd4191, 0d404E600000000000, %fd4190, %p2827;
	sub.f64 	%fd1939, %fd1928, %fd4191;
	@!%p131 bra 	BB7_2684;
	bra.uni 	BB7_2683;

BB7_2683:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4316}, %fd5348;
	}
	xor.b32  	%r4317, %r4316, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4318, %temp}, %fd5348;
	}
	mov.b64 	%fd5348, {%r4318, %r4317};

BB7_2684:
	@%p2762 bra 	BB7_2687;
	bra.uni 	BB7_2685;

BB7_2687:
	selp.b32	%r4319, %r163, 0, %p2760;
	or.b32  	%r4320, %r4319, 2146435072;
	setp.lt.s32	%p2951, %r164, 0;
	selp.b32	%r4321, %r4320, %r4319, %p2951;
	mov.u32 	%r4322, 0;
	mov.b64 	%fd5348, {%r4322, %r4321};
	bra.uni 	BB7_2688;

BB7_2685:
	setp.gt.s32	%p2948, %r163, -1;
	@%p2948 bra 	BB7_2688;

	cvt.rzi.f64.f64	%fd4193, %fd4113;
	setp.neu.f64	%p2949, %fd4193, 0d4008000000000000;
	selp.f64	%fd5348, 0dFFF8000000000000, %fd5348, %p2949;

BB7_2688:
	@%p2767 bra 	BB7_2689;

	setp.gtu.f64	%p2953, %fd1813, 0d7FF0000000000000;
	mov.f64 	%fd5349, %fd31;
	@%p2953 bra 	BB7_2698;

	and.b32  	%r4323, %r164, 2147483647;
	setp.ne.s32	%p2954, %r4323, 2146435072;
	@%p2954 bra 	BB7_2693;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4324, %temp}, %fd4113;
	}
	setp.eq.s32	%p2955, %r4324, 0;
	@%p2955 bra 	BB7_2697;
	bra.uni 	BB7_2693;

BB7_2697:
	setp.eq.f64	%p2958, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2959, %fd1813, 0d3FF0000000000000;
	selp.b32	%r4333, 2146435072, 0, %p2959;
	xor.b32  	%r4334, %r4333, 2146435072;
	setp.lt.s32	%p2960, %r164, 0;
	selp.b32	%r4335, %r4334, %r4333, %p2960;
	selp.b32	%r4336, 1072693248, %r4335, %p2958;
	mov.u32 	%r4337, 0;
	mov.b64 	%fd5349, {%r4337, %r4336};
	bra.uni 	BB7_2698;

BB7_2689:
	mov.f64 	%fd5349, %fd5348;

BB7_2698:
	selp.f64	%fd1948, 0d3FF0000000000000, %fd5349, %p2776;
	@!%p132 bra 	BB7_2700;
	bra.uni 	BB7_2699;

BB7_2699:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4338}, %fd5351;
	}
	xor.b32  	%r4339, %r4338, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4340, %temp}, %fd5351;
	}
	mov.b64 	%fd5351, {%r4340, %r4339};

BB7_2700:
	@%p2762 bra 	BB7_2703;
	bra.uni 	BB7_2701;

BB7_2703:
	selp.b32	%r4341, %r163, 0, %p2533;
	or.b32  	%r4342, %r4341, 2146435072;
	setp.lt.s32	%p2966, %r146, 0;
	selp.b32	%r4343, %r4342, %r4341, %p2966;
	mov.u32 	%r4344, 0;
	mov.b64 	%fd5351, {%r4344, %r4343};
	bra.uni 	BB7_2704;

BB7_2701:
	setp.gt.s32	%p2963, %r163, -1;
	@%p2963 bra 	BB7_2704;

	cvt.rzi.f64.f64	%fd4196, %fd4033;
	setp.neu.f64	%p2964, %fd4196, 0d4000000000000000;
	selp.f64	%fd5351, 0dFFF8000000000000, %fd5351, %p2964;

BB7_2704:
	@%p2784 bra 	BB7_2705;

	setp.gtu.f64	%p2968, %fd1813, 0d7FF0000000000000;
	mov.f64 	%fd5352, %fd16;
	@%p2968 bra 	BB7_2714;

	and.b32  	%r4345, %r146, 2147483647;
	setp.ne.s32	%p2969, %r4345, 2146435072;
	@%p2969 bra 	BB7_2709;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4346, %temp}, %fd4033;
	}
	setp.eq.s32	%p2970, %r4346, 0;
	@%p2970 bra 	BB7_2713;
	bra.uni 	BB7_2709;

BB7_2713:
	setp.eq.f64	%p2973, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2974, %fd1813, 0d3FF0000000000000;
	selp.b32	%r4355, 2146435072, 0, %p2974;
	xor.b32  	%r4356, %r4355, 2146435072;
	setp.lt.s32	%p2975, %r146, 0;
	selp.b32	%r4357, %r4356, %r4355, %p2975;
	selp.b32	%r4358, 1072693248, %r4357, %p2973;
	mov.u32 	%r4359, 0;
	mov.b64 	%fd5352, {%r4359, %r4358};
	bra.uni 	BB7_2714;

BB7_2705:
	mov.f64 	%fd5352, %fd5351;

BB7_2714:
	selp.f64	%fd1957, 0d3FF0000000000000, %fd5352, %p2776;
	fma.rn.f64 	%fd4198, %fd1957, 0d40A338C000000000, %fd15;
	fma.rn.f64 	%fd1958, %fd1948, 0dC09DE68000000000, %fd4198;
	@!%p133 bra 	BB7_2716;
	bra.uni 	BB7_2715;

BB7_2715:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4360}, %fd5354;
	}
	xor.b32  	%r4361, %r4360, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4362, %temp}, %fd5354;
	}
	mov.b64 	%fd5354, {%r4362, %r4361};

BB7_2716:
	@%p2762 bra 	BB7_2719;
	bra.uni 	BB7_2717;

BB7_2719:
	selp.b32	%r4363, %r163, 0, %p2794;
	or.b32  	%r4364, %r4363, 2146435072;
	setp.lt.s32	%p2981, %r167, 0;
	selp.b32	%r4365, %r4364, %r4363, %p2981;
	mov.u32 	%r4366, 0;
	mov.b64 	%fd5354, {%r4366, %r4365};
	bra.uni 	BB7_2720;

BB7_2717:
	setp.gt.s32	%p2978, %r163, -1;
	@%p2978 bra 	BB7_2720;

	cvt.rzi.f64.f64	%fd4200, %fd4122;
	setp.neu.f64	%p2979, %fd4200, 0d4010000000000000;
	selp.f64	%fd5354, 0dFFF8000000000000, %fd5354, %p2979;

BB7_2720:
	@%p2801 bra 	BB7_2721;

	setp.gtu.f64	%p2983, %fd1813, 0d7FF0000000000000;
	mov.f64 	%fd5355, %fd17;
	@%p2983 bra 	BB7_2730;

	and.b32  	%r4367, %r167, 2147483647;
	setp.ne.s32	%p2984, %r4367, 2146435072;
	@%p2984 bra 	BB7_2725;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4368, %temp}, %fd4122;
	}
	setp.eq.s32	%p2985, %r4368, 0;
	@%p2985 bra 	BB7_2729;
	bra.uni 	BB7_2725;

BB7_2729:
	setp.eq.f64	%p2988, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2989, %fd1813, 0d3FF0000000000000;
	selp.b32	%r4377, 2146435072, 0, %p2989;
	xor.b32  	%r4378, %r4377, 2146435072;
	setp.lt.s32	%p2990, %r167, 0;
	selp.b32	%r4379, %r4378, %r4377, %p2990;
	selp.b32	%r4380, 1072693248, %r4379, %p2988;
	mov.u32 	%r4381, 0;
	mov.b64 	%fd5355, {%r4381, %r4380};
	bra.uni 	BB7_2730;

BB7_2721:
	mov.f64 	%fd5355, %fd5354;

BB7_2730:
	selp.f64	%fd1967, 0d3FF0000000000000, %fd5355, %p2776;
	fma.rn.f64 	%fd1968, %fd1967, 0d4081160000000000, %fd1958;
	abs.f64 	%fd1969, %fd1811;
	// Callseq Start 366
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5357, [retval0+0];
	
	//{
	}// Callseq End 366
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd1811;
	}
	setp.lt.s32	%p2992, %r175, 0;
	and.pred  	%p142, %p2992, %p2533;
	@!%p142 bra 	BB7_2732;
	bra.uni 	BB7_2731;

BB7_2731:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4382}, %fd5357;
	}
	xor.b32  	%r4383, %r4382, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4384, %temp}, %fd5357;
	}
	mov.b64 	%fd5357, {%r4384, %r4383};

BB7_2732:
	setp.eq.f64	%p2994, %fd1811, 0d0000000000000000;
	@%p2994 bra 	BB7_2735;
	bra.uni 	BB7_2733;

BB7_2735:
	selp.b32	%r4385, %r175, 0, %p2533;
	or.b32  	%r4386, %r4385, 2146435072;
	setp.lt.s32	%p2998, %r146, 0;
	selp.b32	%r4387, %r4386, %r4385, %p2998;
	mov.u32 	%r4388, 0;
	mov.b64 	%fd5357, {%r4388, %r4387};
	bra.uni 	BB7_2736;

BB7_2733:
	setp.gt.s32	%p2995, %r175, -1;
	@%p2995 bra 	BB7_2736;

	cvt.rzi.f64.f64	%fd4204, %fd4033;
	setp.neu.f64	%p2996, %fd4204, 0d4000000000000000;
	selp.f64	%fd5357, 0dFFF8000000000000, %fd5357, %p2996;

BB7_2736:
	add.f64 	%fd5358, %fd1811, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4389}, %fd5358;
	}
	and.b32  	%r4390, %r4389, 2146435072;
	setp.ne.s32	%p2999, %r4390, 2146435072;
	@%p2999 bra 	BB7_2737;

	setp.gtu.f64	%p3000, %fd1969, 0d7FF0000000000000;
	@%p3000 bra 	BB7_2746;

	and.b32  	%r4391, %r146, 2147483647;
	setp.ne.s32	%p3001, %r4391, 2146435072;
	@%p3001 bra 	BB7_2741;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4392, %temp}, %fd4033;
	}
	setp.eq.s32	%p3002, %r4392, 0;
	@%p3002 bra 	BB7_2745;
	bra.uni 	BB7_2741;

BB7_2745:
	setp.gt.f64	%p3005, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4401, 2146435072, 0, %p3005;
	xor.b32  	%r4402, %r4401, 2146435072;
	setp.lt.s32	%p3006, %r146, 0;
	selp.b32	%r4403, %r4402, %r4401, %p3006;
	setp.eq.f64	%p3007, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4404, 1072693248, %r4403, %p3007;
	mov.u32 	%r4405, 0;
	mov.b64 	%fd5358, {%r4405, %r4404};
	bra.uni 	BB7_2746;

BB7_2737:
	mov.f64 	%fd5358, %fd5357;

BB7_2746:
	setp.eq.f64	%p3008, %fd1811, 0d3FF0000000000000;
	selp.f64	%fd4206, 0d3FF0000000000000, %fd5358, %p3008;
	mul.f64 	%fd4207, %fd1948, %fd1968;
	mul.f64 	%fd1980, %fd4207, %fd4206;
	fma.rn.f64 	%fd4209, %fd1957, 0d40C806F000000000, %fd4132;
	fma.rn.f64 	%fd4210, %fd1948, 0dC0C66CE000000000, %fd4209;
	fma.rn.f64 	%fd1981, %fd1967, 0d40ADE68000000000, %fd4210;
	// Callseq Start 367
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5360, [retval0+0];
	
	//{
	}// Callseq End 367
	and.pred  	%p143, %p2992, %p2760;
	@!%p143 bra 	BB7_2748;
	bra.uni 	BB7_2747;

BB7_2747:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4406}, %fd5360;
	}
	xor.b32  	%r4407, %r4406, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4408, %temp}, %fd5360;
	}
	mov.b64 	%fd5360, {%r4408, %r4407};

BB7_2748:
	@%p2994 bra 	BB7_2751;
	bra.uni 	BB7_2749;

BB7_2751:
	selp.b32	%r4409, %r175, 0, %p2760;
	or.b32  	%r4410, %r4409, 2146435072;
	setp.lt.s32	%p3015, %r164, 0;
	selp.b32	%r4411, %r4410, %r4409, %p3015;
	mov.u32 	%r4412, 0;
	mov.b64 	%fd5360, {%r4412, %r4411};
	bra.uni 	BB7_2752;

BB7_2749:
	setp.gt.s32	%p3012, %r175, -1;
	@%p3012 bra 	BB7_2752;

	cvt.rzi.f64.f64	%fd4213, %fd4113;
	setp.neu.f64	%p3013, %fd4213, 0d4008000000000000;
	selp.f64	%fd5360, 0dFFF8000000000000, %fd5360, %p3013;

BB7_2752:
	add.f64 	%fd5361, %fd1811, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4413}, %fd5361;
	}
	and.b32  	%r4414, %r4413, 2146435072;
	setp.ne.s32	%p3016, %r4414, 2146435072;
	@%p3016 bra 	BB7_2753;

	setp.gtu.f64	%p3017, %fd1969, 0d7FF0000000000000;
	@%p3017 bra 	BB7_2762;

	and.b32  	%r4415, %r164, 2147483647;
	setp.ne.s32	%p3018, %r4415, 2146435072;
	@%p3018 bra 	BB7_2757;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4416, %temp}, %fd4113;
	}
	setp.eq.s32	%p3019, %r4416, 0;
	@%p3019 bra 	BB7_2761;
	bra.uni 	BB7_2757;

BB7_2761:
	setp.gt.f64	%p3022, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4425, 2146435072, 0, %p3022;
	xor.b32  	%r4426, %r4425, 2146435072;
	setp.lt.s32	%p3023, %r164, 0;
	selp.b32	%r4427, %r4426, %r4425, %p3023;
	setp.eq.f64	%p3024, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4428, 1072693248, %r4427, %p3024;
	mov.u32 	%r4429, 0;
	mov.b64 	%fd5361, {%r4429, %r4428};
	bra.uni 	BB7_2762;

BB7_2753:
	mov.f64 	%fd5361, %fd5360;

BB7_2762:
	selp.f64	%fd4215, 0d3FF0000000000000, %fd5361, %p3008;
	mul.f64 	%fd4216, %fd1957, %fd1981;
	mul.f64 	%fd4217, %fd4216, %fd4215;
	div.rn.f64 	%fd4218, %fd4217, 0dC008000000000000;
	fma.rn.f64 	%fd1992, %fd1980, 0d3FE0000000000000, %fd4218;
	mul.f64 	%fd1993, %fd1957, 0d40D806F000000000;
	add.f64 	%fd4219, %fd19, %fd1993;
	fma.rn.f64 	%fd4220, %fd1948, 0dC0DC081800000000, %fd4219;
	fma.rn.f64 	%fd4221, %fd1967, 0d40C66CE000000000, %fd4220;
	mul.f64 	%fd1994, %fd7, %fd4221;
	// Callseq Start 368
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4122;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5363, [retval0+0];
	
	//{
	}// Callseq End 368
	and.pred  	%p144, %p2992, %p2794;
	@!%p144 bra 	BB7_2764;
	bra.uni 	BB7_2763;

BB7_2763:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4430}, %fd5363;
	}
	xor.b32  	%r4431, %r4430, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4432, %temp}, %fd5363;
	}
	mov.b64 	%fd5363, {%r4432, %r4431};

BB7_2764:
	@%p2994 bra 	BB7_2767;
	bra.uni 	BB7_2765;

BB7_2767:
	selp.b32	%r4433, %r175, 0, %p2794;
	or.b32  	%r4434, %r4433, 2146435072;
	setp.lt.s32	%p3032, %r167, 0;
	selp.b32	%r4435, %r4434, %r4433, %p3032;
	mov.u32 	%r4436, 0;
	mov.b64 	%fd5363, {%r4436, %r4435};
	bra.uni 	BB7_2768;

BB7_2765:
	setp.gt.s32	%p3029, %r175, -1;
	@%p3029 bra 	BB7_2768;

	cvt.rzi.f64.f64	%fd4224, %fd4122;
	setp.neu.f64	%p3030, %fd4224, 0d4010000000000000;
	selp.f64	%fd5363, 0dFFF8000000000000, %fd5363, %p3030;

BB7_2768:
	add.f64 	%fd5364, %fd1811, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4437}, %fd5364;
	}
	and.b32  	%r4438, %r4437, 2146435072;
	setp.ne.s32	%p3033, %r4438, 2146435072;
	@%p3033 bra 	BB7_2769;

	setp.gtu.f64	%p3034, %fd1969, 0d7FF0000000000000;
	@%p3034 bra 	BB7_2778;

	and.b32  	%r4439, %r167, 2147483647;
	setp.ne.s32	%p3035, %r4439, 2146435072;
	@%p3035 bra 	BB7_2773;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4440, %temp}, %fd4122;
	}
	setp.eq.s32	%p3036, %r4440, 0;
	@%p3036 bra 	BB7_2777;
	bra.uni 	BB7_2773;

BB7_2777:
	setp.gt.f64	%p3039, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4449, 2146435072, 0, %p3039;
	xor.b32  	%r4450, %r4449, 2146435072;
	setp.lt.s32	%p3040, %r167, 0;
	selp.b32	%r4451, %r4450, %r4449, %p3040;
	setp.eq.f64	%p3041, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4452, 1072693248, %r4451, %p3041;
	mov.u32 	%r4453, 0;
	mov.b64 	%fd5364, {%r4453, %r4452};
	bra.uni 	BB7_2778;

BB7_2769:
	mov.f64 	%fd5364, %fd5363;

BB7_2778:
	selp.f64	%fd4226, 0d3FF0000000000000, %fd5364, %p3008;
	mul.f64 	%fd4227, %fd1994, %fd4226;
	fma.rn.f64 	%fd2005, %fd4227, 0d3FD0000000000000, %fd1992;
	sub.f64 	%fd4230, %fd4153, %fd1993;
	fma.rn.f64 	%fd4231, %fd1948, 0d40E2B01000000000, %fd4230;
	fma.rn.f64 	%fd2006, %fd1967, 0dC0D2B01000000000, %fd4231;
	// Callseq Start 369
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4156;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5366, [retval0+0];
	
	//{
	}// Callseq End 369
	and.pred  	%p145, %p2992, %p2862;
	@!%p145 bra 	BB7_2780;
	bra.uni 	BB7_2779;

BB7_2779:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4454}, %fd5366;
	}
	xor.b32  	%r4455, %r4454, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4456, %temp}, %fd5366;
	}
	mov.b64 	%fd5366, {%r4456, %r4455};

BB7_2780:
	@%p2994 bra 	BB7_2783;
	bra.uni 	BB7_2781;

BB7_2783:
	selp.b32	%r4457, %r175, 0, %p2862;
	or.b32  	%r4458, %r4457, 2146435072;
	setp.lt.s32	%p3049, %r170, 0;
	selp.b32	%r4459, %r4458, %r4457, %p3049;
	mov.u32 	%r4460, 0;
	mov.b64 	%fd5366, {%r4460, %r4459};
	bra.uni 	BB7_2784;

BB7_2781:
	setp.gt.s32	%p3046, %r175, -1;
	@%p3046 bra 	BB7_2784;

	cvt.rzi.f64.f64	%fd4234, %fd4156;
	setp.neu.f64	%p3047, %fd4234, 0d4014000000000000;
	selp.f64	%fd5366, 0dFFF8000000000000, %fd5366, %p3047;

BB7_2784:
	add.f64 	%fd5367, %fd1811, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4461}, %fd5367;
	}
	and.b32  	%r4462, %r4461, 2146435072;
	setp.ne.s32	%p3050, %r4462, 2146435072;
	@%p3050 bra 	BB7_2785;

	setp.gtu.f64	%p3051, %fd1969, 0d7FF0000000000000;
	@%p3051 bra 	BB7_2794;

	and.b32  	%r4463, %r170, 2147483647;
	setp.ne.s32	%p3052, %r4463, 2146435072;
	@%p3052 bra 	BB7_2789;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4464, %temp}, %fd4156;
	}
	setp.eq.s32	%p3053, %r4464, 0;
	@%p3053 bra 	BB7_2793;
	bra.uni 	BB7_2789;

BB7_2793:
	setp.gt.f64	%p3056, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4473, 2146435072, 0, %p3056;
	xor.b32  	%r4474, %r4473, 2146435072;
	setp.lt.s32	%p3057, %r170, 0;
	selp.b32	%r4475, %r4474, %r4473, %p3057;
	setp.eq.f64	%p3058, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4476, 1072693248, %r4475, %p3058;
	mov.u32 	%r4477, 0;
	mov.b64 	%fd5367, {%r4477, %r4476};
	bra.uni 	BB7_2794;

BB7_2785:
	mov.f64 	%fd5367, %fd5366;

BB7_2794:
	selp.f64	%fd4236, 0d3FF0000000000000, %fd5367, %p3008;
	mul.f64 	%fd4237, %fd2006, %fd4236;
	div.rn.f64 	%fd4238, %fd4237, 0d4014000000000000;
	add.f64 	%fd2017, %fd2005, %fd4238;
	fma.rn.f64 	%fd4239, %fd1957, 0dC0DC081800000000, %fd20;
	fma.rn.f64 	%fd2018, %fd1948, 0d40D2B01000000000, %fd4239;
	// Callseq Start 370
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4164;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5369, [retval0+0];
	
	//{
	}// Callseq End 370
	and.pred  	%p146, %p2992, %p2879;
	@!%p146 bra 	BB7_2796;
	bra.uni 	BB7_2795;

BB7_2795:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4478}, %fd5369;
	}
	xor.b32  	%r4479, %r4478, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4480, %temp}, %fd5369;
	}
	mov.b64 	%fd5369, {%r4480, %r4479};

BB7_2796:
	@%p2994 bra 	BB7_2799;
	bra.uni 	BB7_2797;

BB7_2799:
	selp.b32	%r4481, %r175, 0, %p2879;
	or.b32  	%r4482, %r4481, 2146435072;
	setp.lt.s32	%p3066, %r171, 0;
	selp.b32	%r4483, %r4482, %r4481, %p3066;
	mov.u32 	%r4484, 0;
	mov.b64 	%fd5369, {%r4484, %r4483};
	bra.uni 	BB7_2800;

BB7_2797:
	setp.gt.s32	%p3063, %r175, -1;
	@%p3063 bra 	BB7_2800;

	cvt.rzi.f64.f64	%fd4242, %fd4164;
	setp.neu.f64	%p3064, %fd4242, 0d4018000000000000;
	selp.f64	%fd5369, 0dFFF8000000000000, %fd5369, %p3064;

BB7_2800:
	add.f64 	%fd5370, %fd1811, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4485}, %fd5370;
	}
	and.b32  	%r4486, %r4485, 2146435072;
	setp.ne.s32	%p3067, %r4486, 2146435072;
	@%p3067 bra 	BB7_2801;

	setp.gtu.f64	%p3068, %fd1969, 0d7FF0000000000000;
	@%p3068 bra 	BB7_2810;

	and.b32  	%r4487, %r171, 2147483647;
	setp.ne.s32	%p3069, %r4487, 2146435072;
	@%p3069 bra 	BB7_2805;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4488, %temp}, %fd4164;
	}
	setp.eq.s32	%p3070, %r4488, 0;
	@%p3070 bra 	BB7_2809;
	bra.uni 	BB7_2805;

BB7_2809:
	setp.gt.f64	%p3073, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4497, 2146435072, 0, %p3073;
	xor.b32  	%r4498, %r4497, 2146435072;
	setp.lt.s32	%p3074, %r171, 0;
	selp.b32	%r4499, %r4498, %r4497, %p3074;
	setp.eq.f64	%p3075, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4500, 1072693248, %r4499, %p3075;
	mov.u32 	%r4501, 0;
	mov.b64 	%fd5370, {%r4501, %r4500};
	bra.uni 	BB7_2810;

BB7_2801:
	mov.f64 	%fd5370, %fd5369;

BB7_2810:
	selp.f64	%fd4244, 0d3FF0000000000000, %fd5370, %p3008;
	mul.f64 	%fd4245, %fd2018, %fd4244;
	div.rn.f64 	%fd4246, %fd4245, 0d4018000000000000;
	add.f64 	%fd2029, %fd2017, %fd4246;
	// Callseq Start 371
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5372, [retval0+0];
	
	//{
	}// Callseq End 371
	and.pred  	%p147, %p2992, %p2896;
	@!%p147 bra 	BB7_2812;
	bra.uni 	BB7_2811;

BB7_2811:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4502}, %fd5372;
	}
	xor.b32  	%r4503, %r4502, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4504, %temp}, %fd5372;
	}
	mov.b64 	%fd5372, {%r4504, %r4503};

BB7_2812:
	@%p2994 bra 	BB7_2815;
	bra.uni 	BB7_2813;

BB7_2815:
	selp.b32	%r4505, %r175, 0, %p2896;
	or.b32  	%r4506, %r4505, 2146435072;
	setp.lt.s32	%p3083, %r172, 0;
	selp.b32	%r4507, %r4506, %r4505, %p3083;
	mov.u32 	%r4508, 0;
	mov.b64 	%fd5372, {%r4508, %r4507};
	bra.uni 	BB7_2816;

BB7_2813:
	setp.gt.s32	%p3080, %r175, -1;
	@%p3080 bra 	BB7_2816;

	cvt.rzi.f64.f64	%fd4249, %fd4171;
	setp.neu.f64	%p3081, %fd4249, 0d401C000000000000;
	selp.f64	%fd5372, 0dFFF8000000000000, %fd5372, %p3081;

BB7_2816:
	add.f64 	%fd5373, %fd1811, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4509}, %fd5373;
	}
	and.b32  	%r4510, %r4509, 2146435072;
	setp.ne.s32	%p3084, %r4510, 2146435072;
	@%p3084 bra 	BB7_2817;

	setp.gtu.f64	%p3085, %fd1969, 0d7FF0000000000000;
	@%p3085 bra 	BB7_2826;

	and.b32  	%r4511, %r172, 2147483647;
	setp.ne.s32	%p3086, %r4511, 2146435072;
	@%p3086 bra 	BB7_2821;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4512, %temp}, %fd4171;
	}
	setp.eq.s32	%p3087, %r4512, 0;
	@%p3087 bra 	BB7_2825;
	bra.uni 	BB7_2821;

BB7_2825:
	setp.gt.f64	%p3090, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4521, 2146435072, 0, %p3090;
	xor.b32  	%r4522, %r4521, 2146435072;
	setp.lt.s32	%p3091, %r172, 0;
	selp.b32	%r4523, %r4522, %r4521, %p3091;
	setp.eq.f64	%p3092, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4524, 1072693248, %r4523, %p3092;
	mov.u32 	%r4525, 0;
	mov.b64 	%fd5373, {%r4525, %r4524};
	bra.uni 	BB7_2826;

BB7_2817:
	mov.f64 	%fd5373, %fd5372;

BB7_2826:
	selp.f64	%fd4251, 0d3FF0000000000000, %fd5373, %p3008;
	fma.rn.f64 	%fd4252, %fd1957, 0dC0C66CE000000000, %fd21;
	mul.f64 	%fd4253, %fd4252, %fd4251;
	div.rn.f64 	%fd4254, %fd4253, 0d401C000000000000;
	add.f64 	%fd2040, %fd2029, %fd4254;
	// Callseq Start 372
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4179;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5375, [retval0+0];
	
	//{
	}// Callseq End 372
	and.pred  	%p148, %p2992, %p2913;
	@!%p148 bra 	BB7_2828;
	bra.uni 	BB7_2827;

BB7_2827:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4526}, %fd5375;
	}
	xor.b32  	%r4527, %r4526, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4528, %temp}, %fd5375;
	}
	mov.b64 	%fd5375, {%r4528, %r4527};

BB7_2828:
	@%p2994 bra 	BB7_2831;
	bra.uni 	BB7_2829;

BB7_2831:
	selp.b32	%r4529, %r175, 0, %p2913;
	or.b32  	%r4530, %r4529, 2146435072;
	setp.lt.s32	%p3100, %r173, 0;
	selp.b32	%r4531, %r4530, %r4529, %p3100;
	mov.u32 	%r4532, 0;
	mov.b64 	%fd5375, {%r4532, %r4531};
	bra.uni 	BB7_2832;

BB7_2829:
	setp.gt.s32	%p3097, %r175, -1;
	@%p3097 bra 	BB7_2832;

	cvt.rzi.f64.f64	%fd4257, %fd4179;
	setp.neu.f64	%p3098, %fd4257, 0d4020000000000000;
	selp.f64	%fd5375, 0dFFF8000000000000, %fd5375, %p3098;

BB7_2832:
	add.f64 	%fd5376, %fd1811, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4533}, %fd5376;
	}
	and.b32  	%r4534, %r4533, 2146435072;
	setp.ne.s32	%p3101, %r4534, 2146435072;
	@%p3101 bra 	BB7_2833;

	setp.gtu.f64	%p3102, %fd1969, 0d7FF0000000000000;
	@%p3102 bra 	BB7_2842;

	and.b32  	%r4535, %r173, 2147483647;
	setp.ne.s32	%p3103, %r4535, 2146435072;
	@%p3103 bra 	BB7_2837;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4536, %temp}, %fd4179;
	}
	setp.eq.s32	%p3104, %r4536, 0;
	@%p3104 bra 	BB7_2841;
	bra.uni 	BB7_2837;

BB7_2841:
	setp.gt.f64	%p3107, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4545, 2146435072, 0, %p3107;
	xor.b32  	%r4546, %r4545, 2146435072;
	setp.lt.s32	%p3108, %r173, 0;
	selp.b32	%r4547, %r4546, %r4545, %p3108;
	setp.eq.f64	%p3109, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4548, 1072693248, %r4547, %p3109;
	mov.u32 	%r4549, 0;
	mov.b64 	%fd5376, {%r4549, %r4548};
	bra.uni 	BB7_2842;

BB7_2833:
	mov.f64 	%fd5376, %fd5375;

BB7_2842:
	selp.f64	%fd4259, 0d3FF0000000000000, %fd5376, %p3008;
	mul.f64 	%fd4260, %fd22, %fd4259;
	fma.rn.f64 	%fd2051, %fd4260, 0d3FC0000000000000, %fd2040;
	// Callseq Start 373
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1969;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4185;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5378, [retval0+0];
	
	//{
	}// Callseq End 373
	and.pred  	%p149, %p2992, %p2930;
	@!%p149 bra 	BB7_2844;
	bra.uni 	BB7_2843;

BB7_2843:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4550}, %fd5378;
	}
	xor.b32  	%r4551, %r4550, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4552, %temp}, %fd5378;
	}
	mov.b64 	%fd5378, {%r4552, %r4551};

BB7_2844:
	@%p2994 bra 	BB7_2847;
	bra.uni 	BB7_2845;

BB7_2847:
	selp.b32	%r4553, %r175, 0, %p2930;
	or.b32  	%r4554, %r4553, 2146435072;
	setp.lt.s32	%p3117, %r174, 0;
	selp.b32	%r4555, %r4554, %r4553, %p3117;
	mov.u32 	%r4556, 0;
	mov.b64 	%fd5378, {%r4556, %r4555};
	bra.uni 	BB7_2848;

BB7_2845:
	setp.gt.s32	%p3114, %r175, -1;
	@%p3114 bra 	BB7_2848;

	cvt.rzi.f64.f64	%fd4263, %fd4185;
	setp.neu.f64	%p3115, %fd4263, 0d4022000000000000;
	selp.f64	%fd5378, 0dFFF8000000000000, %fd5378, %p3115;

BB7_2848:
	add.f64 	%fd5379, %fd1811, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4557}, %fd5379;
	}
	and.b32  	%r4558, %r4557, 2146435072;
	setp.ne.s32	%p3118, %r4558, 2146435072;
	@%p3118 bra 	BB7_2849;

	setp.gtu.f64	%p3119, %fd1969, 0d7FF0000000000000;
	@%p3119 bra 	BB7_2858;

	and.b32  	%r4559, %r174, 2147483647;
	setp.ne.s32	%p3120, %r4559, 2146435072;
	@%p3120 bra 	BB7_2853;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4560, %temp}, %fd4185;
	}
	setp.eq.s32	%p3121, %r4560, 0;
	@%p3121 bra 	BB7_2857;
	bra.uni 	BB7_2853;

BB7_2857:
	setp.gt.f64	%p3124, %fd1969, 0d3FF0000000000000;
	selp.b32	%r4569, 2146435072, 0, %p3124;
	xor.b32  	%r4570, %r4569, 2146435072;
	setp.lt.s32	%p3125, %r174, 0;
	selp.b32	%r4571, %r4570, %r4569, %p3125;
	setp.eq.f64	%p3126, %fd1811, 0dBFF0000000000000;
	selp.b32	%r4572, 1072693248, %r4571, %p3126;
	mov.u32 	%r4573, 0;
	mov.b64 	%fd5379, {%r4573, %r4572};
	bra.uni 	BB7_2858;

BB7_2849:
	mov.f64 	%fd5379, %fd5378;

BB7_2858:
	mul.f64 	%fd4265, %fd5379, 0d4081160000000000;
	div.rn.f64 	%fd4266, %fd4265, 0d4022000000000000;
	selp.f64	%fd4267, 0d404E600000000000, %fd4266, %p3008;
	sub.f64 	%fd4268, %fd2051, %fd4267;
	sub.f64 	%fd5380, %fd1939, %fd4268;

BB7_2859:
	setp.eq.f64	%p3128, %fd1670, 0d3FF0000000000000;
	mov.f64 	%fd4269, 0d4008000000000000;
	div.rn.f64 	%fd4270, %fd4269, %fd5313;
	selp.f64	%fd4271, 0d4008000000000000, %fd4270, %p3128;
	fma.rn.f64 	%fd4272, %fd4271, %fd5380, %fd1799;
	mul.f64 	%fd2064, %fd23, %fd54;
	mul.f64 	%fd4273, %fd54, %fd2064;
	mul.f64 	%fd4274, %fd54, %fd4273;
	div.rn.f64 	%fd5470, %fd4272, %fd4274;
	@!%p122 bra 	BB7_2861;
	bra.uni 	BB7_2860;

BB7_2860:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4574}, %fd5382;
	}
	xor.b32  	%r4575, %r4574, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4576, %temp}, %fd5382;
	}
	mov.b64 	%fd5382, {%r4576, %r4575};

BB7_2861:
	@%p2639 bra 	BB7_2864;
	bra.uni 	BB7_2862;

BB7_2864:
	selp.b32	%r4577, %r153, 0, %p2533;
	or.b32  	%r4578, %r4577, 2146435072;
	setp.lt.s32	%p3133, %r146, 0;
	selp.b32	%r4579, %r4578, %r4577, %p3133;
	mov.u32 	%r4580, 0;
	mov.b64 	%fd5382, {%r4580, %r4579};
	bra.uni 	BB7_2865;

BB7_2862:
	setp.gt.s32	%p3130, %r153, -1;
	@%p3130 bra 	BB7_2865;

	cvt.rzi.f64.f64	%fd4276, %fd4033;
	setp.neu.f64	%p3131, %fd4276, 0d4000000000000000;
	selp.f64	%fd5382, 0dFFF8000000000000, %fd5382, %p3131;

BB7_2865:
	@%p2644 bra 	BB7_2866;

	setp.gtu.f64	%p3135, %fd1730, 0d7FF0000000000000;
	mov.f64 	%fd5383, %fd14;
	@%p3135 bra 	BB7_2875;

	and.b32  	%r4581, %r146, 2147483647;
	setp.ne.s32	%p3136, %r4581, 2146435072;
	@%p3136 bra 	BB7_2870;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4582, %temp}, %fd4033;
	}
	setp.eq.s32	%p3137, %r4582, 0;
	@%p3137 bra 	BB7_2874;
	bra.uni 	BB7_2870;

BB7_2874:
	setp.eq.f64	%p3140, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p3141, %fd1730, 0d3FF0000000000000;
	selp.b32	%r4591, 2146435072, 0, %p3141;
	xor.b32  	%r4592, %r4591, 2146435072;
	setp.lt.s32	%p3142, %r146, 0;
	selp.b32	%r4593, %r4592, %r4591, %p3142;
	selp.b32	%r4594, 1072693248, %r4593, %p3140;
	mov.u32 	%r4595, 0;
	mov.b64 	%fd5383, {%r4595, %r4594};
	bra.uni 	BB7_2875;

BB7_2866:
	mov.f64 	%fd5383, %fd5382;

BB7_2875:
	rcp.rn.f64 	%fd4279, %fd5383;
	selp.f64	%fd2074, 0d3FF0000000000000, %fd4279, %p2653;
	mov.f64 	%fd5399, 0d0000000000000000;
	@!%p123 bra 	BB7_2957;
	bra.uni 	BB7_2876;

BB7_2876:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r176}, %fd1742;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd4269;
	}
	bfe.u32 	%r4596, %r177, 20, 11;
	add.s32 	%r4597, %r4596, -1012;
	mov.u64 	%rd197, 4613937818241073152;
	shl.b64 	%rd82, %rd197, %r4597;
	setp.eq.s64	%p3144, %rd82, -9223372036854775808;
	abs.f64 	%fd2075, %fd1742;
	// Callseq Start 374
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2075;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5385, [retval0+0];
	
	//{
	}// Callseq End 374
	setp.lt.s32	%p3145, %r176, 0;
	and.pred  	%p150, %p3145, %p3144;
	@!%p150 bra 	BB7_2878;
	bra.uni 	BB7_2877;

BB7_2877:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4598}, %fd5385;
	}
	xor.b32  	%r4599, %r4598, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4600, %temp}, %fd5385;
	}
	mov.b64 	%fd5385, {%r4600, %r4599};

BB7_2878:
	setp.eq.f64	%p3146, %fd1742, 0d0000000000000000;
	@%p3146 bra 	BB7_2881;
	bra.uni 	BB7_2879;

BB7_2881:
	selp.b32	%r4601, %r176, 0, %p3144;
	or.b32  	%r4602, %r4601, 2146435072;
	setp.lt.s32	%p3150, %r177, 0;
	selp.b32	%r4603, %r4602, %r4601, %p3150;
	mov.u32 	%r4604, 0;
	mov.b64 	%fd5385, {%r4604, %r4603};
	bra.uni 	BB7_2882;

BB7_2879:
	setp.gt.s32	%p3147, %r176, -1;
	@%p3147 bra 	BB7_2882;

	cvt.rzi.f64.f64	%fd4282, %fd4269;
	setp.neu.f64	%p3148, %fd4282, 0d4008000000000000;
	selp.f64	%fd5385, 0dFFF8000000000000, %fd5385, %p3148;

BB7_2882:
	add.f64 	%fd5386, %fd1742, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4605}, %fd5386;
	}
	and.b32  	%r4606, %r4605, 2146435072;
	setp.ne.s32	%p3151, %r4606, 2146435072;
	@%p3151 bra 	BB7_2883;

	setp.gtu.f64	%p3152, %fd2075, 0d7FF0000000000000;
	@%p3152 bra 	BB7_2892;

	and.b32  	%r4607, %r177, 2147483647;
	setp.ne.s32	%p3153, %r4607, 2146435072;
	@%p3153 bra 	BB7_2887;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4608, %temp}, %fd4269;
	}
	setp.eq.s32	%p3154, %r4608, 0;
	@%p3154 bra 	BB7_2891;
	bra.uni 	BB7_2887;

BB7_2891:
	setp.gt.f64	%p3157, %fd2075, 0d3FF0000000000000;
	selp.b32	%r4617, 2146435072, 0, %p3157;
	xor.b32  	%r4618, %r4617, 2146435072;
	setp.lt.s32	%p3158, %r177, 0;
	selp.b32	%r4619, %r4618, %r4617, %p3158;
	setp.eq.f64	%p3159, %fd1742, 0dBFF0000000000000;
	selp.b32	%r4620, 1072693248, %r4619, %p3159;
	mov.u32 	%r4621, 0;
	mov.b64 	%fd5386, {%r4621, %r4620};
	bra.uni 	BB7_2892;

BB7_2883:
	mov.f64 	%fd5386, %fd5385;

BB7_2892:
	mov.f64 	%fd4284, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd4284;
	}
	bfe.u32 	%r4622, %r178, 20, 11;
	add.s32 	%r4623, %r4622, -1012;
	mov.u64 	%rd198, 4616189618054758400;
	shl.b64 	%rd83, %rd198, %r4623;
	setp.eq.s64	%p3160, %rd83, -9223372036854775808;
	// Callseq Start 375
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2075;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4284;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5388, [retval0+0];
	
	//{
	}// Callseq End 375
	and.pred  	%p151, %p3145, %p3160;
	@!%p151 bra 	BB7_2894;
	bra.uni 	BB7_2893;

BB7_2893:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4624}, %fd5388;
	}
	xor.b32  	%r4625, %r4624, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4626, %temp}, %fd5388;
	}
	mov.b64 	%fd5388, {%r4626, %r4625};

BB7_2894:
	@%p3146 bra 	BB7_2897;
	bra.uni 	BB7_2895;

BB7_2897:
	selp.b32	%r4627, %r176, 0, %p3160;
	or.b32  	%r4628, %r4627, 2146435072;
	setp.lt.s32	%p3166, %r178, 0;
	selp.b32	%r4629, %r4628, %r4627, %p3166;
	mov.u32 	%r4630, 0;
	mov.b64 	%fd5388, {%r4630, %r4629};
	bra.uni 	BB7_2898;

BB7_2895:
	setp.gt.s32	%p3163, %r176, -1;
	@%p3163 bra 	BB7_2898;

	cvt.rzi.f64.f64	%fd4286, %fd4284;
	setp.neu.f64	%p3164, %fd4286, 0d4010000000000000;
	selp.f64	%fd5388, 0dFFF8000000000000, %fd5388, %p3164;

BB7_2898:
	add.f64 	%fd5389, %fd1742, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4631}, %fd5389;
	}
	and.b32  	%r4632, %r4631, 2146435072;
	setp.ne.s32	%p3167, %r4632, 2146435072;
	@%p3167 bra 	BB7_2899;

	setp.gtu.f64	%p3168, %fd2075, 0d7FF0000000000000;
	@%p3168 bra 	BB7_2908;

	and.b32  	%r4633, %r178, 2147483647;
	setp.ne.s32	%p3169, %r4633, 2146435072;
	@%p3169 bra 	BB7_2903;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4634, %temp}, %fd4284;
	}
	setp.eq.s32	%p3170, %r4634, 0;
	@%p3170 bra 	BB7_2907;
	bra.uni 	BB7_2903;

BB7_2907:
	setp.gt.f64	%p3173, %fd2075, 0d3FF0000000000000;
	selp.b32	%r4643, 2146435072, 0, %p3173;
	xor.b32  	%r4644, %r4643, 2146435072;
	setp.lt.s32	%p3174, %r178, 0;
	selp.b32	%r4645, %r4644, %r4643, %p3174;
	setp.eq.f64	%p3175, %fd1742, 0dBFF0000000000000;
	selp.b32	%r4646, 1072693248, %r4645, %p3175;
	mov.u32 	%r4647, 0;
	mov.b64 	%fd5389, {%r4647, %r4646};
	bra.uni 	BB7_2908;

BB7_2899:
	mov.f64 	%fd5389, %fd5388;

BB7_2908:
	mul.f64 	%fd4288, %fd5389, 0dC0955B8000000000;
	setp.eq.f64	%p3176, %fd1742, 0d3FF0000000000000;
	selp.f64	%fd4289, 0dC0955B8000000000, %fd4288, %p3176;
	mul.f64 	%fd4290, %fd5386, 0d4071160000000000;
	selp.f64	%fd4291, 0d4071160000000000, %fd4290, %p3176;
	add.f64 	%fd2096, %fd4291, %fd4289;
	mov.f64 	%fd4292, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd4292;
	}
	bfe.u32 	%r4648, %r179, 20, 11;
	add.s32 	%r4649, %r4648, -1012;
	mov.u64 	%rd199, 4617315517961601024;
	shl.b64 	%rd84, %rd199, %r4649;
	setp.eq.s64	%p3177, %rd84, -9223372036854775808;
	// Callseq Start 376
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2075;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5391, [retval0+0];
	
	//{
	}// Callseq End 376
	and.pred  	%p152, %p3145, %p3177;
	@!%p152 bra 	BB7_2910;
	bra.uni 	BB7_2909;

BB7_2909:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4650}, %fd5391;
	}
	xor.b32  	%r4651, %r4650, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4652, %temp}, %fd5391;
	}
	mov.b64 	%fd5391, {%r4652, %r4651};

BB7_2910:
	@%p3146 bra 	BB7_2913;
	bra.uni 	BB7_2911;

BB7_2913:
	selp.b32	%r4653, %r176, 0, %p3177;
	or.b32  	%r4654, %r4653, 2146435072;
	setp.lt.s32	%p3183, %r179, 0;
	selp.b32	%r4655, %r4654, %r4653, %p3183;
	mov.u32 	%r4656, 0;
	mov.b64 	%fd5391, {%r4656, %r4655};
	bra.uni 	BB7_2914;

BB7_2911:
	setp.gt.s32	%p3180, %r176, -1;
	@%p3180 bra 	BB7_2914;

	cvt.rzi.f64.f64	%fd4294, %fd4292;
	setp.neu.f64	%p3181, %fd4294, 0d4014000000000000;
	selp.f64	%fd5391, 0dFFF8000000000000, %fd5391, %p3181;

BB7_2914:
	add.f64 	%fd5392, %fd1742, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4657}, %fd5392;
	}
	and.b32  	%r4658, %r4657, 2146435072;
	setp.ne.s32	%p3184, %r4658, 2146435072;
	@%p3184 bra 	BB7_2915;

	setp.gtu.f64	%p3185, %fd2075, 0d7FF0000000000000;
	@%p3185 bra 	BB7_2924;

	and.b32  	%r4659, %r179, 2147483647;
	setp.ne.s32	%p3186, %r4659, 2146435072;
	@%p3186 bra 	BB7_2919;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4660, %temp}, %fd4292;
	}
	setp.eq.s32	%p3187, %r4660, 0;
	@%p3187 bra 	BB7_2923;
	bra.uni 	BB7_2919;

BB7_2923:
	setp.gt.f64	%p3190, %fd2075, 0d3FF0000000000000;
	selp.b32	%r4669, 2146435072, 0, %p3190;
	xor.b32  	%r4670, %r4669, 2146435072;
	setp.lt.s32	%p3191, %r179, 0;
	selp.b32	%r4671, %r4670, %r4669, %p3191;
	setp.eq.f64	%p3192, %fd1742, 0dBFF0000000000000;
	selp.b32	%r4672, 1072693248, %r4671, %p3192;
	mov.u32 	%r4673, 0;
	mov.b64 	%fd5392, {%r4673, %r4672};
	bra.uni 	BB7_2924;

BB7_2915:
	mov.f64 	%fd5392, %fd5391;

BB7_2924:
	mul.f64 	%fd4296, %fd5392, 0d40A338C000000000;
	selp.f64	%fd4297, 0d40A338C000000000, %fd4296, %p3176;
	add.f64 	%fd2107, %fd2096, %fd4297;
	mov.f64 	%fd4298, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd4298;
	}
	bfe.u32 	%r4674, %r180, 20, 11;
	add.s32 	%r4675, %r4674, -1012;
	mov.u64 	%rd200, 4618441417868443648;
	shl.b64 	%rd85, %rd200, %r4675;
	setp.eq.s64	%p3194, %rd85, -9223372036854775808;
	// Callseq Start 377
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2075;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4298;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5394, [retval0+0];
	
	//{
	}// Callseq End 377
	and.pred  	%p153, %p3145, %p3194;
	@!%p153 bra 	BB7_2926;
	bra.uni 	BB7_2925;

BB7_2925:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4676}, %fd5394;
	}
	xor.b32  	%r4677, %r4676, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4678, %temp}, %fd5394;
	}
	mov.b64 	%fd5394, {%r4678, %r4677};

BB7_2926:
	@%p3146 bra 	BB7_2929;
	bra.uni 	BB7_2927;

BB7_2929:
	selp.b32	%r4679, %r176, 0, %p3194;
	or.b32  	%r4680, %r4679, 2146435072;
	setp.lt.s32	%p3200, %r180, 0;
	selp.b32	%r4681, %r4680, %r4679, %p3200;
	mov.u32 	%r4682, 0;
	mov.b64 	%fd5394, {%r4682, %r4681};
	bra.uni 	BB7_2930;

BB7_2927:
	setp.gt.s32	%p3197, %r176, -1;
	@%p3197 bra 	BB7_2930;

	cvt.rzi.f64.f64	%fd4300, %fd4298;
	setp.neu.f64	%p3198, %fd4300, 0d4018000000000000;
	selp.f64	%fd5394, 0dFFF8000000000000, %fd5394, %p3198;

BB7_2930:
	add.f64 	%fd5395, %fd1742, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4683}, %fd5395;
	}
	and.b32  	%r4684, %r4683, 2146435072;
	setp.ne.s32	%p3201, %r4684, 2146435072;
	@%p3201 bra 	BB7_2931;

	setp.gtu.f64	%p3202, %fd2075, 0d7FF0000000000000;
	@%p3202 bra 	BB7_2940;

	and.b32  	%r4685, %r180, 2147483647;
	setp.ne.s32	%p3203, %r4685, 2146435072;
	@%p3203 bra 	BB7_2935;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4686, %temp}, %fd4298;
	}
	setp.eq.s32	%p3204, %r4686, 0;
	@%p3204 bra 	BB7_2939;
	bra.uni 	BB7_2935;

BB7_2939:
	setp.gt.f64	%p3207, %fd2075, 0d3FF0000000000000;
	selp.b32	%r4695, 2146435072, 0, %p3207;
	xor.b32  	%r4696, %r4695, 2146435072;
	setp.lt.s32	%p3208, %r180, 0;
	selp.b32	%r4697, %r4696, %r4695, %p3208;
	setp.eq.f64	%p3209, %fd1742, 0dBFF0000000000000;
	selp.b32	%r4698, 1072693248, %r4697, %p3209;
	mov.u32 	%r4699, 0;
	mov.b64 	%fd5395, {%r4699, %r4698};
	bra.uni 	BB7_2940;

BB7_2931:
	mov.f64 	%fd5395, %fd5394;

BB7_2940:
	mul.f64 	%fd4302, %fd5395, 0dC09DE68000000000;
	selp.f64	%fd4303, 0dC09DE68000000000, %fd4302, %p3176;
	add.f64 	%fd2118, %fd2107, %fd4303;
	mov.f64 	%fd4304, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd4304;
	}
	bfe.u32 	%r4700, %r181, 20, 11;
	add.s32 	%r4701, %r4700, -1012;
	mov.u64 	%rd201, 4619567317775286272;
	shl.b64 	%rd86, %rd201, %r4701;
	setp.eq.s64	%p3211, %rd86, -9223372036854775808;
	// Callseq Start 378
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2075;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4304;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5397, [retval0+0];
	
	//{
	}// Callseq End 378
	and.pred  	%p154, %p3145, %p3211;
	@!%p154 bra 	BB7_2942;
	bra.uni 	BB7_2941;

BB7_2941:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4702}, %fd5397;
	}
	xor.b32  	%r4703, %r4702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4704, %temp}, %fd5397;
	}
	mov.b64 	%fd5397, {%r4704, %r4703};

BB7_2942:
	@%p3146 bra 	BB7_2945;
	bra.uni 	BB7_2943;

BB7_2945:
	selp.b32	%r4705, %r176, 0, %p3211;
	or.b32  	%r4706, %r4705, 2146435072;
	setp.lt.s32	%p3217, %r181, 0;
	selp.b32	%r4707, %r4706, %r4705, %p3217;
	mov.u32 	%r4708, 0;
	mov.b64 	%fd5397, {%r4708, %r4707};
	bra.uni 	BB7_2946;

BB7_2943:
	setp.gt.s32	%p3214, %r176, -1;
	@%p3214 bra 	BB7_2946;

	cvt.rzi.f64.f64	%fd4306, %fd4304;
	setp.neu.f64	%p3215, %fd4306, 0d401C000000000000;
	selp.f64	%fd5397, 0dFFF8000000000000, %fd5397, %p3215;

BB7_2946:
	add.f64 	%fd5398, %fd1742, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4709}, %fd5398;
	}
	and.b32  	%r4710, %r4709, 2146435072;
	setp.ne.s32	%p3218, %r4710, 2146435072;
	@%p3218 bra 	BB7_2947;

	setp.gtu.f64	%p3219, %fd2075, 0d7FF0000000000000;
	@%p3219 bra 	BB7_2956;

	and.b32  	%r4711, %r181, 2147483647;
	setp.ne.s32	%p3220, %r4711, 2146435072;
	@%p3220 bra 	BB7_2951;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4712, %temp}, %fd4304;
	}
	setp.eq.s32	%p3221, %r4712, 0;
	@%p3221 bra 	BB7_2955;
	bra.uni 	BB7_2951;

BB7_2955:
	setp.gt.f64	%p3224, %fd2075, 0d3FF0000000000000;
	selp.b32	%r4721, 2146435072, 0, %p3224;
	xor.b32  	%r4722, %r4721, 2146435072;
	setp.lt.s32	%p3225, %r181, 0;
	selp.b32	%r4723, %r4722, %r4721, %p3225;
	setp.eq.f64	%p3226, %fd1742, 0dBFF0000000000000;
	selp.b32	%r4724, 1072693248, %r4723, %p3226;
	mov.u32 	%r4725, 0;
	mov.b64 	%fd5398, {%r4725, %r4724};
	bra.uni 	BB7_2956;

BB7_2947:
	mov.f64 	%fd5398, %fd5397;

BB7_2956:
	mul.f64 	%fd4308, %fd5398, 0d4081160000000000;
	selp.f64	%fd4309, 0d4081160000000000, %fd4308, %p3176;
	add.f64 	%fd5399, %fd2118, %fd4309;

BB7_2957:
	mul.f64 	%fd2131, %fd2074, %fd5399;
	@!%p129 bra 	BB7_2959;
	bra.uni 	BB7_2958;

BB7_2958:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4726}, %fd5401;
	}
	xor.b32  	%r4727, %r4726, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4728, %temp}, %fd5401;
	}
	mov.b64 	%fd5401, {%r4728, %r4727};

BB7_2959:
	@%p2742 bra 	BB7_2962;
	bra.uni 	BB7_2960;

BB7_2962:
	selp.b32	%r4729, %r161, 0, %p2533;
	or.b32  	%r4730, %r4729, 2146435072;
	setp.lt.s32	%p3232, %r146, 0;
	selp.b32	%r4731, %r4730, %r4729, %p3232;
	mov.u32 	%r4732, 0;
	mov.b64 	%fd5401, {%r4732, %r4731};
	bra.uni 	BB7_2963;

BB7_2960:
	setp.gt.s32	%p3229, %r161, -1;
	@%p3229 bra 	BB7_2963;

	cvt.rzi.f64.f64	%fd4311, %fd4033;
	setp.neu.f64	%p3230, %fd4311, 0d4000000000000000;
	selp.f64	%fd5401, 0dFFF8000000000000, %fd5401, %p3230;

BB7_2963:
	@%p2747 bra 	BB7_2964;

	setp.gtu.f64	%p3234, %fd1800, 0d7FF0000000000000;
	@%p3234 bra 	BB7_2973;

	and.b32  	%r4733, %r146, 2147483647;
	setp.ne.s32	%p3235, %r4733, 2146435072;
	@%p3235 bra 	BB7_2968;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4734, %temp}, %fd4033;
	}
	setp.eq.s32	%p3236, %r4734, 0;
	@%p3236 bra 	BB7_2972;
	bra.uni 	BB7_2968;

BB7_2972:
	setp.gt.f64	%p3239, %fd1800, 0d3FF0000000000000;
	selp.b32	%r4743, 2146435072, 0, %p3239;
	xor.b32  	%r4744, %r4743, 2146435072;
	setp.lt.s32	%p3240, %r146, 0;
	selp.b32	%r4745, %r4744, %r4743, %p3240;
	setp.eq.f64	%p3241, %fd1670, 0dBFF0000000000000;
	selp.b32	%r4746, 1072693248, %r4745, %p3241;
	mov.u32 	%r4747, 0;
	mov.b64 	%fd5402, {%r4747, %r4746};
	bra.uni 	BB7_2973;

BB7_2964:
	mov.f64 	%fd5402, %fd5401;

BB7_2973:
	rcp.rn.f64 	%fd4314, %fd5402;
	selp.f64	%fd2140, 0d3FF0000000000000, %fd4314, %p3128;
	mov.f64 	%fd5469, 0d0000000000000000;
	@!%p130 bra 	BB7_3327;
	bra.uni 	BB7_2974;

BB7_2974:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r182}, %fd7;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd4269;
	}
	bfe.u32 	%r4748, %r183, 20, 11;
	add.s32 	%r4749, %r4748, -1012;
	mov.u64 	%rd202, 4613937818241073152;
	shl.b64 	%rd87, %rd202, %r4749;
	setp.eq.s64	%p3243, %rd87, -9223372036854775808;
	abs.f64 	%fd2141, %fd7;
	// Callseq Start 379
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2141;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5437, [retval0+0];
	
	//{
	}// Callseq End 379
	setp.lt.s32	%p3244, %r182, 0;
	and.pred  	%p155, %p3244, %p3243;
	mov.f64 	%fd5404, %fd5437;
	@!%p155 bra 	BB7_2976;
	bra.uni 	BB7_2975;

BB7_2975:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4750}, %fd5437;
	}
	xor.b32  	%r4751, %r4750, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4752, %temp}, %fd5437;
	}
	mov.b64 	%fd5404, {%r4752, %r4751};

BB7_2976:
	setp.eq.f64	%p3245, %fd7, 0d0000000000000000;
	@%p3245 bra 	BB7_2979;
	bra.uni 	BB7_2977;

BB7_2979:
	selp.b32	%r4753, %r182, 0, %p3243;
	or.b32  	%r4754, %r4753, 2146435072;
	setp.lt.s32	%p3249, %r183, 0;
	selp.b32	%r4755, %r4754, %r4753, %p3249;
	mov.u32 	%r4756, 0;
	mov.b64 	%fd5404, {%r4756, %r4755};
	bra.uni 	BB7_2980;

BB7_2977:
	setp.gt.s32	%p3246, %r182, -1;
	@%p3246 bra 	BB7_2980;

	cvt.rzi.f64.f64	%fd4317, %fd4269;
	setp.neu.f64	%p3247, %fd4317, 0d4008000000000000;
	selp.f64	%fd5404, 0dFFF8000000000000, %fd5404, %p3247;

BB7_2980:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4757}, %fd31;
	}
	and.b32  	%r184, %r4757, 2146435072;
	setp.ne.s32	%p3250, %r184, 2146435072;
	@%p3250 bra 	BB7_2981;

	setp.gtu.f64	%p3251, %fd2141, 0d7FF0000000000000;
	mov.f64 	%fd5405, %fd31;
	@%p3251 bra 	BB7_2990;

	and.b32  	%r4758, %r183, 2147483647;
	setp.ne.s32	%p3252, %r4758, 2146435072;
	@%p3252 bra 	BB7_2985;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4759, %temp}, %fd4269;
	}
	setp.eq.s32	%p3253, %r4759, 0;
	@%p3253 bra 	BB7_2989;
	bra.uni 	BB7_2985;

BB7_2989:
	setp.eq.f64	%p3256, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3257, %fd2141, 0d3FF0000000000000;
	selp.b32	%r4768, 2146435072, 0, %p3257;
	xor.b32  	%r4769, %r4768, 2146435072;
	setp.lt.s32	%p3258, %r183, 0;
	selp.b32	%r4770, %r4769, %r4768, %p3258;
	selp.b32	%r4771, 1072693248, %r4770, %p3256;
	mov.u32 	%r4772, 0;
	mov.b64 	%fd5405, {%r4772, %r4771};
	bra.uni 	BB7_2990;

BB7_2981:
	mov.f64 	%fd5405, %fd5404;

BB7_2990:
	setp.eq.f64	%p3259, %fd7, 0d3FF0000000000000;
	selp.f64	%fd2151, 0d3FF0000000000000, %fd5405, %p3259;
	// Callseq Start 380
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2141;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5440, [retval0+0];
	
	//{
	}// Callseq End 380
	and.pred  	%p156, %p3244, %p2533;
	mov.f64 	%fd5407, %fd5440;
	@!%p156 bra 	BB7_2992;
	bra.uni 	BB7_2991;

BB7_2991:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4773}, %fd5440;
	}
	xor.b32  	%r4774, %r4773, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4775, %temp}, %fd5440;
	}
	mov.b64 	%fd5407, {%r4775, %r4774};

BB7_2992:
	@%p3245 bra 	BB7_2995;
	bra.uni 	BB7_2993;

BB7_2995:
	selp.b32	%r4776, %r182, 0, %p2533;
	or.b32  	%r4777, %r4776, 2146435072;
	setp.lt.s32	%p3266, %r146, 0;
	selp.b32	%r4778, %r4777, %r4776, %p3266;
	mov.u32 	%r4779, 0;
	mov.b64 	%fd5407, {%r4779, %r4778};
	bra.uni 	BB7_2996;

BB7_2993:
	setp.gt.s32	%p3263, %r182, -1;
	@%p3263 bra 	BB7_2996;

	cvt.rzi.f64.f64	%fd4321, %fd4033;
	setp.neu.f64	%p3264, %fd4321, 0d4000000000000000;
	selp.f64	%fd5407, 0dFFF8000000000000, %fd5407, %p3264;

BB7_2996:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4780}, %fd16;
	}
	and.b32  	%r185, %r4780, 2146435072;
	setp.ne.s32	%p3267, %r185, 2146435072;
	@%p3267 bra 	BB7_2997;

	setp.gtu.f64	%p3268, %fd2141, 0d7FF0000000000000;
	mov.f64 	%fd5408, %fd16;
	@%p3268 bra 	BB7_3006;

	and.b32  	%r4781, %r146, 2147483647;
	setp.ne.s32	%p3269, %r4781, 2146435072;
	@%p3269 bra 	BB7_3001;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4782, %temp}, %fd4033;
	}
	setp.eq.s32	%p3270, %r4782, 0;
	@%p3270 bra 	BB7_3005;
	bra.uni 	BB7_3001;

BB7_3005:
	setp.eq.f64	%p3273, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3274, %fd2141, 0d3FF0000000000000;
	selp.b32	%r4791, 2146435072, 0, %p3274;
	xor.b32  	%r4792, %r4791, 2146435072;
	setp.lt.s32	%p3275, %r146, 0;
	selp.b32	%r4793, %r4792, %r4791, %p3275;
	selp.b32	%r4794, 1072693248, %r4793, %p3273;
	mov.u32 	%r4795, 0;
	mov.b64 	%fd5408, {%r4795, %r4794};
	bra.uni 	BB7_3006;

BB7_2997:
	mov.f64 	%fd5408, %fd5407;

BB7_3006:
	selp.f64	%fd2161, 0d3FF0000000000000, %fd5408, %p3259;
	fma.rn.f64 	%fd4323, %fd2161, 0d40A338C000000000, %fd15;
	fma.rn.f64 	%fd2162, %fd2151, 0dC09DE68000000000, %fd4323;
	mov.f64 	%fd4324, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r186}, %fd4324;
	}
	bfe.u32 	%r4796, %r186, 20, 11;
	add.s32 	%r4797, %r4796, -1012;
	mov.u64 	%rd203, 4616189618054758400;
	shl.b64 	%rd88, %rd203, %r4797;
	setp.eq.s64	%p3277, %rd88, -9223372036854775808;
	// Callseq Start 381
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2141;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4324;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5443, [retval0+0];
	
	//{
	}// Callseq End 381
	and.pred  	%p157, %p3244, %p3277;
	mov.f64 	%fd5410, %fd5443;
	@!%p157 bra 	BB7_3008;
	bra.uni 	BB7_3007;

BB7_3007:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4798}, %fd5443;
	}
	xor.b32  	%r4799, %r4798, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4800, %temp}, %fd5443;
	}
	mov.b64 	%fd5410, {%r4800, %r4799};

BB7_3008:
	@%p3245 bra 	BB7_3011;
	bra.uni 	BB7_3009;

BB7_3011:
	selp.b32	%r4801, %r182, 0, %p3277;
	or.b32  	%r4802, %r4801, 2146435072;
	setp.lt.s32	%p3283, %r186, 0;
	selp.b32	%r4803, %r4802, %r4801, %p3283;
	mov.u32 	%r4804, 0;
	mov.b64 	%fd5410, {%r4804, %r4803};
	bra.uni 	BB7_3012;

BB7_3009:
	setp.gt.s32	%p3280, %r182, -1;
	@%p3280 bra 	BB7_3012;

	cvt.rzi.f64.f64	%fd4326, %fd4324;
	setp.neu.f64	%p3281, %fd4326, 0d4010000000000000;
	selp.f64	%fd5410, 0dFFF8000000000000, %fd5410, %p3281;

BB7_3012:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4805}, %fd17;
	}
	and.b32  	%r187, %r4805, 2146435072;
	setp.ne.s32	%p3284, %r187, 2146435072;
	@%p3284 bra 	BB7_3013;

	setp.gtu.f64	%p3285, %fd2141, 0d7FF0000000000000;
	mov.f64 	%fd5411, %fd17;
	@%p3285 bra 	BB7_3022;

	and.b32  	%r4806, %r186, 2147483647;
	setp.ne.s32	%p3286, %r4806, 2146435072;
	@%p3286 bra 	BB7_3017;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4807, %temp}, %fd4324;
	}
	setp.eq.s32	%p3287, %r4807, 0;
	@%p3287 bra 	BB7_3021;
	bra.uni 	BB7_3017;

BB7_3021:
	setp.eq.f64	%p3290, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3291, %fd2141, 0d3FF0000000000000;
	selp.b32	%r4816, 2146435072, 0, %p3291;
	xor.b32  	%r4817, %r4816, 2146435072;
	setp.lt.s32	%p3292, %r186, 0;
	selp.b32	%r4818, %r4817, %r4816, %p3292;
	selp.b32	%r4819, 1072693248, %r4818, %p3290;
	mov.u32 	%r4820, 0;
	mov.b64 	%fd5411, {%r4820, %r4819};
	bra.uni 	BB7_3022;

BB7_3013:
	mov.f64 	%fd5411, %fd5410;

BB7_3022:
	selp.f64	%fd2172, 0d3FF0000000000000, %fd5411, %p3259;
	fma.rn.f64 	%fd2173, %fd2172, 0d4081160000000000, %fd2162;
	abs.f64 	%fd2174, %fd1812;
	// Callseq Start 382
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5413, [retval0+0];
	
	//{
	}// Callseq End 382
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r188}, %fd1812;
	}
	setp.lt.s32	%p3294, %r188, 0;
	and.pred  	%p158, %p3294, %p2533;
	@!%p158 bra 	BB7_3024;
	bra.uni 	BB7_3023;

BB7_3023:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4821}, %fd5413;
	}
	xor.b32  	%r4822, %r4821, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4823, %temp}, %fd5413;
	}
	mov.b64 	%fd5413, {%r4823, %r4822};

BB7_3024:
	setp.eq.f64	%p3296, %fd1812, 0d0000000000000000;
	@%p3296 bra 	BB7_3027;
	bra.uni 	BB7_3025;

BB7_3027:
	selp.b32	%r4824, %r188, 0, %p2533;
	or.b32  	%r4825, %r4824, 2146435072;
	setp.lt.s32	%p3300, %r146, 0;
	selp.b32	%r4826, %r4825, %r4824, %p3300;
	mov.u32 	%r4827, 0;
	mov.b64 	%fd5413, {%r4827, %r4826};
	bra.uni 	BB7_3028;

BB7_3025:
	setp.gt.s32	%p3297, %r188, -1;
	@%p3297 bra 	BB7_3028;

	cvt.rzi.f64.f64	%fd4330, %fd4033;
	setp.neu.f64	%p3298, %fd4330, 0d4000000000000000;
	selp.f64	%fd5413, 0dFFF8000000000000, %fd5413, %p3298;

BB7_3028:
	add.f64 	%fd5414, %fd1812, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4828}, %fd5414;
	}
	and.b32  	%r4829, %r4828, 2146435072;
	setp.ne.s32	%p3301, %r4829, 2146435072;
	@%p3301 bra 	BB7_3029;

	setp.gtu.f64	%p3302, %fd2174, 0d7FF0000000000000;
	@%p3302 bra 	BB7_3038;

	and.b32  	%r4830, %r146, 2147483647;
	setp.ne.s32	%p3303, %r4830, 2146435072;
	@%p3303 bra 	BB7_3033;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4831, %temp}, %fd4033;
	}
	setp.eq.s32	%p3304, %r4831, 0;
	@%p3304 bra 	BB7_3037;
	bra.uni 	BB7_3033;

BB7_3037:
	setp.gt.f64	%p3307, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4840, 2146435072, 0, %p3307;
	xor.b32  	%r4841, %r4840, 2146435072;
	setp.lt.s32	%p3308, %r146, 0;
	selp.b32	%r4842, %r4841, %r4840, %p3308;
	setp.eq.f64	%p3309, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4843, 1072693248, %r4842, %p3309;
	mov.u32 	%r4844, 0;
	mov.b64 	%fd5414, {%r4844, %r4843};
	bra.uni 	BB7_3038;

BB7_3029:
	mov.f64 	%fd5414, %fd5413;

BB7_3038:
	setp.eq.f64	%p3310, %fd1812, 0d3FF0000000000000;
	selp.f64	%fd4332, 0d3FF0000000000000, %fd5414, %p3310;
	mul.f64 	%fd4333, %fd2151, %fd2173;
	mul.f64 	%fd2185, %fd4333, %fd4332;
	add.f64 	%fd4334, %fd18, 0d4089A10000000000;
	fma.rn.f64 	%fd4335, %fd2161, 0d40C806F000000000, %fd4334;
	fma.rn.f64 	%fd4336, %fd2151, 0dC0C66CE000000000, %fd4335;
	fma.rn.f64 	%fd2186, %fd2172, 0d40ADE68000000000, %fd4336;
	// Callseq Start 383
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5416, [retval0+0];
	
	//{
	}// Callseq End 383
	and.pred  	%p159, %p3294, %p3243;
	@!%p159 bra 	BB7_3040;
	bra.uni 	BB7_3039;

BB7_3039:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4845}, %fd5416;
	}
	xor.b32  	%r4846, %r4845, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4847, %temp}, %fd5416;
	}
	mov.b64 	%fd5416, {%r4847, %r4846};

BB7_3040:
	@%p3296 bra 	BB7_3043;
	bra.uni 	BB7_3041;

BB7_3043:
	selp.b32	%r4848, %r188, 0, %p3243;
	or.b32  	%r4849, %r4848, 2146435072;
	setp.lt.s32	%p3317, %r183, 0;
	selp.b32	%r4850, %r4849, %r4848, %p3317;
	mov.u32 	%r4851, 0;
	mov.b64 	%fd5416, {%r4851, %r4850};
	bra.uni 	BB7_3044;

BB7_3041:
	setp.gt.s32	%p3314, %r188, -1;
	@%p3314 bra 	BB7_3044;

	cvt.rzi.f64.f64	%fd4339, %fd4269;
	setp.neu.f64	%p3315, %fd4339, 0d4008000000000000;
	selp.f64	%fd5416, 0dFFF8000000000000, %fd5416, %p3315;

BB7_3044:
	add.f64 	%fd5417, %fd1812, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4852}, %fd5417;
	}
	and.b32  	%r4853, %r4852, 2146435072;
	setp.ne.s32	%p3318, %r4853, 2146435072;
	@%p3318 bra 	BB7_3045;

	setp.gtu.f64	%p3319, %fd2174, 0d7FF0000000000000;
	@%p3319 bra 	BB7_3054;

	and.b32  	%r4854, %r183, 2147483647;
	setp.ne.s32	%p3320, %r4854, 2146435072;
	@%p3320 bra 	BB7_3049;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4855, %temp}, %fd4269;
	}
	setp.eq.s32	%p3321, %r4855, 0;
	@%p3321 bra 	BB7_3053;
	bra.uni 	BB7_3049;

BB7_3053:
	setp.gt.f64	%p3324, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4864, 2146435072, 0, %p3324;
	xor.b32  	%r4865, %r4864, 2146435072;
	setp.lt.s32	%p3325, %r183, 0;
	selp.b32	%r4866, %r4865, %r4864, %p3325;
	setp.eq.f64	%p3326, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4867, 1072693248, %r4866, %p3326;
	mov.u32 	%r4868, 0;
	mov.b64 	%fd5417, {%r4868, %r4867};
	bra.uni 	BB7_3054;

BB7_3045:
	mov.f64 	%fd5417, %fd5416;

BB7_3054:
	selp.f64	%fd4341, 0d3FF0000000000000, %fd5417, %p3310;
	mul.f64 	%fd4342, %fd2161, %fd2186;
	mul.f64 	%fd4343, %fd4342, %fd4341;
	div.rn.f64 	%fd4344, %fd4343, 0dC008000000000000;
	fma.rn.f64 	%fd2197, %fd2185, 0d3FE0000000000000, %fd4344;
	mul.f64 	%fd2198, %fd2161, 0d40D806F000000000;
	add.f64 	%fd4345, %fd19, %fd2198;
	fma.rn.f64 	%fd4346, %fd2151, 0dC0DC081800000000, %fd4345;
	fma.rn.f64 	%fd4347, %fd2172, 0d40C66CE000000000, %fd4346;
	mul.f64 	%fd2199, %fd7, %fd4347;
	// Callseq Start 384
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4324;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5419, [retval0+0];
	
	//{
	}// Callseq End 384
	and.pred  	%p160, %p3294, %p3277;
	@!%p160 bra 	BB7_3056;
	bra.uni 	BB7_3055;

BB7_3055:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4869}, %fd5419;
	}
	xor.b32  	%r4870, %r4869, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4871, %temp}, %fd5419;
	}
	mov.b64 	%fd5419, {%r4871, %r4870};

BB7_3056:
	@%p3296 bra 	BB7_3059;
	bra.uni 	BB7_3057;

BB7_3059:
	selp.b32	%r4872, %r188, 0, %p3277;
	or.b32  	%r4873, %r4872, 2146435072;
	setp.lt.s32	%p3334, %r186, 0;
	selp.b32	%r4874, %r4873, %r4872, %p3334;
	mov.u32 	%r4875, 0;
	mov.b64 	%fd5419, {%r4875, %r4874};
	bra.uni 	BB7_3060;

BB7_3057:
	setp.gt.s32	%p3331, %r188, -1;
	@%p3331 bra 	BB7_3060;

	cvt.rzi.f64.f64	%fd4350, %fd4324;
	setp.neu.f64	%p3332, %fd4350, 0d4010000000000000;
	selp.f64	%fd5419, 0dFFF8000000000000, %fd5419, %p3332;

BB7_3060:
	add.f64 	%fd5420, %fd1812, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4876}, %fd5420;
	}
	and.b32  	%r4877, %r4876, 2146435072;
	setp.ne.s32	%p3335, %r4877, 2146435072;
	@%p3335 bra 	BB7_3061;

	setp.gtu.f64	%p3336, %fd2174, 0d7FF0000000000000;
	@%p3336 bra 	BB7_3070;

	and.b32  	%r4878, %r186, 2147483647;
	setp.ne.s32	%p3337, %r4878, 2146435072;
	@%p3337 bra 	BB7_3065;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4879, %temp}, %fd4324;
	}
	setp.eq.s32	%p3338, %r4879, 0;
	@%p3338 bra 	BB7_3069;
	bra.uni 	BB7_3065;

BB7_3069:
	setp.gt.f64	%p3341, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4888, 2146435072, 0, %p3341;
	xor.b32  	%r4889, %r4888, 2146435072;
	setp.lt.s32	%p3342, %r186, 0;
	selp.b32	%r4890, %r4889, %r4888, %p3342;
	setp.eq.f64	%p3343, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4891, 1072693248, %r4890, %p3343;
	mov.u32 	%r4892, 0;
	mov.b64 	%fd5420, {%r4892, %r4891};
	bra.uni 	BB7_3070;

BB7_3061:
	mov.f64 	%fd5420, %fd5419;

BB7_3070:
	selp.f64	%fd4352, 0d3FF0000000000000, %fd5420, %p3310;
	mul.f64 	%fd4353, %fd2199, %fd4352;
	fma.rn.f64 	%fd2210, %fd4353, 0d3FD0000000000000, %fd2197;
	mov.f64 	%fd4354, 0dC071160000000000;
	sub.f64 	%fd4355, %fd4354, %fd18;
	sub.f64 	%fd4356, %fd4355, %fd2198;
	fma.rn.f64 	%fd4357, %fd2151, 0d40E2B01000000000, %fd4356;
	fma.rn.f64 	%fd2211, %fd2172, 0dC0D2B01000000000, %fd4357;
	mov.f64 	%fd4358, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd4358;
	}
	bfe.u32 	%r4893, %r189, 20, 11;
	add.s32 	%r4894, %r4893, -1012;
	mov.u64 	%rd204, 4617315517961601024;
	shl.b64 	%rd89, %rd204, %r4894;
	setp.eq.s64	%p3345, %rd89, -9223372036854775808;
	// Callseq Start 385
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4358;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5422, [retval0+0];
	
	//{
	}// Callseq End 385
	and.pred  	%p161, %p3294, %p3345;
	@!%p161 bra 	BB7_3072;
	bra.uni 	BB7_3071;

BB7_3071:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4895}, %fd5422;
	}
	xor.b32  	%r4896, %r4895, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4897, %temp}, %fd5422;
	}
	mov.b64 	%fd5422, {%r4897, %r4896};

BB7_3072:
	@%p3296 bra 	BB7_3075;
	bra.uni 	BB7_3073;

BB7_3075:
	selp.b32	%r4898, %r188, 0, %p3345;
	or.b32  	%r4899, %r4898, 2146435072;
	setp.lt.s32	%p3351, %r189, 0;
	selp.b32	%r4900, %r4899, %r4898, %p3351;
	mov.u32 	%r4901, 0;
	mov.b64 	%fd5422, {%r4901, %r4900};
	bra.uni 	BB7_3076;

BB7_3073:
	setp.gt.s32	%p3348, %r188, -1;
	@%p3348 bra 	BB7_3076;

	cvt.rzi.f64.f64	%fd4360, %fd4358;
	setp.neu.f64	%p3349, %fd4360, 0d4014000000000000;
	selp.f64	%fd5422, 0dFFF8000000000000, %fd5422, %p3349;

BB7_3076:
	add.f64 	%fd5423, %fd1812, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4902}, %fd5423;
	}
	and.b32  	%r4903, %r4902, 2146435072;
	setp.ne.s32	%p3352, %r4903, 2146435072;
	@%p3352 bra 	BB7_3077;

	setp.gtu.f64	%p3353, %fd2174, 0d7FF0000000000000;
	@%p3353 bra 	BB7_3086;

	and.b32  	%r4904, %r189, 2147483647;
	setp.ne.s32	%p3354, %r4904, 2146435072;
	@%p3354 bra 	BB7_3081;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4905, %temp}, %fd4358;
	}
	setp.eq.s32	%p3355, %r4905, 0;
	@%p3355 bra 	BB7_3085;
	bra.uni 	BB7_3081;

BB7_3085:
	setp.gt.f64	%p3358, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4914, 2146435072, 0, %p3358;
	xor.b32  	%r4915, %r4914, 2146435072;
	setp.lt.s32	%p3359, %r189, 0;
	selp.b32	%r4916, %r4915, %r4914, %p3359;
	setp.eq.f64	%p3360, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4917, 1072693248, %r4916, %p3360;
	mov.u32 	%r4918, 0;
	mov.b64 	%fd5423, {%r4918, %r4917};
	bra.uni 	BB7_3086;

BB7_3077:
	mov.f64 	%fd5423, %fd5422;

BB7_3086:
	selp.f64	%fd4362, 0d3FF0000000000000, %fd5423, %p3310;
	mul.f64 	%fd4363, %fd2211, %fd4362;
	div.rn.f64 	%fd4364, %fd4363, 0d4014000000000000;
	add.f64 	%fd2222, %fd2210, %fd4364;
	fma.rn.f64 	%fd4365, %fd2161, 0dC0DC081800000000, %fd20;
	fma.rn.f64 	%fd2223, %fd2151, 0d40D2B01000000000, %fd4365;
	mov.f64 	%fd4366, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd4366;
	}
	bfe.u32 	%r4919, %r190, 20, 11;
	add.s32 	%r4920, %r4919, -1012;
	mov.u64 	%rd205, 4618441417868443648;
	shl.b64 	%rd90, %rd205, %r4920;
	setp.eq.s64	%p3362, %rd90, -9223372036854775808;
	// Callseq Start 386
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4366;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5425, [retval0+0];
	
	//{
	}// Callseq End 386
	and.pred  	%p162, %p3294, %p3362;
	@!%p162 bra 	BB7_3088;
	bra.uni 	BB7_3087;

BB7_3087:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4921}, %fd5425;
	}
	xor.b32  	%r4922, %r4921, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4923, %temp}, %fd5425;
	}
	mov.b64 	%fd5425, {%r4923, %r4922};

BB7_3088:
	@%p3296 bra 	BB7_3091;
	bra.uni 	BB7_3089;

BB7_3091:
	selp.b32	%r4924, %r188, 0, %p3362;
	or.b32  	%r4925, %r4924, 2146435072;
	setp.lt.s32	%p3368, %r190, 0;
	selp.b32	%r4926, %r4925, %r4924, %p3368;
	mov.u32 	%r4927, 0;
	mov.b64 	%fd5425, {%r4927, %r4926};
	bra.uni 	BB7_3092;

BB7_3089:
	setp.gt.s32	%p3365, %r188, -1;
	@%p3365 bra 	BB7_3092;

	cvt.rzi.f64.f64	%fd4368, %fd4366;
	setp.neu.f64	%p3366, %fd4368, 0d4018000000000000;
	selp.f64	%fd5425, 0dFFF8000000000000, %fd5425, %p3366;

BB7_3092:
	add.f64 	%fd5426, %fd1812, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4928}, %fd5426;
	}
	and.b32  	%r4929, %r4928, 2146435072;
	setp.ne.s32	%p3369, %r4929, 2146435072;
	@%p3369 bra 	BB7_3093;

	setp.gtu.f64	%p3370, %fd2174, 0d7FF0000000000000;
	@%p3370 bra 	BB7_3102;

	and.b32  	%r4930, %r190, 2147483647;
	setp.ne.s32	%p3371, %r4930, 2146435072;
	@%p3371 bra 	BB7_3097;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4931, %temp}, %fd4366;
	}
	setp.eq.s32	%p3372, %r4931, 0;
	@%p3372 bra 	BB7_3101;
	bra.uni 	BB7_3097;

BB7_3101:
	setp.gt.f64	%p3375, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4940, 2146435072, 0, %p3375;
	xor.b32  	%r4941, %r4940, 2146435072;
	setp.lt.s32	%p3376, %r190, 0;
	selp.b32	%r4942, %r4941, %r4940, %p3376;
	setp.eq.f64	%p3377, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4943, 1072693248, %r4942, %p3377;
	mov.u32 	%r4944, 0;
	mov.b64 	%fd5426, {%r4944, %r4943};
	bra.uni 	BB7_3102;

BB7_3093:
	mov.f64 	%fd5426, %fd5425;

BB7_3102:
	selp.f64	%fd4370, 0d3FF0000000000000, %fd5426, %p3310;
	mul.f64 	%fd4371, %fd2223, %fd4370;
	div.rn.f64 	%fd4372, %fd4371, 0d4018000000000000;
	add.f64 	%fd2234, %fd2222, %fd4372;
	mov.f64 	%fd4373, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd4373;
	}
	bfe.u32 	%r4945, %r191, 20, 11;
	add.s32 	%r4946, %r4945, -1012;
	mov.u64 	%rd206, 4619567317775286272;
	shl.b64 	%rd91, %rd206, %r4946;
	setp.eq.s64	%p3379, %rd91, -9223372036854775808;
	// Callseq Start 387
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4373;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5428, [retval0+0];
	
	//{
	}// Callseq End 387
	and.pred  	%p163, %p3294, %p3379;
	@!%p163 bra 	BB7_3104;
	bra.uni 	BB7_3103;

BB7_3103:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4947}, %fd5428;
	}
	xor.b32  	%r4948, %r4947, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4949, %temp}, %fd5428;
	}
	mov.b64 	%fd5428, {%r4949, %r4948};

BB7_3104:
	@%p3296 bra 	BB7_3107;
	bra.uni 	BB7_3105;

BB7_3107:
	selp.b32	%r4950, %r188, 0, %p3379;
	or.b32  	%r4951, %r4950, 2146435072;
	setp.lt.s32	%p3385, %r191, 0;
	selp.b32	%r4952, %r4951, %r4950, %p3385;
	mov.u32 	%r4953, 0;
	mov.b64 	%fd5428, {%r4953, %r4952};
	bra.uni 	BB7_3108;

BB7_3105:
	setp.gt.s32	%p3382, %r188, -1;
	@%p3382 bra 	BB7_3108;

	cvt.rzi.f64.f64	%fd4375, %fd4373;
	setp.neu.f64	%p3383, %fd4375, 0d401C000000000000;
	selp.f64	%fd5428, 0dFFF8000000000000, %fd5428, %p3383;

BB7_3108:
	add.f64 	%fd5429, %fd1812, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4954}, %fd5429;
	}
	and.b32  	%r4955, %r4954, 2146435072;
	setp.ne.s32	%p3386, %r4955, 2146435072;
	@%p3386 bra 	BB7_3109;

	setp.gtu.f64	%p3387, %fd2174, 0d7FF0000000000000;
	@%p3387 bra 	BB7_3118;

	and.b32  	%r4956, %r191, 2147483647;
	setp.ne.s32	%p3388, %r4956, 2146435072;
	@%p3388 bra 	BB7_3113;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4957, %temp}, %fd4373;
	}
	setp.eq.s32	%p3389, %r4957, 0;
	@%p3389 bra 	BB7_3117;
	bra.uni 	BB7_3113;

BB7_3117:
	setp.gt.f64	%p3392, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4966, 2146435072, 0, %p3392;
	xor.b32  	%r4967, %r4966, 2146435072;
	setp.lt.s32	%p3393, %r191, 0;
	selp.b32	%r4968, %r4967, %r4966, %p3393;
	setp.eq.f64	%p3394, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4969, 1072693248, %r4968, %p3394;
	mov.u32 	%r4970, 0;
	mov.b64 	%fd5429, {%r4970, %r4969};
	bra.uni 	BB7_3118;

BB7_3109:
	mov.f64 	%fd5429, %fd5428;

BB7_3118:
	selp.f64	%fd4377, 0d3FF0000000000000, %fd5429, %p3310;
	fma.rn.f64 	%fd4378, %fd2161, 0dC0C66CE000000000, %fd21;
	mul.f64 	%fd4379, %fd4378, %fd4377;
	div.rn.f64 	%fd4380, %fd4379, 0d401C000000000000;
	add.f64 	%fd2245, %fd2234, %fd4380;
	mov.f64 	%fd4381, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd4381;
	}
	bfe.u32 	%r4971, %r192, 20, 11;
	add.s32 	%r4972, %r4971, -1012;
	mov.u64 	%rd207, 4620693217682128896;
	shl.b64 	%rd92, %rd207, %r4972;
	setp.eq.s64	%p3396, %rd92, -9223372036854775808;
	// Callseq Start 388
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4381;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5431, [retval0+0];
	
	//{
	}// Callseq End 388
	and.pred  	%p164, %p3294, %p3396;
	@!%p164 bra 	BB7_3120;
	bra.uni 	BB7_3119;

BB7_3119:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4973}, %fd5431;
	}
	xor.b32  	%r4974, %r4973, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4975, %temp}, %fd5431;
	}
	mov.b64 	%fd5431, {%r4975, %r4974};

BB7_3120:
	@%p3296 bra 	BB7_3123;
	bra.uni 	BB7_3121;

BB7_3123:
	selp.b32	%r4976, %r188, 0, %p3396;
	or.b32  	%r4977, %r4976, 2146435072;
	setp.lt.s32	%p3402, %r192, 0;
	selp.b32	%r4978, %r4977, %r4976, %p3402;
	mov.u32 	%r4979, 0;
	mov.b64 	%fd5431, {%r4979, %r4978};
	bra.uni 	BB7_3124;

BB7_3121:
	setp.gt.s32	%p3399, %r188, -1;
	@%p3399 bra 	BB7_3124;

	cvt.rzi.f64.f64	%fd4383, %fd4381;
	setp.neu.f64	%p3400, %fd4383, 0d4020000000000000;
	selp.f64	%fd5431, 0dFFF8000000000000, %fd5431, %p3400;

BB7_3124:
	add.f64 	%fd5432, %fd1812, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4980}, %fd5432;
	}
	and.b32  	%r4981, %r4980, 2146435072;
	setp.ne.s32	%p3403, %r4981, 2146435072;
	@%p3403 bra 	BB7_3125;

	setp.gtu.f64	%p3404, %fd2174, 0d7FF0000000000000;
	@%p3404 bra 	BB7_3134;

	and.b32  	%r4982, %r192, 2147483647;
	setp.ne.s32	%p3405, %r4982, 2146435072;
	@%p3405 bra 	BB7_3129;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4983, %temp}, %fd4381;
	}
	setp.eq.s32	%p3406, %r4983, 0;
	@%p3406 bra 	BB7_3133;
	bra.uni 	BB7_3129;

BB7_3133:
	setp.gt.f64	%p3409, %fd2174, 0d3FF0000000000000;
	selp.b32	%r4992, 2146435072, 0, %p3409;
	xor.b32  	%r4993, %r4992, 2146435072;
	setp.lt.s32	%p3410, %r192, 0;
	selp.b32	%r4994, %r4993, %r4992, %p3410;
	setp.eq.f64	%p3411, %fd1812, 0dBFF0000000000000;
	selp.b32	%r4995, 1072693248, %r4994, %p3411;
	mov.u32 	%r4996, 0;
	mov.b64 	%fd5432, {%r4996, %r4995};
	bra.uni 	BB7_3134;

BB7_3125:
	mov.f64 	%fd5432, %fd5431;

BB7_3134:
	selp.f64	%fd4385, 0d3FF0000000000000, %fd5432, %p3310;
	mul.f64 	%fd4386, %fd22, %fd4385;
	fma.rn.f64 	%fd2256, %fd4386, 0d3FC0000000000000, %fd2245;
	mov.f64 	%fd4387, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r193}, %fd4387;
	}
	bfe.u32 	%r4997, %r193, 20, 11;
	add.s32 	%r4998, %r4997, -1012;
	mov.u64 	%rd208, 4621256167635550208;
	shl.b64 	%rd93, %rd208, %r4998;
	setp.eq.s64	%p3413, %rd93, -9223372036854775808;
	// Callseq Start 389
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2174;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4387;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5434, [retval0+0];
	
	//{
	}// Callseq End 389
	and.pred  	%p165, %p3294, %p3413;
	@!%p165 bra 	BB7_3136;
	bra.uni 	BB7_3135;

BB7_3135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4999}, %fd5434;
	}
	xor.b32  	%r5000, %r4999, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5001, %temp}, %fd5434;
	}
	mov.b64 	%fd5434, {%r5001, %r5000};

BB7_3136:
	@%p3296 bra 	BB7_3139;
	bra.uni 	BB7_3137;

BB7_3139:
	selp.b32	%r5002, %r188, 0, %p3413;
	or.b32  	%r5003, %r5002, 2146435072;
	setp.lt.s32	%p3419, %r193, 0;
	selp.b32	%r5004, %r5003, %r5002, %p3419;
	mov.u32 	%r5005, 0;
	mov.b64 	%fd5434, {%r5005, %r5004};
	bra.uni 	BB7_3140;

BB7_3137:
	setp.gt.s32	%p3416, %r188, -1;
	@%p3416 bra 	BB7_3140;

	cvt.rzi.f64.f64	%fd4389, %fd4387;
	setp.neu.f64	%p3417, %fd4389, 0d4022000000000000;
	selp.f64	%fd5434, 0dFFF8000000000000, %fd5434, %p3417;

BB7_3140:
	add.f64 	%fd5435, %fd1812, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5006}, %fd5435;
	}
	and.b32  	%r5007, %r5006, 2146435072;
	setp.ne.s32	%p3420, %r5007, 2146435072;
	@%p3420 bra 	BB7_3141;

	setp.gtu.f64	%p3421, %fd2174, 0d7FF0000000000000;
	@%p3421 bra 	BB7_3150;

	and.b32  	%r5008, %r193, 2147483647;
	setp.ne.s32	%p3422, %r5008, 2146435072;
	@%p3422 bra 	BB7_3145;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5009, %temp}, %fd4387;
	}
	setp.eq.s32	%p3423, %r5009, 0;
	@%p3423 bra 	BB7_3149;
	bra.uni 	BB7_3145;

BB7_3149:
	setp.gt.f64	%p3426, %fd2174, 0d3FF0000000000000;
	selp.b32	%r5018, 2146435072, 0, %p3426;
	xor.b32  	%r5019, %r5018, 2146435072;
	setp.lt.s32	%p3427, %r193, 0;
	selp.b32	%r5020, %r5019, %r5018, %p3427;
	setp.eq.f64	%p3428, %fd1812, 0dBFF0000000000000;
	selp.b32	%r5021, 1072693248, %r5020, %p3428;
	mov.u32 	%r5022, 0;
	mov.b64 	%fd5435, {%r5022, %r5021};
	bra.uni 	BB7_3150;

BB7_3141:
	mov.f64 	%fd5435, %fd5434;

BB7_3150:
	mul.f64 	%fd4391, %fd5435, 0d4081160000000000;
	div.rn.f64 	%fd4392, %fd4391, 0d4022000000000000;
	selp.f64	%fd4393, 0d404E600000000000, %fd4392, %p3310;
	sub.f64 	%fd2267, %fd2256, %fd4393;
	@!%p155 bra 	BB7_3152;
	bra.uni 	BB7_3151;

BB7_3151:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5023}, %fd5437;
	}
	xor.b32  	%r5024, %r5023, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5025, %temp}, %fd5437;
	}
	mov.b64 	%fd5437, {%r5025, %r5024};

BB7_3152:
	@%p3245 bra 	BB7_3155;
	bra.uni 	BB7_3153;

BB7_3155:
	selp.b32	%r5026, %r182, 0, %p3243;
	or.b32  	%r5027, %r5026, 2146435072;
	setp.lt.s32	%p3434, %r183, 0;
	selp.b32	%r5028, %r5027, %r5026, %p3434;
	mov.u32 	%r5029, 0;
	mov.b64 	%fd5437, {%r5029, %r5028};
	bra.uni 	BB7_3156;

BB7_3153:
	setp.gt.s32	%p3431, %r182, -1;
	@%p3431 bra 	BB7_3156;

	cvt.rzi.f64.f64	%fd4395, %fd4269;
	setp.neu.f64	%p3432, %fd4395, 0d4008000000000000;
	selp.f64	%fd5437, 0dFFF8000000000000, %fd5437, %p3432;

BB7_3156:
	@%p3250 bra 	BB7_3157;

	setp.gtu.f64	%p3436, %fd2141, 0d7FF0000000000000;
	mov.f64 	%fd5438, %fd31;
	@%p3436 bra 	BB7_3166;

	and.b32  	%r5030, %r183, 2147483647;
	setp.ne.s32	%p3437, %r5030, 2146435072;
	@%p3437 bra 	BB7_3161;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5031, %temp}, %fd4269;
	}
	setp.eq.s32	%p3438, %r5031, 0;
	@%p3438 bra 	BB7_3165;
	bra.uni 	BB7_3161;

BB7_3165:
	setp.eq.f64	%p3441, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3442, %fd2141, 0d3FF0000000000000;
	selp.b32	%r5040, 2146435072, 0, %p3442;
	xor.b32  	%r5041, %r5040, 2146435072;
	setp.lt.s32	%p3443, %r183, 0;
	selp.b32	%r5042, %r5041, %r5040, %p3443;
	selp.b32	%r5043, 1072693248, %r5042, %p3441;
	mov.u32 	%r5044, 0;
	mov.b64 	%fd5438, {%r5044, %r5043};
	bra.uni 	BB7_3166;

BB7_3157:
	mov.f64 	%fd5438, %fd5437;

BB7_3166:
	selp.f64	%fd2276, 0d3FF0000000000000, %fd5438, %p3259;
	@!%p156 bra 	BB7_3168;
	bra.uni 	BB7_3167;

BB7_3167:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5045}, %fd5440;
	}
	xor.b32  	%r5046, %r5045, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5047, %temp}, %fd5440;
	}
	mov.b64 	%fd5440, {%r5047, %r5046};

BB7_3168:
	@%p3245 bra 	BB7_3171;
	bra.uni 	BB7_3169;

BB7_3171:
	selp.b32	%r5048, %r182, 0, %p2533;
	or.b32  	%r5049, %r5048, 2146435072;
	setp.lt.s32	%p3449, %r146, 0;
	selp.b32	%r5050, %r5049, %r5048, %p3449;
	mov.u32 	%r5051, 0;
	mov.b64 	%fd5440, {%r5051, %r5050};
	bra.uni 	BB7_3172;

BB7_3169:
	setp.gt.s32	%p3446, %r182, -1;
	@%p3446 bra 	BB7_3172;

	cvt.rzi.f64.f64	%fd4398, %fd4033;
	setp.neu.f64	%p3447, %fd4398, 0d4000000000000000;
	selp.f64	%fd5440, 0dFFF8000000000000, %fd5440, %p3447;

BB7_3172:
	@%p3267 bra 	BB7_3173;

	setp.gtu.f64	%p3451, %fd2141, 0d7FF0000000000000;
	mov.f64 	%fd5441, %fd16;
	@%p3451 bra 	BB7_3182;

	and.b32  	%r5052, %r146, 2147483647;
	setp.ne.s32	%p3452, %r5052, 2146435072;
	@%p3452 bra 	BB7_3177;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5053, %temp}, %fd4033;
	}
	setp.eq.s32	%p3453, %r5053, 0;
	@%p3453 bra 	BB7_3181;
	bra.uni 	BB7_3177;

BB7_3181:
	setp.eq.f64	%p3456, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3457, %fd2141, 0d3FF0000000000000;
	selp.b32	%r5062, 2146435072, 0, %p3457;
	xor.b32  	%r5063, %r5062, 2146435072;
	setp.lt.s32	%p3458, %r146, 0;
	selp.b32	%r5064, %r5063, %r5062, %p3458;
	selp.b32	%r5065, 1072693248, %r5064, %p3456;
	mov.u32 	%r5066, 0;
	mov.b64 	%fd5441, {%r5066, %r5065};
	bra.uni 	BB7_3182;

BB7_3173:
	mov.f64 	%fd5441, %fd5440;

BB7_3182:
	selp.f64	%fd2285, 0d3FF0000000000000, %fd5441, %p3259;
	fma.rn.f64 	%fd4400, %fd2285, 0d40A338C000000000, %fd15;
	fma.rn.f64 	%fd2286, %fd2276, 0dC09DE68000000000, %fd4400;
	@!%p157 bra 	BB7_3184;
	bra.uni 	BB7_3183;

BB7_3183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5067}, %fd5443;
	}
	xor.b32  	%r5068, %r5067, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5069, %temp}, %fd5443;
	}
	mov.b64 	%fd5443, {%r5069, %r5068};

BB7_3184:
	@%p3245 bra 	BB7_3187;
	bra.uni 	BB7_3185;

BB7_3187:
	selp.b32	%r5070, %r182, 0, %p3277;
	or.b32  	%r5071, %r5070, 2146435072;
	setp.lt.s32	%p3464, %r186, 0;
	selp.b32	%r5072, %r5071, %r5070, %p3464;
	mov.u32 	%r5073, 0;
	mov.b64 	%fd5443, {%r5073, %r5072};
	bra.uni 	BB7_3188;

BB7_3185:
	setp.gt.s32	%p3461, %r182, -1;
	@%p3461 bra 	BB7_3188;

	cvt.rzi.f64.f64	%fd4402, %fd4324;
	setp.neu.f64	%p3462, %fd4402, 0d4010000000000000;
	selp.f64	%fd5443, 0dFFF8000000000000, %fd5443, %p3462;

BB7_3188:
	@%p3284 bra 	BB7_3189;

	setp.gtu.f64	%p3466, %fd2141, 0d7FF0000000000000;
	mov.f64 	%fd5444, %fd17;
	@%p3466 bra 	BB7_3198;

	and.b32  	%r5074, %r186, 2147483647;
	setp.ne.s32	%p3467, %r5074, 2146435072;
	@%p3467 bra 	BB7_3193;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5075, %temp}, %fd4324;
	}
	setp.eq.s32	%p3468, %r5075, 0;
	@%p3468 bra 	BB7_3197;
	bra.uni 	BB7_3193;

BB7_3197:
	setp.eq.f64	%p3471, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3472, %fd2141, 0d3FF0000000000000;
	selp.b32	%r5084, 2146435072, 0, %p3472;
	xor.b32  	%r5085, %r5084, 2146435072;
	setp.lt.s32	%p3473, %r186, 0;
	selp.b32	%r5086, %r5085, %r5084, %p3473;
	selp.b32	%r5087, 1072693248, %r5086, %p3471;
	mov.u32 	%r5088, 0;
	mov.b64 	%fd5444, {%r5088, %r5087};
	bra.uni 	BB7_3198;

BB7_3189:
	mov.f64 	%fd5444, %fd5443;

BB7_3198:
	selp.f64	%fd2295, 0d3FF0000000000000, %fd5444, %p3259;
	fma.rn.f64 	%fd2296, %fd2295, 0d4081160000000000, %fd2286;
	abs.f64 	%fd2297, %fd1811;
	// Callseq Start 390
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4033;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5446, [retval0+0];
	
	//{
	}// Callseq End 390
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd1811;
	}
	setp.lt.s32	%p3475, %r194, 0;
	and.pred  	%p166, %p3475, %p2533;
	@!%p166 bra 	BB7_3200;
	bra.uni 	BB7_3199;

BB7_3199:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5089}, %fd5446;
	}
	xor.b32  	%r5090, %r5089, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5091, %temp}, %fd5446;
	}
	mov.b64 	%fd5446, {%r5091, %r5090};

BB7_3200:
	setp.eq.f64	%p3477, %fd1811, 0d0000000000000000;
	@%p3477 bra 	BB7_3203;
	bra.uni 	BB7_3201;

BB7_3203:
	selp.b32	%r5092, %r194, 0, %p2533;
	or.b32  	%r5093, %r5092, 2146435072;
	setp.lt.s32	%p3481, %r146, 0;
	selp.b32	%r5094, %r5093, %r5092, %p3481;
	mov.u32 	%r5095, 0;
	mov.b64 	%fd5446, {%r5095, %r5094};
	bra.uni 	BB7_3204;

BB7_3201:
	setp.gt.s32	%p3478, %r194, -1;
	@%p3478 bra 	BB7_3204;

	cvt.rzi.f64.f64	%fd4406, %fd4033;
	setp.neu.f64	%p3479, %fd4406, 0d4000000000000000;
	selp.f64	%fd5446, 0dFFF8000000000000, %fd5446, %p3479;

BB7_3204:
	add.f64 	%fd5447, %fd1811, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5096}, %fd5447;
	}
	and.b32  	%r5097, %r5096, 2146435072;
	setp.ne.s32	%p3482, %r5097, 2146435072;
	@%p3482 bra 	BB7_3205;

	setp.gtu.f64	%p3483, %fd2297, 0d7FF0000000000000;
	@%p3483 bra 	BB7_3214;

	and.b32  	%r5098, %r146, 2147483647;
	setp.ne.s32	%p3484, %r5098, 2146435072;
	@%p3484 bra 	BB7_3209;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5099, %temp}, %fd4033;
	}
	setp.eq.s32	%p3485, %r5099, 0;
	@%p3485 bra 	BB7_3213;
	bra.uni 	BB7_3209;

BB7_3213:
	setp.gt.f64	%p3488, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5108, 2146435072, 0, %p3488;
	xor.b32  	%r5109, %r5108, 2146435072;
	setp.lt.s32	%p3489, %r146, 0;
	selp.b32	%r5110, %r5109, %r5108, %p3489;
	setp.eq.f64	%p3490, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5111, 1072693248, %r5110, %p3490;
	mov.u32 	%r5112, 0;
	mov.b64 	%fd5447, {%r5112, %r5111};
	bra.uni 	BB7_3214;

BB7_3205:
	mov.f64 	%fd5447, %fd5446;

BB7_3214:
	setp.eq.f64	%p3491, %fd1811, 0d3FF0000000000000;
	selp.f64	%fd4408, 0d3FF0000000000000, %fd5447, %p3491;
	mul.f64 	%fd4409, %fd2276, %fd2296;
	mul.f64 	%fd2308, %fd4409, %fd4408;
	fma.rn.f64 	%fd4411, %fd2285, 0d40C806F000000000, %fd4334;
	fma.rn.f64 	%fd4412, %fd2276, 0dC0C66CE000000000, %fd4411;
	fma.rn.f64 	%fd2309, %fd2295, 0d40ADE68000000000, %fd4412;
	// Callseq Start 391
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5449, [retval0+0];
	
	//{
	}// Callseq End 391
	and.pred  	%p167, %p3475, %p3243;
	@!%p167 bra 	BB7_3216;
	bra.uni 	BB7_3215;

BB7_3215:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5113}, %fd5449;
	}
	xor.b32  	%r5114, %r5113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5115, %temp}, %fd5449;
	}
	mov.b64 	%fd5449, {%r5115, %r5114};

BB7_3216:
	@%p3477 bra 	BB7_3219;
	bra.uni 	BB7_3217;

BB7_3219:
	selp.b32	%r5116, %r194, 0, %p3243;
	or.b32  	%r5117, %r5116, 2146435072;
	setp.lt.s32	%p3498, %r183, 0;
	selp.b32	%r5118, %r5117, %r5116, %p3498;
	mov.u32 	%r5119, 0;
	mov.b64 	%fd5449, {%r5119, %r5118};
	bra.uni 	BB7_3220;

BB7_3217:
	setp.gt.s32	%p3495, %r194, -1;
	@%p3495 bra 	BB7_3220;

	cvt.rzi.f64.f64	%fd4415, %fd4269;
	setp.neu.f64	%p3496, %fd4415, 0d4008000000000000;
	selp.f64	%fd5449, 0dFFF8000000000000, %fd5449, %p3496;

BB7_3220:
	add.f64 	%fd5450, %fd1811, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5120}, %fd5450;
	}
	and.b32  	%r5121, %r5120, 2146435072;
	setp.ne.s32	%p3499, %r5121, 2146435072;
	@%p3499 bra 	BB7_3221;

	setp.gtu.f64	%p3500, %fd2297, 0d7FF0000000000000;
	@%p3500 bra 	BB7_3230;

	and.b32  	%r5122, %r183, 2147483647;
	setp.ne.s32	%p3501, %r5122, 2146435072;
	@%p3501 bra 	BB7_3225;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5123, %temp}, %fd4269;
	}
	setp.eq.s32	%p3502, %r5123, 0;
	@%p3502 bra 	BB7_3229;
	bra.uni 	BB7_3225;

BB7_3229:
	setp.gt.f64	%p3505, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5132, 2146435072, 0, %p3505;
	xor.b32  	%r5133, %r5132, 2146435072;
	setp.lt.s32	%p3506, %r183, 0;
	selp.b32	%r5134, %r5133, %r5132, %p3506;
	setp.eq.f64	%p3507, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5135, 1072693248, %r5134, %p3507;
	mov.u32 	%r5136, 0;
	mov.b64 	%fd5450, {%r5136, %r5135};
	bra.uni 	BB7_3230;

BB7_3221:
	mov.f64 	%fd5450, %fd5449;

BB7_3230:
	selp.f64	%fd4417, 0d3FF0000000000000, %fd5450, %p3491;
	mul.f64 	%fd4418, %fd2285, %fd2309;
	mul.f64 	%fd4419, %fd4418, %fd4417;
	div.rn.f64 	%fd4420, %fd4419, 0dC008000000000000;
	fma.rn.f64 	%fd2320, %fd2308, 0d3FE0000000000000, %fd4420;
	mul.f64 	%fd2321, %fd2285, 0d40D806F000000000;
	add.f64 	%fd4421, %fd19, %fd2321;
	fma.rn.f64 	%fd4422, %fd2276, 0dC0DC081800000000, %fd4421;
	fma.rn.f64 	%fd4423, %fd2295, 0d40C66CE000000000, %fd4422;
	mul.f64 	%fd2322, %fd7, %fd4423;
	// Callseq Start 392
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4324;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5452, [retval0+0];
	
	//{
	}// Callseq End 392
	and.pred  	%p168, %p3475, %p3277;
	@!%p168 bra 	BB7_3232;
	bra.uni 	BB7_3231;

BB7_3231:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5137}, %fd5452;
	}
	xor.b32  	%r5138, %r5137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5139, %temp}, %fd5452;
	}
	mov.b64 	%fd5452, {%r5139, %r5138};

BB7_3232:
	@%p3477 bra 	BB7_3235;
	bra.uni 	BB7_3233;

BB7_3235:
	selp.b32	%r5140, %r194, 0, %p3277;
	or.b32  	%r5141, %r5140, 2146435072;
	setp.lt.s32	%p3515, %r186, 0;
	selp.b32	%r5142, %r5141, %r5140, %p3515;
	mov.u32 	%r5143, 0;
	mov.b64 	%fd5452, {%r5143, %r5142};
	bra.uni 	BB7_3236;

BB7_3233:
	setp.gt.s32	%p3512, %r194, -1;
	@%p3512 bra 	BB7_3236;

	cvt.rzi.f64.f64	%fd4426, %fd4324;
	setp.neu.f64	%p3513, %fd4426, 0d4010000000000000;
	selp.f64	%fd5452, 0dFFF8000000000000, %fd5452, %p3513;

BB7_3236:
	add.f64 	%fd5453, %fd1811, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5144}, %fd5453;
	}
	and.b32  	%r5145, %r5144, 2146435072;
	setp.ne.s32	%p3516, %r5145, 2146435072;
	@%p3516 bra 	BB7_3237;

	setp.gtu.f64	%p3517, %fd2297, 0d7FF0000000000000;
	@%p3517 bra 	BB7_3246;

	and.b32  	%r5146, %r186, 2147483647;
	setp.ne.s32	%p3518, %r5146, 2146435072;
	@%p3518 bra 	BB7_3241;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5147, %temp}, %fd4324;
	}
	setp.eq.s32	%p3519, %r5147, 0;
	@%p3519 bra 	BB7_3245;
	bra.uni 	BB7_3241;

BB7_3245:
	setp.gt.f64	%p3522, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5156, 2146435072, 0, %p3522;
	xor.b32  	%r5157, %r5156, 2146435072;
	setp.lt.s32	%p3523, %r186, 0;
	selp.b32	%r5158, %r5157, %r5156, %p3523;
	setp.eq.f64	%p3524, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5159, 1072693248, %r5158, %p3524;
	mov.u32 	%r5160, 0;
	mov.b64 	%fd5453, {%r5160, %r5159};
	bra.uni 	BB7_3246;

BB7_3237:
	mov.f64 	%fd5453, %fd5452;

BB7_3246:
	selp.f64	%fd4428, 0d3FF0000000000000, %fd5453, %p3491;
	mul.f64 	%fd4429, %fd2322, %fd4428;
	fma.rn.f64 	%fd2333, %fd4429, 0d3FD0000000000000, %fd2320;
	sub.f64 	%fd4432, %fd4355, %fd2321;
	fma.rn.f64 	%fd4433, %fd2276, 0d40E2B01000000000, %fd4432;
	fma.rn.f64 	%fd2334, %fd2295, 0dC0D2B01000000000, %fd4433;
	// Callseq Start 393
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4358;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5455, [retval0+0];
	
	//{
	}// Callseq End 393
	and.pred  	%p169, %p3475, %p3345;
	@!%p169 bra 	BB7_3248;
	bra.uni 	BB7_3247;

BB7_3247:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5161}, %fd5455;
	}
	xor.b32  	%r5162, %r5161, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5163, %temp}, %fd5455;
	}
	mov.b64 	%fd5455, {%r5163, %r5162};

BB7_3248:
	@%p3477 bra 	BB7_3251;
	bra.uni 	BB7_3249;

BB7_3251:
	selp.b32	%r5164, %r194, 0, %p3345;
	or.b32  	%r5165, %r5164, 2146435072;
	setp.lt.s32	%p3532, %r189, 0;
	selp.b32	%r5166, %r5165, %r5164, %p3532;
	mov.u32 	%r5167, 0;
	mov.b64 	%fd5455, {%r5167, %r5166};
	bra.uni 	BB7_3252;

BB7_3249:
	setp.gt.s32	%p3529, %r194, -1;
	@%p3529 bra 	BB7_3252;

	cvt.rzi.f64.f64	%fd4436, %fd4358;
	setp.neu.f64	%p3530, %fd4436, 0d4014000000000000;
	selp.f64	%fd5455, 0dFFF8000000000000, %fd5455, %p3530;

BB7_3252:
	add.f64 	%fd5456, %fd1811, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5168}, %fd5456;
	}
	and.b32  	%r5169, %r5168, 2146435072;
	setp.ne.s32	%p3533, %r5169, 2146435072;
	@%p3533 bra 	BB7_3253;

	setp.gtu.f64	%p3534, %fd2297, 0d7FF0000000000000;
	@%p3534 bra 	BB7_3262;

	and.b32  	%r5170, %r189, 2147483647;
	setp.ne.s32	%p3535, %r5170, 2146435072;
	@%p3535 bra 	BB7_3257;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5171, %temp}, %fd4358;
	}
	setp.eq.s32	%p3536, %r5171, 0;
	@%p3536 bra 	BB7_3261;
	bra.uni 	BB7_3257;

BB7_3261:
	setp.gt.f64	%p3539, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5180, 2146435072, 0, %p3539;
	xor.b32  	%r5181, %r5180, 2146435072;
	setp.lt.s32	%p3540, %r189, 0;
	selp.b32	%r5182, %r5181, %r5180, %p3540;
	setp.eq.f64	%p3541, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5183, 1072693248, %r5182, %p3541;
	mov.u32 	%r5184, 0;
	mov.b64 	%fd5456, {%r5184, %r5183};
	bra.uni 	BB7_3262;

BB7_3253:
	mov.f64 	%fd5456, %fd5455;

BB7_3262:
	selp.f64	%fd4438, 0d3FF0000000000000, %fd5456, %p3491;
	mul.f64 	%fd4439, %fd2334, %fd4438;
	div.rn.f64 	%fd4440, %fd4439, 0d4014000000000000;
	add.f64 	%fd2345, %fd2333, %fd4440;
	fma.rn.f64 	%fd4441, %fd2285, 0dC0DC081800000000, %fd20;
	fma.rn.f64 	%fd2346, %fd2276, 0d40D2B01000000000, %fd4441;
	// Callseq Start 394
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4366;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5458, [retval0+0];
	
	//{
	}// Callseq End 394
	and.pred  	%p170, %p3475, %p3362;
	@!%p170 bra 	BB7_3264;
	bra.uni 	BB7_3263;

BB7_3263:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5185}, %fd5458;
	}
	xor.b32  	%r5186, %r5185, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5187, %temp}, %fd5458;
	}
	mov.b64 	%fd5458, {%r5187, %r5186};

BB7_3264:
	@%p3477 bra 	BB7_3267;
	bra.uni 	BB7_3265;

BB7_3267:
	selp.b32	%r5188, %r194, 0, %p3362;
	or.b32  	%r5189, %r5188, 2146435072;
	setp.lt.s32	%p3549, %r190, 0;
	selp.b32	%r5190, %r5189, %r5188, %p3549;
	mov.u32 	%r5191, 0;
	mov.b64 	%fd5458, {%r5191, %r5190};
	bra.uni 	BB7_3268;

BB7_3265:
	setp.gt.s32	%p3546, %r194, -1;
	@%p3546 bra 	BB7_3268;

	cvt.rzi.f64.f64	%fd4444, %fd4366;
	setp.neu.f64	%p3547, %fd4444, 0d4018000000000000;
	selp.f64	%fd5458, 0dFFF8000000000000, %fd5458, %p3547;

BB7_3268:
	add.f64 	%fd5459, %fd1811, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5192}, %fd5459;
	}
	and.b32  	%r5193, %r5192, 2146435072;
	setp.ne.s32	%p3550, %r5193, 2146435072;
	@%p3550 bra 	BB7_3269;

	setp.gtu.f64	%p3551, %fd2297, 0d7FF0000000000000;
	@%p3551 bra 	BB7_3278;

	and.b32  	%r5194, %r190, 2147483647;
	setp.ne.s32	%p3552, %r5194, 2146435072;
	@%p3552 bra 	BB7_3273;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5195, %temp}, %fd4366;
	}
	setp.eq.s32	%p3553, %r5195, 0;
	@%p3553 bra 	BB7_3277;
	bra.uni 	BB7_3273;

BB7_3277:
	setp.gt.f64	%p3556, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5204, 2146435072, 0, %p3556;
	xor.b32  	%r5205, %r5204, 2146435072;
	setp.lt.s32	%p3557, %r190, 0;
	selp.b32	%r5206, %r5205, %r5204, %p3557;
	setp.eq.f64	%p3558, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5207, 1072693248, %r5206, %p3558;
	mov.u32 	%r5208, 0;
	mov.b64 	%fd5459, {%r5208, %r5207};
	bra.uni 	BB7_3278;

BB7_3269:
	mov.f64 	%fd5459, %fd5458;

BB7_3278:
	selp.f64	%fd4446, 0d3FF0000000000000, %fd5459, %p3491;
	mul.f64 	%fd4447, %fd2346, %fd4446;
	div.rn.f64 	%fd4448, %fd4447, 0d4018000000000000;
	add.f64 	%fd2357, %fd2345, %fd4448;
	// Callseq Start 395
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4373;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5461, [retval0+0];
	
	//{
	}// Callseq End 395
	and.pred  	%p171, %p3475, %p3379;
	@!%p171 bra 	BB7_3280;
	bra.uni 	BB7_3279;

BB7_3279:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5209}, %fd5461;
	}
	xor.b32  	%r5210, %r5209, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5211, %temp}, %fd5461;
	}
	mov.b64 	%fd5461, {%r5211, %r5210};

BB7_3280:
	@%p3477 bra 	BB7_3283;
	bra.uni 	BB7_3281;

BB7_3283:
	selp.b32	%r5212, %r194, 0, %p3379;
	or.b32  	%r5213, %r5212, 2146435072;
	setp.lt.s32	%p3566, %r191, 0;
	selp.b32	%r5214, %r5213, %r5212, %p3566;
	mov.u32 	%r5215, 0;
	mov.b64 	%fd5461, {%r5215, %r5214};
	bra.uni 	BB7_3284;

BB7_3281:
	setp.gt.s32	%p3563, %r194, -1;
	@%p3563 bra 	BB7_3284;

	cvt.rzi.f64.f64	%fd4451, %fd4373;
	setp.neu.f64	%p3564, %fd4451, 0d401C000000000000;
	selp.f64	%fd5461, 0dFFF8000000000000, %fd5461, %p3564;

BB7_3284:
	add.f64 	%fd5462, %fd1811, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5216}, %fd5462;
	}
	and.b32  	%r5217, %r5216, 2146435072;
	setp.ne.s32	%p3567, %r5217, 2146435072;
	@%p3567 bra 	BB7_3285;

	setp.gtu.f64	%p3568, %fd2297, 0d7FF0000000000000;
	@%p3568 bra 	BB7_3294;

	and.b32  	%r5218, %r191, 2147483647;
	setp.ne.s32	%p3569, %r5218, 2146435072;
	@%p3569 bra 	BB7_3289;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5219, %temp}, %fd4373;
	}
	setp.eq.s32	%p3570, %r5219, 0;
	@%p3570 bra 	BB7_3293;
	bra.uni 	BB7_3289;

BB7_3293:
	setp.gt.f64	%p3573, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5228, 2146435072, 0, %p3573;
	xor.b32  	%r5229, %r5228, 2146435072;
	setp.lt.s32	%p3574, %r191, 0;
	selp.b32	%r5230, %r5229, %r5228, %p3574;
	setp.eq.f64	%p3575, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5231, 1072693248, %r5230, %p3575;
	mov.u32 	%r5232, 0;
	mov.b64 	%fd5462, {%r5232, %r5231};
	bra.uni 	BB7_3294;

BB7_3285:
	mov.f64 	%fd5462, %fd5461;

BB7_3294:
	selp.f64	%fd4453, 0d3FF0000000000000, %fd5462, %p3491;
	fma.rn.f64 	%fd4454, %fd2285, 0dC0C66CE000000000, %fd21;
	mul.f64 	%fd4455, %fd4454, %fd4453;
	div.rn.f64 	%fd4456, %fd4455, 0d401C000000000000;
	add.f64 	%fd2368, %fd2357, %fd4456;
	// Callseq Start 396
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4381;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5464, [retval0+0];
	
	//{
	}// Callseq End 396
	and.pred  	%p172, %p3475, %p3396;
	@!%p172 bra 	BB7_3296;
	bra.uni 	BB7_3295;

BB7_3295:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5233}, %fd5464;
	}
	xor.b32  	%r5234, %r5233, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5235, %temp}, %fd5464;
	}
	mov.b64 	%fd5464, {%r5235, %r5234};

BB7_3296:
	@%p3477 bra 	BB7_3299;
	bra.uni 	BB7_3297;

BB7_3299:
	selp.b32	%r5236, %r194, 0, %p3396;
	or.b32  	%r5237, %r5236, 2146435072;
	setp.lt.s32	%p3583, %r192, 0;
	selp.b32	%r5238, %r5237, %r5236, %p3583;
	mov.u32 	%r5239, 0;
	mov.b64 	%fd5464, {%r5239, %r5238};
	bra.uni 	BB7_3300;

BB7_3297:
	setp.gt.s32	%p3580, %r194, -1;
	@%p3580 bra 	BB7_3300;

	cvt.rzi.f64.f64	%fd4459, %fd4381;
	setp.neu.f64	%p3581, %fd4459, 0d4020000000000000;
	selp.f64	%fd5464, 0dFFF8000000000000, %fd5464, %p3581;

BB7_3300:
	add.f64 	%fd5465, %fd1811, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5240}, %fd5465;
	}
	and.b32  	%r5241, %r5240, 2146435072;
	setp.ne.s32	%p3584, %r5241, 2146435072;
	@%p3584 bra 	BB7_3301;

	setp.gtu.f64	%p3585, %fd2297, 0d7FF0000000000000;
	@%p3585 bra 	BB7_3310;

	and.b32  	%r5242, %r192, 2147483647;
	setp.ne.s32	%p3586, %r5242, 2146435072;
	@%p3586 bra 	BB7_3305;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5243, %temp}, %fd4381;
	}
	setp.eq.s32	%p3587, %r5243, 0;
	@%p3587 bra 	BB7_3309;
	bra.uni 	BB7_3305;

BB7_3309:
	setp.gt.f64	%p3590, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5252, 2146435072, 0, %p3590;
	xor.b32  	%r5253, %r5252, 2146435072;
	setp.lt.s32	%p3591, %r192, 0;
	selp.b32	%r5254, %r5253, %r5252, %p3591;
	setp.eq.f64	%p3592, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5255, 1072693248, %r5254, %p3592;
	mov.u32 	%r5256, 0;
	mov.b64 	%fd5465, {%r5256, %r5255};
	bra.uni 	BB7_3310;

BB7_3301:
	mov.f64 	%fd5465, %fd5464;

BB7_3310:
	selp.f64	%fd4461, 0d3FF0000000000000, %fd5465, %p3491;
	mul.f64 	%fd4462, %fd22, %fd4461;
	fma.rn.f64 	%fd2379, %fd4462, 0d3FC0000000000000, %fd2368;
	// Callseq Start 397
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2297;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4387;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5467, [retval0+0];
	
	//{
	}// Callseq End 397
	and.pred  	%p173, %p3475, %p3413;
	@!%p173 bra 	BB7_3312;
	bra.uni 	BB7_3311;

BB7_3311:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5257}, %fd5467;
	}
	xor.b32  	%r5258, %r5257, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5259, %temp}, %fd5467;
	}
	mov.b64 	%fd5467, {%r5259, %r5258};

BB7_3312:
	@%p3477 bra 	BB7_3315;
	bra.uni 	BB7_3313;

BB7_3315:
	selp.b32	%r5260, %r194, 0, %p3413;
	or.b32  	%r5261, %r5260, 2146435072;
	setp.lt.s32	%p3600, %r193, 0;
	selp.b32	%r5262, %r5261, %r5260, %p3600;
	mov.u32 	%r5263, 0;
	mov.b64 	%fd5467, {%r5263, %r5262};
	bra.uni 	BB7_3316;

BB7_3313:
	setp.gt.s32	%p3597, %r194, -1;
	@%p3597 bra 	BB7_3316;

	cvt.rzi.f64.f64	%fd4465, %fd4387;
	setp.neu.f64	%p3598, %fd4465, 0d4022000000000000;
	selp.f64	%fd5467, 0dFFF8000000000000, %fd5467, %p3598;

BB7_3316:
	add.f64 	%fd5468, %fd1811, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5264}, %fd5468;
	}
	and.b32  	%r5265, %r5264, 2146435072;
	setp.ne.s32	%p3601, %r5265, 2146435072;
	@%p3601 bra 	BB7_3317;

	setp.gtu.f64	%p3602, %fd2297, 0d7FF0000000000000;
	@%p3602 bra 	BB7_3326;

	and.b32  	%r5266, %r193, 2147483647;
	setp.ne.s32	%p3603, %r5266, 2146435072;
	@%p3603 bra 	BB7_3321;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5267, %temp}, %fd4387;
	}
	setp.eq.s32	%p3604, %r5267, 0;
	@%p3604 bra 	BB7_3325;
	bra.uni 	BB7_3321;

BB7_3325:
	setp.gt.f64	%p3607, %fd2297, 0d3FF0000000000000;
	selp.b32	%r5276, 2146435072, 0, %p3607;
	xor.b32  	%r5277, %r5276, 2146435072;
	setp.lt.s32	%p3608, %r193, 0;
	selp.b32	%r5278, %r5277, %r5276, %p3608;
	setp.eq.f64	%p3609, %fd1811, 0dBFF0000000000000;
	selp.b32	%r5279, 1072693248, %r5278, %p3609;
	mov.u32 	%r5280, 0;
	mov.b64 	%fd5468, {%r5280, %r5279};
	bra.uni 	BB7_3326;

BB7_3317:
	mov.f64 	%fd5468, %fd5467;

BB7_3326:
	mul.f64 	%fd4467, %fd5468, 0d4081160000000000;
	div.rn.f64 	%fd4468, %fd4467, 0d4022000000000000;
	selp.f64	%fd4469, 0d404E600000000000, %fd4468, %p3491;
	sub.f64 	%fd4470, %fd2379, %fd4469;
	sub.f64 	%fd5469, %fd2267, %fd4470;

BB7_3327:
	mul.f64 	%fd4471, %fd2140, %fd5469;
	sub.f64 	%fd4472, %fd2131, %fd4471;
	div.rn.f64 	%fd5471, %fd4472, %fd2064;
	bra.uni 	BB7_3328;

BB7_260:
	setp.gt.s32	%p430, %r52, -1;
	@%p430 bra 	BB7_263;

	cvt.rzi.f64.f64	%fd3154, %fd3152;
	setp.neu.f64	%p431, %fd3154, 0d401C000000000000;
	selp.f64	%fd4886, 0dFFF8000000000000, %fd4886, %p431;

BB7_263:
	add.f64 	%fd4887, %fd243, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r660}, %fd4887;
	}
	and.b32  	%r661, %r660, 2146435072;
	setp.ne.s32	%p434, %r661, 2146435072;
	@%p434 bra 	BB7_264;

	setp.gtu.f64	%p435, %fd244, 0d7FF0000000000000;
	@%p435 bra 	BB7_273;

	and.b32  	%r662, %r53, 2147483647;
	setp.ne.s32	%p436, %r662, 2146435072;
	@%p436 bra 	BB7_268;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r663, %temp}, %fd3152;
	}
	setp.eq.s32	%p437, %r663, 0;
	@%p437 bra 	BB7_272;
	bra.uni 	BB7_268;

BB7_272:
	setp.gt.f64	%p440, %fd244, 0d3FF0000000000000;
	selp.b32	%r672, 2146435072, 0, %p440;
	xor.b32  	%r673, %r672, 2146435072;
	setp.lt.s32	%p441, %r53, 0;
	selp.b32	%r674, %r673, %r672, %p441;
	setp.eq.f64	%p442, %fd243, 0dBFF0000000000000;
	selp.b32	%r675, 1072693248, %r674, %p442;
	mov.u32 	%r676, 0;
	mov.b64 	%fd4887, {%r676, %r675};
	bra.uni 	BB7_273;

BB7_264:
	mov.f64 	%fd4887, %fd4886;

BB7_273:
	mul.f64 	%fd3156, %fd4887, 0d40E9230000000000;
	setp.eq.f64	%p443, %fd243, 0d3FF0000000000000;
	selp.f64	%fd4888, 0d40E9230000000000, %fd3156, %p443;

BB7_274:
	mul.f64 	%fd257, %fd239, %fd4888;
	abs.f64 	%fd258, %fd9;
	// Callseq Start 239
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd258;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4925, [retval0+0];
	
	//{
	}// Callseq End 239
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd9;
	}
	setp.lt.s32	%p444, %r54, 0;
	and.pred  	%p9, %p444, %p407;
	mov.f64 	%fd4890, %fd4925;
	@!%p9 bra 	BB7_276;
	bra.uni 	BB7_275;

BB7_275:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r677}, %fd4925;
	}
	xor.b32  	%r678, %r677, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r679, %temp}, %fd4925;
	}
	mov.b64 	%fd4890, {%r679, %r678};

BB7_276:
	setp.eq.f64	%p446, %fd9, 0d0000000000000000;
	@%p446 bra 	BB7_279;
	bra.uni 	BB7_277;

BB7_279:
	selp.b32	%r680, %r54, 0, %p407;
	or.b32  	%r681, %r680, 2146435072;
	setp.lt.s32	%p450, %r51, 0;
	selp.b32	%r682, %r681, %r680, %p450;
	mov.u32 	%r683, 0;
	mov.b64 	%fd4890, {%r683, %r682};
	bra.uni 	BB7_280;

BB7_277:
	setp.gt.s32	%p447, %r54, -1;
	@%p447 bra 	BB7_280;

	cvt.rzi.f64.f64	%fd3159, %fd3142;
	setp.neu.f64	%p448, %fd3159, 0d4000000000000000;
	selp.f64	%fd4890, 0dFFF8000000000000, %fd4890, %p448;

BB7_280:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r684}, %fd14;
	}
	and.b32  	%r55, %r684, 2146435072;
	setp.ne.s32	%p451, %r55, 2146435072;
	@%p451 bra 	BB7_281;

	setp.gtu.f64	%p452, %fd258, 0d7FF0000000000000;
	mov.f64 	%fd4891, %fd14;
	@%p452 bra 	BB7_290;

	and.b32  	%r685, %r51, 2147483647;
	setp.ne.s32	%p453, %r685, 2146435072;
	@%p453 bra 	BB7_285;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r686, %temp}, %fd3142;
	}
	setp.eq.s32	%p454, %r686, 0;
	@%p454 bra 	BB7_289;
	bra.uni 	BB7_285;

BB7_289:
	setp.eq.f64	%p457, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p458, %fd258, 0d3FF0000000000000;
	selp.b32	%r695, 2146435072, 0, %p458;
	xor.b32  	%r696, %r695, 2146435072;
	setp.lt.s32	%p459, %r51, 0;
	selp.b32	%r697, %r696, %r695, %p459;
	selp.b32	%r698, 1072693248, %r697, %p457;
	mov.u32 	%r699, 0;
	mov.b64 	%fd4891, {%r699, %r698};
	bra.uni 	BB7_290;

BB7_281:
	mov.f64 	%fd4891, %fd4890;

BB7_290:
	rcp.rn.f64 	%fd3162, %fd4891;
	setp.eq.f64	%p460, %fd9, 0d3FF0000000000000;
	selp.f64	%fd268, 0d3FF0000000000000, %fd3162, %p460;
	div.rn.f64 	%fd269, %fd240, %fd9;
	sub.f64 	%fd270, %fd7, %fd269;
	setp.gt.f64	%p461, %fd270, 0d0000000000000000;
	setp.lt.f64	%p462, %fd270, 0d3FF0000000000000;
	and.pred  	%p10, %p461, %p462;
	mov.f64 	%fd4895, 0d0000000000000000;
	@!%p10 bra 	BB7_308;
	bra.uni 	BB7_291;

BB7_291:
	mov.f64 	%fd3163, 0d3FF0000000000000;
	sub.f64 	%fd3164, %fd3163, %fd7;
	add.f64 	%fd3165, %fd3164, %fd269;
	mul.f64 	%fd271, %fd270, %fd3165;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd271;
	}
	mov.f64 	%fd3166, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd3166;
	}
	bfe.u32 	%r700, %r57, 20, 11;
	add.s32 	%r701, %r700, -1012;
	mov.u64 	%rd130, 4619567317775286272;
	shl.b64 	%rd15, %rd130, %r701;
	setp.eq.s64	%p463, %rd15, -9223372036854775808;
	abs.f64 	%fd272, %fd271;
	// Callseq Start 240
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd272;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3166;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4893, [retval0+0];
	
	//{
	}// Callseq End 240
	setp.lt.s32	%p464, %r56, 0;
	and.pred  	%p11, %p464, %p463;
	@!%p11 bra 	BB7_293;
	bra.uni 	BB7_292;

BB7_292:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r702}, %fd4893;
	}
	xor.b32  	%r703, %r702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r704, %temp}, %fd4893;
	}
	mov.b64 	%fd4893, {%r704, %r703};

BB7_293:
	setp.eq.f64	%p465, %fd271, 0d0000000000000000;
	@%p465 bra 	BB7_296;
	bra.uni 	BB7_294;

BB7_296:
	selp.b32	%r705, %r56, 0, %p463;
	or.b32  	%r706, %r705, 2146435072;
	setp.lt.s32	%p469, %r57, 0;
	selp.b32	%r707, %r706, %r705, %p469;
	mov.u32 	%r708, 0;
	mov.b64 	%fd4893, {%r708, %r707};
	bra.uni 	BB7_297;

BB7_294:
	setp.gt.s32	%p466, %r56, -1;
	@%p466 bra 	BB7_297;

	cvt.rzi.f64.f64	%fd3168, %fd3166;
	setp.neu.f64	%p467, %fd3168, 0d401C000000000000;
	selp.f64	%fd4893, 0dFFF8000000000000, %fd4893, %p467;

BB7_297:
	add.f64 	%fd4894, %fd271, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r709}, %fd4894;
	}
	and.b32  	%r710, %r709, 2146435072;
	setp.ne.s32	%p470, %r710, 2146435072;
	@%p470 bra 	BB7_298;

	setp.gtu.f64	%p471, %fd272, 0d7FF0000000000000;
	@%p471 bra 	BB7_307;

	and.b32  	%r711, %r57, 2147483647;
	setp.ne.s32	%p472, %r711, 2146435072;
	@%p472 bra 	BB7_302;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r712, %temp}, %fd3166;
	}
	setp.eq.s32	%p473, %r712, 0;
	@%p473 bra 	BB7_306;
	bra.uni 	BB7_302;

BB7_306:
	setp.gt.f64	%p476, %fd272, 0d3FF0000000000000;
	selp.b32	%r721, 2146435072, 0, %p476;
	xor.b32  	%r722, %r721, 2146435072;
	setp.lt.s32	%p477, %r57, 0;
	selp.b32	%r723, %r722, %r721, %p477;
	setp.eq.f64	%p478, %fd271, 0dBFF0000000000000;
	selp.b32	%r724, 1072693248, %r723, %p478;
	mov.u32 	%r725, 0;
	mov.b64 	%fd4894, {%r725, %r724};
	bra.uni 	BB7_307;

BB7_298:
	mov.f64 	%fd4894, %fd4893;

BB7_307:
	mul.f64 	%fd3170, %fd4894, 0d40E9230000000000;
	setp.eq.f64	%p479, %fd271, 0d3FF0000000000000;
	selp.f64	%fd4895, 0d40E9230000000000, %fd3170, %p479;

BB7_308:
	mul.f64 	%fd3171, %fd268, %fd4895;
	sub.f64 	%fd285, %fd257, %fd3171;
	abs.f64 	%fd286, %fd240;
	// Callseq Start 241
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd286;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3142;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4932, [retval0+0];
	
	//{
	}// Callseq End 241
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd240;
	}
	setp.lt.s32	%p480, %r58, 0;
	and.pred  	%p12, %p480, %p407;
	mov.f64 	%fd4897, %fd4932;
	@!%p12 bra 	BB7_310;
	bra.uni 	BB7_309;

BB7_309:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r726}, %fd4932;
	}
	xor.b32  	%r727, %r726, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r728, %temp}, %fd4932;
	}
	mov.b64 	%fd4897, {%r728, %r727};

BB7_310:
	setp.eq.f64	%p482, %fd240, 0d0000000000000000;
	@%p482 bra 	BB7_313;
	bra.uni 	BB7_311;

BB7_313:
	selp.b32	%r729, %r58, 0, %p407;
	or.b32  	%r730, %r729, 2146435072;
	setp.lt.s32	%p486, %r51, 0;
	selp.b32	%r731, %r730, %r729, %p486;
	mov.u32 	%r732, 0;
	mov.b64 	%fd4897, {%r732, %r731};
	bra.uni 	BB7_314;

BB7_311:
	setp.gt.s32	%p483, %r58, -1;
	@%p483 bra 	BB7_314;

	cvt.rzi.f64.f64	%fd3174, %fd3142;
	setp.neu.f64	%p484, %fd3174, 0d4000000000000000;
	selp.f64	%fd4897, 0dFFF8000000000000, %fd4897, %p484;

BB7_314:
	add.f64 	%fd4933, %fd240, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r733}, %fd4933;
	}
	and.b32  	%r59, %r733, 2146435072;
	setp.ne.s32	%p487, %r59, 2146435072;
	@%p487 bra 	BB7_315;

	setp.gtu.f64	%p488, %fd286, 0d7FF0000000000000;
	mov.f64 	%fd4898, %fd4933;
	@%p488 bra 	BB7_324;

	and.b32  	%r734, %r51, 2147483647;
	setp.ne.s32	%p489, %r734, 2146435072;
	@%p489 bra 	BB7_319;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r735, %temp}, %fd3142;
	}
	setp.eq.s32	%p490, %r735, 0;
	@%p490 bra 	BB7_323;
	bra.uni 	BB7_319;

BB7_323:
	setp.gt.f64	%p493, %fd286, 0d3FF0000000000000;
	selp.b32	%r744, 2146435072, 0, %p493;
	xor.b32  	%r745, %r744, 2146435072;
	setp.lt.s32	%p494, %r51, 0;
	selp.b32	%r746, %r745, %r744, %p494;
	setp.eq.f64	%p495, %fd240, 0dBFF0000000000000;
	selp.b32	%r747, 1072693248, %r746, %p495;
	mov.u32 	%r748, 0;
	mov.b64 	%fd4898, {%r748, %r747};
	bra.uni 	BB7_324;

BB7_315:
	mov.f64 	%fd4898, %fd4897;

BB7_324:
	add.f64 	%fd3177, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p496, %fd241, %fd3177;
	selp.f64	%fd297, %fd241, %fd3177, %p496;
	setp.lt.f64	%p497, %fd269, %fd7;
	selp.f64	%fd298, %fd269, %fd7, %p497;
	setp.lt.f64	%p498, %fd297, %fd7;
	setp.gt.f64	%p499, %fd298, %fd3177;
	and.pred  	%p13, %p498, %p499;
	mov.f64 	%fd4923, 0d0000000000000000;
	@!%p13 bra 	BB7_454;
	bra.uni 	BB7_325;

BB7_325:
	sub.f64 	%fd299, %fd7, %fd298;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd299;
	}
	mov.f64 	%fd3178, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd3178;
	}
	bfe.u32 	%r749, %r61, 20, 11;
	add.s32 	%r750, %r749, -1012;
	mov.u64 	%rd131, 4620693217682128896;
	shl.b64 	%rd16, %rd131, %r750;
	setp.eq.s64	%p500, %rd16, -9223372036854775808;
	abs.f64 	%fd300, %fd299;
	// Callseq Start 242
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd300;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4900, [retval0+0];
	
	//{
	}// Callseq End 242
	setp.lt.s32	%p501, %r60, 0;
	and.pred  	%p14, %p501, %p500;
	@!%p14 bra 	BB7_327;
	bra.uni 	BB7_326;

BB7_326:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r751}, %fd4900;
	}
	xor.b32  	%r752, %r751, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r753, %temp}, %fd4900;
	}
	mov.b64 	%fd4900, {%r753, %r752};

BB7_327:
	setp.eq.f64	%p502, %fd299, 0d0000000000000000;
	@%p502 bra 	BB7_330;
	bra.uni 	BB7_328;

BB7_330:
	selp.b32	%r754, %r60, 0, %p500;
	or.b32  	%r755, %r754, 2146435072;
	setp.lt.s32	%p506, %r61, 0;
	selp.b32	%r756, %r755, %r754, %p506;
	mov.u32 	%r757, 0;
	mov.b64 	%fd4900, {%r757, %r756};
	bra.uni 	BB7_331;

BB7_328:
	setp.gt.s32	%p503, %r60, -1;
	@%p503 bra 	BB7_331;

	cvt.rzi.f64.f64	%fd3180, %fd3178;
	setp.neu.f64	%p504, %fd3180, 0d4020000000000000;
	selp.f64	%fd4900, 0dFFF8000000000000, %fd4900, %p504;

BB7_331:
	add.f64 	%fd4901, %fd299, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r758}, %fd4901;
	}
	and.b32  	%r759, %r758, 2146435072;
	setp.ne.s32	%p507, %r759, 2146435072;
	@%p507 bra 	BB7_332;

	setp.gtu.f64	%p508, %fd300, 0d7FF0000000000000;
	@%p508 bra 	BB7_341;

	and.b32  	%r760, %r61, 2147483647;
	setp.ne.s32	%p509, %r760, 2146435072;
	@%p509 bra 	BB7_336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r761, %temp}, %fd3178;
	}
	setp.eq.s32	%p510, %r761, 0;
	@%p510 bra 	BB7_340;
	bra.uni 	BB7_336;

BB7_340:
	setp.gt.f64	%p513, %fd300, 0d3FF0000000000000;
	selp.b32	%r770, 2146435072, 0, %p513;
	xor.b32  	%r771, %r770, 2146435072;
	setp.lt.s32	%p514, %r61, 0;
	selp.b32	%r772, %r771, %r770, %p514;
	setp.eq.f64	%p515, %fd299, 0dBFF0000000000000;
	selp.b32	%r773, 1072693248, %r772, %p515;
	mov.u32 	%r774, 0;
	mov.b64 	%fd4901, {%r774, %r773};
	bra.uni 	BB7_341;

BB7_332:
	mov.f64 	%fd4901, %fd4900;

BB7_341:
	setp.eq.f64	%p516, %fd299, 0d3FF0000000000000;
	selp.f64	%fd311, 0d3FF0000000000000, %fd4901, %p516;
	mov.f64 	%fd3182, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd3182;
	}
	bfe.u32 	%r775, %r62, 20, 11;
	add.s32 	%r776, %r775, -1012;
	mov.u64 	%rd132, 4619567317775286272;
	shl.b64 	%rd17, %rd132, %r776;
	setp.eq.s64	%p517, %rd17, -9223372036854775808;
	// Callseq Start 243
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd300;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3182;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4903, [retval0+0];
	
	//{
	}// Callseq End 243
	and.pred  	%p15, %p501, %p517;
	@!%p15 bra 	BB7_343;
	bra.uni 	BB7_342;

BB7_342:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r777}, %fd4903;
	}
	xor.b32  	%r778, %r777, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r779, %temp}, %fd4903;
	}
	mov.b64 	%fd4903, {%r779, %r778};

BB7_343:
	@%p502 bra 	BB7_346;
	bra.uni 	BB7_344;

BB7_346:
	selp.b32	%r780, %r60, 0, %p517;
	or.b32  	%r781, %r780, 2146435072;
	setp.lt.s32	%p523, %r62, 0;
	selp.b32	%r782, %r781, %r780, %p523;
	mov.u32 	%r783, 0;
	mov.b64 	%fd4903, {%r783, %r782};
	bra.uni 	BB7_347;

BB7_344:
	setp.gt.s32	%p520, %r60, -1;
	@%p520 bra 	BB7_347;

	cvt.rzi.f64.f64	%fd3184, %fd3182;
	setp.neu.f64	%p521, %fd3184, 0d401C000000000000;
	selp.f64	%fd4903, 0dFFF8000000000000, %fd4903, %p521;

BB7_347:
	add.f64 	%fd4904, %fd299, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r784}, %fd4904;
	}
	and.b32  	%r785, %r784, 2146435072;
	setp.ne.s32	%p524, %r785, 2146435072;
	@%p524 bra 	BB7_348;

	setp.gtu.f64	%p525, %fd300, 0d7FF0000000000000;
	@%p525 bra 	BB7_357;

	and.b32  	%r786, %r62, 2147483647;
	setp.ne.s32	%p526, %r786, 2146435072;
	@%p526 bra 	BB7_352;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r787, %temp}, %fd3182;
	}
	setp.eq.s32	%p527, %r787, 0;
	@%p527 bra 	BB7_356;
	bra.uni 	BB7_352;

BB7_356:
	setp.gt.f64	%p530, %fd300, 0d3FF0000000000000;
	selp.b32	%r796, 2146435072, 0, %p530;
	xor.b32  	%r797, %r796, 2146435072;
	setp.lt.s32	%p531, %r62, 0;
	selp.b32	%r798, %r797, %r796, %p531;
	setp.eq.f64	%p532, %fd299, 0dBFF0000000000000;
	selp.b32	%r799, 1072693248, %r798, %p532;
	mov.u32 	%r800, 0;
	mov.b64 	%fd4904, {%r800, %r799};
	bra.uni 	BB7_357;

BB7_348:
	mov.f64 	%fd4904, %fd4903;

BB7_357:
	selp.f64	%fd3186, 0d3FF0000000000000, %fd4904, %p516;
	mul.f64 	%fd3187, %fd30, %fd3186;
	fma.rn.f64 	%fd322, %fd311, 0dC0A9230000000000, %fd3187;
	mov.f64 	%fd3188, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd3188;
	}
	bfe.u32 	%r801, %r63, 20, 11;
	add.s32 	%r802, %r801, -1012;
	mov.u64 	%rd133, 4618441417868443648;
	shl.b64 	%rd18, %rd133, %r802;
	setp.eq.s64	%p534, %rd18, -9223372036854775808;
	// Callseq Start 244
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd300;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4906, [retval0+0];
	
	//{
	}// Callseq End 244
	and.pred  	%p16, %p501, %p534;
	@!%p16 bra 	BB7_359;
	bra.uni 	BB7_358;

BB7_358:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r803}, %fd4906;
	}
	xor.b32  	%r804, %r803, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r805, %temp}, %fd4906;
	}
	mov.b64 	%fd4906, {%r805, %r804};

BB7_359:
	@%p502 bra 	BB7_362;
	bra.uni 	BB7_360;

BB7_362:
	selp.b32	%r806, %r60, 0, %p534;
	or.b32  	%r807, %r806, 2146435072;
	setp.lt.s32	%p540, %r63, 0;
	selp.b32	%r808, %r807, %r806, %p540;
	mov.u32 	%r809, 0;
	mov.b64 	%fd4906, {%r809, %r808};
	bra.uni 	BB7_363;

BB7_360:
	setp.gt.s32	%p537, %r60, -1;
	@%p537 bra 	BB7_363;

	cvt.rzi.f64.f64	%fd3190, %fd3188;
	setp.neu.f64	%p538, %fd3190, 0d4018000000000000;
	selp.f64	%fd4906, 0dFFF8000000000000, %fd4906, %p538;

BB7_363:
	add.f64 	%fd4907, %fd299, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r810}, %fd4907;
	}
	and.b32  	%r811, %r810, 2146435072;
	setp.ne.s32	%p541, %r811, 2146435072;
	@%p541 bra 	BB7_364;

	setp.gtu.f64	%p542, %fd300, 0d7FF0000000000000;
	@%p542 bra 	BB7_373;

	and.b32  	%r812, %r63, 2147483647;
	setp.ne.s32	%p543, %r812, 2146435072;
	@%p543 bra 	BB7_368;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r813, %temp}, %fd3188;
	}
	setp.eq.s32	%p544, %r813, 0;
	@%p544 bra 	BB7_372;
	bra.uni 	BB7_368;

BB7_372:
	setp.gt.f64	%p547, %fd300, 0d3FF0000000000000;
	selp.b32	%r822, 2146435072, 0, %p547;
	xor.b32  	%r823, %r822, 2146435072;
	setp.lt.s32	%p548, %r63, 0;
	selp.b32	%r824, %r823, %r822, %p548;
	setp.eq.f64	%p549, %fd299, 0dBFF0000000000000;
	selp.b32	%r825, 1072693248, %r824, %p549;
	mov.u32 	%r826, 0;
	mov.b64 	%fd4907, {%r826, %r825};
	bra.uni 	BB7_373;

BB7_364:
	mov.f64 	%fd4907, %fd4906;

BB7_373:
	selp.f64	%fd3192, 0d3FF0000000000000, %fd4907, %p516;
	mul.f64 	%fd3193, %fd32, %fd3192;
	sub.f64 	%fd333, %fd322, %fd3193;
	mov.f64 	%fd3194, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd3194;
	}
	bfe.u32 	%r827, %r64, 20, 11;
	add.s32 	%r828, %r827, -1012;
	mov.u64 	%rd134, 4617315517961601024;
	shl.b64 	%rd19, %rd134, %r828;
	setp.eq.s64	%p551, %rd19, -9223372036854775808;
	// Callseq Start 245
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd300;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3194;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4909, [retval0+0];
	
	//{
	}// Callseq End 245
	and.pred  	%p17, %p501, %p551;
	@!%p17 bra 	BB7_375;
	bra.uni 	BB7_374;

BB7_374:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r829}, %fd4909;
	}
	xor.b32  	%r830, %r829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r831, %temp}, %fd4909;
	}
	mov.b64 	%fd4909, {%r831, %r830};

BB7_375:
	@%p502 bra 	BB7_378;
	bra.uni 	BB7_376;

BB7_378:
	selp.b32	%r832, %r60, 0, %p551;
	or.b32  	%r833, %r832, 2146435072;
	setp.lt.s32	%p557, %r64, 0;
	selp.b32	%r834, %r833, %r832, %p557;
	mov.u32 	%r835, 0;
	mov.b64 	%fd4909, {%r835, %r834};
	bra.uni 	BB7_379;

BB7_376:
	setp.gt.s32	%p554, %r60, -1;
	@%p554 bra 	BB7_379;

	cvt.rzi.f64.f64	%fd3196, %fd3194;
	setp.neu.f64	%p555, %fd3196, 0d4014000000000000;
	selp.f64	%fd4909, 0dFFF8000000000000, %fd4909, %p555;

BB7_379:
	add.f64 	%fd4910, %fd299, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r836}, %fd4910;
	}
	and.b32  	%r837, %r836, 2146435072;
	setp.ne.s32	%p558, %r837, 2146435072;
	@%p558 bra 	BB7_380;

	setp.gtu.f64	%p559, %fd300, 0d7FF0000000000000;
	@%p559 bra 	BB7_389;

	and.b32  	%r838, %r64, 2147483647;
	setp.ne.s32	%p560, %r838, 2146435072;
	@%p560 bra 	BB7_384;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r839, %temp}, %fd3194;
	}
	setp.eq.s32	%p561, %r839, 0;
	@%p561 bra 	BB7_388;
	bra.uni 	BB7_384;

BB7_388:
	setp.gt.f64	%p564, %fd300, 0d3FF0000000000000;
	selp.b32	%r848, 2146435072, 0, %p564;
	xor.b32  	%r849, %r848, 2146435072;
	setp.lt.s32	%p565, %r64, 0;
	selp.b32	%r850, %r849, %r848, %p565;
	setp.eq.f64	%p566, %fd299, 0dBFF0000000000000;
	selp.b32	%r851, 1072693248, %r850, %p566;
	mov.u32 	%r852, 0;
	mov.b64 	%fd4910, {%r852, %r851};
	bra.uni 	BB7_389;

BB7_380:
	mov.f64 	%fd4910, %fd4909;

BB7_389:
	selp.f64	%fd3198, 0d3FF0000000000000, %fd4910, %p516;
	fma.rn.f64 	%fd3199, %fd33, %fd3198, %fd333;
	mul.f64 	%fd3200, %fd34, %fd299;
	mul.f64 	%fd3201, %fd299, %fd3200;
	mul.f64 	%fd3202, %fd299, %fd3201;
	mul.f64 	%fd3203, %fd299, %fd3202;
	sub.f64 	%fd3204, %fd3199, %fd3203;
	mul.f64 	%fd3205, %fd35, %fd299;
	mul.f64 	%fd3206, %fd299, %fd3205;
	fma.rn.f64 	%fd3207, %fd299, %fd3206, %fd3204;
	mul.f64 	%fd3208, %fd36, %fd299;
	mul.f64 	%fd3209, %fd299, %fd3208;
	sub.f64 	%fd3210, %fd3207, %fd3209;
	fma.rn.f64 	%fd3211, %fd37, %fd299, %fd3210;
	sub.f64 	%fd3212, %fd3211, %fd38;
	mul.f64 	%fd344, %fd311, %fd3212;
	sub.f64 	%fd345, %fd7, %fd297;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd345;
	}
	abs.f64 	%fd346, %fd345;
	// Callseq Start 246
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd346;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4912, [retval0+0];
	
	//{
	}// Callseq End 246
	setp.lt.s32	%p568, %r65, 0;
	and.pred  	%p18, %p568, %p500;
	@!%p18 bra 	BB7_391;
	bra.uni 	BB7_390;

BB7_390:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r853}, %fd4912;
	}
	xor.b32  	%r854, %r853, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r855, %temp}, %fd4912;
	}
	mov.b64 	%fd4912, {%r855, %r854};

BB7_391:
	setp.eq.f64	%p570, %fd345, 0d0000000000000000;
	@%p570 bra 	BB7_394;
	bra.uni 	BB7_392;

BB7_394:
	selp.b32	%r856, %r65, 0, %p500;
	or.b32  	%r857, %r856, 2146435072;
	setp.lt.s32	%p574, %r61, 0;
	selp.b32	%r858, %r857, %r856, %p574;
	mov.u32 	%r859, 0;
	mov.b64 	%fd4912, {%r859, %r858};
	bra.uni 	BB7_395;

BB7_392:
	setp.gt.s32	%p571, %r65, -1;
	@%p571 bra 	BB7_395;

	cvt.rzi.f64.f64	%fd3215, %fd3178;
	setp.neu.f64	%p572, %fd3215, 0d4020000000000000;
	selp.f64	%fd4912, 0dFFF8000000000000, %fd4912, %p572;

BB7_395:
	add.f64 	%fd4913, %fd345, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r860}, %fd4913;
	}
	and.b32  	%r861, %r860, 2146435072;
	setp.ne.s32	%p575, %r861, 2146435072;
	@%p575 bra 	BB7_396;

	setp.gtu.f64	%p576, %fd346, 0d7FF0000000000000;
	@%p576 bra 	BB7_405;

	and.b32  	%r862, %r61, 2147483647;
	setp.ne.s32	%p577, %r862, 2146435072;
	@%p577 bra 	BB7_400;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r863, %temp}, %fd3178;
	}
	setp.eq.s32	%p578, %r863, 0;
	@%p578 bra 	BB7_404;
	bra.uni 	BB7_400;

BB7_404:
	setp.gt.f64	%p581, %fd346, 0d3FF0000000000000;
	selp.b32	%r872, 2146435072, 0, %p581;
	xor.b32  	%r873, %r872, 2146435072;
	setp.lt.s32	%p582, %r61, 0;
	selp.b32	%r874, %r873, %r872, %p582;
	setp.eq.f64	%p583, %fd345, 0dBFF0000000000000;
	selp.b32	%r875, 1072693248, %r874, %p583;
	mov.u32 	%r876, 0;
	mov.b64 	%fd4913, {%r876, %r875};
	bra.uni 	BB7_405;

BB7_396:
	mov.f64 	%fd4913, %fd4912;

BB7_405:
	setp.eq.f64	%p584, %fd345, 0d3FF0000000000000;
	selp.f64	%fd357, 0d3FF0000000000000, %fd4913, %p584;
	// Callseq Start 247
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd346;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3182;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4915, [retval0+0];
	
	//{
	}// Callseq End 247
	and.pred  	%p19, %p568, %p517;
	@!%p19 bra 	BB7_407;
	bra.uni 	BB7_406;

BB7_406:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r877}, %fd4915;
	}
	xor.b32  	%r878, %r877, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r879, %temp}, %fd4915;
	}
	mov.b64 	%fd4915, {%r879, %r878};

BB7_407:
	@%p570 bra 	BB7_410;
	bra.uni 	BB7_408;

BB7_410:
	selp.b32	%r880, %r65, 0, %p517;
	or.b32  	%r881, %r880, 2146435072;
	setp.lt.s32	%p591, %r62, 0;
	selp.b32	%r882, %r881, %r880, %p591;
	mov.u32 	%r883, 0;
	mov.b64 	%fd4915, {%r883, %r882};
	bra.uni 	BB7_411;

BB7_408:
	setp.gt.s32	%p588, %r65, -1;
	@%p588 bra 	BB7_411;

	cvt.rzi.f64.f64	%fd3219, %fd3182;
	setp.neu.f64	%p589, %fd3219, 0d401C000000000000;
	selp.f64	%fd4915, 0dFFF8000000000000, %fd4915, %p589;

BB7_411:
	add.f64 	%fd4916, %fd345, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r884}, %fd4916;
	}
	and.b32  	%r885, %r884, 2146435072;
	setp.ne.s32	%p592, %r885, 2146435072;
	@%p592 bra 	BB7_412;

	setp.gtu.f64	%p593, %fd346, 0d7FF0000000000000;
	@%p593 bra 	BB7_421;

	and.b32  	%r886, %r62, 2147483647;
	setp.ne.s32	%p594, %r886, 2146435072;
	@%p594 bra 	BB7_416;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r887, %temp}, %fd3182;
	}
	setp.eq.s32	%p595, %r887, 0;
	@%p595 bra 	BB7_420;
	bra.uni 	BB7_416;

BB7_420:
	setp.gt.f64	%p598, %fd346, 0d3FF0000000000000;
	selp.b32	%r896, 2146435072, 0, %p598;
	xor.b32  	%r897, %r896, 2146435072;
	setp.lt.s32	%p599, %r62, 0;
	selp.b32	%r898, %r897, %r896, %p599;
	setp.eq.f64	%p600, %fd345, 0dBFF0000000000000;
	selp.b32	%r899, 1072693248, %r898, %p600;
	mov.u32 	%r900, 0;
	mov.b64 	%fd4916, {%r900, %r899};
	bra.uni 	BB7_421;

BB7_412:
	mov.f64 	%fd4916, %fd4915;

BB7_421:
	selp.f64	%fd3221, 0d3FF0000000000000, %fd4916, %p584;
	mul.f64 	%fd3222, %fd30, %fd3221;
	fma.rn.f64 	%fd368, %fd357, 0dC0A9230000000000, %fd3222;
	// Callseq Start 248
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd346;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4918, [retval0+0];
	
	//{
	}// Callseq End 248
	and.pred  	%p20, %p568, %p534;
	@!%p20 bra 	BB7_423;
	bra.uni 	BB7_422;

BB7_422:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r901}, %fd4918;
	}
	xor.b32  	%r902, %r901, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r903, %temp}, %fd4918;
	}
	mov.b64 	%fd4918, {%r903, %r902};

BB7_423:
	@%p570 bra 	BB7_426;
	bra.uni 	BB7_424;

BB7_426:
	selp.b32	%r904, %r65, 0, %p534;
	or.b32  	%r905, %r904, 2146435072;
	setp.lt.s32	%p608, %r63, 0;
	selp.b32	%r906, %r905, %r904, %p608;
	mov.u32 	%r907, 0;
	mov.b64 	%fd4918, {%r907, %r906};
	bra.uni 	BB7_427;

BB7_424:
	setp.gt.s32	%p605, %r65, -1;
	@%p605 bra 	BB7_427;

	cvt.rzi.f64.f64	%fd3225, %fd3188;
	setp.neu.f64	%p606, %fd3225, 0d4018000000000000;
	selp.f64	%fd4918, 0dFFF8000000000000, %fd4918, %p606;

BB7_427:
	add.f64 	%fd4919, %fd345, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r908}, %fd4919;
	}
	and.b32  	%r909, %r908, 2146435072;
	setp.ne.s32	%p609, %r909, 2146435072;
	@%p609 bra 	BB7_428;

	setp.gtu.f64	%p610, %fd346, 0d7FF0000000000000;
	@%p610 bra 	BB7_437;

	and.b32  	%r910, %r63, 2147483647;
	setp.ne.s32	%p611, %r910, 2146435072;
	@%p611 bra 	BB7_432;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r911, %temp}, %fd3188;
	}
	setp.eq.s32	%p612, %r911, 0;
	@%p612 bra 	BB7_436;
	bra.uni 	BB7_432;

BB7_436:
	setp.gt.f64	%p615, %fd346, 0d3FF0000000000000;
	selp.b32	%r920, 2146435072, 0, %p615;
	xor.b32  	%r921, %r920, 2146435072;
	setp.lt.s32	%p616, %r63, 0;
	selp.b32	%r922, %r921, %r920, %p616;
	setp.eq.f64	%p617, %fd345, 0dBFF0000000000000;
	selp.b32	%r923, 1072693248, %r922, %p617;
	mov.u32 	%r924, 0;
	mov.b64 	%fd4919, {%r924, %r923};
	bra.uni 	BB7_437;

BB7_428:
	mov.f64 	%fd4919, %fd4918;

BB7_437:
	selp.f64	%fd3227, 0d3FF0000000000000, %fd4919, %p584;
	mul.f64 	%fd3228, %fd32, %fd3227;
	sub.f64 	%fd379, %fd368, %fd3228;
	// Callseq Start 249
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd346;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3194;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4921, [retval0+0];
	
	//{
	}// Callseq End 249
	and.pred  	%p21, %p568, %p551;
	@!%p21 bra 	BB7_439;
	bra.uni 	BB7_438;

BB7_438:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r925}, %fd4921;
	}
	xor.b32  	%r926, %r925, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r927, %temp}, %fd4921;
	}
	mov.b64 	%fd4921, {%r927, %r926};

BB7_439:
	@%p570 bra 	BB7_442;
	bra.uni 	BB7_440;

BB7_442:
	selp.b32	%r928, %r65, 0, %p551;
	or.b32  	%r929, %r928, 2146435072;
	setp.lt.s32	%p625, %r64, 0;
	selp.b32	%r930, %r929, %r928, %p625;
	mov.u32 	%r931, 0;
	mov.b64 	%fd4921, {%r931, %r930};
	bra.uni 	BB7_443;

BB7_440:
	setp.gt.s32	%p622, %r65, -1;
	@%p622 bra 	BB7_443;

	cvt.rzi.f64.f64	%fd3231, %fd3194;
	setp.neu.f64	%p623, %fd3231, 0d4014000000000000;
	selp.f64	%fd4921, 0dFFF8000000000000, %fd4921, %p623;

BB7_443:
	add.f64 	%fd4922, %fd345, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r932}, %fd4922;
	}
	and.b32  	%r933, %r932, 2146435072;
	setp.ne.s32	%p626, %r933, 2146435072;
	@%p626 bra 	BB7_444;

	setp.gtu.f64	%p627, %fd346, 0d7FF0000000000000;
	@%p627 bra 	BB7_453;

	and.b32  	%r934, %r64, 2147483647;
	setp.ne.s32	%p628, %r934, 2146435072;
	@%p628 bra 	BB7_448;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r935, %temp}, %fd3194;
	}
	setp.eq.s32	%p629, %r935, 0;
	@%p629 bra 	BB7_452;
	bra.uni 	BB7_448;

BB7_452:
	setp.gt.f64	%p632, %fd346, 0d3FF0000000000000;
	selp.b32	%r944, 2146435072, 0, %p632;
	xor.b32  	%r945, %r944, 2146435072;
	setp.lt.s32	%p633, %r64, 0;
	selp.b32	%r946, %r945, %r944, %p633;
	setp.eq.f64	%p634, %fd345, 0dBFF0000000000000;
	selp.b32	%r947, 1072693248, %r946, %p634;
	mov.u32 	%r948, 0;
	mov.b64 	%fd4922, {%r948, %r947};
	bra.uni 	BB7_453;

BB7_444:
	mov.f64 	%fd4922, %fd4921;

BB7_453:
	selp.f64	%fd3233, 0d3FF0000000000000, %fd4922, %p584;
	fma.rn.f64 	%fd3234, %fd33, %fd3233, %fd379;
	mul.f64 	%fd3235, %fd34, %fd345;
	mul.f64 	%fd3236, %fd345, %fd3235;
	mul.f64 	%fd3237, %fd345, %fd3236;
	mul.f64 	%fd3238, %fd345, %fd3237;
	sub.f64 	%fd3239, %fd3234, %fd3238;
	mul.f64 	%fd3240, %fd35, %fd345;
	mul.f64 	%fd3241, %fd345, %fd3240;
	fma.rn.f64 	%fd3242, %fd345, %fd3241, %fd3239;
	mul.f64 	%fd3243, %fd36, %fd345;
	mul.f64 	%fd3244, %fd345, %fd3243;
	sub.f64 	%fd3245, %fd3242, %fd3244;
	fma.rn.f64 	%fd3246, %fd37, %fd345, %fd3245;
	sub.f64 	%fd3247, %fd3246, %fd38;
	mul.f64 	%fd3248, %fd357, %fd3247;
	sub.f64 	%fd4923, %fd344, %fd3248;

BB7_454:
	setp.eq.f64	%p636, %fd240, 0d3FF0000000000000;
	mov.f64 	%fd3249, 0d4008000000000000;
	div.rn.f64 	%fd3250, %fd3249, %fd4898;
	selp.f64	%fd3251, 0d4008000000000000, %fd3250, %p636;
	fma.rn.f64 	%fd3252, %fd3251, %fd4923, %fd285;
	mul.f64 	%fd392, %fd23, %fd54;
	mul.f64 	%fd3253, %fd54, %fd392;
	mul.f64 	%fd3254, %fd54, %fd3253;
	div.rn.f64 	%fd5470, %fd3252, %fd3254;
	@!%p9 bra 	BB7_456;
	bra.uni 	BB7_455;

BB7_455:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r949}, %fd4925;
	}
	xor.b32  	%r950, %r949, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r951, %temp}, %fd4925;
	}
	mov.b64 	%fd4925, {%r951, %r950};

BB7_456:
	@%p446 bra 	BB7_459;
	bra.uni 	BB7_457;

BB7_459:
	selp.b32	%r952, %r54, 0, %p407;
	or.b32  	%r953, %r952, 2146435072;
	setp.lt.s32	%p641, %r51, 0;
	selp.b32	%r954, %r953, %r952, %p641;
	mov.u32 	%r955, 0;
	mov.b64 	%fd4925, {%r955, %r954};
	bra.uni 	BB7_460;

BB7_457:
	setp.gt.s32	%p638, %r54, -1;
	@%p638 bra 	BB7_460;

	cvt.rzi.f64.f64	%fd3256, %fd3142;
	setp.neu.f64	%p639, %fd3256, 0d4000000000000000;
	selp.f64	%fd4925, 0dFFF8000000000000, %fd4925, %p639;

BB7_460:
	@%p451 bra 	BB7_461;

	setp.gtu.f64	%p643, %fd258, 0d7FF0000000000000;
	mov.f64 	%fd4926, %fd14;
	@%p643 bra 	BB7_470;

	and.b32  	%r956, %r51, 2147483647;
	setp.ne.s32	%p644, %r956, 2146435072;
	@%p644 bra 	BB7_465;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r957, %temp}, %fd3142;
	}
	setp.eq.s32	%p645, %r957, 0;
	@%p645 bra 	BB7_469;
	bra.uni 	BB7_465;

BB7_469:
	setp.eq.f64	%p648, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p649, %fd258, 0d3FF0000000000000;
	selp.b32	%r966, 2146435072, 0, %p649;
	xor.b32  	%r967, %r966, 2146435072;
	setp.lt.s32	%p650, %r51, 0;
	selp.b32	%r968, %r967, %r966, %p650;
	selp.b32	%r969, 1072693248, %r968, %p648;
	mov.u32 	%r970, 0;
	mov.b64 	%fd4926, {%r970, %r969};
	bra.uni 	BB7_470;

BB7_461:
	mov.f64 	%fd4926, %fd4925;

BB7_470:
	rcp.rn.f64 	%fd3259, %fd4926;
	selp.f64	%fd402, 0d3FF0000000000000, %fd3259, %p460;
	mov.f64 	%fd4930, 0d0000000000000000;
	@!%p10 bra 	BB7_488;
	bra.uni 	BB7_471;

BB7_471:
	mov.f64 	%fd3260, 0d3FF0000000000000;
	sub.f64 	%fd3261, %fd3260, %fd7;
	add.f64 	%fd3262, %fd3261, %fd269;
	mul.f64 	%fd403, %fd270, %fd3262;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd403;
	}
	mov.f64 	%fd3263, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd3263;
	}
	bfe.u32 	%r971, %r67, 20, 11;
	add.s32 	%r972, %r971, -1012;
	mov.u64 	%rd135, 4619567317775286272;
	shl.b64 	%rd20, %rd135, %r972;
	setp.eq.s64	%p652, %rd20, -9223372036854775808;
	abs.f64 	%fd404, %fd403;
	// Callseq Start 250
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd404;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3263;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4928, [retval0+0];
	
	//{
	}// Callseq End 250
	setp.lt.s32	%p653, %r66, 0;
	and.pred  	%p22, %p653, %p652;
	@!%p22 bra 	BB7_473;
	bra.uni 	BB7_472;

BB7_472:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r973}, %fd4928;
	}
	xor.b32  	%r974, %r973, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r975, %temp}, %fd4928;
	}
	mov.b64 	%fd4928, {%r975, %r974};

BB7_473:
	setp.eq.f64	%p654, %fd403, 0d0000000000000000;
	@%p654 bra 	BB7_476;
	bra.uni 	BB7_474;

BB7_476:
	selp.b32	%r976, %r66, 0, %p652;
	or.b32  	%r977, %r976, 2146435072;
	setp.lt.s32	%p658, %r67, 0;
	selp.b32	%r978, %r977, %r976, %p658;
	mov.u32 	%r979, 0;
	mov.b64 	%fd4928, {%r979, %r978};
	bra.uni 	BB7_477;

BB7_474:
	setp.gt.s32	%p655, %r66, -1;
	@%p655 bra 	BB7_477;

	cvt.rzi.f64.f64	%fd3265, %fd3263;
	setp.neu.f64	%p656, %fd3265, 0d401C000000000000;
	selp.f64	%fd4928, 0dFFF8000000000000, %fd4928, %p656;

BB7_477:
	add.f64 	%fd4929, %fd403, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd4929;
	}
	and.b32  	%r981, %r980, 2146435072;
	setp.ne.s32	%p659, %r981, 2146435072;
	@%p659 bra 	BB7_478;

	setp.gtu.f64	%p660, %fd404, 0d7FF0000000000000;
	@%p660 bra 	BB7_487;

	and.b32  	%r982, %r67, 2147483647;
	setp.ne.s32	%p661, %r982, 2146435072;
	@%p661 bra 	BB7_482;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r983, %temp}, %fd3263;
	}
	setp.eq.s32	%p662, %r983, 0;
	@%p662 bra 	BB7_486;
	bra.uni 	BB7_482;

BB7_486:
	setp.gt.f64	%p665, %fd404, 0d3FF0000000000000;
	selp.b32	%r992, 2146435072, 0, %p665;
	xor.b32  	%r993, %r992, 2146435072;
	setp.lt.s32	%p666, %r67, 0;
	selp.b32	%r994, %r993, %r992, %p666;
	setp.eq.f64	%p667, %fd403, 0dBFF0000000000000;
	selp.b32	%r995, 1072693248, %r994, %p667;
	mov.u32 	%r996, 0;
	mov.b64 	%fd4929, {%r996, %r995};
	bra.uni 	BB7_487;

BB7_478:
	mov.f64 	%fd4929, %fd4928;

BB7_487:
	mul.f64 	%fd3267, %fd4929, 0d40E9230000000000;
	setp.eq.f64	%p668, %fd403, 0d3FF0000000000000;
	selp.f64	%fd4930, 0d40E9230000000000, %fd3267, %p668;

BB7_488:
	mul.f64 	%fd417, %fd402, %fd4930;
	@!%p12 bra 	BB7_490;
	bra.uni 	BB7_489;

BB7_489:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r997}, %fd4932;
	}
	xor.b32  	%r998, %r997, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r999, %temp}, %fd4932;
	}
	mov.b64 	%fd4932, {%r999, %r998};

BB7_490:
	@%p482 bra 	BB7_493;
	bra.uni 	BB7_491;

BB7_493:
	selp.b32	%r1000, %r58, 0, %p407;
	or.b32  	%r1001, %r1000, 2146435072;
	setp.lt.s32	%p673, %r51, 0;
	selp.b32	%r1002, %r1001, %r1000, %p673;
	mov.u32 	%r1003, 0;
	mov.b64 	%fd4932, {%r1003, %r1002};
	bra.uni 	BB7_494;

BB7_491:
	setp.gt.s32	%p670, %r58, -1;
	@%p670 bra 	BB7_494;

	cvt.rzi.f64.f64	%fd3269, %fd3142;
	setp.neu.f64	%p671, %fd3269, 0d4000000000000000;
	selp.f64	%fd4932, 0dFFF8000000000000, %fd4932, %p671;

BB7_494:
	@%p487 bra 	BB7_495;

	setp.gtu.f64	%p675, %fd286, 0d7FF0000000000000;
	@%p675 bra 	BB7_504;

	and.b32  	%r1004, %r51, 2147483647;
	setp.ne.s32	%p676, %r1004, 2146435072;
	@%p676 bra 	BB7_499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1005, %temp}, %fd3142;
	}
	setp.eq.s32	%p677, %r1005, 0;
	@%p677 bra 	BB7_503;
	bra.uni 	BB7_499;

BB7_503:
	setp.gt.f64	%p680, %fd286, 0d3FF0000000000000;
	selp.b32	%r1014, 2146435072, 0, %p680;
	xor.b32  	%r1015, %r1014, 2146435072;
	setp.lt.s32	%p681, %r51, 0;
	selp.b32	%r1016, %r1015, %r1014, %p681;
	setp.eq.f64	%p682, %fd240, 0dBFF0000000000000;
	selp.b32	%r1017, 1072693248, %r1016, %p682;
	mov.u32 	%r1018, 0;
	mov.b64 	%fd4933, {%r1018, %r1017};
	bra.uni 	BB7_504;

BB7_495:
	mov.f64 	%fd4933, %fd4932;

BB7_504:
	rcp.rn.f64 	%fd3272, %fd4933;
	selp.f64	%fd426, 0d3FF0000000000000, %fd3272, %p636;
	mov.f64 	%fd4958, 0d0000000000000000;
	@!%p13 bra 	BB7_634;
	bra.uni 	BB7_505;

BB7_505:
	sub.f64 	%fd427, %fd7, %fd298;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd427;
	}
	mov.f64 	%fd3273, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd3273;
	}
	bfe.u32 	%r1019, %r69, 20, 11;
	add.s32 	%r1020, %r1019, -1012;
	mov.u64 	%rd136, 4620693217682128896;
	shl.b64 	%rd21, %rd136, %r1020;
	setp.eq.s64	%p684, %rd21, -9223372036854775808;
	abs.f64 	%fd428, %fd427;
	// Callseq Start 251
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3273;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4935, [retval0+0];
	
	//{
	}// Callseq End 251
	setp.lt.s32	%p685, %r68, 0;
	and.pred  	%p23, %p685, %p684;
	@!%p23 bra 	BB7_507;
	bra.uni 	BB7_506;

BB7_506:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1021}, %fd4935;
	}
	xor.b32  	%r1022, %r1021, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1023, %temp}, %fd4935;
	}
	mov.b64 	%fd4935, {%r1023, %r1022};

BB7_507:
	setp.eq.f64	%p686, %fd427, 0d0000000000000000;
	@%p686 bra 	BB7_510;
	bra.uni 	BB7_508;

BB7_510:
	selp.b32	%r1024, %r68, 0, %p684;
	or.b32  	%r1025, %r1024, 2146435072;
	setp.lt.s32	%p690, %r69, 0;
	selp.b32	%r1026, %r1025, %r1024, %p690;
	mov.u32 	%r1027, 0;
	mov.b64 	%fd4935, {%r1027, %r1026};
	bra.uni 	BB7_511;

BB7_508:
	setp.gt.s32	%p687, %r68, -1;
	@%p687 bra 	BB7_511;

	cvt.rzi.f64.f64	%fd3275, %fd3273;
	setp.neu.f64	%p688, %fd3275, 0d4020000000000000;
	selp.f64	%fd4935, 0dFFF8000000000000, %fd4935, %p688;

BB7_511:
	add.f64 	%fd4936, %fd427, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1028}, %fd4936;
	}
	and.b32  	%r1029, %r1028, 2146435072;
	setp.ne.s32	%p691, %r1029, 2146435072;
	@%p691 bra 	BB7_512;

	setp.gtu.f64	%p692, %fd428, 0d7FF0000000000000;
	@%p692 bra 	BB7_521;

	and.b32  	%r1030, %r69, 2147483647;
	setp.ne.s32	%p693, %r1030, 2146435072;
	@%p693 bra 	BB7_516;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1031, %temp}, %fd3273;
	}
	setp.eq.s32	%p694, %r1031, 0;
	@%p694 bra 	BB7_520;
	bra.uni 	BB7_516;

BB7_520:
	setp.gt.f64	%p697, %fd428, 0d3FF0000000000000;
	selp.b32	%r1040, 2146435072, 0, %p697;
	xor.b32  	%r1041, %r1040, 2146435072;
	setp.lt.s32	%p698, %r69, 0;
	selp.b32	%r1042, %r1041, %r1040, %p698;
	setp.eq.f64	%p699, %fd427, 0dBFF0000000000000;
	selp.b32	%r1043, 1072693248, %r1042, %p699;
	mov.u32 	%r1044, 0;
	mov.b64 	%fd4936, {%r1044, %r1043};
	bra.uni 	BB7_521;

BB7_512:
	mov.f64 	%fd4936, %fd4935;

BB7_521:
	setp.eq.f64	%p700, %fd427, 0d3FF0000000000000;
	selp.f64	%fd439, 0d3FF0000000000000, %fd4936, %p700;
	mov.f64 	%fd3277, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd3277;
	}
	bfe.u32 	%r1045, %r70, 20, 11;
	add.s32 	%r1046, %r1045, -1012;
	mov.u64 	%rd137, 4619567317775286272;
	shl.b64 	%rd22, %rd137, %r1046;
	setp.eq.s64	%p701, %rd22, -9223372036854775808;
	// Callseq Start 252
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4938, [retval0+0];
	
	//{
	}// Callseq End 252
	and.pred  	%p24, %p685, %p701;
	@!%p24 bra 	BB7_523;
	bra.uni 	BB7_522;

BB7_522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1047}, %fd4938;
	}
	xor.b32  	%r1048, %r1047, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1049, %temp}, %fd4938;
	}
	mov.b64 	%fd4938, {%r1049, %r1048};

BB7_523:
	@%p686 bra 	BB7_526;
	bra.uni 	BB7_524;

BB7_526:
	selp.b32	%r1050, %r68, 0, %p701;
	or.b32  	%r1051, %r1050, 2146435072;
	setp.lt.s32	%p707, %r70, 0;
	selp.b32	%r1052, %r1051, %r1050, %p707;
	mov.u32 	%r1053, 0;
	mov.b64 	%fd4938, {%r1053, %r1052};
	bra.uni 	BB7_527;

BB7_524:
	setp.gt.s32	%p704, %r68, -1;
	@%p704 bra 	BB7_527;

	cvt.rzi.f64.f64	%fd3279, %fd3277;
	setp.neu.f64	%p705, %fd3279, 0d401C000000000000;
	selp.f64	%fd4938, 0dFFF8000000000000, %fd4938, %p705;

BB7_527:
	add.f64 	%fd4939, %fd427, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1054}, %fd4939;
	}
	and.b32  	%r1055, %r1054, 2146435072;
	setp.ne.s32	%p708, %r1055, 2146435072;
	@%p708 bra 	BB7_528;

	setp.gtu.f64	%p709, %fd428, 0d7FF0000000000000;
	@%p709 bra 	BB7_537;

	and.b32  	%r1056, %r70, 2147483647;
	setp.ne.s32	%p710, %r1056, 2146435072;
	@%p710 bra 	BB7_532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1057, %temp}, %fd3277;
	}
	setp.eq.s32	%p711, %r1057, 0;
	@%p711 bra 	BB7_536;
	bra.uni 	BB7_532;

BB7_536:
	setp.gt.f64	%p714, %fd428, 0d3FF0000000000000;
	selp.b32	%r1066, 2146435072, 0, %p714;
	xor.b32  	%r1067, %r1066, 2146435072;
	setp.lt.s32	%p715, %r70, 0;
	selp.b32	%r1068, %r1067, %r1066, %p715;
	setp.eq.f64	%p716, %fd427, 0dBFF0000000000000;
	selp.b32	%r1069, 1072693248, %r1068, %p716;
	mov.u32 	%r1070, 0;
	mov.b64 	%fd4939, {%r1070, %r1069};
	bra.uni 	BB7_537;

BB7_528:
	mov.f64 	%fd4939, %fd4938;

BB7_537:
	selp.f64	%fd3281, 0d3FF0000000000000, %fd4939, %p700;
	mul.f64 	%fd3282, %fd30, %fd3281;
	fma.rn.f64 	%fd450, %fd439, 0dC0A9230000000000, %fd3282;
	mov.f64 	%fd3283, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd3283;
	}
	bfe.u32 	%r1071, %r71, 20, 11;
	add.s32 	%r1072, %r1071, -1012;
	mov.u64 	%rd138, 4618441417868443648;
	shl.b64 	%rd23, %rd138, %r1072;
	setp.eq.s64	%p718, %rd23, -9223372036854775808;
	// Callseq Start 253
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3283;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4941, [retval0+0];
	
	//{
	}// Callseq End 253
	and.pred  	%p25, %p685, %p718;
	@!%p25 bra 	BB7_539;
	bra.uni 	BB7_538;

BB7_538:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1073}, %fd4941;
	}
	xor.b32  	%r1074, %r1073, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1075, %temp}, %fd4941;
	}
	mov.b64 	%fd4941, {%r1075, %r1074};

BB7_539:
	@%p686 bra 	BB7_542;
	bra.uni 	BB7_540;

BB7_542:
	selp.b32	%r1076, %r68, 0, %p718;
	or.b32  	%r1077, %r1076, 2146435072;
	setp.lt.s32	%p724, %r71, 0;
	selp.b32	%r1078, %r1077, %r1076, %p724;
	mov.u32 	%r1079, 0;
	mov.b64 	%fd4941, {%r1079, %r1078};
	bra.uni 	BB7_543;

BB7_540:
	setp.gt.s32	%p721, %r68, -1;
	@%p721 bra 	BB7_543;

	cvt.rzi.f64.f64	%fd3285, %fd3283;
	setp.neu.f64	%p722, %fd3285, 0d4018000000000000;
	selp.f64	%fd4941, 0dFFF8000000000000, %fd4941, %p722;

BB7_543:
	add.f64 	%fd4942, %fd427, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1080}, %fd4942;
	}
	and.b32  	%r1081, %r1080, 2146435072;
	setp.ne.s32	%p725, %r1081, 2146435072;
	@%p725 bra 	BB7_544;

	setp.gtu.f64	%p726, %fd428, 0d7FF0000000000000;
	@%p726 bra 	BB7_553;

	and.b32  	%r1082, %r71, 2147483647;
	setp.ne.s32	%p727, %r1082, 2146435072;
	@%p727 bra 	BB7_548;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1083, %temp}, %fd3283;
	}
	setp.eq.s32	%p728, %r1083, 0;
	@%p728 bra 	BB7_552;
	bra.uni 	BB7_548;

BB7_552:
	setp.gt.f64	%p731, %fd428, 0d3FF0000000000000;
	selp.b32	%r1092, 2146435072, 0, %p731;
	xor.b32  	%r1093, %r1092, 2146435072;
	setp.lt.s32	%p732, %r71, 0;
	selp.b32	%r1094, %r1093, %r1092, %p732;
	setp.eq.f64	%p733, %fd427, 0dBFF0000000000000;
	selp.b32	%r1095, 1072693248, %r1094, %p733;
	mov.u32 	%r1096, 0;
	mov.b64 	%fd4942, {%r1096, %r1095};
	bra.uni 	BB7_553;

BB7_544:
	mov.f64 	%fd4942, %fd4941;

BB7_553:
	selp.f64	%fd3287, 0d3FF0000000000000, %fd4942, %p700;
	mul.f64 	%fd3288, %fd32, %fd3287;
	sub.f64 	%fd461, %fd450, %fd3288;
	mov.f64 	%fd3289, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd3289;
	}
	bfe.u32 	%r1097, %r72, 20, 11;
	add.s32 	%r1098, %r1097, -1012;
	mov.u64 	%rd139, 4617315517961601024;
	shl.b64 	%rd24, %rd139, %r1098;
	setp.eq.s64	%p735, %rd24, -9223372036854775808;
	// Callseq Start 254
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3289;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4944, [retval0+0];
	
	//{
	}// Callseq End 254
	and.pred  	%p26, %p685, %p735;
	@!%p26 bra 	BB7_555;
	bra.uni 	BB7_554;

BB7_554:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1099}, %fd4944;
	}
	xor.b32  	%r1100, %r1099, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1101, %temp}, %fd4944;
	}
	mov.b64 	%fd4944, {%r1101, %r1100};

BB7_555:
	@%p686 bra 	BB7_558;
	bra.uni 	BB7_556;

BB7_558:
	selp.b32	%r1102, %r68, 0, %p735;
	or.b32  	%r1103, %r1102, 2146435072;
	setp.lt.s32	%p741, %r72, 0;
	selp.b32	%r1104, %r1103, %r1102, %p741;
	mov.u32 	%r1105, 0;
	mov.b64 	%fd4944, {%r1105, %r1104};
	bra.uni 	BB7_559;

BB7_556:
	setp.gt.s32	%p738, %r68, -1;
	@%p738 bra 	BB7_559;

	cvt.rzi.f64.f64	%fd3291, %fd3289;
	setp.neu.f64	%p739, %fd3291, 0d4014000000000000;
	selp.f64	%fd4944, 0dFFF8000000000000, %fd4944, %p739;

BB7_559:
	add.f64 	%fd4945, %fd427, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1106}, %fd4945;
	}
	and.b32  	%r1107, %r1106, 2146435072;
	setp.ne.s32	%p742, %r1107, 2146435072;
	@%p742 bra 	BB7_560;

	setp.gtu.f64	%p743, %fd428, 0d7FF0000000000000;
	@%p743 bra 	BB7_569;

	and.b32  	%r1108, %r72, 2147483647;
	setp.ne.s32	%p744, %r1108, 2146435072;
	@%p744 bra 	BB7_564;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1109, %temp}, %fd3289;
	}
	setp.eq.s32	%p745, %r1109, 0;
	@%p745 bra 	BB7_568;
	bra.uni 	BB7_564;

BB7_568:
	setp.gt.f64	%p748, %fd428, 0d3FF0000000000000;
	selp.b32	%r1118, 2146435072, 0, %p748;
	xor.b32  	%r1119, %r1118, 2146435072;
	setp.lt.s32	%p749, %r72, 0;
	selp.b32	%r1120, %r1119, %r1118, %p749;
	setp.eq.f64	%p750, %fd427, 0dBFF0000000000000;
	selp.b32	%r1121, 1072693248, %r1120, %p750;
	mov.u32 	%r1122, 0;
	mov.b64 	%fd4945, {%r1122, %r1121};
	bra.uni 	BB7_569;

BB7_560:
	mov.f64 	%fd4945, %fd4944;

BB7_569:
	selp.f64	%fd3293, 0d3FF0000000000000, %fd4945, %p700;
	fma.rn.f64 	%fd3294, %fd33, %fd3293, %fd461;
	mul.f64 	%fd3295, %fd34, %fd427;
	mul.f64 	%fd3296, %fd427, %fd3295;
	mul.f64 	%fd3297, %fd427, %fd3296;
	mul.f64 	%fd3298, %fd427, %fd3297;
	sub.f64 	%fd3299, %fd3294, %fd3298;
	mul.f64 	%fd3300, %fd35, %fd427;
	mul.f64 	%fd3301, %fd427, %fd3300;
	fma.rn.f64 	%fd3302, %fd427, %fd3301, %fd3299;
	mul.f64 	%fd3303, %fd36, %fd427;
	mul.f64 	%fd3304, %fd427, %fd3303;
	sub.f64 	%fd3305, %fd3302, %fd3304;
	fma.rn.f64 	%fd3306, %fd37, %fd427, %fd3305;
	sub.f64 	%fd3307, %fd3306, %fd38;
	mul.f64 	%fd472, %fd439, %fd3307;
	sub.f64 	%fd473, %fd7, %fd297;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd473;
	}
	abs.f64 	%fd474, %fd473;
	// Callseq Start 255
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd474;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3273;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4947, [retval0+0];
	
	//{
	}// Callseq End 255
	setp.lt.s32	%p752, %r73, 0;
	and.pred  	%p27, %p752, %p684;
	@!%p27 bra 	BB7_571;
	bra.uni 	BB7_570;

BB7_570:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1123}, %fd4947;
	}
	xor.b32  	%r1124, %r1123, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1125, %temp}, %fd4947;
	}
	mov.b64 	%fd4947, {%r1125, %r1124};

BB7_571:
	setp.eq.f64	%p754, %fd473, 0d0000000000000000;
	@%p754 bra 	BB7_574;
	bra.uni 	BB7_572;

BB7_574:
	selp.b32	%r1126, %r73, 0, %p684;
	or.b32  	%r1127, %r1126, 2146435072;
	setp.lt.s32	%p758, %r69, 0;
	selp.b32	%r1128, %r1127, %r1126, %p758;
	mov.u32 	%r1129, 0;
	mov.b64 	%fd4947, {%r1129, %r1128};
	bra.uni 	BB7_575;

BB7_572:
	setp.gt.s32	%p755, %r73, -1;
	@%p755 bra 	BB7_575;

	cvt.rzi.f64.f64	%fd3310, %fd3273;
	setp.neu.f64	%p756, %fd3310, 0d4020000000000000;
	selp.f64	%fd4947, 0dFFF8000000000000, %fd4947, %p756;

BB7_575:
	add.f64 	%fd4948, %fd473, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1130}, %fd4948;
	}
	and.b32  	%r1131, %r1130, 2146435072;
	setp.ne.s32	%p759, %r1131, 2146435072;
	@%p759 bra 	BB7_576;

	setp.gtu.f64	%p760, %fd474, 0d7FF0000000000000;
	@%p760 bra 	BB7_585;

	and.b32  	%r1132, %r69, 2147483647;
	setp.ne.s32	%p761, %r1132, 2146435072;
	@%p761 bra 	BB7_580;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1133, %temp}, %fd3273;
	}
	setp.eq.s32	%p762, %r1133, 0;
	@%p762 bra 	BB7_584;
	bra.uni 	BB7_580;

BB7_584:
	setp.gt.f64	%p765, %fd474, 0d3FF0000000000000;
	selp.b32	%r1142, 2146435072, 0, %p765;
	xor.b32  	%r1143, %r1142, 2146435072;
	setp.lt.s32	%p766, %r69, 0;
	selp.b32	%r1144, %r1143, %r1142, %p766;
	setp.eq.f64	%p767, %fd473, 0dBFF0000000000000;
	selp.b32	%r1145, 1072693248, %r1144, %p767;
	mov.u32 	%r1146, 0;
	mov.b64 	%fd4948, {%r1146, %r1145};
	bra.uni 	BB7_585;

BB7_576:
	mov.f64 	%fd4948, %fd4947;

BB7_585:
	setp.eq.f64	%p768, %fd473, 0d3FF0000000000000;
	selp.f64	%fd485, 0d3FF0000000000000, %fd4948, %p768;
	// Callseq Start 256
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd474;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4950, [retval0+0];
	
	//{
	}// Callseq End 256
	and.pred  	%p28, %p752, %p701;
	@!%p28 bra 	BB7_587;
	bra.uni 	BB7_586;

BB7_586:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1147}, %fd4950;
	}
	xor.b32  	%r1148, %r1147, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1149, %temp}, %fd4950;
	}
	mov.b64 	%fd4950, {%r1149, %r1148};

BB7_587:
	@%p754 bra 	BB7_590;
	bra.uni 	BB7_588;

BB7_590:
	selp.b32	%r1150, %r73, 0, %p701;
	or.b32  	%r1151, %r1150, 2146435072;
	setp.lt.s32	%p775, %r70, 0;
	selp.b32	%r1152, %r1151, %r1150, %p775;
	mov.u32 	%r1153, 0;
	mov.b64 	%fd4950, {%r1153, %r1152};
	bra.uni 	BB7_591;

BB7_588:
	setp.gt.s32	%p772, %r73, -1;
	@%p772 bra 	BB7_591;

	cvt.rzi.f64.f64	%fd3314, %fd3277;
	setp.neu.f64	%p773, %fd3314, 0d401C000000000000;
	selp.f64	%fd4950, 0dFFF8000000000000, %fd4950, %p773;

BB7_591:
	add.f64 	%fd4951, %fd473, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1154}, %fd4951;
	}
	and.b32  	%r1155, %r1154, 2146435072;
	setp.ne.s32	%p776, %r1155, 2146435072;
	@%p776 bra 	BB7_592;

	setp.gtu.f64	%p777, %fd474, 0d7FF0000000000000;
	@%p777 bra 	BB7_601;

	and.b32  	%r1156, %r70, 2147483647;
	setp.ne.s32	%p778, %r1156, 2146435072;
	@%p778 bra 	BB7_596;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1157, %temp}, %fd3277;
	}
	setp.eq.s32	%p779, %r1157, 0;
	@%p779 bra 	BB7_600;
	bra.uni 	BB7_596;

BB7_600:
	setp.gt.f64	%p782, %fd474, 0d3FF0000000000000;
	selp.b32	%r1166, 2146435072, 0, %p782;
	xor.b32  	%r1167, %r1166, 2146435072;
	setp.lt.s32	%p783, %r70, 0;
	selp.b32	%r1168, %r1167, %r1166, %p783;
	setp.eq.f64	%p784, %fd473, 0dBFF0000000000000;
	selp.b32	%r1169, 1072693248, %r1168, %p784;
	mov.u32 	%r1170, 0;
	mov.b64 	%fd4951, {%r1170, %r1169};
	bra.uni 	BB7_601;

BB7_592:
	mov.f64 	%fd4951, %fd4950;

BB7_601:
	selp.f64	%fd3316, 0d3FF0000000000000, %fd4951, %p768;
	mul.f64 	%fd3317, %fd30, %fd3316;
	fma.rn.f64 	%fd496, %fd485, 0dC0A9230000000000, %fd3317;
	// Callseq Start 257
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd474;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3283;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4953, [retval0+0];
	
	//{
	}// Callseq End 257
	and.pred  	%p29, %p752, %p718;
	@!%p29 bra 	BB7_603;
	bra.uni 	BB7_602;

BB7_602:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1171}, %fd4953;
	}
	xor.b32  	%r1172, %r1171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1173, %temp}, %fd4953;
	}
	mov.b64 	%fd4953, {%r1173, %r1172};

BB7_603:
	@%p754 bra 	BB7_606;
	bra.uni 	BB7_604;

BB7_606:
	selp.b32	%r1174, %r73, 0, %p718;
	or.b32  	%r1175, %r1174, 2146435072;
	setp.lt.s32	%p792, %r71, 0;
	selp.b32	%r1176, %r1175, %r1174, %p792;
	mov.u32 	%r1177, 0;
	mov.b64 	%fd4953, {%r1177, %r1176};
	bra.uni 	BB7_607;

BB7_604:
	setp.gt.s32	%p789, %r73, -1;
	@%p789 bra 	BB7_607;

	cvt.rzi.f64.f64	%fd3320, %fd3283;
	setp.neu.f64	%p790, %fd3320, 0d4018000000000000;
	selp.f64	%fd4953, 0dFFF8000000000000, %fd4953, %p790;

BB7_607:
	add.f64 	%fd4954, %fd473, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1178}, %fd4954;
	}
	and.b32  	%r1179, %r1178, 2146435072;
	setp.ne.s32	%p793, %r1179, 2146435072;
	@%p793 bra 	BB7_608;

	setp.gtu.f64	%p794, %fd474, 0d7FF0000000000000;
	@%p794 bra 	BB7_617;

	and.b32  	%r1180, %r71, 2147483647;
	setp.ne.s32	%p795, %r1180, 2146435072;
	@%p795 bra 	BB7_612;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1181, %temp}, %fd3283;
	}
	setp.eq.s32	%p796, %r1181, 0;
	@%p796 bra 	BB7_616;
	bra.uni 	BB7_612;

BB7_616:
	setp.gt.f64	%p799, %fd474, 0d3FF0000000000000;
	selp.b32	%r1190, 2146435072, 0, %p799;
	xor.b32  	%r1191, %r1190, 2146435072;
	setp.lt.s32	%p800, %r71, 0;
	selp.b32	%r1192, %r1191, %r1190, %p800;
	setp.eq.f64	%p801, %fd473, 0dBFF0000000000000;
	selp.b32	%r1193, 1072693248, %r1192, %p801;
	mov.u32 	%r1194, 0;
	mov.b64 	%fd4954, {%r1194, %r1193};
	bra.uni 	BB7_617;

BB7_608:
	mov.f64 	%fd4954, %fd4953;

BB7_617:
	selp.f64	%fd3322, 0d3FF0000000000000, %fd4954, %p768;
	mul.f64 	%fd3323, %fd32, %fd3322;
	sub.f64 	%fd507, %fd496, %fd3323;
	// Callseq Start 258
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd474;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3289;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd4956, [retval0+0];
	
	//{
	}// Callseq End 258
	and.pred  	%p30, %p752, %p735;
	@!%p30 bra 	BB7_619;
	bra.uni 	BB7_618;

BB7_618:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1195}, %fd4956;
	}
	xor.b32  	%r1196, %r1195, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1197, %temp}, %fd4956;
	}
	mov.b64 	%fd4956, {%r1197, %r1196};

BB7_619:
	@%p754 bra 	BB7_622;
	bra.uni 	BB7_620;

BB7_622:
	selp.b32	%r1198, %r73, 0, %p735;
	or.b32  	%r1199, %r1198, 2146435072;
	setp.lt.s32	%p809, %r72, 0;
	selp.b32	%r1200, %r1199, %r1198, %p809;
	mov.u32 	%r1201, 0;
	mov.b64 	%fd4956, {%r1201, %r1200};
	bra.uni 	BB7_623;

BB7_620:
	setp.gt.s32	%p806, %r73, -1;
	@%p806 bra 	BB7_623;

	cvt.rzi.f64.f64	%fd3326, %fd3289;
	setp.neu.f64	%p807, %fd3326, 0d4014000000000000;
	selp.f64	%fd4956, 0dFFF8000000000000, %fd4956, %p807;

BB7_623:
	add.f64 	%fd4957, %fd473, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1202}, %fd4957;
	}
	and.b32  	%r1203, %r1202, 2146435072;
	setp.ne.s32	%p810, %r1203, 2146435072;
	@%p810 bra 	BB7_624;

	setp.gtu.f64	%p811, %fd474, 0d7FF0000000000000;
	@%p811 bra 	BB7_633;

	and.b32  	%r1204, %r72, 2147483647;
	setp.ne.s32	%p812, %r1204, 2146435072;
	@%p812 bra 	BB7_628;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1205, %temp}, %fd3289;
	}
	setp.eq.s32	%p813, %r1205, 0;
	@%p813 bra 	BB7_632;
	bra.uni 	BB7_628;

BB7_632:
	setp.gt.f64	%p816, %fd474, 0d3FF0000000000000;
	selp.b32	%r1214, 2146435072, 0, %p816;
	xor.b32  	%r1215, %r1214, 2146435072;
	setp.lt.s32	%p817, %r72, 0;
	selp.b32	%r1216, %r1215, %r1214, %p817;
	setp.eq.f64	%p818, %fd473, 0dBFF0000000000000;
	selp.b32	%r1217, 1072693248, %r1216, %p818;
	mov.u32 	%r1218, 0;
	mov.b64 	%fd4957, {%r1218, %r1217};
	bra.uni 	BB7_633;

BB7_624:
	mov.f64 	%fd4957, %fd4956;

BB7_633:
	selp.f64	%fd3328, 0d3FF0000000000000, %fd4957, %p768;
	fma.rn.f64 	%fd3329, %fd33, %fd3328, %fd507;
	mul.f64 	%fd3330, %fd34, %fd473;
	mul.f64 	%fd3331, %fd473, %fd3330;
	mul.f64 	%fd3332, %fd473, %fd3331;
	mul.f64 	%fd3333, %fd473, %fd3332;
	sub.f64 	%fd3334, %fd3329, %fd3333;
	mul.f64 	%fd3335, %fd35, %fd473;
	mul.f64 	%fd3336, %fd473, %fd3335;
	fma.rn.f64 	%fd3337, %fd473, %fd3336, %fd3334;
	mul.f64 	%fd3338, %fd36, %fd473;
	mul.f64 	%fd3339, %fd473, %fd3338;
	sub.f64 	%fd3340, %fd3337, %fd3339;
	fma.rn.f64 	%fd3341, %fd37, %fd473, %fd3340;
	sub.f64 	%fd3342, %fd3341, %fd38;
	mul.f64 	%fd3343, %fd485, %fd3342;
	sub.f64 	%fd4958, %fd472, %fd3343;

BB7_634:
	mul.f64 	%fd3344, %fd426, %fd4958;
	sub.f64 	%fd3345, %fd417, %fd3344;
	div.rn.f64 	%fd5471, %fd3345, %fd392;

BB7_3328:
	cvt.s64.s32	%rd220, %r5389;
	mov.u32 	%r5304, %tid.y;
	add.s64 	%rd219, %rd220, %rd1;
	cvt.u64.u32	%rd218, %r5304;
	add.s64 	%rd217, %rd218, %rd219;
	cvt.u32.u64	%r5303, %rd217;
	add.s32 	%r5302, %r5303, -1;
	cvt.rn.f64.s32	%fd4539, %r5302;
	ld.param.f64 	%fd4538, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+104];
	mul.f64 	%fd4537, %fd1, %fd4539;
	sub.f64 	%fd4536, %fd4537, %fd4538;
	mul.f64 	%fd4535, %fd4536, %fd44;
	mov.u32 	%r5301, %tid.z;
	cvt.s64.s32	%rd216, %r5390;
	add.s64 	%rd215, %rd216, %rd3;
	cvt.u64.u32	%rd214, %r5301;
	add.s64 	%rd213, %rd214, %rd215;
	cvt.u32.u64	%r5300, %rd213;
	add.s32 	%r5299, %r5300, -1;
	cvt.rn.f64.s32	%fd4534, %r5299;
	ld.param.f64 	%fd4533, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+96];
	mul.f64 	%fd4532, %fd1, %fd4534;
	sub.f64 	%fd4531, %fd4532, %fd4533;
	mul.f64 	%fd4530, %fd44, %fd44;
	mul.f64 	%fd4529, %fd12, %fd4530;
	mul.f64 	%fd4528, %fd11, %fd4535;
	mul.f64 	%fd4527, %fd12, %fd4535;
	mul.f64 	%fd4526, %fd4536, %fd4536;
	mul.f64 	%fd4525, %fd11, %fd4526;
	mul.f64 	%fd4524, %fd4531, %fd4531;
	ld.param.f64 	%fd4523, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+192];
	mul.f64 	%fd4473, %fd4536, %fd4531;
	mul.f64 	%fd4474, %fd11, %fd4473;
	fma.rn.f64 	%fd4475, %fd4523, %fd4524, %fd4474;
	mul.f64 	%fd4476, %fd44, %fd4531;
	fma.rn.f64 	%fd4477, %fd12, %fd4476, %fd4475;
	mul.f64 	%fd4478, %fd4523, %fd5471;
	fma.rn.f64 	%fd4479, %fd4477, %fd5470, %fd4478;
	st.global.f64 	[%rd11], %fd4479;
	fma.rn.f64 	%fd4480, %fd4523, %fd4473, %fd4525;
	add.f64 	%fd4481, %fd4527, %fd4480;
	mul.f64 	%fd4482, %fd11, %fd5471;
	fma.rn.f64 	%fd4483, %fd4481, %fd5470, %fd4482;
	st.global.f64 	[%rd11+8], %fd4483;
	fma.rn.f64 	%fd4484, %fd4523, %fd4476, %fd4528;
	add.f64 	%fd4485, %fd4529, %fd4484;
	mul.f64 	%fd4486, %fd12, %fd5471;
	fma.rn.f64 	%fd4487, %fd4485, %fd5470, %fd4486;
	st.global.f64 	[%rd11+16], %fd4487;

BB7_3330:
	sub.s64 	%rd221, %rd4, %rd3;
	cvt.u32.u64	%r5305, %rd221;
	mov.u32 	%r5281, %nctaid.z;
	shl.b32 	%r5282, %r5281, 2;
	add.s32 	%r5390, %r5390, %r5282;
	setp.lt.s32	%p3611, %r5390, %r5305;
	@%p3611 bra 	BB7_6;

BB7_3331:
	sub.s64 	%rd222, %rd2, %rd1;
	cvt.u32.u64	%r5306, %rd222;
	mov.u32 	%r5284, %nctaid.y;
	shl.b32 	%r5285, %r5284, 2;
	add.s32 	%r5389, %r5389, %r5285;
	setp.lt.s32	%p3612, %r5389, %r5306;
	@%p3612 bra 	BB7_4;

BB7_3332:
	mov.u32 	%r5287, %nctaid.x;
	shl.b32 	%r5288, %r5287, 4;
	add.s32 	%r5388, %r5388, %r5288;
	setp.lt.s32	%p3613, %r5388, %r200;
	@%p3613 bra 	BB7_2;

BB7_3333:
	ret;
}

	// .weak	_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0_
.weak .entry _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0_(
	.param .align 8 .b8 _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0[272]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<4993>;
	.reg .f32 	%f<13>;
	.reg .b32 	%r<7400>;
	.reg .f64 	%fd<6880>;
	.reg .b64 	%rd<245>;


	mov.b64	%rd91, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd92, %rd91;
	ld.param.u64 	%rd1, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+16];
	ld.param.u64 	%rd2, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+24];
	ld.param.u64 	%rd3, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+32];
	ld.param.u64 	%rd4, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+40];
	add.s64 	%rd5, %rd92, 56;
	ld.param.v2.u32 	{%r171, %r172}, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+56];
	ld.param.u64 	%rd6, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+80];
	ld.param.f64 	%fd1, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+88];
	ld.param.u32 	%r4, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+136];
	ld.param.f64 	%fd6, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+152];
	ld.param.f64 	%fd7, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+160];
	ld.param.f64 	%fd8, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+168];
	ld.param.f64 	%fd9, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+176];
	ld.param.f64 	%fd10, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+184];
	ld.param.u64 	%rd7, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+8];
	ld.param.u64 	%rd8, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0];
	sub.s64 	%rd93, %rd7, %rd8;
	cvt.u32.u64	%r173, %rd93;
	mov.u32 	%r174, %ctaid.x;
	shl.b32 	%r7397, %r174, 4;
	setp.ge.s32	%p130, %r7397, %r173;
	@%p130 bra 	BB8_4916;

	ld.param.f64 	%fd3256, [%rd5+184];
	ld.param.u32 	%r175, [%rd5+40];
	cvt.rn.f64.s32	%fd11, %r175;
	fma.rn.f64 	%fd12, %fd6, 0dC0955B8000000000, 0d4071160000000000;
	mul.f64 	%fd13, %fd6, 0dC0B55B8000000000;
	fma.rn.f64 	%fd14, %fd6, 0dC0C004A000000000, 0d4089A10000000000;
	fma.rn.f64 	%fd15, %fd6, 0d40C806F000000000, 0dC0955B8000000000;
	fma.rn.f64 	%fd16, %fd6, 0d40C66CE000000000, 0dC0A338C000000000;
	fma.rn.f64 	%fd17, %fd6, 0d40ADE68000000000, 0dC09DE68000000000;
	ld.param.f64 	%fd3257, [%rd5+136];
	mul.f64 	%fd3258, %fd10, %fd3257;
	ld.param.f64 	%fd3259, [%rd5+144];
	mul.f64 	%fd3260, %fd3259, 0d402921FB54442D18;
	div.rn.f64 	%fd18, %fd3258, %fd3260;
	add.f64 	%fd19, %fd7, 0d4000000000000000;
	add.f64 	%fd20, %fd8, 0d4000000000000000;
	ld.param.f64 	%fd3261, [%rd5+152];
	mul.f64 	%fd3262, %fd10, %fd3261;
	div.rn.f64 	%fd21, %fd3262, %fd3260;
	ld.param.f64 	%fd3263, [%rd5+160];
	mul.f64 	%fd3264, %fd10, %fd3263;
	div.rn.f64 	%fd22, %fd3264, %fd3260;
	ld.param.f64 	%fd3265, [%rd5+168];
	mul.f64 	%fd3266, %fd10, %fd3265;
	div.rn.f64 	%fd23, %fd3266, %fd3260;
	ld.param.f64 	%fd3267, [%rd5+176];
	mul.f64 	%fd3268, %fd10, %fd3267;
	div.rn.f64 	%fd24, %fd3268, %fd3260;
	mul.f64 	%fd3269, %fd10, %fd3256;
	div.rn.f64 	%fd25, %fd3269, %fd3260;
	fma.rn.f64 	%fd26, %fd6, 0d41789C0000000000, 0dC1689C0000000000;
	mul.f64 	%fd27, %fd6, 0d419E744000000000;
	mul.f64 	%fd28, %fd6, 0dC1AE140000000000;
	mul.f64 	%fd29, %fd6, 0d41AD9BB000000000;
	mul.f64 	%fd30, %fd6, 0dC19D010000000000;
	mul.f64 	%fd31, %fd6, 0d41768F0000000000;
	add.f64 	%fd3270, %fd6, 0d401C000000000000;
	mul.f64 	%fd32, %fd3270, 0d40AAD00000000000;
	add.f64 	%fd3271, %fd6, 0d4008000000000000;
	mul.f64 	%fd33, %fd3271, 0d40D9230000000000;
	fma.rn.f64 	%fd3272, %fd6, 0d4008000000000000, 0d4014000000000000;
	mul.f64 	%fd34, %fd3272, 0d40DB120000000000;
	add.f64 	%fd3273, %fd6, 0d3FF0000000000000;
	mul.f64 	%fd35, %fd3273, 0d4102543000000000;
	fma.rn.f64 	%fd3274, %fd6, 0d4014000000000000, 0d4008000000000000;
	mul.f64 	%fd36, %fd3274, 0d40DFFE0000000000;
	fma.rn.f64 	%fd3275, %fd6, 0d4008000000000000, 0d3FF0000000000000;
	mul.f64 	%fd37, %fd3275, 0d40E1988000000000;
	fma.rn.f64 	%fd3276, %fd6, 0d401C000000000000, 0d3FF0000000000000;
	mul.f64 	%fd38, %fd3276, 0d40B6580000000000;
	mul.f64 	%fd39, %fd6, 0d40B9230000000000;
	mul.f64 	%fd3277, %fd9, 0d40040D931FF62705;
	rcp.rn.f64 	%fd40, %fd3277;
	add.f64 	%fd3278, %fd9, %fd9;
	mul.f64 	%fd41, %fd9, %fd3278;
	mul.f64 	%fd42, %fd6, 0dBFE0000000000000;
	mul.f64 	%fd43, %fd9, 0d3FF6A09E667F3BCD;
	div.rn.f64 	%fd44, %fd9, 0d40040D931FF62705;
	cvta.to.global.u64 	%rd122, %rd6;

BB8_2:
	mov.u32 	%r176, %ctaid.y;
	shl.b32 	%r7398, %r176, 2;
	sub.s64 	%rd94, %rd2, %rd1;
	cvt.u32.u64	%r178, %rd94;
	setp.ge.s32	%p131, %r7398, %r178;
	@%p131 bra 	BB8_4915;

	mov.b64	%rd214, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd213, %rd214;
	add.s64 	%rd212, %rd213, 56;
	ld.param.u32 	%r7350, [%rd212+8];
	ld.param.f64 	%fd5695, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+120];
	ld.param.u32 	%r7349, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+68];
	ld.param.u64 	%rd211, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+8];
	ld.param.u64 	%rd210, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0];
	cvt.s64.s32	%rd95, %r7397;
	add.s64 	%rd96, %rd95, %rd210;
	mov.u32 	%r179, %tid.x;
	cvt.u64.u32	%rd99, %r179;
	add.s64 	%rd100, %rd99, %rd96;
	cvt.u32.u64	%r180, %rd100;
	add.s32 	%r188, %r180, -1;
	cvt.rn.f64.s32	%fd3279, %r188;
	fma.rn.f64 	%fd3280, %fd1, %fd3279, %fd11;
	sub.f64 	%fd45, %fd3280, %fd5695;
	mul.f64 	%fd47, %fd45, 0d4008000000000000;
	mul.f64 	%fd48, %fd45, %fd47;

BB8_4:
	mov.u32 	%r190, %ctaid.z;
	shl.b32 	%r7399, %r190, 2;
	sub.s64 	%rd101, %rd4, %rd3;
	cvt.u32.u64	%r192, %rd101;
	setp.ge.s32	%p132, %r7399, %r192;
	@%p132 bra 	BB8_4914;

	cvt.s64.s32	%rd222, %r7397;
	add.s64 	%rd221, %rd222, %rd210;
	ld.param.f64 	%fd5696, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+112];
	add.s64 	%rd220, %rd221, 16;
	min.s64 	%rd217, %rd211, %rd220;
	sub.s64 	%rd216, %rd217, %rd221;
	mov.u32 	%r7351, %tid.x;
	cvt.u64.u32	%rd215, %r7351;
	cvt.s64.s32	%rd102, %r7398;
	add.s64 	%rd103, %rd102, %rd1;
	mov.u32 	%r194, %tid.y;
	cvt.u64.u32	%rd105, %r194;
	add.s64 	%rd109, %rd105, %rd103;
	cvt.u32.u64	%r195, %rd109;
	add.s32 	%r196, %r195, -1;
	cvt.rn.f64.s32	%fd3281, %r196;
	mul.f64 	%fd3282, %fd1, %fd3281;
	sub.f64 	%fd55, %fd3282, %fd5696;
	mul.f64 	%fd56, %fd55, %fd55;
	bra.uni 	BB8_6;

BB8_2234:
	and.b32  	%r3639, %r160, 2147483647;
	setp.ne.s32	%p2445, %r3639, 2146435072;
	@%p2445 bra 	BB8_2235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3640, %temp}, %fd76;
	}
	setp.ne.s32	%p2446, %r3640, 0;
	mov.f64 	%fd6378, %fd6377;
	@%p2446 bra 	BB8_2239;

	shr.s32 	%r3641, %r159, 31;
	and.b32  	%r3642, %r3641, -2146435072;
	add.s32 	%r3643, %r3642, 2146435072;
	or.b32  	%r3644, %r3643, -2147483648;
	selp.b32	%r3645, %r3644, %r3643, %p125;
	mov.u32 	%r3646, 0;
	mov.b64 	%fd6378, {%r3646, %r3645};
	bra.uni 	BB8_2239;

BB8_2250:
	and.b32  	%r3664, %r162, 2147483647;
	setp.ne.s32	%p2462, %r3664, 2146435072;
	@%p2462 bra 	BB8_2251;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3665, %temp}, %fd7;
	}
	setp.ne.s32	%p2463, %r3665, 0;
	mov.f64 	%fd6381, %fd6380;
	@%p2463 bra 	BB8_2255;

	shr.s32 	%r3666, %r161, 31;
	and.b32  	%r3667, %r3666, -2146435072;
	add.s32 	%r3668, %r3667, 2146435072;
	or.b32  	%r3669, %r3668, -2147483648;
	selp.b32	%r3670, %r3669, %r3668, %p126;
	mov.u32 	%r3671, 0;
	mov.b64 	%fd6381, {%r3671, %r3670};
	bra.uni 	BB8_2255;

BB8_2266:
	and.b32  	%r3687, %r164, 2147483647;
	setp.ne.s32	%p2479, %r3687, 2146435072;
	@%p2479 bra 	BB8_2267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3688, %temp}, %fd8;
	}
	setp.ne.s32	%p2480, %r3688, 0;
	mov.f64 	%fd6384, %fd6383;
	@%p2480 bra 	BB8_2271;

	shr.s32 	%r3689, %r161, 31;
	and.b32  	%r3690, %r3689, -2146435072;
	add.s32 	%r3691, %r3690, 2146435072;
	or.b32  	%r3692, %r3691, -2147483648;
	selp.b32	%r3693, %r3692, %r3691, %p127;
	mov.u32 	%r3694, 0;
	mov.b64 	%fd6384, {%r3694, %r3693};
	bra.uni 	BB8_2271;

BB8_2282:
	and.b32  	%r3713, %r160, 2147483647;
	setp.ne.s32	%p2496, %r3713, 2146435072;
	@%p2496 bra 	BB8_2283;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3714, %temp}, %fd76;
	}
	setp.ne.s32	%p2497, %r3714, 0;
	mov.f64 	%fd6387, %fd6386;
	@%p2497 bra 	BB8_2287;

	shr.s32 	%r3715, %r166, 31;
	and.b32  	%r3716, %r3715, -2146435072;
	add.s32 	%r3717, %r3716, 2146435072;
	or.b32  	%r3718, %r3717, -2147483648;
	selp.b32	%r3719, %r3718, %r3717, %p128;
	mov.u32 	%r3720, 0;
	mov.b64 	%fd6387, {%r3720, %r3719};
	bra.uni 	BB8_2287;

BB8_2298:
	and.b32  	%r3735, %r162, 2147483647;
	setp.ne.s32	%p2511, %r3735, 2146435072;
	@%p2511 bra 	BB8_2299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3736, %temp}, %fd7;
	}
	setp.ne.s32	%p2512, %r3736, 0;
	mov.f64 	%fd6390, %fd6389;
	@%p2512 bra 	BB8_2303;

	shr.s32 	%r3737, %r161, 31;
	and.b32  	%r3738, %r3737, -2146435072;
	add.s32 	%r3739, %r3738, 2146435072;
	or.b32  	%r3740, %r3739, -2147483648;
	selp.b32	%r3741, %r3740, %r3739, %p126;
	mov.u32 	%r3742, 0;
	mov.b64 	%fd6390, {%r3742, %r3741};
	bra.uni 	BB8_2303;

BB8_2314:
	and.b32  	%r3757, %r164, 2147483647;
	setp.ne.s32	%p2526, %r3757, 2146435072;
	@%p2526 bra 	BB8_2315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3758, %temp}, %fd8;
	}
	setp.ne.s32	%p2527, %r3758, 0;
	mov.f64 	%fd6393, %fd6392;
	@%p2527 bra 	BB8_2319;

	shr.s32 	%r3759, %r161, 31;
	and.b32  	%r3760, %r3759, -2146435072;
	add.s32 	%r3761, %r3760, 2146435072;
	or.b32  	%r3762, %r3761, -2147483648;
	selp.b32	%r3763, %r3762, %r3761, %p127;
	mov.u32 	%r3764, 0;
	mov.b64 	%fd6393, {%r3764, %r3763};
	bra.uni 	BB8_2319;

BB8_2330:
	and.b32  	%r3779, %r162, 2147483647;
	setp.ne.s32	%p2541, %r3779, 2146435072;
	@%p2541 bra 	BB8_2331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3780, %temp}, %fd7;
	}
	setp.ne.s32	%p2542, %r3780, 0;
	mov.f64 	%fd6396, %fd6395;
	@%p2542 bra 	BB8_2335;

	shr.s32 	%r3781, %r161, 31;
	and.b32  	%r3782, %r3781, -2146435072;
	add.s32 	%r3783, %r3782, 2146435072;
	or.b32  	%r3784, %r3783, -2147483648;
	selp.b32	%r3785, %r3784, %r3783, %p126;
	mov.u32 	%r3786, 0;
	mov.b64 	%fd6396, {%r3786, %r3785};
	bra.uni 	BB8_2335;

BB8_2346:
	and.b32  	%r3801, %r164, 2147483647;
	setp.ne.s32	%p2556, %r3801, 2146435072;
	@%p2556 bra 	BB8_2347;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3802, %temp}, %fd8;
	}
	setp.ne.s32	%p2557, %r3802, 0;
	mov.f64 	%fd6399, %fd6398;
	@%p2557 bra 	BB8_2351;

	shr.s32 	%r3803, %r161, 31;
	and.b32  	%r3804, %r3803, -2146435072;
	add.s32 	%r3805, %r3804, 2146435072;
	or.b32  	%r3806, %r3805, -2147483648;
	selp.b32	%r3807, %r3806, %r3805, %p127;
	mov.u32 	%r3808, 0;
	mov.b64 	%fd6399, {%r3808, %r3807};
	bra.uni 	BB8_2351;

BB8_2362:
	and.b32  	%r3827, %r160, 2147483647;
	setp.ne.s32	%p2573, %r3827, 2146435072;
	@%p2573 bra 	BB8_2363;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3828, %temp}, %fd76;
	}
	setp.ne.s32	%p2574, %r3828, 0;
	mov.f64 	%fd6402, %fd6401;
	@%p2574 bra 	BB8_2367;

	shr.s32 	%r3829, %r167, 31;
	and.b32  	%r3830, %r3829, -2146435072;
	add.s32 	%r3831, %r3830, 2146435072;
	or.b32  	%r3832, %r3831, -2147483648;
	selp.b32	%r3833, %r3832, %r3831, %p129;
	mov.u32 	%r3834, 0;
	mov.b64 	%fd6402, {%r3834, %r3833};
	bra.uni 	BB8_2367;

BB8_2378:
	and.b32  	%r3849, %r162, 2147483647;
	setp.ne.s32	%p2588, %r3849, 2146435072;
	@%p2588 bra 	BB8_2379;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3850, %temp}, %fd7;
	}
	setp.ne.s32	%p2589, %r3850, 0;
	mov.f64 	%fd6405, %fd6404;
	@%p2589 bra 	BB8_2383;

	shr.s32 	%r3851, %r161, 31;
	and.b32  	%r3852, %r3851, -2146435072;
	add.s32 	%r3853, %r3852, 2146435072;
	or.b32  	%r3854, %r3853, -2147483648;
	selp.b32	%r3855, %r3854, %r3853, %p126;
	mov.u32 	%r3856, 0;
	mov.b64 	%fd6405, {%r3856, %r3855};
	bra.uni 	BB8_2383;

BB8_2394:
	and.b32  	%r3871, %r164, 2147483647;
	setp.ne.s32	%p2603, %r3871, 2146435072;
	@%p2603 bra 	BB8_2395;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3872, %temp}, %fd8;
	}
	setp.ne.s32	%p2604, %r3872, 0;
	mov.f64 	%fd6408, %fd6407;
	@%p2604 bra 	BB8_2399;

	shr.s32 	%r3873, %r161, 31;
	and.b32  	%r3874, %r3873, -2146435072;
	add.s32 	%r3875, %r3874, 2146435072;
	or.b32  	%r3876, %r3875, -2147483648;
	selp.b32	%r3877, %r3876, %r3875, %p127;
	mov.u32 	%r3878, 0;
	mov.b64 	%fd6408, {%r3878, %r3877};
	bra.uni 	BB8_2399;

BB8_2410:
	and.b32  	%r3893, %r164, 2147483647;
	setp.ne.s32	%p2618, %r3893, 2146435072;
	@%p2618 bra 	BB8_2411;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3894, %temp}, %fd8;
	}
	setp.ne.s32	%p2619, %r3894, 0;
	mov.f64 	%fd6411, %fd6410;
	@%p2619 bra 	BB8_2415;

	shr.s32 	%r3895, %r161, 31;
	and.b32  	%r3896, %r3895, -2146435072;
	add.s32 	%r3897, %r3896, 2146435072;
	or.b32  	%r3898, %r3897, -2147483648;
	selp.b32	%r3899, %r3898, %r3897, %p127;
	mov.u32 	%r3900, 0;
	mov.b64 	%fd6411, {%r3900, %r3899};
	bra.uni 	BB8_2415;

BB8_2426:
	and.b32  	%r3915, %r162, 2147483647;
	setp.ne.s32	%p2633, %r3915, 2146435072;
	@%p2633 bra 	BB8_2427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3916, %temp}, %fd7;
	}
	setp.ne.s32	%p2634, %r3916, 0;
	mov.f64 	%fd6414, %fd6413;
	@%p2634 bra 	BB8_2431;

	shr.s32 	%r3917, %r161, 31;
	and.b32  	%r3918, %r3917, -2146435072;
	add.s32 	%r3919, %r3918, 2146435072;
	or.b32  	%r3920, %r3919, -2147483648;
	selp.b32	%r3921, %r3920, %r3919, %p126;
	mov.u32 	%r3922, 0;
	mov.b64 	%fd6414, {%r3922, %r3921};
	bra.uni 	BB8_2431;

BB8_2442:
	and.b32  	%r3937, %r164, 2147483647;
	setp.ne.s32	%p2648, %r3937, 2146435072;
	@%p2648 bra 	BB8_2443;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3938, %temp}, %fd8;
	}
	setp.ne.s32	%p2649, %r3938, 0;
	mov.f64 	%fd6417, %fd6416;
	@%p2649 bra 	BB8_2447;

	shr.s32 	%r3939, %r161, 31;
	and.b32  	%r3940, %r3939, -2146435072;
	add.s32 	%r3941, %r3940, 2146435072;
	or.b32  	%r3942, %r3941, -2147483648;
	selp.b32	%r3943, %r3942, %r3941, %p127;
	mov.u32 	%r3944, 0;
	mov.b64 	%fd6417, {%r3944, %r3943};
	bra.uni 	BB8_2447;

BB8_2458:
	and.b32  	%r3959, %r162, 2147483647;
	setp.ne.s32	%p2663, %r3959, 2146435072;
	@%p2663 bra 	BB8_2459;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3960, %temp}, %fd7;
	}
	setp.ne.s32	%p2664, %r3960, 0;
	mov.f64 	%fd6420, %fd6419;
	@%p2664 bra 	BB8_2463;

	shr.s32 	%r3961, %r161, 31;
	and.b32  	%r3962, %r3961, -2146435072;
	add.s32 	%r3963, %r3962, 2146435072;
	or.b32  	%r3964, %r3963, -2147483648;
	selp.b32	%r3965, %r3964, %r3963, %p126;
	mov.u32 	%r3966, 0;
	mov.b64 	%fd6420, {%r3966, %r3965};
	bra.uni 	BB8_2463;

BB8_2474:
	and.b32  	%r3981, %r164, 2147483647;
	setp.ne.s32	%p2678, %r3981, 2146435072;
	@%p2678 bra 	BB8_2475;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3982, %temp}, %fd8;
	}
	setp.ne.s32	%p2679, %r3982, 0;
	mov.f64 	%fd6423, %fd6422;
	@%p2679 bra 	BB8_2479;

	shr.s32 	%r3983, %r161, 31;
	and.b32  	%r3984, %r3983, -2146435072;
	add.s32 	%r3985, %r3984, 2146435072;
	or.b32  	%r3986, %r3985, -2147483648;
	selp.b32	%r3987, %r3986, %r3985, %p127;
	mov.u32 	%r3988, 0;
	mov.b64 	%fd6423, {%r3988, %r3987};
	bra.uni 	BB8_2479;

BB8_2490:
	and.b32  	%r4003, %r162, 2147483647;
	setp.ne.s32	%p2693, %r4003, 2146435072;
	@%p2693 bra 	BB8_2491;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4004, %temp}, %fd7;
	}
	setp.ne.s32	%p2694, %r4004, 0;
	mov.f64 	%fd6426, %fd6425;
	@%p2694 bra 	BB8_2495;

	shr.s32 	%r4005, %r161, 31;
	and.b32  	%r4006, %r4005, -2146435072;
	add.s32 	%r4007, %r4006, 2146435072;
	or.b32  	%r4008, %r4007, -2147483648;
	selp.b32	%r4009, %r4008, %r4007, %p126;
	mov.u32 	%r4010, 0;
	mov.b64 	%fd6426, {%r4010, %r4009};
	bra.uni 	BB8_2495;

BB8_2506:
	and.b32  	%r4025, %r164, 2147483647;
	setp.ne.s32	%p2708, %r4025, 2146435072;
	@%p2708 bra 	BB8_2507;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4026, %temp}, %fd8;
	}
	setp.ne.s32	%p2709, %r4026, 0;
	mov.f64 	%fd6429, %fd6428;
	@%p2709 bra 	BB8_2511;

	shr.s32 	%r4027, %r161, 31;
	and.b32  	%r4028, %r4027, -2146435072;
	add.s32 	%r4029, %r4028, 2146435072;
	or.b32  	%r4030, %r4029, -2147483648;
	selp.b32	%r4031, %r4030, %r4029, %p127;
	mov.u32 	%r4032, 0;
	mov.b64 	%fd6429, {%r4032, %r4031};
	bra.uni 	BB8_2511;

BB8_2522:
	and.b32  	%r4047, %r162, 2147483647;
	setp.ne.s32	%p2723, %r4047, 2146435072;
	@%p2723 bra 	BB8_2523;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4048, %temp}, %fd7;
	}
	setp.ne.s32	%p2724, %r4048, 0;
	mov.f64 	%fd6432, %fd6431;
	@%p2724 bra 	BB8_2527;

	shr.s32 	%r4049, %r161, 31;
	and.b32  	%r4050, %r4049, -2146435072;
	add.s32 	%r4051, %r4050, 2146435072;
	or.b32  	%r4052, %r4051, -2147483648;
	selp.b32	%r4053, %r4052, %r4051, %p126;
	mov.u32 	%r4054, 0;
	mov.b64 	%fd6432, {%r4054, %r4053};
	bra.uni 	BB8_2527;

BB8_2538:
	and.b32  	%r4069, %r164, 2147483647;
	setp.ne.s32	%p2738, %r4069, 2146435072;
	@%p2738 bra 	BB8_2539;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4070, %temp}, %fd8;
	}
	setp.ne.s32	%p2739, %r4070, 0;
	mov.f64 	%fd6435, %fd6434;
	@%p2739 bra 	BB8_2543;

	shr.s32 	%r4071, %r161, 31;
	and.b32  	%r4072, %r4071, -2146435072;
	add.s32 	%r4073, %r4072, 2146435072;
	or.b32  	%r4074, %r4073, -2147483648;
	selp.b32	%r4075, %r4074, %r4073, %p127;
	mov.u32 	%r4076, 0;
	mov.b64 	%fd6435, {%r4076, %r4075};
	bra.uni 	BB8_2543;

BB8_2554:
	and.b32  	%r4091, %r162, 2147483647;
	setp.ne.s32	%p2753, %r4091, 2146435072;
	@%p2753 bra 	BB8_2555;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4092, %temp}, %fd7;
	}
	setp.ne.s32	%p2754, %r4092, 0;
	mov.f64 	%fd6438, %fd6437;
	@%p2754 bra 	BB8_2559;

	shr.s32 	%r4093, %r161, 31;
	and.b32  	%r4094, %r4093, -2146435072;
	add.s32 	%r4095, %r4094, 2146435072;
	or.b32  	%r4096, %r4095, -2147483648;
	selp.b32	%r4097, %r4096, %r4095, %p126;
	mov.u32 	%r4098, 0;
	mov.b64 	%fd6438, {%r4098, %r4097};
	bra.uni 	BB8_2559;

BB8_2570:
	and.b32  	%r4113, %r164, 2147483647;
	setp.ne.s32	%p2768, %r4113, 2146435072;
	@%p2768 bra 	BB8_2571;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4114, %temp}, %fd8;
	}
	setp.ne.s32	%p2769, %r4114, 0;
	mov.f64 	%fd6441, %fd6440;
	@%p2769 bra 	BB8_2575;

	shr.s32 	%r4115, %r161, 31;
	and.b32  	%r4116, %r4115, -2146435072;
	add.s32 	%r4117, %r4116, 2146435072;
	or.b32  	%r4118, %r4117, -2147483648;
	selp.b32	%r4119, %r4118, %r4117, %p127;
	mov.u32 	%r4120, 0;
	mov.b64 	%fd6441, {%r4120, %r4119};
	bra.uni 	BB8_2575;

BB8_2586:
	and.b32  	%r4135, %r162, 2147483647;
	setp.ne.s32	%p2783, %r4135, 2146435072;
	@%p2783 bra 	BB8_2587;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4136, %temp}, %fd7;
	}
	setp.ne.s32	%p2784, %r4136, 0;
	mov.f64 	%fd6444, %fd6443;
	@%p2784 bra 	BB8_2591;

	shr.s32 	%r4137, %r161, 31;
	and.b32  	%r4138, %r4137, -2146435072;
	add.s32 	%r4139, %r4138, 2146435072;
	or.b32  	%r4140, %r4139, -2147483648;
	selp.b32	%r4141, %r4140, %r4139, %p126;
	mov.u32 	%r4142, 0;
	mov.b64 	%fd6444, {%r4142, %r4141};
	bra.uni 	BB8_2591;

BB8_2602:
	and.b32  	%r4157, %r164, 2147483647;
	setp.ne.s32	%p2798, %r4157, 2146435072;
	@%p2798 bra 	BB8_2603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4158, %temp}, %fd8;
	}
	setp.ne.s32	%p2799, %r4158, 0;
	mov.f64 	%fd6447, %fd6446;
	@%p2799 bra 	BB8_2607;

	shr.s32 	%r4159, %r161, 31;
	and.b32  	%r4160, %r4159, -2146435072;
	add.s32 	%r4161, %r4160, 2146435072;
	or.b32  	%r4162, %r4161, -2147483648;
	selp.b32	%r4163, %r4162, %r4161, %p127;
	mov.u32 	%r4164, 0;
	mov.b64 	%fd6447, {%r4164, %r4163};
	bra.uni 	BB8_2607;

BB8_2618:
	and.b32  	%r4179, %r162, 2147483647;
	setp.ne.s32	%p2813, %r4179, 2146435072;
	@%p2813 bra 	BB8_2619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4180, %temp}, %fd7;
	}
	setp.ne.s32	%p2814, %r4180, 0;
	mov.f64 	%fd6450, %fd6449;
	@%p2814 bra 	BB8_2623;

	shr.s32 	%r4181, %r161, 31;
	and.b32  	%r4182, %r4181, -2146435072;
	add.s32 	%r4183, %r4182, 2146435072;
	or.b32  	%r4184, %r4183, -2147483648;
	selp.b32	%r4185, %r4184, %r4183, %p126;
	mov.u32 	%r4186, 0;
	mov.b64 	%fd6450, {%r4186, %r4185};
	bra.uni 	BB8_2623;

BB8_2634:
	and.b32  	%r4201, %r164, 2147483647;
	setp.ne.s32	%p2828, %r4201, 2146435072;
	@%p2828 bra 	BB8_2635;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4202, %temp}, %fd8;
	}
	setp.ne.s32	%p2829, %r4202, 0;
	mov.f64 	%fd6453, %fd6452;
	@%p2829 bra 	BB8_2639;

	shr.s32 	%r4203, %r161, 31;
	and.b32  	%r4204, %r4203, -2146435072;
	add.s32 	%r4205, %r4204, 2146435072;
	or.b32  	%r4206, %r4205, -2147483648;
	selp.b32	%r4207, %r4206, %r4205, %p127;
	mov.u32 	%r4208, 0;
	mov.b64 	%fd6453, {%r4208, %r4207};
	bra.uni 	BB8_2639;

BB8_2650:
	and.b32  	%r4223, %r162, 2147483647;
	setp.ne.s32	%p2843, %r4223, 2146435072;
	@%p2843 bra 	BB8_2651;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4224, %temp}, %fd7;
	}
	setp.ne.s32	%p2844, %r4224, 0;
	mov.f64 	%fd6456, %fd6455;
	@%p2844 bra 	BB8_2655;

	shr.s32 	%r4225, %r161, 31;
	and.b32  	%r4226, %r4225, -2146435072;
	add.s32 	%r4227, %r4226, 2146435072;
	or.b32  	%r4228, %r4227, -2147483648;
	selp.b32	%r4229, %r4228, %r4227, %p126;
	mov.u32 	%r4230, 0;
	mov.b64 	%fd6456, {%r4230, %r4229};
	bra.uni 	BB8_2655;

BB8_2666:
	and.b32  	%r4245, %r164, 2147483647;
	setp.ne.s32	%p2858, %r4245, 2146435072;
	@%p2858 bra 	BB8_2667;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4246, %temp}, %fd8;
	}
	setp.ne.s32	%p2859, %r4246, 0;
	mov.f64 	%fd6459, %fd6458;
	@%p2859 bra 	BB8_2671;

	shr.s32 	%r4247, %r161, 31;
	and.b32  	%r4248, %r4247, -2146435072;
	add.s32 	%r4249, %r4248, 2146435072;
	or.b32  	%r4250, %r4249, -2147483648;
	selp.b32	%r4251, %r4250, %r4249, %p127;
	mov.u32 	%r4252, 0;
	mov.b64 	%fd6459, {%r4252, %r4251};
	bra.uni 	BB8_2671;

BB8_2682:
	and.b32  	%r4267, %r162, 2147483647;
	setp.ne.s32	%p2873, %r4267, 2146435072;
	@%p2873 bra 	BB8_2683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4268, %temp}, %fd7;
	}
	setp.ne.s32	%p2874, %r4268, 0;
	mov.f64 	%fd6462, %fd6461;
	@%p2874 bra 	BB8_2687;

	shr.s32 	%r4269, %r161, 31;
	and.b32  	%r4270, %r4269, -2146435072;
	add.s32 	%r4271, %r4270, 2146435072;
	or.b32  	%r4272, %r4271, -2147483648;
	selp.b32	%r4273, %r4272, %r4271, %p126;
	mov.u32 	%r4274, 0;
	mov.b64 	%fd6462, {%r4274, %r4273};
	bra.uni 	BB8_2687;

BB8_2698:
	and.b32  	%r4289, %r164, 2147483647;
	setp.ne.s32	%p2888, %r4289, 2146435072;
	@%p2888 bra 	BB8_2699;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4290, %temp}, %fd8;
	}
	setp.ne.s32	%p2889, %r4290, 0;
	mov.f64 	%fd6465, %fd6464;
	@%p2889 bra 	BB8_2703;

	shr.s32 	%r4291, %r161, 31;
	and.b32  	%r4292, %r4291, -2146435072;
	add.s32 	%r4293, %r4292, 2146435072;
	or.b32  	%r4294, %r4293, -2147483648;
	selp.b32	%r4295, %r4294, %r4293, %p127;
	mov.u32 	%r4296, 0;
	mov.b64 	%fd6465, {%r4296, %r4295};
	bra.uni 	BB8_2703;

BB8_2714:
	and.b32  	%r4311, %r162, 2147483647;
	setp.ne.s32	%p2903, %r4311, 2146435072;
	@%p2903 bra 	BB8_2715;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4312, %temp}, %fd7;
	}
	setp.ne.s32	%p2904, %r4312, 0;
	mov.f64 	%fd6468, %fd6467;
	@%p2904 bra 	BB8_2719;

	shr.s32 	%r4313, %r161, 31;
	and.b32  	%r4314, %r4313, -2146435072;
	add.s32 	%r4315, %r4314, 2146435072;
	or.b32  	%r4316, %r4315, -2147483648;
	selp.b32	%r4317, %r4316, %r4315, %p126;
	mov.u32 	%r4318, 0;
	mov.b64 	%fd6468, {%r4318, %r4317};
	bra.uni 	BB8_2719;

BB8_2730:
	and.b32  	%r4333, %r164, 2147483647;
	setp.ne.s32	%p2918, %r4333, 2146435072;
	@%p2918 bra 	BB8_2731;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4334, %temp}, %fd8;
	}
	setp.ne.s32	%p2919, %r4334, 0;
	mov.f64 	%fd6471, %fd6470;
	@%p2919 bra 	BB8_2735;

	shr.s32 	%r4335, %r161, 31;
	and.b32  	%r4336, %r4335, -2146435072;
	add.s32 	%r4337, %r4336, 2146435072;
	or.b32  	%r4338, %r4337, -2147483648;
	selp.b32	%r4339, %r4338, %r4337, %p127;
	mov.u32 	%r4340, 0;
	mov.b64 	%fd6471, {%r4340, %r4339};
	bra.uni 	BB8_2735;

BB8_2746:
	and.b32  	%r4355, %r162, 2147483647;
	setp.ne.s32	%p2933, %r4355, 2146435072;
	@%p2933 bra 	BB8_2747;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4356, %temp}, %fd7;
	}
	setp.ne.s32	%p2934, %r4356, 0;
	mov.f64 	%fd6474, %fd6473;
	@%p2934 bra 	BB8_2751;

	shr.s32 	%r4357, %r161, 31;
	and.b32  	%r4358, %r4357, -2146435072;
	add.s32 	%r4359, %r4358, 2146435072;
	or.b32  	%r4360, %r4359, -2147483648;
	selp.b32	%r4361, %r4360, %r4359, %p126;
	mov.u32 	%r4362, 0;
	mov.b64 	%fd6474, {%r4362, %r4361};
	bra.uni 	BB8_2751;

BB8_2762:
	and.b32  	%r4377, %r164, 2147483647;
	setp.ne.s32	%p2948, %r4377, 2146435072;
	@%p2948 bra 	BB8_2763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4378, %temp}, %fd8;
	}
	setp.ne.s32	%p2949, %r4378, 0;
	mov.f64 	%fd6477, %fd6476;
	@%p2949 bra 	BB8_2767;

	shr.s32 	%r4379, %r161, 31;
	and.b32  	%r4380, %r4379, -2146435072;
	add.s32 	%r4381, %r4380, 2146435072;
	or.b32  	%r4382, %r4381, -2147483648;
	selp.b32	%r4383, %r4382, %r4381, %p127;
	mov.u32 	%r4384, 0;
	mov.b64 	%fd6477, {%r4384, %r4383};
	bra.uni 	BB8_2767;

BB8_2778:
	and.b32  	%r4399, %r162, 2147483647;
	setp.ne.s32	%p2963, %r4399, 2146435072;
	@%p2963 bra 	BB8_2779;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4400, %temp}, %fd7;
	}
	setp.ne.s32	%p2964, %r4400, 0;
	mov.f64 	%fd6480, %fd6479;
	@%p2964 bra 	BB8_2783;

	shr.s32 	%r4401, %r161, 31;
	and.b32  	%r4402, %r4401, -2146435072;
	add.s32 	%r4403, %r4402, 2146435072;
	or.b32  	%r4404, %r4403, -2147483648;
	selp.b32	%r4405, %r4404, %r4403, %p126;
	mov.u32 	%r4406, 0;
	mov.b64 	%fd6480, {%r4406, %r4405};
	bra.uni 	BB8_2783;

BB8_2794:
	and.b32  	%r4421, %r164, 2147483647;
	setp.ne.s32	%p2978, %r4421, 2146435072;
	@%p2978 bra 	BB8_2795;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4422, %temp}, %fd8;
	}
	setp.ne.s32	%p2979, %r4422, 0;
	mov.f64 	%fd6483, %fd6482;
	@%p2979 bra 	BB8_2799;

	shr.s32 	%r4423, %r161, 31;
	and.b32  	%r4424, %r4423, -2146435072;
	add.s32 	%r4425, %r4424, 2146435072;
	or.b32  	%r4426, %r4425, -2147483648;
	selp.b32	%r4427, %r4426, %r4425, %p127;
	mov.u32 	%r4428, 0;
	mov.b64 	%fd6483, {%r4428, %r4427};
	bra.uni 	BB8_2799;

BB8_2810:
	and.b32  	%r4443, %r164, 2147483647;
	setp.ne.s32	%p2993, %r4443, 2146435072;
	@%p2993 bra 	BB8_2811;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4444, %temp}, %fd8;
	}
	setp.ne.s32	%p2994, %r4444, 0;
	mov.f64 	%fd6486, %fd6485;
	@%p2994 bra 	BB8_2815;

	shr.s32 	%r4445, %r161, 31;
	and.b32  	%r4446, %r4445, -2146435072;
	add.s32 	%r4447, %r4446, 2146435072;
	or.b32  	%r4448, %r4447, -2147483648;
	selp.b32	%r4449, %r4448, %r4447, %p127;
	mov.u32 	%r4450, 0;
	mov.b64 	%fd6486, {%r4450, %r4449};
	bra.uni 	BB8_2815;

BB8_2826:
	and.b32  	%r4465, %r162, 2147483647;
	setp.ne.s32	%p3008, %r4465, 2146435072;
	@%p3008 bra 	BB8_2827;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4466, %temp}, %fd7;
	}
	setp.ne.s32	%p3009, %r4466, 0;
	mov.f64 	%fd6489, %fd6488;
	@%p3009 bra 	BB8_2831;

	shr.s32 	%r4467, %r161, 31;
	and.b32  	%r4468, %r4467, -2146435072;
	add.s32 	%r4469, %r4468, 2146435072;
	or.b32  	%r4470, %r4469, -2147483648;
	selp.b32	%r4471, %r4470, %r4469, %p126;
	mov.u32 	%r4472, 0;
	mov.b64 	%fd6489, {%r4472, %r4471};
	bra.uni 	BB8_2831;

BB8_2842:
	and.b32  	%r4487, %r164, 2147483647;
	setp.ne.s32	%p3023, %r4487, 2146435072;
	@%p3023 bra 	BB8_2843;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4488, %temp}, %fd8;
	}
	setp.ne.s32	%p3024, %r4488, 0;
	mov.f64 	%fd6492, %fd6491;
	@%p3024 bra 	BB8_2847;

	shr.s32 	%r4489, %r161, 31;
	and.b32  	%r4490, %r4489, -2146435072;
	add.s32 	%r4491, %r4490, 2146435072;
	or.b32  	%r4492, %r4491, -2147483648;
	selp.b32	%r4493, %r4492, %r4491, %p127;
	mov.u32 	%r4494, 0;
	mov.b64 	%fd6492, {%r4494, %r4493};
	bra.uni 	BB8_2847;

BB8_2858:
	and.b32  	%r4509, %r162, 2147483647;
	setp.ne.s32	%p3038, %r4509, 2146435072;
	@%p3038 bra 	BB8_2859;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4510, %temp}, %fd7;
	}
	setp.ne.s32	%p3039, %r4510, 0;
	mov.f64 	%fd6495, %fd6494;
	@%p3039 bra 	BB8_2863;

	shr.s32 	%r4511, %r161, 31;
	and.b32  	%r4512, %r4511, -2146435072;
	add.s32 	%r4513, %r4512, 2146435072;
	or.b32  	%r4514, %r4513, -2147483648;
	selp.b32	%r4515, %r4514, %r4513, %p126;
	mov.u32 	%r4516, 0;
	mov.b64 	%fd6495, {%r4516, %r4515};
	bra.uni 	BB8_2863;

BB8_2874:
	and.b32  	%r4531, %r164, 2147483647;
	setp.ne.s32	%p3053, %r4531, 2146435072;
	@%p3053 bra 	BB8_2875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4532, %temp}, %fd8;
	}
	setp.ne.s32	%p3054, %r4532, 0;
	mov.f64 	%fd6498, %fd6497;
	@%p3054 bra 	BB8_2879;

	shr.s32 	%r4533, %r161, 31;
	and.b32  	%r4534, %r4533, -2146435072;
	add.s32 	%r4535, %r4534, 2146435072;
	or.b32  	%r4536, %r4535, -2147483648;
	selp.b32	%r4537, %r4536, %r4535, %p127;
	mov.u32 	%r4538, 0;
	mov.b64 	%fd6498, {%r4538, %r4537};
	bra.uni 	BB8_2879;

BB8_2890:
	and.b32  	%r4553, %r162, 2147483647;
	setp.ne.s32	%p3068, %r4553, 2146435072;
	@%p3068 bra 	BB8_2891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4554, %temp}, %fd7;
	}
	setp.ne.s32	%p3069, %r4554, 0;
	mov.f64 	%fd6501, %fd6500;
	@%p3069 bra 	BB8_2895;

	shr.s32 	%r4555, %r161, 31;
	and.b32  	%r4556, %r4555, -2146435072;
	add.s32 	%r4557, %r4556, 2146435072;
	or.b32  	%r4558, %r4557, -2147483648;
	selp.b32	%r4559, %r4558, %r4557, %p126;
	mov.u32 	%r4560, 0;
	mov.b64 	%fd6501, {%r4560, %r4559};
	bra.uni 	BB8_2895;

BB8_2906:
	and.b32  	%r4575, %r164, 2147483647;
	setp.ne.s32	%p3083, %r4575, 2146435072;
	@%p3083 bra 	BB8_2907;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4576, %temp}, %fd8;
	}
	setp.ne.s32	%p3084, %r4576, 0;
	mov.f64 	%fd6504, %fd6503;
	@%p3084 bra 	BB8_2911;

	shr.s32 	%r4577, %r161, 31;
	and.b32  	%r4578, %r4577, -2146435072;
	add.s32 	%r4579, %r4578, 2146435072;
	or.b32  	%r4580, %r4579, -2147483648;
	selp.b32	%r4581, %r4580, %r4579, %p127;
	mov.u32 	%r4582, 0;
	mov.b64 	%fd6504, {%r4582, %r4581};
	bra.uni 	BB8_2911;

BB8_2922:
	and.b32  	%r4597, %r162, 2147483647;
	setp.ne.s32	%p3098, %r4597, 2146435072;
	@%p3098 bra 	BB8_2923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4598, %temp}, %fd7;
	}
	setp.ne.s32	%p3099, %r4598, 0;
	mov.f64 	%fd6507, %fd6506;
	@%p3099 bra 	BB8_2927;

	shr.s32 	%r4599, %r161, 31;
	and.b32  	%r4600, %r4599, -2146435072;
	add.s32 	%r4601, %r4600, 2146435072;
	or.b32  	%r4602, %r4601, -2147483648;
	selp.b32	%r4603, %r4602, %r4601, %p126;
	mov.u32 	%r4604, 0;
	mov.b64 	%fd6507, {%r4604, %r4603};
	bra.uni 	BB8_2927;

BB8_2938:
	and.b32  	%r4619, %r164, 2147483647;
	setp.ne.s32	%p3113, %r4619, 2146435072;
	@%p3113 bra 	BB8_2939;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4620, %temp}, %fd8;
	}
	setp.ne.s32	%p3114, %r4620, 0;
	mov.f64 	%fd6510, %fd6509;
	@%p3114 bra 	BB8_2943;

	shr.s32 	%r4621, %r161, 31;
	and.b32  	%r4622, %r4621, -2146435072;
	add.s32 	%r4623, %r4622, 2146435072;
	or.b32  	%r4624, %r4623, -2147483648;
	selp.b32	%r4625, %r4624, %r4623, %p127;
	mov.u32 	%r4626, 0;
	mov.b64 	%fd6510, {%r4626, %r4625};
	bra.uni 	BB8_2943;

BB8_2954:
	and.b32  	%r4641, %r162, 2147483647;
	setp.ne.s32	%p3128, %r4641, 2146435072;
	@%p3128 bra 	BB8_2955;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4642, %temp}, %fd7;
	}
	setp.ne.s32	%p3129, %r4642, 0;
	mov.f64 	%fd6513, %fd6512;
	@%p3129 bra 	BB8_2959;

	shr.s32 	%r4643, %r161, 31;
	and.b32  	%r4644, %r4643, -2146435072;
	add.s32 	%r4645, %r4644, 2146435072;
	or.b32  	%r4646, %r4645, -2147483648;
	selp.b32	%r4647, %r4646, %r4645, %p126;
	mov.u32 	%r4648, 0;
	mov.b64 	%fd6513, {%r4648, %r4647};
	bra.uni 	BB8_2959;

BB8_2970:
	and.b32  	%r4663, %r164, 2147483647;
	setp.ne.s32	%p3143, %r4663, 2146435072;
	@%p3143 bra 	BB8_2971;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4664, %temp}, %fd8;
	}
	setp.ne.s32	%p3144, %r4664, 0;
	mov.f64 	%fd6516, %fd6515;
	@%p3144 bra 	BB8_2975;

	shr.s32 	%r4665, %r161, 31;
	and.b32  	%r4666, %r4665, -2146435072;
	add.s32 	%r4667, %r4666, 2146435072;
	or.b32  	%r4668, %r4667, -2147483648;
	selp.b32	%r4669, %r4668, %r4667, %p127;
	mov.u32 	%r4670, 0;
	mov.b64 	%fd6516, {%r4670, %r4669};
	bra.uni 	BB8_2975;

BB8_2986:
	and.b32  	%r4685, %r162, 2147483647;
	setp.ne.s32	%p3158, %r4685, 2146435072;
	@%p3158 bra 	BB8_2987;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4686, %temp}, %fd7;
	}
	setp.ne.s32	%p3159, %r4686, 0;
	mov.f64 	%fd6519, %fd6518;
	@%p3159 bra 	BB8_2991;

	shr.s32 	%r4687, %r161, 31;
	and.b32  	%r4688, %r4687, -2146435072;
	add.s32 	%r4689, %r4688, 2146435072;
	or.b32  	%r4690, %r4689, -2147483648;
	selp.b32	%r4691, %r4690, %r4689, %p126;
	mov.u32 	%r4692, 0;
	mov.b64 	%fd6519, {%r4692, %r4691};
	bra.uni 	BB8_2991;

BB8_3002:
	and.b32  	%r4707, %r164, 2147483647;
	setp.ne.s32	%p3173, %r4707, 2146435072;
	@%p3173 bra 	BB8_3003;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4708, %temp}, %fd8;
	}
	setp.ne.s32	%p3174, %r4708, 0;
	mov.f64 	%fd6522, %fd6521;
	@%p3174 bra 	BB8_3007;

	shr.s32 	%r4709, %r161, 31;
	and.b32  	%r4710, %r4709, -2146435072;
	add.s32 	%r4711, %r4710, 2146435072;
	or.b32  	%r4712, %r4711, -2147483648;
	selp.b32	%r4713, %r4712, %r4711, %p127;
	mov.u32 	%r4714, 0;
	mov.b64 	%fd6522, {%r4714, %r4713};
	bra.uni 	BB8_3007;

BB8_3018:
	and.b32  	%r4729, %r162, 2147483647;
	setp.ne.s32	%p3188, %r4729, 2146435072;
	@%p3188 bra 	BB8_3019;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4730, %temp}, %fd7;
	}
	setp.ne.s32	%p3189, %r4730, 0;
	mov.f64 	%fd6525, %fd6524;
	@%p3189 bra 	BB8_3023;

	shr.s32 	%r4731, %r161, 31;
	and.b32  	%r4732, %r4731, -2146435072;
	add.s32 	%r4733, %r4732, 2146435072;
	or.b32  	%r4734, %r4733, -2147483648;
	selp.b32	%r4735, %r4734, %r4733, %p126;
	mov.u32 	%r4736, 0;
	mov.b64 	%fd6525, {%r4736, %r4735};
	bra.uni 	BB8_3023;

BB8_3034:
	and.b32  	%r4751, %r164, 2147483647;
	setp.ne.s32	%p3203, %r4751, 2146435072;
	@%p3203 bra 	BB8_3035;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4752, %temp}, %fd8;
	}
	setp.ne.s32	%p3204, %r4752, 0;
	mov.f64 	%fd6528, %fd6527;
	@%p3204 bra 	BB8_3039;

	shr.s32 	%r4753, %r161, 31;
	and.b32  	%r4754, %r4753, -2146435072;
	add.s32 	%r4755, %r4754, 2146435072;
	or.b32  	%r4756, %r4755, -2147483648;
	selp.b32	%r4757, %r4756, %r4755, %p127;
	mov.u32 	%r4758, 0;
	mov.b64 	%fd6528, {%r4758, %r4757};
	bra.uni 	BB8_3039;

BB8_3050:
	and.b32  	%r4773, %r162, 2147483647;
	setp.ne.s32	%p3218, %r4773, 2146435072;
	@%p3218 bra 	BB8_3051;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4774, %temp}, %fd7;
	}
	setp.ne.s32	%p3219, %r4774, 0;
	mov.f64 	%fd6531, %fd6530;
	@%p3219 bra 	BB8_3055;

	shr.s32 	%r4775, %r161, 31;
	and.b32  	%r4776, %r4775, -2146435072;
	add.s32 	%r4777, %r4776, 2146435072;
	or.b32  	%r4778, %r4777, -2147483648;
	selp.b32	%r4779, %r4778, %r4777, %p126;
	mov.u32 	%r4780, 0;
	mov.b64 	%fd6531, {%r4780, %r4779};
	bra.uni 	BB8_3055;

BB8_3066:
	and.b32  	%r4795, %r164, 2147483647;
	setp.ne.s32	%p3233, %r4795, 2146435072;
	@%p3233 bra 	BB8_3067;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4796, %temp}, %fd8;
	}
	setp.ne.s32	%p3234, %r4796, 0;
	mov.f64 	%fd6534, %fd6533;
	@%p3234 bra 	BB8_3071;

	shr.s32 	%r4797, %r161, 31;
	and.b32  	%r4798, %r4797, -2146435072;
	add.s32 	%r4799, %r4798, 2146435072;
	or.b32  	%r4800, %r4799, -2147483648;
	selp.b32	%r4801, %r4800, %r4799, %p127;
	mov.u32 	%r4802, 0;
	mov.b64 	%fd6534, {%r4802, %r4801};
	bra.uni 	BB8_3071;

BB8_3082:
	and.b32  	%r4817, %r164, 2147483647;
	setp.ne.s32	%p3248, %r4817, 2146435072;
	@%p3248 bra 	BB8_3083;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4818, %temp}, %fd8;
	}
	setp.ne.s32	%p3249, %r4818, 0;
	mov.f64 	%fd6537, %fd6536;
	@%p3249 bra 	BB8_3087;

	shr.s32 	%r4819, %r161, 31;
	and.b32  	%r4820, %r4819, -2146435072;
	add.s32 	%r4821, %r4820, 2146435072;
	or.b32  	%r4822, %r4821, -2147483648;
	selp.b32	%r4823, %r4822, %r4821, %p127;
	mov.u32 	%r4824, 0;
	mov.b64 	%fd6537, {%r4824, %r4823};
	bra.uni 	BB8_3087;

BB8_3098:
	and.b32  	%r4839, %r162, 2147483647;
	setp.ne.s32	%p3263, %r4839, 2146435072;
	@%p3263 bra 	BB8_3099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4840, %temp}, %fd7;
	}
	setp.ne.s32	%p3264, %r4840, 0;
	mov.f64 	%fd6540, %fd6539;
	@%p3264 bra 	BB8_3103;

	shr.s32 	%r4841, %r161, 31;
	and.b32  	%r4842, %r4841, -2146435072;
	add.s32 	%r4843, %r4842, 2146435072;
	or.b32  	%r4844, %r4843, -2147483648;
	selp.b32	%r4845, %r4844, %r4843, %p126;
	mov.u32 	%r4846, 0;
	mov.b64 	%fd6540, {%r4846, %r4845};
	bra.uni 	BB8_3103;

BB8_3114:
	and.b32  	%r4861, %r164, 2147483647;
	setp.ne.s32	%p3278, %r4861, 2146435072;
	@%p3278 bra 	BB8_3115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4862, %temp}, %fd8;
	}
	setp.ne.s32	%p3279, %r4862, 0;
	mov.f64 	%fd6543, %fd6542;
	@%p3279 bra 	BB8_3119;

	shr.s32 	%r4863, %r161, 31;
	and.b32  	%r4864, %r4863, -2146435072;
	add.s32 	%r4865, %r4864, 2146435072;
	or.b32  	%r4866, %r4865, -2147483648;
	selp.b32	%r4867, %r4866, %r4865, %p127;
	mov.u32 	%r4868, 0;
	mov.b64 	%fd6543, {%r4868, %r4867};
	bra.uni 	BB8_3119;

BB8_3130:
	and.b32  	%r4883, %r162, 2147483647;
	setp.ne.s32	%p3293, %r4883, 2146435072;
	@%p3293 bra 	BB8_3131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4884, %temp}, %fd7;
	}
	setp.ne.s32	%p3294, %r4884, 0;
	mov.f64 	%fd6546, %fd6545;
	@%p3294 bra 	BB8_3135;

	shr.s32 	%r4885, %r161, 31;
	and.b32  	%r4886, %r4885, -2146435072;
	add.s32 	%r4887, %r4886, 2146435072;
	or.b32  	%r4888, %r4887, -2147483648;
	selp.b32	%r4889, %r4888, %r4887, %p126;
	mov.u32 	%r4890, 0;
	mov.b64 	%fd6546, {%r4890, %r4889};
	bra.uni 	BB8_3135;

BB8_3146:
	and.b32  	%r4905, %r164, 2147483647;
	setp.ne.s32	%p3308, %r4905, 2146435072;
	@%p3308 bra 	BB8_3147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4906, %temp}, %fd8;
	}
	setp.ne.s32	%p3309, %r4906, 0;
	mov.f64 	%fd6549, %fd6548;
	@%p3309 bra 	BB8_3151;

	shr.s32 	%r4907, %r161, 31;
	and.b32  	%r4908, %r4907, -2146435072;
	add.s32 	%r4909, %r4908, 2146435072;
	or.b32  	%r4910, %r4909, -2147483648;
	selp.b32	%r4911, %r4910, %r4909, %p127;
	mov.u32 	%r4912, 0;
	mov.b64 	%fd6549, {%r4912, %r4911};
	bra.uni 	BB8_3151;

BB8_3162:
	and.b32  	%r4927, %r162, 2147483647;
	setp.ne.s32	%p3323, %r4927, 2146435072;
	@%p3323 bra 	BB8_3163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4928, %temp}, %fd7;
	}
	setp.ne.s32	%p3324, %r4928, 0;
	mov.f64 	%fd6552, %fd6551;
	@%p3324 bra 	BB8_3167;

	shr.s32 	%r4929, %r161, 31;
	and.b32  	%r4930, %r4929, -2146435072;
	add.s32 	%r4931, %r4930, 2146435072;
	or.b32  	%r4932, %r4931, -2147483648;
	selp.b32	%r4933, %r4932, %r4931, %p126;
	mov.u32 	%r4934, 0;
	mov.b64 	%fd6552, {%r4934, %r4933};
	bra.uni 	BB8_3167;

BB8_3178:
	and.b32  	%r4949, %r164, 2147483647;
	setp.ne.s32	%p3338, %r4949, 2146435072;
	@%p3338 bra 	BB8_3179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4950, %temp}, %fd8;
	}
	setp.ne.s32	%p3339, %r4950, 0;
	mov.f64 	%fd6555, %fd6554;
	@%p3339 bra 	BB8_3183;

	shr.s32 	%r4951, %r161, 31;
	and.b32  	%r4952, %r4951, -2146435072;
	add.s32 	%r4953, %r4952, 2146435072;
	or.b32  	%r4954, %r4953, -2147483648;
	selp.b32	%r4955, %r4954, %r4953, %p127;
	mov.u32 	%r4956, 0;
	mov.b64 	%fd6555, {%r4956, %r4955};
	bra.uni 	BB8_3183;

BB8_3194:
	and.b32  	%r4971, %r162, 2147483647;
	setp.ne.s32	%p3353, %r4971, 2146435072;
	@%p3353 bra 	BB8_3195;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4972, %temp}, %fd7;
	}
	setp.ne.s32	%p3354, %r4972, 0;
	mov.f64 	%fd6558, %fd6557;
	@%p3354 bra 	BB8_3199;

	shr.s32 	%r4973, %r161, 31;
	and.b32  	%r4974, %r4973, -2146435072;
	add.s32 	%r4975, %r4974, 2146435072;
	or.b32  	%r4976, %r4975, -2147483648;
	selp.b32	%r4977, %r4976, %r4975, %p126;
	mov.u32 	%r4978, 0;
	mov.b64 	%fd6558, {%r4978, %r4977};
	bra.uni 	BB8_3199;

BB8_3210:
	and.b32  	%r4993, %r164, 2147483647;
	setp.ne.s32	%p3368, %r4993, 2146435072;
	@%p3368 bra 	BB8_3211;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4994, %temp}, %fd8;
	}
	setp.ne.s32	%p3369, %r4994, 0;
	mov.f64 	%fd6561, %fd6560;
	@%p3369 bra 	BB8_3215;

	shr.s32 	%r4995, %r161, 31;
	and.b32  	%r4996, %r4995, -2146435072;
	add.s32 	%r4997, %r4996, 2146435072;
	or.b32  	%r4998, %r4997, -2147483648;
	selp.b32	%r4999, %r4998, %r4997, %p127;
	mov.u32 	%r5000, 0;
	mov.b64 	%fd6561, {%r5000, %r4999};
	bra.uni 	BB8_3215;

BB8_3226:
	and.b32  	%r5015, %r162, 2147483647;
	setp.ne.s32	%p3383, %r5015, 2146435072;
	@%p3383 bra 	BB8_3227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5016, %temp}, %fd7;
	}
	setp.ne.s32	%p3384, %r5016, 0;
	mov.f64 	%fd6564, %fd6563;
	@%p3384 bra 	BB8_3231;

	shr.s32 	%r5017, %r161, 31;
	and.b32  	%r5018, %r5017, -2146435072;
	add.s32 	%r5019, %r5018, 2146435072;
	or.b32  	%r5020, %r5019, -2147483648;
	selp.b32	%r5021, %r5020, %r5019, %p126;
	mov.u32 	%r5022, 0;
	mov.b64 	%fd6564, {%r5022, %r5021};
	bra.uni 	BB8_3231;

BB8_3242:
	and.b32  	%r5037, %r164, 2147483647;
	setp.ne.s32	%p3398, %r5037, 2146435072;
	@%p3398 bra 	BB8_3243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5038, %temp}, %fd8;
	}
	setp.ne.s32	%p3399, %r5038, 0;
	mov.f64 	%fd6567, %fd6566;
	@%p3399 bra 	BB8_3247;

	shr.s32 	%r5039, %r161, 31;
	and.b32  	%r5040, %r5039, -2146435072;
	add.s32 	%r5041, %r5040, 2146435072;
	or.b32  	%r5042, %r5041, -2147483648;
	selp.b32	%r5043, %r5042, %r5041, %p127;
	mov.u32 	%r5044, 0;
	mov.b64 	%fd6567, {%r5044, %r5043};
	bra.uni 	BB8_3247;

BB8_3258:
	and.b32  	%r5059, %r162, 2147483647;
	setp.ne.s32	%p3413, %r5059, 2146435072;
	@%p3413 bra 	BB8_3259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5060, %temp}, %fd7;
	}
	setp.ne.s32	%p3414, %r5060, 0;
	mov.f64 	%fd6570, %fd6569;
	@%p3414 bra 	BB8_3263;

	shr.s32 	%r5061, %r161, 31;
	and.b32  	%r5062, %r5061, -2146435072;
	add.s32 	%r5063, %r5062, 2146435072;
	or.b32  	%r5064, %r5063, -2147483648;
	selp.b32	%r5065, %r5064, %r5063, %p126;
	mov.u32 	%r5066, 0;
	mov.b64 	%fd6570, {%r5066, %r5065};
	bra.uni 	BB8_3263;

BB8_3274:
	and.b32  	%r5081, %r164, 2147483647;
	setp.ne.s32	%p3428, %r5081, 2146435072;
	@%p3428 bra 	BB8_3275;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5082, %temp}, %fd8;
	}
	setp.ne.s32	%p3429, %r5082, 0;
	mov.f64 	%fd6573, %fd6572;
	@%p3429 bra 	BB8_3279;

	shr.s32 	%r5083, %r161, 31;
	and.b32  	%r5084, %r5083, -2146435072;
	add.s32 	%r5085, %r5084, 2146435072;
	or.b32  	%r5086, %r5085, -2147483648;
	selp.b32	%r5087, %r5086, %r5085, %p127;
	mov.u32 	%r5088, 0;
	mov.b64 	%fd6573, {%r5088, %r5087};
	bra.uni 	BB8_3279;

BB8_3290:
	and.b32  	%r5103, %r162, 2147483647;
	setp.ne.s32	%p3443, %r5103, 2146435072;
	@%p3443 bra 	BB8_3291;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5104, %temp}, %fd7;
	}
	setp.ne.s32	%p3444, %r5104, 0;
	mov.f64 	%fd6576, %fd6575;
	@%p3444 bra 	BB8_3295;

	shr.s32 	%r5105, %r161, 31;
	and.b32  	%r5106, %r5105, -2146435072;
	add.s32 	%r5107, %r5106, 2146435072;
	or.b32  	%r5108, %r5107, -2147483648;
	selp.b32	%r5109, %r5108, %r5107, %p126;
	mov.u32 	%r5110, 0;
	mov.b64 	%fd6576, {%r5110, %r5109};
	bra.uni 	BB8_3295;

BB8_3306:
	and.b32  	%r5125, %r164, 2147483647;
	setp.ne.s32	%p3458, %r5125, 2146435072;
	@%p3458 bra 	BB8_3307;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5126, %temp}, %fd8;
	}
	setp.ne.s32	%p3459, %r5126, 0;
	mov.f64 	%fd6579, %fd6578;
	@%p3459 bra 	BB8_3311;

	shr.s32 	%r5127, %r161, 31;
	and.b32  	%r5128, %r5127, -2146435072;
	add.s32 	%r5129, %r5128, 2146435072;
	or.b32  	%r5130, %r5129, -2147483648;
	selp.b32	%r5131, %r5130, %r5129, %p127;
	mov.u32 	%r5132, 0;
	mov.b64 	%fd6579, {%r5132, %r5131};
	bra.uni 	BB8_3311;

BB8_3322:
	and.b32  	%r5147, %r162, 2147483647;
	setp.ne.s32	%p3473, %r5147, 2146435072;
	@%p3473 bra 	BB8_3323;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5148, %temp}, %fd7;
	}
	setp.ne.s32	%p3474, %r5148, 0;
	mov.f64 	%fd6582, %fd6581;
	@%p3474 bra 	BB8_3327;

	shr.s32 	%r5149, %r161, 31;
	and.b32  	%r5150, %r5149, -2146435072;
	add.s32 	%r5151, %r5150, 2146435072;
	or.b32  	%r5152, %r5151, -2147483648;
	selp.b32	%r5153, %r5152, %r5151, %p126;
	mov.u32 	%r5154, 0;
	mov.b64 	%fd6582, {%r5154, %r5153};
	bra.uni 	BB8_3327;

BB8_3338:
	and.b32  	%r5169, %r164, 2147483647;
	setp.ne.s32	%p3488, %r5169, 2146435072;
	@%p3488 bra 	BB8_3339;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5170, %temp}, %fd8;
	}
	setp.ne.s32	%p3489, %r5170, 0;
	mov.f64 	%fd6585, %fd6584;
	@%p3489 bra 	BB8_3343;

	shr.s32 	%r5171, %r161, 31;
	and.b32  	%r5172, %r5171, -2146435072;
	add.s32 	%r5173, %r5172, 2146435072;
	or.b32  	%r5174, %r5173, -2147483648;
	selp.b32	%r5175, %r5174, %r5173, %p127;
	mov.u32 	%r5176, 0;
	mov.b64 	%fd6585, {%r5176, %r5175};
	bra.uni 	BB8_3343;

BB8_3354:
	and.b32  	%r5191, %r162, 2147483647;
	setp.ne.s32	%p3503, %r5191, 2146435072;
	@%p3503 bra 	BB8_3355;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5192, %temp}, %fd7;
	}
	setp.ne.s32	%p3504, %r5192, 0;
	mov.f64 	%fd6588, %fd6587;
	@%p3504 bra 	BB8_3359;

	shr.s32 	%r5193, %r161, 31;
	and.b32  	%r5194, %r5193, -2146435072;
	add.s32 	%r5195, %r5194, 2146435072;
	or.b32  	%r5196, %r5195, -2147483648;
	selp.b32	%r5197, %r5196, %r5195, %p126;
	mov.u32 	%r5198, 0;
	mov.b64 	%fd6588, {%r5198, %r5197};
	bra.uni 	BB8_3359;

BB8_3370:
	and.b32  	%r5213, %r164, 2147483647;
	setp.ne.s32	%p3518, %r5213, 2146435072;
	@%p3518 bra 	BB8_3371;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5214, %temp}, %fd8;
	}
	setp.ne.s32	%p3519, %r5214, 0;
	mov.f64 	%fd6591, %fd6590;
	@%p3519 bra 	BB8_3375;

	shr.s32 	%r5215, %r161, 31;
	and.b32  	%r5216, %r5215, -2146435072;
	add.s32 	%r5217, %r5216, 2146435072;
	or.b32  	%r5218, %r5217, -2147483648;
	selp.b32	%r5219, %r5218, %r5217, %p127;
	mov.u32 	%r5220, 0;
	mov.b64 	%fd6591, {%r5220, %r5219};
	bra.uni 	BB8_3375;

BB8_3386:
	and.b32  	%r5235, %r164, 2147483647;
	setp.ne.s32	%p3533, %r5235, 2146435072;
	@%p3533 bra 	BB8_3387;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5236, %temp}, %fd8;
	}
	setp.ne.s32	%p3534, %r5236, 0;
	mov.f64 	%fd6594, %fd6593;
	@%p3534 bra 	BB8_3391;

	shr.s32 	%r5237, %r161, 31;
	and.b32  	%r5238, %r5237, -2146435072;
	add.s32 	%r5239, %r5238, 2146435072;
	or.b32  	%r5240, %r5239, -2147483648;
	selp.b32	%r5241, %r5240, %r5239, %p127;
	mov.u32 	%r5242, 0;
	mov.b64 	%fd6594, {%r5242, %r5241};
	bra.uni 	BB8_3391;

BB8_3402:
	and.b32  	%r5257, %r162, 2147483647;
	setp.ne.s32	%p3548, %r5257, 2146435072;
	@%p3548 bra 	BB8_3403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5258, %temp}, %fd7;
	}
	setp.ne.s32	%p3549, %r5258, 0;
	mov.f64 	%fd6597, %fd6596;
	@%p3549 bra 	BB8_3407;

	shr.s32 	%r5259, %r161, 31;
	and.b32  	%r5260, %r5259, -2146435072;
	add.s32 	%r5261, %r5260, 2146435072;
	or.b32  	%r5262, %r5261, -2147483648;
	selp.b32	%r5263, %r5262, %r5261, %p126;
	mov.u32 	%r5264, 0;
	mov.b64 	%fd6597, {%r5264, %r5263};
	bra.uni 	BB8_3407;

BB8_3418:
	and.b32  	%r5279, %r164, 2147483647;
	setp.ne.s32	%p3563, %r5279, 2146435072;
	@%p3563 bra 	BB8_3419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5280, %temp}, %fd8;
	}
	setp.ne.s32	%p3564, %r5280, 0;
	mov.f64 	%fd6600, %fd6599;
	@%p3564 bra 	BB8_3423;

	shr.s32 	%r5281, %r161, 31;
	and.b32  	%r5282, %r5281, -2146435072;
	add.s32 	%r5283, %r5282, 2146435072;
	or.b32  	%r5284, %r5283, -2147483648;
	selp.b32	%r5285, %r5284, %r5283, %p127;
	mov.u32 	%r5286, 0;
	mov.b64 	%fd6600, {%r5286, %r5285};
	bra.uni 	BB8_3423;

BB8_3434:
	and.b32  	%r5301, %r162, 2147483647;
	setp.ne.s32	%p3578, %r5301, 2146435072;
	@%p3578 bra 	BB8_3435;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5302, %temp}, %fd7;
	}
	setp.ne.s32	%p3579, %r5302, 0;
	mov.f64 	%fd6603, %fd6602;
	@%p3579 bra 	BB8_3439;

	shr.s32 	%r5303, %r161, 31;
	and.b32  	%r5304, %r5303, -2146435072;
	add.s32 	%r5305, %r5304, 2146435072;
	or.b32  	%r5306, %r5305, -2147483648;
	selp.b32	%r5307, %r5306, %r5305, %p126;
	mov.u32 	%r5308, 0;
	mov.b64 	%fd6603, {%r5308, %r5307};
	bra.uni 	BB8_3439;

BB8_3450:
	and.b32  	%r5323, %r164, 2147483647;
	setp.ne.s32	%p3593, %r5323, 2146435072;
	@%p3593 bra 	BB8_3451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5324, %temp}, %fd8;
	}
	setp.ne.s32	%p3594, %r5324, 0;
	mov.f64 	%fd6606, %fd6605;
	@%p3594 bra 	BB8_3455;

	shr.s32 	%r5325, %r161, 31;
	and.b32  	%r5326, %r5325, -2146435072;
	add.s32 	%r5327, %r5326, 2146435072;
	or.b32  	%r5328, %r5327, -2147483648;
	selp.b32	%r5329, %r5328, %r5327, %p127;
	mov.u32 	%r5330, 0;
	mov.b64 	%fd6606, {%r5330, %r5329};
	bra.uni 	BB8_3455;

BB8_3466:
	and.b32  	%r5345, %r162, 2147483647;
	setp.ne.s32	%p3608, %r5345, 2146435072;
	@%p3608 bra 	BB8_3467;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5346, %temp}, %fd7;
	}
	setp.ne.s32	%p3609, %r5346, 0;
	mov.f64 	%fd6609, %fd6608;
	@%p3609 bra 	BB8_3471;

	shr.s32 	%r5347, %r161, 31;
	and.b32  	%r5348, %r5347, -2146435072;
	add.s32 	%r5349, %r5348, 2146435072;
	or.b32  	%r5350, %r5349, -2147483648;
	selp.b32	%r5351, %r5350, %r5349, %p126;
	mov.u32 	%r5352, 0;
	mov.b64 	%fd6609, {%r5352, %r5351};
	bra.uni 	BB8_3471;

BB8_3482:
	and.b32  	%r5367, %r164, 2147483647;
	setp.ne.s32	%p3623, %r5367, 2146435072;
	@%p3623 bra 	BB8_3483;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5368, %temp}, %fd8;
	}
	setp.ne.s32	%p3624, %r5368, 0;
	mov.f64 	%fd6612, %fd6611;
	@%p3624 bra 	BB8_3487;

	shr.s32 	%r5369, %r161, 31;
	and.b32  	%r5370, %r5369, -2146435072;
	add.s32 	%r5371, %r5370, 2146435072;
	or.b32  	%r5372, %r5371, -2147483648;
	selp.b32	%r5373, %r5372, %r5371, %p127;
	mov.u32 	%r5374, 0;
	mov.b64 	%fd6612, {%r5374, %r5373};
	bra.uni 	BB8_3487;

BB8_3498:
	and.b32  	%r5389, %r162, 2147483647;
	setp.ne.s32	%p3638, %r5389, 2146435072;
	@%p3638 bra 	BB8_3499;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5390, %temp}, %fd7;
	}
	setp.ne.s32	%p3639, %r5390, 0;
	mov.f64 	%fd6615, %fd6614;
	@%p3639 bra 	BB8_3503;

	shr.s32 	%r5391, %r161, 31;
	and.b32  	%r5392, %r5391, -2146435072;
	add.s32 	%r5393, %r5392, 2146435072;
	or.b32  	%r5394, %r5393, -2147483648;
	selp.b32	%r5395, %r5394, %r5393, %p126;
	mov.u32 	%r5396, 0;
	mov.b64 	%fd6615, {%r5396, %r5395};
	bra.uni 	BB8_3503;

BB8_3514:
	and.b32  	%r5411, %r164, 2147483647;
	setp.ne.s32	%p3653, %r5411, 2146435072;
	@%p3653 bra 	BB8_3515;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5412, %temp}, %fd8;
	}
	setp.ne.s32	%p3654, %r5412, 0;
	mov.f64 	%fd6618, %fd6617;
	@%p3654 bra 	BB8_3519;

	shr.s32 	%r5413, %r161, 31;
	and.b32  	%r5414, %r5413, -2146435072;
	add.s32 	%r5415, %r5414, 2146435072;
	or.b32  	%r5416, %r5415, -2147483648;
	selp.b32	%r5417, %r5416, %r5415, %p127;
	mov.u32 	%r5418, 0;
	mov.b64 	%fd6618, {%r5418, %r5417};
	bra.uni 	BB8_3519;

BB8_3530:
	and.b32  	%r5433, %r162, 2147483647;
	setp.ne.s32	%p3668, %r5433, 2146435072;
	@%p3668 bra 	BB8_3531;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5434, %temp}, %fd7;
	}
	setp.ne.s32	%p3669, %r5434, 0;
	mov.f64 	%fd6621, %fd6620;
	@%p3669 bra 	BB8_3535;

	shr.s32 	%r5435, %r161, 31;
	and.b32  	%r5436, %r5435, -2146435072;
	add.s32 	%r5437, %r5436, 2146435072;
	or.b32  	%r5438, %r5437, -2147483648;
	selp.b32	%r5439, %r5438, %r5437, %p126;
	mov.u32 	%r5440, 0;
	mov.b64 	%fd6621, {%r5440, %r5439};
	bra.uni 	BB8_3535;

BB8_3546:
	and.b32  	%r5455, %r164, 2147483647;
	setp.ne.s32	%p3683, %r5455, 2146435072;
	@%p3683 bra 	BB8_3547;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5456, %temp}, %fd8;
	}
	setp.ne.s32	%p3684, %r5456, 0;
	mov.f64 	%fd6624, %fd6623;
	@%p3684 bra 	BB8_3551;

	shr.s32 	%r5457, %r161, 31;
	and.b32  	%r5458, %r5457, -2146435072;
	add.s32 	%r5459, %r5458, 2146435072;
	or.b32  	%r5460, %r5459, -2147483648;
	selp.b32	%r5461, %r5460, %r5459, %p127;
	mov.u32 	%r5462, 0;
	mov.b64 	%fd6624, {%r5462, %r5461};
	bra.uni 	BB8_3551;

BB8_3562:
	and.b32  	%r5477, %r162, 2147483647;
	setp.ne.s32	%p3698, %r5477, 2146435072;
	@%p3698 bra 	BB8_3563;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5478, %temp}, %fd7;
	}
	setp.ne.s32	%p3699, %r5478, 0;
	mov.f64 	%fd6627, %fd6626;
	@%p3699 bra 	BB8_3567;

	shr.s32 	%r5479, %r161, 31;
	and.b32  	%r5480, %r5479, -2146435072;
	add.s32 	%r5481, %r5480, 2146435072;
	or.b32  	%r5482, %r5481, -2147483648;
	selp.b32	%r5483, %r5482, %r5481, %p126;
	mov.u32 	%r5484, 0;
	mov.b64 	%fd6627, {%r5484, %r5483};
	bra.uni 	BB8_3567;

BB8_3578:
	and.b32  	%r5499, %r164, 2147483647;
	setp.ne.s32	%p3713, %r5499, 2146435072;
	@%p3713 bra 	BB8_3579;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5500, %temp}, %fd8;
	}
	setp.ne.s32	%p3714, %r5500, 0;
	mov.f64 	%fd6630, %fd6629;
	@%p3714 bra 	BB8_3583;

	shr.s32 	%r5501, %r161, 31;
	and.b32  	%r5502, %r5501, -2146435072;
	add.s32 	%r5503, %r5502, 2146435072;
	or.b32  	%r5504, %r5503, -2147483648;
	selp.b32	%r5505, %r5504, %r5503, %p127;
	mov.u32 	%r5506, 0;
	mov.b64 	%fd6630, {%r5506, %r5505};
	bra.uni 	BB8_3583;

BB8_3594:
	and.b32  	%r5521, %r164, 2147483647;
	setp.ne.s32	%p3728, %r5521, 2146435072;
	@%p3728 bra 	BB8_3595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5522, %temp}, %fd8;
	}
	setp.ne.s32	%p3729, %r5522, 0;
	mov.f64 	%fd6633, %fd6632;
	@%p3729 bra 	BB8_3599;

	shr.s32 	%r5523, %r161, 31;
	and.b32  	%r5524, %r5523, -2146435072;
	add.s32 	%r5525, %r5524, 2146435072;
	or.b32  	%r5526, %r5525, -2147483648;
	selp.b32	%r5527, %r5526, %r5525, %p127;
	mov.u32 	%r5528, 0;
	mov.b64 	%fd6633, {%r5528, %r5527};
	bra.uni 	BB8_3599;

BB8_3610:
	and.b32  	%r5543, %r162, 2147483647;
	setp.ne.s32	%p3743, %r5543, 2146435072;
	@%p3743 bra 	BB8_3611;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5544, %temp}, %fd7;
	}
	setp.ne.s32	%p3744, %r5544, 0;
	mov.f64 	%fd6636, %fd6635;
	@%p3744 bra 	BB8_3615;

	shr.s32 	%r5545, %r161, 31;
	and.b32  	%r5546, %r5545, -2146435072;
	add.s32 	%r5547, %r5546, 2146435072;
	or.b32  	%r5548, %r5547, -2147483648;
	selp.b32	%r5549, %r5548, %r5547, %p126;
	mov.u32 	%r5550, 0;
	mov.b64 	%fd6636, {%r5550, %r5549};
	bra.uni 	BB8_3615;

BB8_3626:
	and.b32  	%r5565, %r164, 2147483647;
	setp.ne.s32	%p3758, %r5565, 2146435072;
	@%p3758 bra 	BB8_3627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5566, %temp}, %fd8;
	}
	setp.ne.s32	%p3759, %r5566, 0;
	mov.f64 	%fd6639, %fd6638;
	@%p3759 bra 	BB8_3631;

	shr.s32 	%r5567, %r161, 31;
	and.b32  	%r5568, %r5567, -2146435072;
	add.s32 	%r5569, %r5568, 2146435072;
	or.b32  	%r5570, %r5569, -2147483648;
	selp.b32	%r5571, %r5570, %r5569, %p127;
	mov.u32 	%r5572, 0;
	mov.b64 	%fd6639, {%r5572, %r5571};
	bra.uni 	BB8_3631;

BB8_3642:
	and.b32  	%r5587, %r162, 2147483647;
	setp.ne.s32	%p3773, %r5587, 2146435072;
	@%p3773 bra 	BB8_3643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5588, %temp}, %fd7;
	}
	setp.ne.s32	%p3774, %r5588, 0;
	mov.f64 	%fd6642, %fd6641;
	@%p3774 bra 	BB8_3647;

	shr.s32 	%r5589, %r161, 31;
	and.b32  	%r5590, %r5589, -2146435072;
	add.s32 	%r5591, %r5590, 2146435072;
	or.b32  	%r5592, %r5591, -2147483648;
	selp.b32	%r5593, %r5592, %r5591, %p126;
	mov.u32 	%r5594, 0;
	mov.b64 	%fd6642, {%r5594, %r5593};
	bra.uni 	BB8_3647;

BB8_3658:
	and.b32  	%r5609, %r164, 2147483647;
	setp.ne.s32	%p3788, %r5609, 2146435072;
	@%p3788 bra 	BB8_3659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5610, %temp}, %fd8;
	}
	setp.ne.s32	%p3789, %r5610, 0;
	mov.f64 	%fd6645, %fd6644;
	@%p3789 bra 	BB8_3663;

	shr.s32 	%r5611, %r161, 31;
	and.b32  	%r5612, %r5611, -2146435072;
	add.s32 	%r5613, %r5612, 2146435072;
	or.b32  	%r5614, %r5613, -2147483648;
	selp.b32	%r5615, %r5614, %r5613, %p127;
	mov.u32 	%r5616, 0;
	mov.b64 	%fd6645, {%r5616, %r5615};
	bra.uni 	BB8_3663;

BB8_3674:
	and.b32  	%r5631, %r162, 2147483647;
	setp.ne.s32	%p3803, %r5631, 2146435072;
	@%p3803 bra 	BB8_3675;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5632, %temp}, %fd7;
	}
	setp.ne.s32	%p3804, %r5632, 0;
	mov.f64 	%fd6648, %fd6647;
	@%p3804 bra 	BB8_3679;

	shr.s32 	%r5633, %r161, 31;
	and.b32  	%r5634, %r5633, -2146435072;
	add.s32 	%r5635, %r5634, 2146435072;
	or.b32  	%r5636, %r5635, -2147483648;
	selp.b32	%r5637, %r5636, %r5635, %p126;
	mov.u32 	%r5638, 0;
	mov.b64 	%fd6648, {%r5638, %r5637};
	bra.uni 	BB8_3679;

BB8_3690:
	and.b32  	%r5653, %r164, 2147483647;
	setp.ne.s32	%p3818, %r5653, 2146435072;
	@%p3818 bra 	BB8_3691;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5654, %temp}, %fd8;
	}
	setp.ne.s32	%p3819, %r5654, 0;
	mov.f64 	%fd6651, %fd6650;
	@%p3819 bra 	BB8_3695;

	shr.s32 	%r5655, %r161, 31;
	and.b32  	%r5656, %r5655, -2146435072;
	add.s32 	%r5657, %r5656, 2146435072;
	or.b32  	%r5658, %r5657, -2147483648;
	selp.b32	%r5659, %r5658, %r5657, %p127;
	mov.u32 	%r5660, 0;
	mov.b64 	%fd6651, {%r5660, %r5659};
	bra.uni 	BB8_3695;

BB8_3706:
	and.b32  	%r5675, %r162, 2147483647;
	setp.ne.s32	%p3833, %r5675, 2146435072;
	@%p3833 bra 	BB8_3707;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5676, %temp}, %fd7;
	}
	setp.ne.s32	%p3834, %r5676, 0;
	mov.f64 	%fd6654, %fd6653;
	@%p3834 bra 	BB8_3711;

	shr.s32 	%r5677, %r161, 31;
	and.b32  	%r5678, %r5677, -2146435072;
	add.s32 	%r5679, %r5678, 2146435072;
	or.b32  	%r5680, %r5679, -2147483648;
	selp.b32	%r5681, %r5680, %r5679, %p126;
	mov.u32 	%r5682, 0;
	mov.b64 	%fd6654, {%r5682, %r5681};
	bra.uni 	BB8_3711;

BB8_3722:
	and.b32  	%r5697, %r164, 2147483647;
	setp.ne.s32	%p3848, %r5697, 2146435072;
	@%p3848 bra 	BB8_3723;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5698, %temp}, %fd8;
	}
	setp.ne.s32	%p3849, %r5698, 0;
	mov.f64 	%fd6657, %fd6656;
	@%p3849 bra 	BB8_3727;

	shr.s32 	%r5699, %r161, 31;
	and.b32  	%r5700, %r5699, -2146435072;
	add.s32 	%r5701, %r5700, 2146435072;
	or.b32  	%r5702, %r5701, -2147483648;
	selp.b32	%r5703, %r5702, %r5701, %p127;
	mov.u32 	%r5704, 0;
	mov.b64 	%fd6657, {%r5704, %r5703};
	bra.uni 	BB8_3727;

BB8_3738:
	and.b32  	%r5719, %r162, 2147483647;
	setp.ne.s32	%p3863, %r5719, 2146435072;
	@%p3863 bra 	BB8_3739;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5720, %temp}, %fd7;
	}
	setp.ne.s32	%p3864, %r5720, 0;
	mov.f64 	%fd6660, %fd6659;
	@%p3864 bra 	BB8_3743;

	shr.s32 	%r5721, %r161, 31;
	and.b32  	%r5722, %r5721, -2146435072;
	add.s32 	%r5723, %r5722, 2146435072;
	or.b32  	%r5724, %r5723, -2147483648;
	selp.b32	%r5725, %r5724, %r5723, %p126;
	mov.u32 	%r5726, 0;
	mov.b64 	%fd6660, {%r5726, %r5725};
	bra.uni 	BB8_3743;

BB8_3754:
	and.b32  	%r5741, %r164, 2147483647;
	setp.ne.s32	%p3878, %r5741, 2146435072;
	@%p3878 bra 	BB8_3755;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5742, %temp}, %fd8;
	}
	setp.ne.s32	%p3879, %r5742, 0;
	mov.f64 	%fd6663, %fd6662;
	@%p3879 bra 	BB8_3759;

	shr.s32 	%r5743, %r161, 31;
	and.b32  	%r5744, %r5743, -2146435072;
	add.s32 	%r5745, %r5744, 2146435072;
	or.b32  	%r5746, %r5745, -2147483648;
	selp.b32	%r5747, %r5746, %r5745, %p127;
	mov.u32 	%r5748, 0;
	mov.b64 	%fd6663, {%r5748, %r5747};
	bra.uni 	BB8_3759;

BB8_3770:
	and.b32  	%r5763, %r162, 2147483647;
	setp.ne.s32	%p3893, %r5763, 2146435072;
	@%p3893 bra 	BB8_3771;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5764, %temp}, %fd7;
	}
	setp.ne.s32	%p3894, %r5764, 0;
	mov.f64 	%fd6666, %fd6665;
	@%p3894 bra 	BB8_3775;

	shr.s32 	%r5765, %r161, 31;
	and.b32  	%r5766, %r5765, -2146435072;
	add.s32 	%r5767, %r5766, 2146435072;
	or.b32  	%r5768, %r5767, -2147483648;
	selp.b32	%r5769, %r5768, %r5767, %p126;
	mov.u32 	%r5770, 0;
	mov.b64 	%fd6666, {%r5770, %r5769};
	bra.uni 	BB8_3775;

BB8_3786:
	and.b32  	%r5785, %r164, 2147483647;
	setp.ne.s32	%p3908, %r5785, 2146435072;
	@%p3908 bra 	BB8_3787;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5786, %temp}, %fd8;
	}
	setp.ne.s32	%p3909, %r5786, 0;
	mov.f64 	%fd6669, %fd6668;
	@%p3909 bra 	BB8_3791;

	shr.s32 	%r5787, %r161, 31;
	and.b32  	%r5788, %r5787, -2146435072;
	add.s32 	%r5789, %r5788, 2146435072;
	or.b32  	%r5790, %r5789, -2147483648;
	selp.b32	%r5791, %r5790, %r5789, %p127;
	mov.u32 	%r5792, 0;
	mov.b64 	%fd6669, {%r5792, %r5791};
	bra.uni 	BB8_3791;

BB8_3802:
	and.b32  	%r5807, %r162, 2147483647;
	setp.ne.s32	%p3923, %r5807, 2146435072;
	@%p3923 bra 	BB8_3803;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5808, %temp}, %fd7;
	}
	setp.ne.s32	%p3924, %r5808, 0;
	mov.f64 	%fd6672, %fd6671;
	@%p3924 bra 	BB8_3807;

	shr.s32 	%r5809, %r161, 31;
	and.b32  	%r5810, %r5809, -2146435072;
	add.s32 	%r5811, %r5810, 2146435072;
	or.b32  	%r5812, %r5811, -2147483648;
	selp.b32	%r5813, %r5812, %r5811, %p126;
	mov.u32 	%r5814, 0;
	mov.b64 	%fd6672, {%r5814, %r5813};
	bra.uni 	BB8_3807;

BB8_3818:
	and.b32  	%r5829, %r164, 2147483647;
	setp.ne.s32	%p3938, %r5829, 2146435072;
	@%p3938 bra 	BB8_3819;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5830, %temp}, %fd8;
	}
	setp.ne.s32	%p3939, %r5830, 0;
	mov.f64 	%fd6675, %fd6674;
	@%p3939 bra 	BB8_3823;

	shr.s32 	%r5831, %r161, 31;
	and.b32  	%r5832, %r5831, -2146435072;
	add.s32 	%r5833, %r5832, 2146435072;
	or.b32  	%r5834, %r5833, -2147483648;
	selp.b32	%r5835, %r5834, %r5833, %p127;
	mov.u32 	%r5836, 0;
	mov.b64 	%fd6675, {%r5836, %r5835};
	bra.uni 	BB8_3823;

BB8_3834:
	and.b32  	%r5851, %r162, 2147483647;
	setp.ne.s32	%p3953, %r5851, 2146435072;
	@%p3953 bra 	BB8_3835;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5852, %temp}, %fd7;
	}
	setp.ne.s32	%p3954, %r5852, 0;
	mov.f64 	%fd6678, %fd6677;
	@%p3954 bra 	BB8_3839;

	shr.s32 	%r5853, %r161, 31;
	and.b32  	%r5854, %r5853, -2146435072;
	add.s32 	%r5855, %r5854, 2146435072;
	or.b32  	%r5856, %r5855, -2147483648;
	selp.b32	%r5857, %r5856, %r5855, %p126;
	mov.u32 	%r5858, 0;
	mov.b64 	%fd6678, {%r5858, %r5857};
	bra.uni 	BB8_3839;

BB8_3850:
	and.b32  	%r5873, %r164, 2147483647;
	setp.ne.s32	%p3968, %r5873, 2146435072;
	@%p3968 bra 	BB8_3851;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5874, %temp}, %fd8;
	}
	setp.ne.s32	%p3969, %r5874, 0;
	mov.f64 	%fd6681, %fd6680;
	@%p3969 bra 	BB8_3855;

	shr.s32 	%r5875, %r161, 31;
	and.b32  	%r5876, %r5875, -2146435072;
	add.s32 	%r5877, %r5876, 2146435072;
	or.b32  	%r5878, %r5877, -2147483648;
	selp.b32	%r5879, %r5878, %r5877, %p127;
	mov.u32 	%r5880, 0;
	mov.b64 	%fd6681, {%r5880, %r5879};
	bra.uni 	BB8_3855;

BB8_3866:
	and.b32  	%r5895, %r162, 2147483647;
	setp.ne.s32	%p3983, %r5895, 2146435072;
	@%p3983 bra 	BB8_3867;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5896, %temp}, %fd7;
	}
	setp.ne.s32	%p3984, %r5896, 0;
	mov.f64 	%fd6684, %fd6683;
	@%p3984 bra 	BB8_3871;

	shr.s32 	%r5897, %r161, 31;
	and.b32  	%r5898, %r5897, -2146435072;
	add.s32 	%r5899, %r5898, 2146435072;
	or.b32  	%r5900, %r5899, -2147483648;
	selp.b32	%r5901, %r5900, %r5899, %p126;
	mov.u32 	%r5902, 0;
	mov.b64 	%fd6684, {%r5902, %r5901};
	bra.uni 	BB8_3871;

BB8_3882:
	and.b32  	%r5917, %r164, 2147483647;
	setp.ne.s32	%p3998, %r5917, 2146435072;
	@%p3998 bra 	BB8_3883;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5918, %temp}, %fd8;
	}
	setp.ne.s32	%p3999, %r5918, 0;
	mov.f64 	%fd6687, %fd6686;
	@%p3999 bra 	BB8_3887;

	shr.s32 	%r5919, %r161, 31;
	and.b32  	%r5920, %r5919, -2146435072;
	add.s32 	%r5921, %r5920, 2146435072;
	or.b32  	%r5922, %r5921, -2147483648;
	selp.b32	%r5923, %r5922, %r5921, %p127;
	mov.u32 	%r5924, 0;
	mov.b64 	%fd6687, {%r5924, %r5923};
	bra.uni 	BB8_3887;

BB8_3898:
	and.b32  	%r5939, %r162, 2147483647;
	setp.ne.s32	%p4013, %r5939, 2146435072;
	@%p4013 bra 	BB8_3899;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5940, %temp}, %fd7;
	}
	setp.ne.s32	%p4014, %r5940, 0;
	mov.f64 	%fd6690, %fd6689;
	@%p4014 bra 	BB8_3903;

	shr.s32 	%r5941, %r161, 31;
	and.b32  	%r5942, %r5941, -2146435072;
	add.s32 	%r5943, %r5942, 2146435072;
	or.b32  	%r5944, %r5943, -2147483648;
	selp.b32	%r5945, %r5944, %r5943, %p126;
	mov.u32 	%r5946, 0;
	mov.b64 	%fd6690, {%r5946, %r5945};
	bra.uni 	BB8_3903;

BB8_3914:
	and.b32  	%r5961, %r164, 2147483647;
	setp.ne.s32	%p4028, %r5961, 2146435072;
	@%p4028 bra 	BB8_3915;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5962, %temp}, %fd8;
	}
	setp.ne.s32	%p4029, %r5962, 0;
	mov.f64 	%fd6693, %fd6692;
	@%p4029 bra 	BB8_3919;

	shr.s32 	%r5963, %r161, 31;
	and.b32  	%r5964, %r5963, -2146435072;
	add.s32 	%r5965, %r5964, 2146435072;
	or.b32  	%r5966, %r5965, -2147483648;
	selp.b32	%r5967, %r5966, %r5965, %p127;
	mov.u32 	%r5968, 0;
	mov.b64 	%fd6693, {%r5968, %r5967};
	bra.uni 	BB8_3919;

BB8_3930:
	and.b32  	%r5983, %r162, 2147483647;
	setp.ne.s32	%p4043, %r5983, 2146435072;
	@%p4043 bra 	BB8_3931;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5984, %temp}, %fd7;
	}
	setp.ne.s32	%p4044, %r5984, 0;
	mov.f64 	%fd6696, %fd6695;
	@%p4044 bra 	BB8_3935;

	shr.s32 	%r5985, %r161, 31;
	and.b32  	%r5986, %r5985, -2146435072;
	add.s32 	%r5987, %r5986, 2146435072;
	or.b32  	%r5988, %r5987, -2147483648;
	selp.b32	%r5989, %r5988, %r5987, %p126;
	mov.u32 	%r5990, 0;
	mov.b64 	%fd6696, {%r5990, %r5989};
	bra.uni 	BB8_3935;

BB8_3946:
	and.b32  	%r6005, %r164, 2147483647;
	setp.ne.s32	%p4058, %r6005, 2146435072;
	@%p4058 bra 	BB8_3947;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6006, %temp}, %fd8;
	}
	setp.ne.s32	%p4059, %r6006, 0;
	mov.f64 	%fd6699, %fd6698;
	@%p4059 bra 	BB8_3951;

	shr.s32 	%r6007, %r161, 31;
	and.b32  	%r6008, %r6007, -2146435072;
	add.s32 	%r6009, %r6008, 2146435072;
	or.b32  	%r6010, %r6009, -2147483648;
	selp.b32	%r6011, %r6010, %r6009, %p127;
	mov.u32 	%r6012, 0;
	mov.b64 	%fd6699, {%r6012, %r6011};
	bra.uni 	BB8_3951;

BB8_3962:
	and.b32  	%r6027, %r162, 2147483647;
	setp.ne.s32	%p4073, %r6027, 2146435072;
	@%p4073 bra 	BB8_3963;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6028, %temp}, %fd7;
	}
	setp.ne.s32	%p4074, %r6028, 0;
	mov.f64 	%fd6702, %fd6701;
	@%p4074 bra 	BB8_3967;

	shr.s32 	%r6029, %r161, 31;
	and.b32  	%r6030, %r6029, -2146435072;
	add.s32 	%r6031, %r6030, 2146435072;
	or.b32  	%r6032, %r6031, -2147483648;
	selp.b32	%r6033, %r6032, %r6031, %p126;
	mov.u32 	%r6034, 0;
	mov.b64 	%fd6702, {%r6034, %r6033};
	bra.uni 	BB8_3967;

BB8_3978:
	and.b32  	%r6049, %r164, 2147483647;
	setp.ne.s32	%p4088, %r6049, 2146435072;
	@%p4088 bra 	BB8_3979;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6050, %temp}, %fd8;
	}
	setp.ne.s32	%p4089, %r6050, 0;
	mov.f64 	%fd6705, %fd6704;
	@%p4089 bra 	BB8_3983;

	shr.s32 	%r6051, %r161, 31;
	and.b32  	%r6052, %r6051, -2146435072;
	add.s32 	%r6053, %r6052, 2146435072;
	or.b32  	%r6054, %r6053, -2147483648;
	selp.b32	%r6055, %r6054, %r6053, %p127;
	mov.u32 	%r6056, 0;
	mov.b64 	%fd6705, {%r6056, %r6055};
	bra.uni 	BB8_3983;

BB8_3994:
	and.b32  	%r6071, %r162, 2147483647;
	setp.ne.s32	%p4103, %r6071, 2146435072;
	@%p4103 bra 	BB8_3995;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6072, %temp}, %fd7;
	}
	setp.ne.s32	%p4104, %r6072, 0;
	mov.f64 	%fd6708, %fd6707;
	@%p4104 bra 	BB8_3999;

	shr.s32 	%r6073, %r161, 31;
	and.b32  	%r6074, %r6073, -2146435072;
	add.s32 	%r6075, %r6074, 2146435072;
	or.b32  	%r6076, %r6075, -2147483648;
	selp.b32	%r6077, %r6076, %r6075, %p126;
	mov.u32 	%r6078, 0;
	mov.b64 	%fd6708, {%r6078, %r6077};
	bra.uni 	BB8_3999;

BB8_4010:
	and.b32  	%r6093, %r164, 2147483647;
	setp.ne.s32	%p4118, %r6093, 2146435072;
	@%p4118 bra 	BB8_4011;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6094, %temp}, %fd8;
	}
	setp.ne.s32	%p4119, %r6094, 0;
	mov.f64 	%fd6711, %fd6710;
	@%p4119 bra 	BB8_4015;

	shr.s32 	%r6095, %r161, 31;
	and.b32  	%r6096, %r6095, -2146435072;
	add.s32 	%r6097, %r6096, 2146435072;
	or.b32  	%r6098, %r6097, -2147483648;
	selp.b32	%r6099, %r6098, %r6097, %p127;
	mov.u32 	%r6100, 0;
	mov.b64 	%fd6711, {%r6100, %r6099};
	bra.uni 	BB8_4015;

BB8_4026:
	and.b32  	%r6115, %r164, 2147483647;
	setp.ne.s32	%p4133, %r6115, 2146435072;
	@%p4133 bra 	BB8_4027;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6116, %temp}, %fd8;
	}
	setp.ne.s32	%p4134, %r6116, 0;
	mov.f64 	%fd6714, %fd6713;
	@%p4134 bra 	BB8_4031;

	shr.s32 	%r6117, %r161, 31;
	and.b32  	%r6118, %r6117, -2146435072;
	add.s32 	%r6119, %r6118, 2146435072;
	or.b32  	%r6120, %r6119, -2147483648;
	selp.b32	%r6121, %r6120, %r6119, %p127;
	mov.u32 	%r6122, 0;
	mov.b64 	%fd6714, {%r6122, %r6121};
	bra.uni 	BB8_4031;

BB8_4042:
	and.b32  	%r6137, %r162, 2147483647;
	setp.ne.s32	%p4148, %r6137, 2146435072;
	@%p4148 bra 	BB8_4043;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6138, %temp}, %fd7;
	}
	setp.ne.s32	%p4149, %r6138, 0;
	mov.f64 	%fd6717, %fd6716;
	@%p4149 bra 	BB8_4047;

	shr.s32 	%r6139, %r161, 31;
	and.b32  	%r6140, %r6139, -2146435072;
	add.s32 	%r6141, %r6140, 2146435072;
	or.b32  	%r6142, %r6141, -2147483648;
	selp.b32	%r6143, %r6142, %r6141, %p126;
	mov.u32 	%r6144, 0;
	mov.b64 	%fd6717, {%r6144, %r6143};
	bra.uni 	BB8_4047;

BB8_4058:
	and.b32  	%r6159, %r164, 2147483647;
	setp.ne.s32	%p4163, %r6159, 2146435072;
	@%p4163 bra 	BB8_4059;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6160, %temp}, %fd8;
	}
	setp.ne.s32	%p4164, %r6160, 0;
	mov.f64 	%fd6720, %fd6719;
	@%p4164 bra 	BB8_4063;

	shr.s32 	%r6161, %r161, 31;
	and.b32  	%r6162, %r6161, -2146435072;
	add.s32 	%r6163, %r6162, 2146435072;
	or.b32  	%r6164, %r6163, -2147483648;
	selp.b32	%r6165, %r6164, %r6163, %p127;
	mov.u32 	%r6166, 0;
	mov.b64 	%fd6720, {%r6166, %r6165};
	bra.uni 	BB8_4063;

BB8_4074:
	and.b32  	%r6181, %r162, 2147483647;
	setp.ne.s32	%p4178, %r6181, 2146435072;
	@%p4178 bra 	BB8_4075;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6182, %temp}, %fd7;
	}
	setp.ne.s32	%p4179, %r6182, 0;
	mov.f64 	%fd6723, %fd6722;
	@%p4179 bra 	BB8_4079;

	shr.s32 	%r6183, %r161, 31;
	and.b32  	%r6184, %r6183, -2146435072;
	add.s32 	%r6185, %r6184, 2146435072;
	or.b32  	%r6186, %r6185, -2147483648;
	selp.b32	%r6187, %r6186, %r6185, %p126;
	mov.u32 	%r6188, 0;
	mov.b64 	%fd6723, {%r6188, %r6187};
	bra.uni 	BB8_4079;

BB8_4090:
	and.b32  	%r6203, %r164, 2147483647;
	setp.ne.s32	%p4193, %r6203, 2146435072;
	@%p4193 bra 	BB8_4091;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6204, %temp}, %fd8;
	}
	setp.ne.s32	%p4194, %r6204, 0;
	mov.f64 	%fd6726, %fd6725;
	@%p4194 bra 	BB8_4095;

	shr.s32 	%r6205, %r161, 31;
	and.b32  	%r6206, %r6205, -2146435072;
	add.s32 	%r6207, %r6206, 2146435072;
	or.b32  	%r6208, %r6207, -2147483648;
	selp.b32	%r6209, %r6208, %r6207, %p127;
	mov.u32 	%r6210, 0;
	mov.b64 	%fd6726, {%r6210, %r6209};
	bra.uni 	BB8_4095;

BB8_4106:
	and.b32  	%r6225, %r162, 2147483647;
	setp.ne.s32	%p4208, %r6225, 2146435072;
	@%p4208 bra 	BB8_4107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6226, %temp}, %fd7;
	}
	setp.ne.s32	%p4209, %r6226, 0;
	mov.f64 	%fd6729, %fd6728;
	@%p4209 bra 	BB8_4111;

	shr.s32 	%r6227, %r161, 31;
	and.b32  	%r6228, %r6227, -2146435072;
	add.s32 	%r6229, %r6228, 2146435072;
	or.b32  	%r6230, %r6229, -2147483648;
	selp.b32	%r6231, %r6230, %r6229, %p126;
	mov.u32 	%r6232, 0;
	mov.b64 	%fd6729, {%r6232, %r6231};
	bra.uni 	BB8_4111;

BB8_4122:
	and.b32  	%r6247, %r164, 2147483647;
	setp.ne.s32	%p4223, %r6247, 2146435072;
	@%p4223 bra 	BB8_4123;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6248, %temp}, %fd8;
	}
	setp.ne.s32	%p4224, %r6248, 0;
	mov.f64 	%fd6732, %fd6731;
	@%p4224 bra 	BB8_4127;

	shr.s32 	%r6249, %r161, 31;
	and.b32  	%r6250, %r6249, -2146435072;
	add.s32 	%r6251, %r6250, 2146435072;
	or.b32  	%r6252, %r6251, -2147483648;
	selp.b32	%r6253, %r6252, %r6251, %p127;
	mov.u32 	%r6254, 0;
	mov.b64 	%fd6732, {%r6254, %r6253};
	bra.uni 	BB8_4127;

BB8_4138:
	and.b32  	%r6269, %r162, 2147483647;
	setp.ne.s32	%p4238, %r6269, 2146435072;
	@%p4238 bra 	BB8_4139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6270, %temp}, %fd7;
	}
	setp.ne.s32	%p4239, %r6270, 0;
	mov.f64 	%fd6735, %fd6734;
	@%p4239 bra 	BB8_4143;

	shr.s32 	%r6271, %r161, 31;
	and.b32  	%r6272, %r6271, -2146435072;
	add.s32 	%r6273, %r6272, 2146435072;
	or.b32  	%r6274, %r6273, -2147483648;
	selp.b32	%r6275, %r6274, %r6273, %p126;
	mov.u32 	%r6276, 0;
	mov.b64 	%fd6735, {%r6276, %r6275};
	bra.uni 	BB8_4143;

BB8_4154:
	and.b32  	%r6291, %r164, 2147483647;
	setp.ne.s32	%p4253, %r6291, 2146435072;
	@%p4253 bra 	BB8_4155;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6292, %temp}, %fd8;
	}
	setp.ne.s32	%p4254, %r6292, 0;
	mov.f64 	%fd6738, %fd6737;
	@%p4254 bra 	BB8_4159;

	shr.s32 	%r6293, %r161, 31;
	and.b32  	%r6294, %r6293, -2146435072;
	add.s32 	%r6295, %r6294, 2146435072;
	or.b32  	%r6296, %r6295, -2147483648;
	selp.b32	%r6297, %r6296, %r6295, %p127;
	mov.u32 	%r6298, 0;
	mov.b64 	%fd6738, {%r6298, %r6297};
	bra.uni 	BB8_4159;

BB8_4170:
	and.b32  	%r6313, %r162, 2147483647;
	setp.ne.s32	%p4268, %r6313, 2146435072;
	@%p4268 bra 	BB8_4171;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6314, %temp}, %fd7;
	}
	setp.ne.s32	%p4269, %r6314, 0;
	mov.f64 	%fd6741, %fd6740;
	@%p4269 bra 	BB8_4175;

	shr.s32 	%r6315, %r161, 31;
	and.b32  	%r6316, %r6315, -2146435072;
	add.s32 	%r6317, %r6316, 2146435072;
	or.b32  	%r6318, %r6317, -2147483648;
	selp.b32	%r6319, %r6318, %r6317, %p126;
	mov.u32 	%r6320, 0;
	mov.b64 	%fd6741, {%r6320, %r6319};
	bra.uni 	BB8_4175;

BB8_4186:
	and.b32  	%r6335, %r164, 2147483647;
	setp.ne.s32	%p4283, %r6335, 2146435072;
	@%p4283 bra 	BB8_4187;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6336, %temp}, %fd8;
	}
	setp.ne.s32	%p4284, %r6336, 0;
	mov.f64 	%fd6744, %fd6743;
	@%p4284 bra 	BB8_4191;

	shr.s32 	%r6337, %r161, 31;
	and.b32  	%r6338, %r6337, -2146435072;
	add.s32 	%r6339, %r6338, 2146435072;
	or.b32  	%r6340, %r6339, -2147483648;
	selp.b32	%r6341, %r6340, %r6339, %p127;
	mov.u32 	%r6342, 0;
	mov.b64 	%fd6744, {%r6342, %r6341};
	bra.uni 	BB8_4191;

BB8_4202:
	and.b32  	%r6357, %r162, 2147483647;
	setp.ne.s32	%p4298, %r6357, 2146435072;
	@%p4298 bra 	BB8_4203;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6358, %temp}, %fd7;
	}
	setp.ne.s32	%p4299, %r6358, 0;
	mov.f64 	%fd6747, %fd6746;
	@%p4299 bra 	BB8_4207;

	shr.s32 	%r6359, %r161, 31;
	and.b32  	%r6360, %r6359, -2146435072;
	add.s32 	%r6361, %r6360, 2146435072;
	or.b32  	%r6362, %r6361, -2147483648;
	selp.b32	%r6363, %r6362, %r6361, %p126;
	mov.u32 	%r6364, 0;
	mov.b64 	%fd6747, {%r6364, %r6363};
	bra.uni 	BB8_4207;

BB8_4218:
	and.b32  	%r6379, %r164, 2147483647;
	setp.ne.s32	%p4313, %r6379, 2146435072;
	@%p4313 bra 	BB8_4219;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6380, %temp}, %fd8;
	}
	setp.ne.s32	%p4314, %r6380, 0;
	mov.f64 	%fd6750, %fd6749;
	@%p4314 bra 	BB8_4223;

	shr.s32 	%r6381, %r161, 31;
	and.b32  	%r6382, %r6381, -2146435072;
	add.s32 	%r6383, %r6382, 2146435072;
	or.b32  	%r6384, %r6383, -2147483648;
	selp.b32	%r6385, %r6384, %r6383, %p127;
	mov.u32 	%r6386, 0;
	mov.b64 	%fd6750, {%r6386, %r6385};
	bra.uni 	BB8_4223;

BB8_4234:
	and.b32  	%r6401, %r162, 2147483647;
	setp.ne.s32	%p4328, %r6401, 2146435072;
	@%p4328 bra 	BB8_4235;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6402, %temp}, %fd7;
	}
	setp.ne.s32	%p4329, %r6402, 0;
	mov.f64 	%fd6753, %fd6752;
	@%p4329 bra 	BB8_4239;

	shr.s32 	%r6403, %r161, 31;
	and.b32  	%r6404, %r6403, -2146435072;
	add.s32 	%r6405, %r6404, 2146435072;
	or.b32  	%r6406, %r6405, -2147483648;
	selp.b32	%r6407, %r6406, %r6405, %p126;
	mov.u32 	%r6408, 0;
	mov.b64 	%fd6753, {%r6408, %r6407};
	bra.uni 	BB8_4239;

BB8_4250:
	and.b32  	%r6423, %r164, 2147483647;
	setp.ne.s32	%p4343, %r6423, 2146435072;
	@%p4343 bra 	BB8_4251;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6424, %temp}, %fd8;
	}
	setp.ne.s32	%p4344, %r6424, 0;
	mov.f64 	%fd6756, %fd6755;
	@%p4344 bra 	BB8_4255;

	shr.s32 	%r6425, %r161, 31;
	and.b32  	%r6426, %r6425, -2146435072;
	add.s32 	%r6427, %r6426, 2146435072;
	or.b32  	%r6428, %r6427, -2147483648;
	selp.b32	%r6429, %r6428, %r6427, %p127;
	mov.u32 	%r6430, 0;
	mov.b64 	%fd6756, {%r6430, %r6429};
	bra.uni 	BB8_4255;

BB8_4266:
	and.b32  	%r6445, %r162, 2147483647;
	setp.ne.s32	%p4358, %r6445, 2146435072;
	@%p4358 bra 	BB8_4267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6446, %temp}, %fd7;
	}
	setp.ne.s32	%p4359, %r6446, 0;
	mov.f64 	%fd6759, %fd6758;
	@%p4359 bra 	BB8_4271;

	shr.s32 	%r6447, %r161, 31;
	and.b32  	%r6448, %r6447, -2146435072;
	add.s32 	%r6449, %r6448, 2146435072;
	or.b32  	%r6450, %r6449, -2147483648;
	selp.b32	%r6451, %r6450, %r6449, %p126;
	mov.u32 	%r6452, 0;
	mov.b64 	%fd6759, {%r6452, %r6451};
	bra.uni 	BB8_4271;

BB8_4282:
	and.b32  	%r6467, %r164, 2147483647;
	setp.ne.s32	%p4373, %r6467, 2146435072;
	@%p4373 bra 	BB8_4283;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6468, %temp}, %fd8;
	}
	setp.ne.s32	%p4374, %r6468, 0;
	mov.f64 	%fd6762, %fd6761;
	@%p4374 bra 	BB8_4287;

	shr.s32 	%r6469, %r161, 31;
	and.b32  	%r6470, %r6469, -2146435072;
	add.s32 	%r6471, %r6470, 2146435072;
	or.b32  	%r6472, %r6471, -2147483648;
	selp.b32	%r6473, %r6472, %r6471, %p127;
	mov.u32 	%r6474, 0;
	mov.b64 	%fd6762, {%r6474, %r6473};
	bra.uni 	BB8_4287;

BB8_4298:
	and.b32  	%r6489, %r162, 2147483647;
	setp.ne.s32	%p4388, %r6489, 2146435072;
	@%p4388 bra 	BB8_4299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6490, %temp}, %fd7;
	}
	setp.ne.s32	%p4389, %r6490, 0;
	mov.f64 	%fd6765, %fd6764;
	@%p4389 bra 	BB8_4303;

	shr.s32 	%r6491, %r161, 31;
	and.b32  	%r6492, %r6491, -2146435072;
	add.s32 	%r6493, %r6492, 2146435072;
	or.b32  	%r6494, %r6493, -2147483648;
	selp.b32	%r6495, %r6494, %r6493, %p126;
	mov.u32 	%r6496, 0;
	mov.b64 	%fd6765, {%r6496, %r6495};
	bra.uni 	BB8_4303;

BB8_4314:
	and.b32  	%r6511, %r164, 2147483647;
	setp.ne.s32	%p4403, %r6511, 2146435072;
	@%p4403 bra 	BB8_4315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6512, %temp}, %fd8;
	}
	setp.ne.s32	%p4404, %r6512, 0;
	mov.f64 	%fd6768, %fd6767;
	@%p4404 bra 	BB8_4319;

	shr.s32 	%r6513, %r161, 31;
	and.b32  	%r6514, %r6513, -2146435072;
	add.s32 	%r6515, %r6514, 2146435072;
	or.b32  	%r6516, %r6515, -2147483648;
	selp.b32	%r6517, %r6516, %r6515, %p127;
	mov.u32 	%r6518, 0;
	mov.b64 	%fd6768, {%r6518, %r6517};
	bra.uni 	BB8_4319;

BB8_4330:
	and.b32  	%r6533, %r162, 2147483647;
	setp.ne.s32	%p4418, %r6533, 2146435072;
	@%p4418 bra 	BB8_4331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6534, %temp}, %fd7;
	}
	setp.ne.s32	%p4419, %r6534, 0;
	mov.f64 	%fd6771, %fd6770;
	@%p4419 bra 	BB8_4335;

	shr.s32 	%r6535, %r161, 31;
	and.b32  	%r6536, %r6535, -2146435072;
	add.s32 	%r6537, %r6536, 2146435072;
	or.b32  	%r6538, %r6537, -2147483648;
	selp.b32	%r6539, %r6538, %r6537, %p126;
	mov.u32 	%r6540, 0;
	mov.b64 	%fd6771, {%r6540, %r6539};
	bra.uni 	BB8_4335;

BB8_4346:
	and.b32  	%r6555, %r164, 2147483647;
	setp.ne.s32	%p4433, %r6555, 2146435072;
	@%p4433 bra 	BB8_4347;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6556, %temp}, %fd8;
	}
	setp.ne.s32	%p4434, %r6556, 0;
	mov.f64 	%fd6774, %fd6773;
	@%p4434 bra 	BB8_4351;

	shr.s32 	%r6557, %r161, 31;
	and.b32  	%r6558, %r6557, -2146435072;
	add.s32 	%r6559, %r6558, 2146435072;
	or.b32  	%r6560, %r6559, -2147483648;
	selp.b32	%r6561, %r6560, %r6559, %p127;
	mov.u32 	%r6562, 0;
	mov.b64 	%fd6774, {%r6562, %r6561};
	bra.uni 	BB8_4351;

BB8_4362:
	and.b32  	%r6577, %r164, 2147483647;
	setp.ne.s32	%p4448, %r6577, 2146435072;
	@%p4448 bra 	BB8_4363;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6578, %temp}, %fd8;
	}
	setp.ne.s32	%p4449, %r6578, 0;
	mov.f64 	%fd6777, %fd6776;
	@%p4449 bra 	BB8_4367;

	shr.s32 	%r6579, %r161, 31;
	and.b32  	%r6580, %r6579, -2146435072;
	add.s32 	%r6581, %r6580, 2146435072;
	or.b32  	%r6582, %r6581, -2147483648;
	selp.b32	%r6583, %r6582, %r6581, %p127;
	mov.u32 	%r6584, 0;
	mov.b64 	%fd6777, {%r6584, %r6583};
	bra.uni 	BB8_4367;

BB8_4378:
	and.b32  	%r6599, %r162, 2147483647;
	setp.ne.s32	%p4463, %r6599, 2146435072;
	@%p4463 bra 	BB8_4379;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6600, %temp}, %fd7;
	}
	setp.ne.s32	%p4464, %r6600, 0;
	mov.f64 	%fd6780, %fd6779;
	@%p4464 bra 	BB8_4383;

	shr.s32 	%r6601, %r161, 31;
	and.b32  	%r6602, %r6601, -2146435072;
	add.s32 	%r6603, %r6602, 2146435072;
	or.b32  	%r6604, %r6603, -2147483648;
	selp.b32	%r6605, %r6604, %r6603, %p126;
	mov.u32 	%r6606, 0;
	mov.b64 	%fd6780, {%r6606, %r6605};
	bra.uni 	BB8_4383;

BB8_4394:
	and.b32  	%r6621, %r164, 2147483647;
	setp.ne.s32	%p4478, %r6621, 2146435072;
	@%p4478 bra 	BB8_4395;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6622, %temp}, %fd8;
	}
	setp.ne.s32	%p4479, %r6622, 0;
	mov.f64 	%fd6783, %fd6782;
	@%p4479 bra 	BB8_4399;

	shr.s32 	%r6623, %r161, 31;
	and.b32  	%r6624, %r6623, -2146435072;
	add.s32 	%r6625, %r6624, 2146435072;
	or.b32  	%r6626, %r6625, -2147483648;
	selp.b32	%r6627, %r6626, %r6625, %p127;
	mov.u32 	%r6628, 0;
	mov.b64 	%fd6783, {%r6628, %r6627};
	bra.uni 	BB8_4399;

BB8_4410:
	and.b32  	%r6643, %r162, 2147483647;
	setp.ne.s32	%p4493, %r6643, 2146435072;
	@%p4493 bra 	BB8_4411;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6644, %temp}, %fd7;
	}
	setp.ne.s32	%p4494, %r6644, 0;
	mov.f64 	%fd6786, %fd6785;
	@%p4494 bra 	BB8_4415;

	shr.s32 	%r6645, %r161, 31;
	and.b32  	%r6646, %r6645, -2146435072;
	add.s32 	%r6647, %r6646, 2146435072;
	or.b32  	%r6648, %r6647, -2147483648;
	selp.b32	%r6649, %r6648, %r6647, %p126;
	mov.u32 	%r6650, 0;
	mov.b64 	%fd6786, {%r6650, %r6649};
	bra.uni 	BB8_4415;

BB8_4426:
	and.b32  	%r6665, %r164, 2147483647;
	setp.ne.s32	%p4508, %r6665, 2146435072;
	@%p4508 bra 	BB8_4427;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6666, %temp}, %fd8;
	}
	setp.ne.s32	%p4509, %r6666, 0;
	mov.f64 	%fd6789, %fd6788;
	@%p4509 bra 	BB8_4431;

	shr.s32 	%r6667, %r161, 31;
	and.b32  	%r6668, %r6667, -2146435072;
	add.s32 	%r6669, %r6668, 2146435072;
	or.b32  	%r6670, %r6669, -2147483648;
	selp.b32	%r6671, %r6670, %r6669, %p127;
	mov.u32 	%r6672, 0;
	mov.b64 	%fd6789, {%r6672, %r6671};
	bra.uni 	BB8_4431;

BB8_4442:
	and.b32  	%r6687, %r162, 2147483647;
	setp.ne.s32	%p4523, %r6687, 2146435072;
	@%p4523 bra 	BB8_4443;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6688, %temp}, %fd7;
	}
	setp.ne.s32	%p4524, %r6688, 0;
	mov.f64 	%fd6792, %fd6791;
	@%p4524 bra 	BB8_4447;

	shr.s32 	%r6689, %r161, 31;
	and.b32  	%r6690, %r6689, -2146435072;
	add.s32 	%r6691, %r6690, 2146435072;
	or.b32  	%r6692, %r6691, -2147483648;
	selp.b32	%r6693, %r6692, %r6691, %p126;
	mov.u32 	%r6694, 0;
	mov.b64 	%fd6792, {%r6694, %r6693};
	bra.uni 	BB8_4447;

BB8_4458:
	and.b32  	%r6709, %r164, 2147483647;
	setp.ne.s32	%p4538, %r6709, 2146435072;
	@%p4538 bra 	BB8_4459;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6710, %temp}, %fd8;
	}
	setp.ne.s32	%p4539, %r6710, 0;
	mov.f64 	%fd6795, %fd6794;
	@%p4539 bra 	BB8_4463;

	shr.s32 	%r6711, %r161, 31;
	and.b32  	%r6712, %r6711, -2146435072;
	add.s32 	%r6713, %r6712, 2146435072;
	or.b32  	%r6714, %r6713, -2147483648;
	selp.b32	%r6715, %r6714, %r6713, %p127;
	mov.u32 	%r6716, 0;
	mov.b64 	%fd6795, {%r6716, %r6715};
	bra.uni 	BB8_4463;

BB8_4474:
	and.b32  	%r6731, %r162, 2147483647;
	setp.ne.s32	%p4553, %r6731, 2146435072;
	@%p4553 bra 	BB8_4475;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6732, %temp}, %fd7;
	}
	setp.ne.s32	%p4554, %r6732, 0;
	mov.f64 	%fd6798, %fd6797;
	@%p4554 bra 	BB8_4479;

	shr.s32 	%r6733, %r161, 31;
	and.b32  	%r6734, %r6733, -2146435072;
	add.s32 	%r6735, %r6734, 2146435072;
	or.b32  	%r6736, %r6735, -2147483648;
	selp.b32	%r6737, %r6736, %r6735, %p126;
	mov.u32 	%r6738, 0;
	mov.b64 	%fd6798, {%r6738, %r6737};
	bra.uni 	BB8_4479;

BB8_4490:
	and.b32  	%r6753, %r164, 2147483647;
	setp.ne.s32	%p4568, %r6753, 2146435072;
	@%p4568 bra 	BB8_4491;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6754, %temp}, %fd8;
	}
	setp.ne.s32	%p4569, %r6754, 0;
	mov.f64 	%fd6801, %fd6800;
	@%p4569 bra 	BB8_4495;

	shr.s32 	%r6755, %r161, 31;
	and.b32  	%r6756, %r6755, -2146435072;
	add.s32 	%r6757, %r6756, 2146435072;
	or.b32  	%r6758, %r6757, -2147483648;
	selp.b32	%r6759, %r6758, %r6757, %p127;
	mov.u32 	%r6760, 0;
	mov.b64 	%fd6801, {%r6760, %r6759};
	bra.uni 	BB8_4495;

BB8_4506:
	and.b32  	%r6775, %r162, 2147483647;
	setp.ne.s32	%p4583, %r6775, 2146435072;
	@%p4583 bra 	BB8_4507;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6776, %temp}, %fd7;
	}
	setp.ne.s32	%p4584, %r6776, 0;
	mov.f64 	%fd6804, %fd6803;
	@%p4584 bra 	BB8_4511;

	shr.s32 	%r6777, %r161, 31;
	and.b32  	%r6778, %r6777, -2146435072;
	add.s32 	%r6779, %r6778, 2146435072;
	or.b32  	%r6780, %r6779, -2147483648;
	selp.b32	%r6781, %r6780, %r6779, %p126;
	mov.u32 	%r6782, 0;
	mov.b64 	%fd6804, {%r6782, %r6781};
	bra.uni 	BB8_4511;

BB8_4522:
	and.b32  	%r6797, %r164, 2147483647;
	setp.ne.s32	%p4598, %r6797, 2146435072;
	@%p4598 bra 	BB8_4523;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6798, %temp}, %fd8;
	}
	setp.ne.s32	%p4599, %r6798, 0;
	mov.f64 	%fd6807, %fd6806;
	@%p4599 bra 	BB8_4527;

	shr.s32 	%r6799, %r161, 31;
	and.b32  	%r6800, %r6799, -2146435072;
	add.s32 	%r6801, %r6800, 2146435072;
	or.b32  	%r6802, %r6801, -2147483648;
	selp.b32	%r6803, %r6802, %r6801, %p127;
	mov.u32 	%r6804, 0;
	mov.b64 	%fd6807, {%r6804, %r6803};
	bra.uni 	BB8_4527;

BB8_4538:
	and.b32  	%r6819, %r164, 2147483647;
	setp.ne.s32	%p4613, %r6819, 2146435072;
	@%p4613 bra 	BB8_4539;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6820, %temp}, %fd8;
	}
	setp.ne.s32	%p4614, %r6820, 0;
	mov.f64 	%fd6810, %fd6809;
	@%p4614 bra 	BB8_4543;

	shr.s32 	%r6821, %r161, 31;
	and.b32  	%r6822, %r6821, -2146435072;
	add.s32 	%r6823, %r6822, 2146435072;
	or.b32  	%r6824, %r6823, -2147483648;
	selp.b32	%r6825, %r6824, %r6823, %p127;
	mov.u32 	%r6826, 0;
	mov.b64 	%fd6810, {%r6826, %r6825};
	bra.uni 	BB8_4543;

BB8_4554:
	and.b32  	%r6841, %r162, 2147483647;
	setp.ne.s32	%p4628, %r6841, 2146435072;
	@%p4628 bra 	BB8_4555;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6842, %temp}, %fd7;
	}
	setp.ne.s32	%p4629, %r6842, 0;
	mov.f64 	%fd6813, %fd6812;
	@%p4629 bra 	BB8_4559;

	shr.s32 	%r6843, %r161, 31;
	and.b32  	%r6844, %r6843, -2146435072;
	add.s32 	%r6845, %r6844, 2146435072;
	or.b32  	%r6846, %r6845, -2147483648;
	selp.b32	%r6847, %r6846, %r6845, %p126;
	mov.u32 	%r6848, 0;
	mov.b64 	%fd6813, {%r6848, %r6847};
	bra.uni 	BB8_4559;

BB8_4570:
	and.b32  	%r6863, %r164, 2147483647;
	setp.ne.s32	%p4643, %r6863, 2146435072;
	@%p4643 bra 	BB8_4571;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6864, %temp}, %fd8;
	}
	setp.ne.s32	%p4644, %r6864, 0;
	mov.f64 	%fd6816, %fd6815;
	@%p4644 bra 	BB8_4575;

	shr.s32 	%r6865, %r161, 31;
	and.b32  	%r6866, %r6865, -2146435072;
	add.s32 	%r6867, %r6866, 2146435072;
	or.b32  	%r6868, %r6867, -2147483648;
	selp.b32	%r6869, %r6868, %r6867, %p127;
	mov.u32 	%r6870, 0;
	mov.b64 	%fd6816, {%r6870, %r6869};
	bra.uni 	BB8_4575;

BB8_4586:
	and.b32  	%r6885, %r162, 2147483647;
	setp.ne.s32	%p4658, %r6885, 2146435072;
	@%p4658 bra 	BB8_4587;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6886, %temp}, %fd7;
	}
	setp.ne.s32	%p4659, %r6886, 0;
	mov.f64 	%fd6819, %fd6818;
	@%p4659 bra 	BB8_4591;

	shr.s32 	%r6887, %r161, 31;
	and.b32  	%r6888, %r6887, -2146435072;
	add.s32 	%r6889, %r6888, 2146435072;
	or.b32  	%r6890, %r6889, -2147483648;
	selp.b32	%r6891, %r6890, %r6889, %p126;
	mov.u32 	%r6892, 0;
	mov.b64 	%fd6819, {%r6892, %r6891};
	bra.uni 	BB8_4591;

BB8_4602:
	and.b32  	%r6907, %r164, 2147483647;
	setp.ne.s32	%p4673, %r6907, 2146435072;
	@%p4673 bra 	BB8_4603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6908, %temp}, %fd8;
	}
	setp.ne.s32	%p4674, %r6908, 0;
	mov.f64 	%fd6822, %fd6821;
	@%p4674 bra 	BB8_4607;

	shr.s32 	%r6909, %r161, 31;
	and.b32  	%r6910, %r6909, -2146435072;
	add.s32 	%r6911, %r6910, 2146435072;
	or.b32  	%r6912, %r6911, -2147483648;
	selp.b32	%r6913, %r6912, %r6911, %p127;
	mov.u32 	%r6914, 0;
	mov.b64 	%fd6822, {%r6914, %r6913};
	bra.uni 	BB8_4607;

BB8_4618:
	and.b32  	%r6929, %r162, 2147483647;
	setp.ne.s32	%p4688, %r6929, 2146435072;
	@%p4688 bra 	BB8_4619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6930, %temp}, %fd7;
	}
	setp.ne.s32	%p4689, %r6930, 0;
	mov.f64 	%fd6825, %fd6824;
	@%p4689 bra 	BB8_4623;

	shr.s32 	%r6931, %r161, 31;
	and.b32  	%r6932, %r6931, -2146435072;
	add.s32 	%r6933, %r6932, 2146435072;
	or.b32  	%r6934, %r6933, -2147483648;
	selp.b32	%r6935, %r6934, %r6933, %p126;
	mov.u32 	%r6936, 0;
	mov.b64 	%fd6825, {%r6936, %r6935};
	bra.uni 	BB8_4623;

BB8_4634:
	and.b32  	%r6951, %r164, 2147483647;
	setp.ne.s32	%p4703, %r6951, 2146435072;
	@%p4703 bra 	BB8_4635;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6952, %temp}, %fd8;
	}
	setp.ne.s32	%p4704, %r6952, 0;
	mov.f64 	%fd6828, %fd6827;
	@%p4704 bra 	BB8_4639;

	shr.s32 	%r6953, %r161, 31;
	and.b32  	%r6954, %r6953, -2146435072;
	add.s32 	%r6955, %r6954, 2146435072;
	or.b32  	%r6956, %r6955, -2147483648;
	selp.b32	%r6957, %r6956, %r6955, %p127;
	mov.u32 	%r6958, 0;
	mov.b64 	%fd6828, {%r6958, %r6957};
	bra.uni 	BB8_4639;

BB8_4650:
	and.b32  	%r6973, %r162, 2147483647;
	setp.ne.s32	%p4718, %r6973, 2146435072;
	@%p4718 bra 	BB8_4651;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6974, %temp}, %fd7;
	}
	setp.ne.s32	%p4719, %r6974, 0;
	mov.f64 	%fd6831, %fd6830;
	@%p4719 bra 	BB8_4655;

	shr.s32 	%r6975, %r161, 31;
	and.b32  	%r6976, %r6975, -2146435072;
	add.s32 	%r6977, %r6976, 2146435072;
	or.b32  	%r6978, %r6977, -2147483648;
	selp.b32	%r6979, %r6978, %r6977, %p126;
	mov.u32 	%r6980, 0;
	mov.b64 	%fd6831, {%r6980, %r6979};
	bra.uni 	BB8_4655;

BB8_4666:
	and.b32  	%r6995, %r164, 2147483647;
	setp.ne.s32	%p4733, %r6995, 2146435072;
	@%p4733 bra 	BB8_4667;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6996, %temp}, %fd8;
	}
	setp.ne.s32	%p4734, %r6996, 0;
	mov.f64 	%fd6834, %fd6833;
	@%p4734 bra 	BB8_4671;

	shr.s32 	%r6997, %r161, 31;
	and.b32  	%r6998, %r6997, -2146435072;
	add.s32 	%r6999, %r6998, 2146435072;
	or.b32  	%r7000, %r6999, -2147483648;
	selp.b32	%r7001, %r7000, %r6999, %p127;
	mov.u32 	%r7002, 0;
	mov.b64 	%fd6834, {%r7002, %r7001};
	bra.uni 	BB8_4671;

BB8_4682:
	and.b32  	%r7017, %r162, 2147483647;
	setp.ne.s32	%p4748, %r7017, 2146435072;
	@%p4748 bra 	BB8_4683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7018, %temp}, %fd7;
	}
	setp.ne.s32	%p4749, %r7018, 0;
	mov.f64 	%fd6837, %fd6836;
	@%p4749 bra 	BB8_4687;

	shr.s32 	%r7019, %r161, 31;
	and.b32  	%r7020, %r7019, -2146435072;
	add.s32 	%r7021, %r7020, 2146435072;
	or.b32  	%r7022, %r7021, -2147483648;
	selp.b32	%r7023, %r7022, %r7021, %p126;
	mov.u32 	%r7024, 0;
	mov.b64 	%fd6837, {%r7024, %r7023};
	bra.uni 	BB8_4687;

BB8_4698:
	and.b32  	%r7039, %r164, 2147483647;
	setp.ne.s32	%p4763, %r7039, 2146435072;
	@%p4763 bra 	BB8_4699;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7040, %temp}, %fd8;
	}
	setp.ne.s32	%p4764, %r7040, 0;
	mov.f64 	%fd6840, %fd6839;
	@%p4764 bra 	BB8_4703;

	shr.s32 	%r7041, %r161, 31;
	and.b32  	%r7042, %r7041, -2146435072;
	add.s32 	%r7043, %r7042, 2146435072;
	or.b32  	%r7044, %r7043, -2147483648;
	selp.b32	%r7045, %r7044, %r7043, %p127;
	mov.u32 	%r7046, 0;
	mov.b64 	%fd6840, {%r7046, %r7045};
	bra.uni 	BB8_4703;

BB8_4714:
	and.b32  	%r7061, %r164, 2147483647;
	setp.ne.s32	%p4778, %r7061, 2146435072;
	@%p4778 bra 	BB8_4715;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7062, %temp}, %fd8;
	}
	setp.ne.s32	%p4779, %r7062, 0;
	mov.f64 	%fd6843, %fd6842;
	@%p4779 bra 	BB8_4719;

	shr.s32 	%r7063, %r161, 31;
	and.b32  	%r7064, %r7063, -2146435072;
	add.s32 	%r7065, %r7064, 2146435072;
	or.b32  	%r7066, %r7065, -2147483648;
	selp.b32	%r7067, %r7066, %r7065, %p127;
	mov.u32 	%r7068, 0;
	mov.b64 	%fd6843, {%r7068, %r7067};
	bra.uni 	BB8_4719;

BB8_4730:
	and.b32  	%r7083, %r162, 2147483647;
	setp.ne.s32	%p4793, %r7083, 2146435072;
	@%p4793 bra 	BB8_4731;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7084, %temp}, %fd7;
	}
	setp.ne.s32	%p4794, %r7084, 0;
	mov.f64 	%fd6846, %fd6845;
	@%p4794 bra 	BB8_4735;

	shr.s32 	%r7085, %r161, 31;
	and.b32  	%r7086, %r7085, -2146435072;
	add.s32 	%r7087, %r7086, 2146435072;
	or.b32  	%r7088, %r7087, -2147483648;
	selp.b32	%r7089, %r7088, %r7087, %p126;
	mov.u32 	%r7090, 0;
	mov.b64 	%fd6846, {%r7090, %r7089};
	bra.uni 	BB8_4735;

BB8_4746:
	and.b32  	%r7105, %r164, 2147483647;
	setp.ne.s32	%p4808, %r7105, 2146435072;
	@%p4808 bra 	BB8_4747;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7106, %temp}, %fd8;
	}
	setp.ne.s32	%p4809, %r7106, 0;
	mov.f64 	%fd6849, %fd6848;
	@%p4809 bra 	BB8_4751;

	shr.s32 	%r7107, %r161, 31;
	and.b32  	%r7108, %r7107, -2146435072;
	add.s32 	%r7109, %r7108, 2146435072;
	or.b32  	%r7110, %r7109, -2147483648;
	selp.b32	%r7111, %r7110, %r7109, %p127;
	mov.u32 	%r7112, 0;
	mov.b64 	%fd6849, {%r7112, %r7111};
	bra.uni 	BB8_4751;

BB8_4762:
	and.b32  	%r7127, %r162, 2147483647;
	setp.ne.s32	%p4823, %r7127, 2146435072;
	@%p4823 bra 	BB8_4763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7128, %temp}, %fd7;
	}
	setp.ne.s32	%p4824, %r7128, 0;
	mov.f64 	%fd6852, %fd6851;
	@%p4824 bra 	BB8_4767;

	shr.s32 	%r7129, %r161, 31;
	and.b32  	%r7130, %r7129, -2146435072;
	add.s32 	%r7131, %r7130, 2146435072;
	or.b32  	%r7132, %r7131, -2147483648;
	selp.b32	%r7133, %r7132, %r7131, %p126;
	mov.u32 	%r7134, 0;
	mov.b64 	%fd6852, {%r7134, %r7133};
	bra.uni 	BB8_4767;

BB8_4778:
	and.b32  	%r7149, %r164, 2147483647;
	setp.ne.s32	%p4838, %r7149, 2146435072;
	@%p4838 bra 	BB8_4779;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7150, %temp}, %fd8;
	}
	setp.ne.s32	%p4839, %r7150, 0;
	mov.f64 	%fd6855, %fd6854;
	@%p4839 bra 	BB8_4783;

	shr.s32 	%r7151, %r161, 31;
	and.b32  	%r7152, %r7151, -2146435072;
	add.s32 	%r7153, %r7152, 2146435072;
	or.b32  	%r7154, %r7153, -2147483648;
	selp.b32	%r7155, %r7154, %r7153, %p127;
	mov.u32 	%r7156, 0;
	mov.b64 	%fd6855, {%r7156, %r7155};
	bra.uni 	BB8_4783;

BB8_4794:
	and.b32  	%r7171, %r162, 2147483647;
	setp.ne.s32	%p4853, %r7171, 2146435072;
	@%p4853 bra 	BB8_4795;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7172, %temp}, %fd7;
	}
	setp.ne.s32	%p4854, %r7172, 0;
	mov.f64 	%fd6858, %fd6857;
	@%p4854 bra 	BB8_4799;

	shr.s32 	%r7173, %r161, 31;
	and.b32  	%r7174, %r7173, -2146435072;
	add.s32 	%r7175, %r7174, 2146435072;
	or.b32  	%r7176, %r7175, -2147483648;
	selp.b32	%r7177, %r7176, %r7175, %p126;
	mov.u32 	%r7178, 0;
	mov.b64 	%fd6858, {%r7178, %r7177};
	bra.uni 	BB8_4799;

BB8_4810:
	and.b32  	%r7193, %r164, 2147483647;
	setp.ne.s32	%p4868, %r7193, 2146435072;
	@%p4868 bra 	BB8_4811;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7194, %temp}, %fd8;
	}
	setp.ne.s32	%p4869, %r7194, 0;
	mov.f64 	%fd6861, %fd6860;
	@%p4869 bra 	BB8_4815;

	shr.s32 	%r7195, %r161, 31;
	and.b32  	%r7196, %r7195, -2146435072;
	add.s32 	%r7197, %r7196, 2146435072;
	or.b32  	%r7198, %r7197, -2147483648;
	selp.b32	%r7199, %r7198, %r7197, %p127;
	mov.u32 	%r7200, 0;
	mov.b64 	%fd6861, {%r7200, %r7199};
	bra.uni 	BB8_4815;

BB8_4826:
	and.b32  	%r7215, %r162, 2147483647;
	setp.ne.s32	%p4883, %r7215, 2146435072;
	@%p4883 bra 	BB8_4827;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7216, %temp}, %fd7;
	}
	setp.ne.s32	%p4884, %r7216, 0;
	mov.f64 	%fd6864, %fd6863;
	@%p4884 bra 	BB8_4831;

	shr.s32 	%r7217, %r161, 31;
	and.b32  	%r7218, %r7217, -2146435072;
	add.s32 	%r7219, %r7218, 2146435072;
	or.b32  	%r7220, %r7219, -2147483648;
	selp.b32	%r7221, %r7220, %r7219, %p126;
	mov.u32 	%r7222, 0;
	mov.b64 	%fd6864, {%r7222, %r7221};
	bra.uni 	BB8_4831;

BB8_4842:
	and.b32  	%r7237, %r164, 2147483647;
	setp.ne.s32	%p4898, %r7237, 2146435072;
	@%p4898 bra 	BB8_4843;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7238, %temp}, %fd8;
	}
	setp.ne.s32	%p4899, %r7238, 0;
	mov.f64 	%fd6867, %fd6866;
	@%p4899 bra 	BB8_4847;

	shr.s32 	%r7239, %r161, 31;
	and.b32  	%r7240, %r7239, -2146435072;
	add.s32 	%r7241, %r7240, 2146435072;
	or.b32  	%r7242, %r7241, -2147483648;
	selp.b32	%r7243, %r7242, %r7241, %p127;
	mov.u32 	%r7244, 0;
	mov.b64 	%fd6867, {%r7244, %r7243};
	bra.uni 	BB8_4847;

BB8_4858:
	and.b32  	%r7259, %r162, 2147483647;
	setp.ne.s32	%p4913, %r7259, 2146435072;
	@%p4913 bra 	BB8_4859;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7260, %temp}, %fd7;
	}
	setp.ne.s32	%p4914, %r7260, 0;
	mov.f64 	%fd6870, %fd6869;
	@%p4914 bra 	BB8_4863;

	shr.s32 	%r7261, %r161, 31;
	and.b32  	%r7262, %r7261, -2146435072;
	add.s32 	%r7263, %r7262, 2146435072;
	or.b32  	%r7264, %r7263, -2147483648;
	selp.b32	%r7265, %r7264, %r7263, %p126;
	mov.u32 	%r7266, 0;
	mov.b64 	%fd6870, {%r7266, %r7265};
	bra.uni 	BB8_4863;

BB8_4874:
	and.b32  	%r7281, %r164, 2147483647;
	setp.ne.s32	%p4928, %r7281, 2146435072;
	@%p4928 bra 	BB8_4875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7282, %temp}, %fd8;
	}
	setp.ne.s32	%p4929, %r7282, 0;
	mov.f64 	%fd6873, %fd6872;
	@%p4929 bra 	BB8_4879;

	shr.s32 	%r7283, %r161, 31;
	and.b32  	%r7284, %r7283, -2146435072;
	add.s32 	%r7285, %r7284, 2146435072;
	or.b32  	%r7286, %r7285, -2147483648;
	selp.b32	%r7287, %r7286, %r7285, %p127;
	mov.u32 	%r7288, 0;
	mov.b64 	%fd6873, {%r7288, %r7287};
	bra.uni 	BB8_4879;

BB8_4890:
	and.b32  	%r7303, %r162, 2147483647;
	setp.ne.s32	%p4943, %r7303, 2146435072;
	@%p4943 bra 	BB8_4891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7304, %temp}, %fd7;
	}
	setp.ne.s32	%p4944, %r7304, 0;
	mov.f64 	%fd6876, %fd6875;
	@%p4944 bra 	BB8_4895;

	shr.s32 	%r7305, %r161, 31;
	and.b32  	%r7306, %r7305, -2146435072;
	add.s32 	%r7307, %r7306, 2146435072;
	or.b32  	%r7308, %r7307, -2147483648;
	selp.b32	%r7309, %r7308, %r7307, %p126;
	mov.u32 	%r7310, 0;
	mov.b64 	%fd6876, {%r7310, %r7309};
	bra.uni 	BB8_4895;

BB8_4906:
	and.b32  	%r7325, %r164, 2147483647;
	setp.ne.s32	%p4958, %r7325, 2146435072;
	@%p4958 bra 	BB8_4907;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7326, %temp}, %fd8;
	}
	setp.ne.s32	%p4959, %r7326, 0;
	mov.f64 	%fd6879, %fd6878;
	@%p4959 bra 	BB8_4911;

	shr.s32 	%r7327, %r161, 31;
	and.b32  	%r7328, %r7327, -2146435072;
	add.s32 	%r7329, %r7328, 2146435072;
	or.b32  	%r7330, %r7329, -2147483648;
	selp.b32	%r7331, %r7330, %r7329, %p127;
	mov.u32 	%r7332, 0;
	mov.b64 	%fd6879, {%r7332, %r7331};
	bra.uni 	BB8_4911;

BB8_2235:
	mov.f64 	%fd6378, %fd6377;
	bra.uni 	BB8_2239;

BB8_2251:
	mov.f64 	%fd6381, %fd6380;
	bra.uni 	BB8_2255;

BB8_2267:
	mov.f64 	%fd6384, %fd6383;
	bra.uni 	BB8_2271;

BB8_2283:
	mov.f64 	%fd6387, %fd6386;
	bra.uni 	BB8_2287;

BB8_2299:
	mov.f64 	%fd6390, %fd6389;
	bra.uni 	BB8_2303;

BB8_2315:
	mov.f64 	%fd6393, %fd6392;
	bra.uni 	BB8_2319;

BB8_2331:
	mov.f64 	%fd6396, %fd6395;
	bra.uni 	BB8_2335;

BB8_2347:
	mov.f64 	%fd6399, %fd6398;
	bra.uni 	BB8_2351;

BB8_2363:
	mov.f64 	%fd6402, %fd6401;
	bra.uni 	BB8_2367;

BB8_2379:
	mov.f64 	%fd6405, %fd6404;
	bra.uni 	BB8_2383;

BB8_2395:
	mov.f64 	%fd6408, %fd6407;
	bra.uni 	BB8_2399;

BB8_2411:
	mov.f64 	%fd6411, %fd6410;
	bra.uni 	BB8_2415;

BB8_2427:
	mov.f64 	%fd6414, %fd6413;
	bra.uni 	BB8_2431;

BB8_2443:
	mov.f64 	%fd6417, %fd6416;
	bra.uni 	BB8_2447;

BB8_2459:
	mov.f64 	%fd6420, %fd6419;
	bra.uni 	BB8_2463;

BB8_2475:
	mov.f64 	%fd6423, %fd6422;
	bra.uni 	BB8_2479;

BB8_2491:
	mov.f64 	%fd6426, %fd6425;
	bra.uni 	BB8_2495;

BB8_2507:
	mov.f64 	%fd6429, %fd6428;
	bra.uni 	BB8_2511;

BB8_2523:
	mov.f64 	%fd6432, %fd6431;
	bra.uni 	BB8_2527;

BB8_2539:
	mov.f64 	%fd6435, %fd6434;
	bra.uni 	BB8_2543;

BB8_2555:
	mov.f64 	%fd6438, %fd6437;
	bra.uni 	BB8_2559;

BB8_2571:
	mov.f64 	%fd6441, %fd6440;
	bra.uni 	BB8_2575;

BB8_2587:
	mov.f64 	%fd6444, %fd6443;
	bra.uni 	BB8_2591;

BB8_2603:
	mov.f64 	%fd6447, %fd6446;
	bra.uni 	BB8_2607;

BB8_2619:
	mov.f64 	%fd6450, %fd6449;
	bra.uni 	BB8_2623;

BB8_2635:
	mov.f64 	%fd6453, %fd6452;
	bra.uni 	BB8_2639;

BB8_2651:
	mov.f64 	%fd6456, %fd6455;
	bra.uni 	BB8_2655;

BB8_2667:
	mov.f64 	%fd6459, %fd6458;
	bra.uni 	BB8_2671;

BB8_2683:
	mov.f64 	%fd6462, %fd6461;
	bra.uni 	BB8_2687;

BB8_2699:
	mov.f64 	%fd6465, %fd6464;
	bra.uni 	BB8_2703;

BB8_2715:
	mov.f64 	%fd6468, %fd6467;
	bra.uni 	BB8_2719;

BB8_2731:
	mov.f64 	%fd6471, %fd6470;
	bra.uni 	BB8_2735;

BB8_2747:
	mov.f64 	%fd6474, %fd6473;
	bra.uni 	BB8_2751;

BB8_2763:
	mov.f64 	%fd6477, %fd6476;
	bra.uni 	BB8_2767;

BB8_2779:
	mov.f64 	%fd6480, %fd6479;
	bra.uni 	BB8_2783;

BB8_2795:
	mov.f64 	%fd6483, %fd6482;
	bra.uni 	BB8_2799;

BB8_2811:
	mov.f64 	%fd6486, %fd6485;
	bra.uni 	BB8_2815;

BB8_2827:
	mov.f64 	%fd6489, %fd6488;
	bra.uni 	BB8_2831;

BB8_2843:
	mov.f64 	%fd6492, %fd6491;
	bra.uni 	BB8_2847;

BB8_2859:
	mov.f64 	%fd6495, %fd6494;
	bra.uni 	BB8_2863;

BB8_2875:
	mov.f64 	%fd6498, %fd6497;
	bra.uni 	BB8_2879;

BB8_2891:
	mov.f64 	%fd6501, %fd6500;
	bra.uni 	BB8_2895;

BB8_2907:
	mov.f64 	%fd6504, %fd6503;
	bra.uni 	BB8_2911;

BB8_2923:
	mov.f64 	%fd6507, %fd6506;
	bra.uni 	BB8_2927;

BB8_2939:
	mov.f64 	%fd6510, %fd6509;
	bra.uni 	BB8_2943;

BB8_2955:
	mov.f64 	%fd6513, %fd6512;
	bra.uni 	BB8_2959;

BB8_2971:
	mov.f64 	%fd6516, %fd6515;
	bra.uni 	BB8_2975;

BB8_2987:
	mov.f64 	%fd6519, %fd6518;
	bra.uni 	BB8_2991;

BB8_3003:
	mov.f64 	%fd6522, %fd6521;
	bra.uni 	BB8_3007;

BB8_3019:
	mov.f64 	%fd6525, %fd6524;
	bra.uni 	BB8_3023;

BB8_3035:
	mov.f64 	%fd6528, %fd6527;
	bra.uni 	BB8_3039;

BB8_3051:
	mov.f64 	%fd6531, %fd6530;
	bra.uni 	BB8_3055;

BB8_3067:
	mov.f64 	%fd6534, %fd6533;
	bra.uni 	BB8_3071;

BB8_3083:
	mov.f64 	%fd6537, %fd6536;
	bra.uni 	BB8_3087;

BB8_3099:
	mov.f64 	%fd6540, %fd6539;
	bra.uni 	BB8_3103;

BB8_3115:
	mov.f64 	%fd6543, %fd6542;
	bra.uni 	BB8_3119;

BB8_3131:
	mov.f64 	%fd6546, %fd6545;
	bra.uni 	BB8_3135;

BB8_3147:
	mov.f64 	%fd6549, %fd6548;
	bra.uni 	BB8_3151;

BB8_3163:
	mov.f64 	%fd6552, %fd6551;
	bra.uni 	BB8_3167;

BB8_3179:
	mov.f64 	%fd6555, %fd6554;
	bra.uni 	BB8_3183;

BB8_3195:
	mov.f64 	%fd6558, %fd6557;
	bra.uni 	BB8_3199;

BB8_3211:
	mov.f64 	%fd6561, %fd6560;
	bra.uni 	BB8_3215;

BB8_3227:
	mov.f64 	%fd6564, %fd6563;
	bra.uni 	BB8_3231;

BB8_3243:
	mov.f64 	%fd6567, %fd6566;
	bra.uni 	BB8_3247;

BB8_3259:
	mov.f64 	%fd6570, %fd6569;
	bra.uni 	BB8_3263;

BB8_3275:
	mov.f64 	%fd6573, %fd6572;
	bra.uni 	BB8_3279;

BB8_3291:
	mov.f64 	%fd6576, %fd6575;
	bra.uni 	BB8_3295;

BB8_3307:
	mov.f64 	%fd6579, %fd6578;
	bra.uni 	BB8_3311;

BB8_3323:
	mov.f64 	%fd6582, %fd6581;
	bra.uni 	BB8_3327;

BB8_3339:
	mov.f64 	%fd6585, %fd6584;
	bra.uni 	BB8_3343;

BB8_3355:
	mov.f64 	%fd6588, %fd6587;
	bra.uni 	BB8_3359;

BB8_3371:
	mov.f64 	%fd6591, %fd6590;
	bra.uni 	BB8_3375;

BB8_3387:
	mov.f64 	%fd6594, %fd6593;
	bra.uni 	BB8_3391;

BB8_3403:
	mov.f64 	%fd6597, %fd6596;
	bra.uni 	BB8_3407;

BB8_3419:
	mov.f64 	%fd6600, %fd6599;
	bra.uni 	BB8_3423;

BB8_3435:
	mov.f64 	%fd6603, %fd6602;
	bra.uni 	BB8_3439;

BB8_3451:
	mov.f64 	%fd6606, %fd6605;
	bra.uni 	BB8_3455;

BB8_3467:
	mov.f64 	%fd6609, %fd6608;
	bra.uni 	BB8_3471;

BB8_3483:
	mov.f64 	%fd6612, %fd6611;
	bra.uni 	BB8_3487;

BB8_3499:
	mov.f64 	%fd6615, %fd6614;
	bra.uni 	BB8_3503;

BB8_3515:
	mov.f64 	%fd6618, %fd6617;
	bra.uni 	BB8_3519;

BB8_3531:
	mov.f64 	%fd6621, %fd6620;
	bra.uni 	BB8_3535;

BB8_3547:
	mov.f64 	%fd6624, %fd6623;
	bra.uni 	BB8_3551;

BB8_3563:
	mov.f64 	%fd6627, %fd6626;
	bra.uni 	BB8_3567;

BB8_3579:
	mov.f64 	%fd6630, %fd6629;
	bra.uni 	BB8_3583;

BB8_3595:
	mov.f64 	%fd6633, %fd6632;
	bra.uni 	BB8_3599;

BB8_3611:
	mov.f64 	%fd6636, %fd6635;
	bra.uni 	BB8_3615;

BB8_3627:
	mov.f64 	%fd6639, %fd6638;
	bra.uni 	BB8_3631;

BB8_3643:
	mov.f64 	%fd6642, %fd6641;
	bra.uni 	BB8_3647;

BB8_3659:
	mov.f64 	%fd6645, %fd6644;
	bra.uni 	BB8_3663;

BB8_3675:
	mov.f64 	%fd6648, %fd6647;
	bra.uni 	BB8_3679;

BB8_3691:
	mov.f64 	%fd6651, %fd6650;
	bra.uni 	BB8_3695;

BB8_3707:
	mov.f64 	%fd6654, %fd6653;
	bra.uni 	BB8_3711;

BB8_3723:
	mov.f64 	%fd6657, %fd6656;
	bra.uni 	BB8_3727;

BB8_3739:
	mov.f64 	%fd6660, %fd6659;
	bra.uni 	BB8_3743;

BB8_3755:
	mov.f64 	%fd6663, %fd6662;
	bra.uni 	BB8_3759;

BB8_3771:
	mov.f64 	%fd6666, %fd6665;
	bra.uni 	BB8_3775;

BB8_3787:
	mov.f64 	%fd6669, %fd6668;
	bra.uni 	BB8_3791;

BB8_3803:
	mov.f64 	%fd6672, %fd6671;
	bra.uni 	BB8_3807;

BB8_3819:
	mov.f64 	%fd6675, %fd6674;
	bra.uni 	BB8_3823;

BB8_3835:
	mov.f64 	%fd6678, %fd6677;
	bra.uni 	BB8_3839;

BB8_3851:
	mov.f64 	%fd6681, %fd6680;
	bra.uni 	BB8_3855;

BB8_3867:
	mov.f64 	%fd6684, %fd6683;
	bra.uni 	BB8_3871;

BB8_3883:
	mov.f64 	%fd6687, %fd6686;
	bra.uni 	BB8_3887;

BB8_3899:
	mov.f64 	%fd6690, %fd6689;
	bra.uni 	BB8_3903;

BB8_3915:
	mov.f64 	%fd6693, %fd6692;
	bra.uni 	BB8_3919;

BB8_3931:
	mov.f64 	%fd6696, %fd6695;
	bra.uni 	BB8_3935;

BB8_3947:
	mov.f64 	%fd6699, %fd6698;
	bra.uni 	BB8_3951;

BB8_3963:
	mov.f64 	%fd6702, %fd6701;
	bra.uni 	BB8_3967;

BB8_3979:
	mov.f64 	%fd6705, %fd6704;
	bra.uni 	BB8_3983;

BB8_3995:
	mov.f64 	%fd6708, %fd6707;
	bra.uni 	BB8_3999;

BB8_4011:
	mov.f64 	%fd6711, %fd6710;
	bra.uni 	BB8_4015;

BB8_4027:
	mov.f64 	%fd6714, %fd6713;
	bra.uni 	BB8_4031;

BB8_4043:
	mov.f64 	%fd6717, %fd6716;
	bra.uni 	BB8_4047;

BB8_4059:
	mov.f64 	%fd6720, %fd6719;
	bra.uni 	BB8_4063;

BB8_4075:
	mov.f64 	%fd6723, %fd6722;
	bra.uni 	BB8_4079;

BB8_4091:
	mov.f64 	%fd6726, %fd6725;
	bra.uni 	BB8_4095;

BB8_4107:
	mov.f64 	%fd6729, %fd6728;
	bra.uni 	BB8_4111;

BB8_4123:
	mov.f64 	%fd6732, %fd6731;
	bra.uni 	BB8_4127;

BB8_4139:
	mov.f64 	%fd6735, %fd6734;
	bra.uni 	BB8_4143;

BB8_4155:
	mov.f64 	%fd6738, %fd6737;
	bra.uni 	BB8_4159;

BB8_4171:
	mov.f64 	%fd6741, %fd6740;
	bra.uni 	BB8_4175;

BB8_4187:
	mov.f64 	%fd6744, %fd6743;
	bra.uni 	BB8_4191;

BB8_4203:
	mov.f64 	%fd6747, %fd6746;
	bra.uni 	BB8_4207;

BB8_4219:
	mov.f64 	%fd6750, %fd6749;
	bra.uni 	BB8_4223;

BB8_4235:
	mov.f64 	%fd6753, %fd6752;
	bra.uni 	BB8_4239;

BB8_4251:
	mov.f64 	%fd6756, %fd6755;
	bra.uni 	BB8_4255;

BB8_4267:
	mov.f64 	%fd6759, %fd6758;
	bra.uni 	BB8_4271;

BB8_4283:
	mov.f64 	%fd6762, %fd6761;
	bra.uni 	BB8_4287;

BB8_4299:
	mov.f64 	%fd6765, %fd6764;
	bra.uni 	BB8_4303;

BB8_4315:
	mov.f64 	%fd6768, %fd6767;
	bra.uni 	BB8_4319;

BB8_4331:
	mov.f64 	%fd6771, %fd6770;
	bra.uni 	BB8_4335;

BB8_4347:
	mov.f64 	%fd6774, %fd6773;
	bra.uni 	BB8_4351;

BB8_4363:
	mov.f64 	%fd6777, %fd6776;
	bra.uni 	BB8_4367;

BB8_4379:
	mov.f64 	%fd6780, %fd6779;
	bra.uni 	BB8_4383;

BB8_4395:
	mov.f64 	%fd6783, %fd6782;
	bra.uni 	BB8_4399;

BB8_4411:
	mov.f64 	%fd6786, %fd6785;
	bra.uni 	BB8_4415;

BB8_4427:
	mov.f64 	%fd6789, %fd6788;
	bra.uni 	BB8_4431;

BB8_4443:
	mov.f64 	%fd6792, %fd6791;
	bra.uni 	BB8_4447;

BB8_4459:
	mov.f64 	%fd6795, %fd6794;
	bra.uni 	BB8_4463;

BB8_4475:
	mov.f64 	%fd6798, %fd6797;
	bra.uni 	BB8_4479;

BB8_4491:
	mov.f64 	%fd6801, %fd6800;
	bra.uni 	BB8_4495;

BB8_4507:
	mov.f64 	%fd6804, %fd6803;
	bra.uni 	BB8_4511;

BB8_4523:
	mov.f64 	%fd6807, %fd6806;
	bra.uni 	BB8_4527;

BB8_4539:
	mov.f64 	%fd6810, %fd6809;
	bra.uni 	BB8_4543;

BB8_4555:
	mov.f64 	%fd6813, %fd6812;
	bra.uni 	BB8_4559;

BB8_4571:
	mov.f64 	%fd6816, %fd6815;
	bra.uni 	BB8_4575;

BB8_4587:
	mov.f64 	%fd6819, %fd6818;
	bra.uni 	BB8_4591;

BB8_4603:
	mov.f64 	%fd6822, %fd6821;
	bra.uni 	BB8_4607;

BB8_4619:
	mov.f64 	%fd6825, %fd6824;
	bra.uni 	BB8_4623;

BB8_4635:
	mov.f64 	%fd6828, %fd6827;
	bra.uni 	BB8_4639;

BB8_4651:
	mov.f64 	%fd6831, %fd6830;
	bra.uni 	BB8_4655;

BB8_4667:
	mov.f64 	%fd6834, %fd6833;
	bra.uni 	BB8_4671;

BB8_4683:
	mov.f64 	%fd6837, %fd6836;
	bra.uni 	BB8_4687;

BB8_4699:
	mov.f64 	%fd6840, %fd6839;
	bra.uni 	BB8_4703;

BB8_4715:
	mov.f64 	%fd6843, %fd6842;
	bra.uni 	BB8_4719;

BB8_4731:
	mov.f64 	%fd6846, %fd6845;
	bra.uni 	BB8_4735;

BB8_4747:
	mov.f64 	%fd6849, %fd6848;
	bra.uni 	BB8_4751;

BB8_4763:
	mov.f64 	%fd6852, %fd6851;
	bra.uni 	BB8_4767;

BB8_4779:
	mov.f64 	%fd6855, %fd6854;
	bra.uni 	BB8_4783;

BB8_4795:
	mov.f64 	%fd6858, %fd6857;
	bra.uni 	BB8_4799;

BB8_4811:
	mov.f64 	%fd6861, %fd6860;
	bra.uni 	BB8_4815;

BB8_4827:
	mov.f64 	%fd6864, %fd6863;
	bra.uni 	BB8_4831;

BB8_4843:
	mov.f64 	%fd6867, %fd6866;
	bra.uni 	BB8_4847;

BB8_4859:
	mov.f64 	%fd6870, %fd6869;
	bra.uni 	BB8_4863;

BB8_4875:
	mov.f64 	%fd6873, %fd6872;
	bra.uni 	BB8_4879;

BB8_4891:
	mov.f64 	%fd6876, %fd6875;
	bra.uni 	BB8_4895;

BB8_4907:
	mov.f64 	%fd6879, %fd6878;
	bra.uni 	BB8_4911;

BB8_454:
	and.b32  	%r907, %r65, 2147483647;
	setp.ne.s32	%p593, %r907, 2146435072;
	@%p593 bra 	BB8_455;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r908, %temp}, %fd409;
	}
	setp.ne.s32	%p594, %r908, 0;
	mov.f64 	%fd6033, %fd6032;
	@%p594 bra 	BB8_459;

	shr.s32 	%r909, %r66, 31;
	and.b32  	%r910, %r909, -2146435072;
	add.s32 	%r911, %r910, 2146435072;
	or.b32  	%r912, %r911, -2147483648;
	selp.b32	%r913, %r912, %r911, %p24;
	mov.u32 	%r914, 0;
	mov.b64 	%fd6033, {%r914, %r913};
	bra.uni 	BB8_459;

BB8_470:
	and.b32  	%r933, %r65, 2147483647;
	setp.ne.s32	%p609, %r933, 2146435072;
	@%p609 bra 	BB8_471;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r934, %temp}, %fd409;
	}
	setp.ne.s32	%p610, %r934, 0;
	mov.f64 	%fd6036, %fd6035;
	@%p610 bra 	BB8_475;

	shr.s32 	%r935, %r67, 31;
	and.b32  	%r936, %r935, -2146435072;
	add.s32 	%r937, %r936, 2146435072;
	or.b32  	%r938, %r937, -2147483648;
	selp.b32	%r939, %r938, %r937, %p25;
	mov.u32 	%r940, 0;
	mov.b64 	%fd6036, {%r940, %r939};
	bra.uni 	BB8_475;

BB8_486:
	and.b32  	%r959, %r65, 2147483647;
	setp.ne.s32	%p626, %r959, 2146435072;
	@%p626 bra 	BB8_487;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r960, %temp}, %fd409;
	}
	setp.ne.s32	%p627, %r960, 0;
	mov.f64 	%fd6039, %fd6038;
	@%p627 bra 	BB8_491;

	shr.s32 	%r961, %r68, 31;
	and.b32  	%r962, %r961, -2146435072;
	add.s32 	%r963, %r962, 2146435072;
	or.b32  	%r964, %r963, -2147483648;
	selp.b32	%r965, %r964, %r963, %p26;
	mov.u32 	%r966, 0;
	mov.b64 	%fd6039, {%r966, %r965};
	bra.uni 	BB8_491;

BB8_502:
	and.b32  	%r985, %r65, 2147483647;
	setp.ne.s32	%p643, %r985, 2146435072;
	@%p643 bra 	BB8_503;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r986, %temp}, %fd409;
	}
	setp.ne.s32	%p644, %r986, 0;
	mov.f64 	%fd6042, %fd6041;
	@%p644 bra 	BB8_507;

	shr.s32 	%r987, %r69, 31;
	and.b32  	%r988, %r987, -2146435072;
	add.s32 	%r989, %r988, 2146435072;
	or.b32  	%r990, %r989, -2147483648;
	selp.b32	%r991, %r990, %r989, %p27;
	mov.u32 	%r992, 0;
	mov.b64 	%fd6042, {%r992, %r991};
	bra.uni 	BB8_507;

BB8_518:
	and.b32  	%r1011, %r65, 2147483647;
	setp.ne.s32	%p660, %r1011, 2146435072;
	@%p660 bra 	BB8_519;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1012, %temp}, %fd409;
	}
	setp.ne.s32	%p661, %r1012, 0;
	mov.f64 	%fd6045, %fd6044;
	@%p661 bra 	BB8_523;

	shr.s32 	%r1013, %r70, 31;
	and.b32  	%r1014, %r1013, -2146435072;
	add.s32 	%r1015, %r1014, 2146435072;
	or.b32  	%r1016, %r1015, -2147483648;
	selp.b32	%r1017, %r1016, %r1015, %p28;
	mov.u32 	%r1018, 0;
	mov.b64 	%fd6045, {%r1018, %r1017};
	bra.uni 	BB8_523;

BB8_534:
	and.b32  	%r1037, %r65, 2147483647;
	setp.ne.s32	%p677, %r1037, 2146435072;
	@%p677 bra 	BB8_535;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1038, %temp}, %fd409;
	}
	setp.ne.s32	%p678, %r1038, 0;
	mov.f64 	%fd6048, %fd6047;
	@%p678 bra 	BB8_539;

	shr.s32 	%r1039, %r71, 31;
	and.b32  	%r1040, %r1039, -2146435072;
	add.s32 	%r1041, %r1040, 2146435072;
	or.b32  	%r1042, %r1041, -2147483648;
	selp.b32	%r1043, %r1042, %r1041, %p29;
	mov.u32 	%r1044, 0;
	mov.b64 	%fd6048, {%r1044, %r1043};
	bra.uni 	BB8_539;

BB8_552:
	and.b32  	%r1063, %r72, 2147483647;
	setp.ne.s32	%p696, %r1063, 2146435072;
	@%p696 bra 	BB8_553;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1064, %temp}, %fd478;
	}
	setp.ne.s32	%p697, %r1064, 0;
	mov.f64 	%fd6052, %fd6051;
	@%p697 bra 	BB8_557;

	shr.s32 	%r1065, %r73, 31;
	and.b32  	%r1066, %r1065, -2146435072;
	add.s32 	%r1067, %r1066, 2146435072;
	or.b32  	%r1068, %r1067, -2147483648;
	selp.b32	%r1069, %r1068, %r1067, %p31;
	mov.u32 	%r1070, 0;
	mov.b64 	%fd6052, {%r1070, %r1069};
	bra.uni 	BB8_557;

BB8_568:
	and.b32  	%r1089, %r72, 2147483647;
	setp.ne.s32	%p712, %r1089, 2146435072;
	@%p712 bra 	BB8_569;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1090, %temp}, %fd478;
	}
	setp.ne.s32	%p713, %r1090, 0;
	mov.f64 	%fd6055, %fd6054;
	@%p713 bra 	BB8_573;

	shr.s32 	%r1091, %r74, 31;
	and.b32  	%r1092, %r1091, -2146435072;
	add.s32 	%r1093, %r1092, 2146435072;
	or.b32  	%r1094, %r1093, -2147483648;
	selp.b32	%r1095, %r1094, %r1093, %p32;
	mov.u32 	%r1096, 0;
	mov.b64 	%fd6055, {%r1096, %r1095};
	bra.uni 	BB8_573;

BB8_584:
	and.b32  	%r1115, %r72, 2147483647;
	setp.ne.s32	%p729, %r1115, 2146435072;
	@%p729 bra 	BB8_585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1116, %temp}, %fd478;
	}
	setp.ne.s32	%p730, %r1116, 0;
	mov.f64 	%fd6058, %fd6057;
	@%p730 bra 	BB8_589;

	shr.s32 	%r1117, %r75, 31;
	and.b32  	%r1118, %r1117, -2146435072;
	add.s32 	%r1119, %r1118, 2146435072;
	or.b32  	%r1120, %r1119, -2147483648;
	selp.b32	%r1121, %r1120, %r1119, %p33;
	mov.u32 	%r1122, 0;
	mov.b64 	%fd6058, {%r1122, %r1121};
	bra.uni 	BB8_589;

BB8_600:
	and.b32  	%r1141, %r72, 2147483647;
	setp.ne.s32	%p746, %r1141, 2146435072;
	@%p746 bra 	BB8_601;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1142, %temp}, %fd478;
	}
	setp.ne.s32	%p747, %r1142, 0;
	mov.f64 	%fd6061, %fd6060;
	@%p747 bra 	BB8_605;

	shr.s32 	%r1143, %r76, 31;
	and.b32  	%r1144, %r1143, -2146435072;
	add.s32 	%r1145, %r1144, 2146435072;
	or.b32  	%r1146, %r1145, -2147483648;
	selp.b32	%r1147, %r1146, %r1145, %p34;
	mov.u32 	%r1148, 0;
	mov.b64 	%fd6061, {%r1148, %r1147};
	bra.uni 	BB8_605;

BB8_616:
	and.b32  	%r1167, %r72, 2147483647;
	setp.ne.s32	%p763, %r1167, 2146435072;
	@%p763 bra 	BB8_617;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1168, %temp}, %fd478;
	}
	setp.ne.s32	%p764, %r1168, 0;
	mov.f64 	%fd6064, %fd6063;
	@%p764 bra 	BB8_621;

	shr.s32 	%r1169, %r77, 31;
	and.b32  	%r1170, %r1169, -2146435072;
	add.s32 	%r1171, %r1170, 2146435072;
	or.b32  	%r1172, %r1171, -2147483648;
	selp.b32	%r1173, %r1172, %r1171, %p35;
	mov.u32 	%r1174, 0;
	mov.b64 	%fd6064, {%r1174, %r1173};
	bra.uni 	BB8_621;

BB8_632:
	and.b32  	%r1193, %r72, 2147483647;
	setp.ne.s32	%p780, %r1193, 2146435072;
	@%p780 bra 	BB8_633;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1194, %temp}, %fd478;
	}
	setp.ne.s32	%p781, %r1194, 0;
	mov.f64 	%fd6067, %fd6066;
	@%p781 bra 	BB8_637;

	shr.s32 	%r1195, %r78, 31;
	and.b32  	%r1196, %r1195, -2146435072;
	add.s32 	%r1197, %r1196, 2146435072;
	or.b32  	%r1198, %r1197, -2147483648;
	selp.b32	%r1199, %r1198, %r1197, %p36;
	mov.u32 	%r1200, 0;
	mov.b64 	%fd6067, {%r1200, %r1199};
	bra.uni 	BB8_637;

BB8_650:
	and.b32  	%r1219, %r79, 2147483647;
	setp.ne.s32	%p802, %r1219, 2146435072;
	@%p802 bra 	BB8_651;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1220, %temp}, %fd547;
	}
	setp.ne.s32	%p803, %r1220, 0;
	mov.f64 	%fd6071, %fd6070;
	@%p803 bra 	BB8_655;

	shr.s32 	%r1221, %r80, 31;
	and.b32  	%r1222, %r1221, -2146435072;
	add.s32 	%r1223, %r1222, 2146435072;
	or.b32  	%r1224, %r1223, -2147483648;
	selp.b32	%r1225, %r1224, %r1223, %p37;
	mov.u32 	%r1226, 0;
	mov.b64 	%fd6071, {%r1226, %r1225};
	bra.uni 	BB8_655;

BB8_666:
	and.b32  	%r1245, %r79, 2147483647;
	setp.ne.s32	%p818, %r1245, 2146435072;
	@%p818 bra 	BB8_667;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1246, %temp}, %fd547;
	}
	setp.ne.s32	%p819, %r1246, 0;
	mov.f64 	%fd6074, %fd6073;
	@%p819 bra 	BB8_671;

	shr.s32 	%r1247, %r81, 31;
	and.b32  	%r1248, %r1247, -2146435072;
	add.s32 	%r1249, %r1248, 2146435072;
	or.b32  	%r1250, %r1249, -2147483648;
	selp.b32	%r1251, %r1250, %r1249, %p38;
	mov.u32 	%r1252, 0;
	mov.b64 	%fd6074, {%r1252, %r1251};
	bra.uni 	BB8_671;

BB8_682:
	and.b32  	%r1270, %r83, 2147483647;
	setp.ne.s32	%p835, %r1270, 2146435072;
	@%p835 bra 	BB8_683;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1271, %temp}, %fd6;
	}
	setp.ne.s32	%p836, %r1271, 0;
	mov.f64 	%fd6077, %fd6076;
	@%p836 bra 	BB8_687;

	shr.s32 	%r1272, %r82, 31;
	and.b32  	%r1273, %r1272, -2146435072;
	add.s32 	%r1274, %r1273, 2146435072;
	or.b32  	%r1275, %r1274, -2147483648;
	selp.b32	%r1276, %r1275, %r1274, %p39;
	mov.u32 	%r1277, 0;
	mov.b64 	%fd6077, {%r1277, %r1276};
	bra.uni 	BB8_687;

BB8_698:
	and.b32  	%r1296, %r79, 2147483647;
	setp.ne.s32	%p852, %r1296, 2146435072;
	@%p852 bra 	BB8_699;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1297, %temp}, %fd547;
	}
	setp.ne.s32	%p853, %r1297, 0;
	mov.f64 	%fd6080, %fd6079;
	@%p853 bra 	BB8_703;

	shr.s32 	%r1298, %r85, 31;
	and.b32  	%r1299, %r1298, -2146435072;
	add.s32 	%r1300, %r1299, 2146435072;
	or.b32  	%r1301, %r1300, -2147483648;
	selp.b32	%r1302, %r1301, %r1300, %p40;
	mov.u32 	%r1303, 0;
	mov.b64 	%fd6080, {%r1303, %r1302};
	bra.uni 	BB8_703;

BB8_714:
	and.b32  	%r1321, %r83, 2147483647;
	setp.ne.s32	%p869, %r1321, 2146435072;
	@%p869 bra 	BB8_715;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1322, %temp}, %fd6;
	}
	setp.ne.s32	%p870, %r1322, 0;
	mov.f64 	%fd6083, %fd6082;
	@%p870 bra 	BB8_719;

	shr.s32 	%r1323, %r86, 31;
	and.b32  	%r1324, %r1323, -2146435072;
	add.s32 	%r1325, %r1324, 2146435072;
	or.b32  	%r1326, %r1325, -2147483648;
	selp.b32	%r1327, %r1326, %r1325, %p41;
	mov.u32 	%r1328, 0;
	mov.b64 	%fd6083, {%r1328, %r1327};
	bra.uni 	BB8_719;

BB8_730:
	and.b32  	%r1347, %r79, 2147483647;
	setp.ne.s32	%p886, %r1347, 2146435072;
	@%p886 bra 	BB8_731;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1348, %temp}, %fd547;
	}
	setp.ne.s32	%p887, %r1348, 0;
	mov.f64 	%fd6086, %fd6085;
	@%p887 bra 	BB8_735;

	shr.s32 	%r1349, %r88, 31;
	and.b32  	%r1350, %r1349, -2146435072;
	add.s32 	%r1351, %r1350, 2146435072;
	or.b32  	%r1352, %r1351, -2147483648;
	selp.b32	%r1353, %r1352, %r1351, %p42;
	mov.u32 	%r1354, 0;
	mov.b64 	%fd6086, {%r1354, %r1353};
	bra.uni 	BB8_735;

BB8_746:
	and.b32  	%r1372, %r83, 2147483647;
	setp.ne.s32	%p903, %r1372, 2146435072;
	@%p903 bra 	BB8_747;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1373, %temp}, %fd6;
	}
	setp.ne.s32	%p904, %r1373, 0;
	mov.f64 	%fd6089, %fd6088;
	@%p904 bra 	BB8_751;

	shr.s32 	%r1374, %r89, 31;
	and.b32  	%r1375, %r1374, -2146435072;
	add.s32 	%r1376, %r1375, 2146435072;
	or.b32  	%r1377, %r1376, -2147483648;
	selp.b32	%r1378, %r1377, %r1376, %p43;
	mov.u32 	%r1379, 0;
	mov.b64 	%fd6089, {%r1379, %r1378};
	bra.uni 	BB8_751;

BB8_762:
	and.b32  	%r1398, %r79, 2147483647;
	setp.ne.s32	%p920, %r1398, 2146435072;
	@%p920 bra 	BB8_763;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1399, %temp}, %fd547;
	}
	setp.ne.s32	%p921, %r1399, 0;
	mov.f64 	%fd6092, %fd6091;
	@%p921 bra 	BB8_767;

	shr.s32 	%r1400, %r91, 31;
	and.b32  	%r1401, %r1400, -2146435072;
	add.s32 	%r1402, %r1401, 2146435072;
	or.b32  	%r1403, %r1402, -2147483648;
	selp.b32	%r1404, %r1403, %r1402, %p44;
	mov.u32 	%r1405, 0;
	mov.b64 	%fd6092, {%r1405, %r1404};
	bra.uni 	BB8_767;

BB8_778:
	and.b32  	%r1423, %r83, 2147483647;
	setp.ne.s32	%p937, %r1423, 2146435072;
	@%p937 bra 	BB8_779;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1424, %temp}, %fd6;
	}
	setp.ne.s32	%p938, %r1424, 0;
	mov.f64 	%fd6095, %fd6094;
	@%p938 bra 	BB8_783;

	shr.s32 	%r1425, %r92, 31;
	and.b32  	%r1426, %r1425, -2146435072;
	add.s32 	%r1427, %r1426, 2146435072;
	or.b32  	%r1428, %r1427, -2147483648;
	selp.b32	%r1429, %r1428, %r1427, %p45;
	mov.u32 	%r1430, 0;
	mov.b64 	%fd6095, {%r1430, %r1429};
	bra.uni 	BB8_783;

BB8_794:
	and.b32  	%r1449, %r79, 2147483647;
	setp.ne.s32	%p954, %r1449, 2146435072;
	@%p954 bra 	BB8_795;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1450, %temp}, %fd547;
	}
	setp.ne.s32	%p955, %r1450, 0;
	mov.f64 	%fd6098, %fd6097;
	@%p955 bra 	BB8_799;

	shr.s32 	%r1451, %r94, 31;
	and.b32  	%r1452, %r1451, -2146435072;
	add.s32 	%r1453, %r1452, 2146435072;
	or.b32  	%r1454, %r1453, -2147483648;
	selp.b32	%r1455, %r1454, %r1453, %p46;
	mov.u32 	%r1456, 0;
	mov.b64 	%fd6098, {%r1456, %r1455};
	bra.uni 	BB8_799;

BB8_810:
	and.b32  	%r1474, %r83, 2147483647;
	setp.ne.s32	%p971, %r1474, 2146435072;
	@%p971 bra 	BB8_811;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1475, %temp}, %fd6;
	}
	setp.ne.s32	%p972, %r1475, 0;
	mov.f64 	%fd6101, %fd6100;
	@%p972 bra 	BB8_815;

	shr.s32 	%r1476, %r95, 31;
	and.b32  	%r1477, %r1476, -2146435072;
	add.s32 	%r1478, %r1477, 2146435072;
	or.b32  	%r1479, %r1478, -2147483648;
	selp.b32	%r1480, %r1479, %r1478, %p47;
	mov.u32 	%r1481, 0;
	mov.b64 	%fd6101, {%r1481, %r1480};
	bra.uni 	BB8_815;

BB8_826:
	and.b32  	%r1498, %r79, 2147483647;
	setp.ne.s32	%p988, %r1498, 2146435072;
	@%p988 bra 	BB8_827;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1499, %temp}, %fd547;
	}
	setp.ne.s32	%p989, %r1499, 0;
	mov.f64 	%fd6104, %fd6103;
	@%p989 bra 	BB8_831;

	shr.s32 	%r1500, %r95, 31;
	and.b32  	%r1501, %r1500, -2146435072;
	add.s32 	%r1502, %r1501, 2146435072;
	or.b32  	%r1503, %r1502, -2147483648;
	selp.b32	%r1504, %r1503, %r1502, %p48;
	mov.u32 	%r1505, 0;
	mov.b64 	%fd6104, {%r1505, %r1504};
	bra.uni 	BB8_831;

BB8_842:
	and.b32  	%r1521, %r83, 2147483647;
	setp.ne.s32	%p1005, %r1521, 2146435072;
	@%p1005 bra 	BB8_843;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1522, %temp}, %fd6;
	}
	setp.ne.s32	%p1006, %r1522, 0;
	mov.f64 	%fd6107, %fd6106;
	@%p1006 bra 	BB8_847;

	shr.s32 	%r1523, %r94, 31;
	and.b32  	%r1524, %r1523, -2146435072;
	add.s32 	%r1525, %r1524, 2146435072;
	or.b32  	%r1526, %r1525, -2147483648;
	selp.b32	%r1527, %r1526, %r1525, %p49;
	mov.u32 	%r1528, 0;
	mov.b64 	%fd6107, {%r1528, %r1527};
	bra.uni 	BB8_847;

BB8_858:
	and.b32  	%r1545, %r79, 2147483647;
	setp.ne.s32	%p1022, %r1545, 2146435072;
	@%p1022 bra 	BB8_859;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1546, %temp}, %fd547;
	}
	setp.ne.s32	%p1023, %r1546, 0;
	mov.f64 	%fd6110, %fd6109;
	@%p1023 bra 	BB8_863;

	shr.s32 	%r1547, %r92, 31;
	and.b32  	%r1548, %r1547, -2146435072;
	add.s32 	%r1549, %r1548, 2146435072;
	or.b32  	%r1550, %r1549, -2147483648;
	selp.b32	%r1551, %r1550, %r1549, %p50;
	mov.u32 	%r1552, 0;
	mov.b64 	%fd6110, {%r1552, %r1551};
	bra.uni 	BB8_863;

BB8_874:
	and.b32  	%r1568, %r83, 2147483647;
	setp.ne.s32	%p1039, %r1568, 2146435072;
	@%p1039 bra 	BB8_875;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1569, %temp}, %fd6;
	}
	setp.ne.s32	%p1040, %r1569, 0;
	mov.f64 	%fd6113, %fd6112;
	@%p1040 bra 	BB8_879;

	shr.s32 	%r1570, %r91, 31;
	and.b32  	%r1571, %r1570, -2146435072;
	add.s32 	%r1572, %r1571, 2146435072;
	or.b32  	%r1573, %r1572, -2147483648;
	selp.b32	%r1574, %r1573, %r1572, %p51;
	mov.u32 	%r1575, 0;
	mov.b64 	%fd6113, {%r1575, %r1574};
	bra.uni 	BB8_879;

BB8_890:
	and.b32  	%r1592, %r79, 2147483647;
	setp.ne.s32	%p1056, %r1592, 2146435072;
	@%p1056 bra 	BB8_891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1593, %temp}, %fd547;
	}
	setp.ne.s32	%p1057, %r1593, 0;
	mov.f64 	%fd6116, %fd6115;
	@%p1057 bra 	BB8_895;

	shr.s32 	%r1594, %r89, 31;
	and.b32  	%r1595, %r1594, -2146435072;
	add.s32 	%r1596, %r1595, 2146435072;
	or.b32  	%r1597, %r1596, -2147483648;
	selp.b32	%r1598, %r1597, %r1596, %p52;
	mov.u32 	%r1599, 0;
	mov.b64 	%fd6116, {%r1599, %r1598};
	bra.uni 	BB8_895;

BB8_906:
	and.b32  	%r1615, %r83, 2147483647;
	setp.ne.s32	%p1073, %r1615, 2146435072;
	@%p1073 bra 	BB8_907;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1616, %temp}, %fd6;
	}
	setp.ne.s32	%p1074, %r1616, 0;
	mov.f64 	%fd6119, %fd6118;
	@%p1074 bra 	BB8_911;

	shr.s32 	%r1617, %r88, 31;
	and.b32  	%r1618, %r1617, -2146435072;
	add.s32 	%r1619, %r1618, 2146435072;
	or.b32  	%r1620, %r1619, -2147483648;
	selp.b32	%r1621, %r1620, %r1619, %p53;
	mov.u32 	%r1622, 0;
	mov.b64 	%fd6119, {%r1622, %r1621};
	bra.uni 	BB8_911;

BB8_922:
	and.b32  	%r1639, %r79, 2147483647;
	setp.ne.s32	%p1090, %r1639, 2146435072;
	@%p1090 bra 	BB8_923;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1640, %temp}, %fd547;
	}
	setp.ne.s32	%p1091, %r1640, 0;
	mov.f64 	%fd6122, %fd6121;
	@%p1091 bra 	BB8_927;

	shr.s32 	%r1641, %r86, 31;
	and.b32  	%r1642, %r1641, -2146435072;
	add.s32 	%r1643, %r1642, 2146435072;
	or.b32  	%r1644, %r1643, -2147483648;
	selp.b32	%r1645, %r1644, %r1643, %p54;
	mov.u32 	%r1646, 0;
	mov.b64 	%fd6122, {%r1646, %r1645};
	bra.uni 	BB8_927;

BB8_938:
	and.b32  	%r1662, %r83, 2147483647;
	setp.ne.s32	%p1107, %r1662, 2146435072;
	@%p1107 bra 	BB8_939;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1663, %temp}, %fd6;
	}
	setp.ne.s32	%p1108, %r1663, 0;
	mov.f64 	%fd6125, %fd6124;
	@%p1108 bra 	BB8_943;

	shr.s32 	%r1664, %r85, 31;
	and.b32  	%r1665, %r1664, -2146435072;
	add.s32 	%r1666, %r1665, 2146435072;
	or.b32  	%r1667, %r1666, -2147483648;
	selp.b32	%r1668, %r1667, %r1666, %p55;
	mov.u32 	%r1669, 0;
	mov.b64 	%fd6125, {%r1669, %r1668};
	bra.uni 	BB8_943;

BB8_954:
	and.b32  	%r1686, %r79, 2147483647;
	setp.ne.s32	%p1124, %r1686, 2146435072;
	@%p1124 bra 	BB8_955;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1687, %temp}, %fd547;
	}
	setp.ne.s32	%p1125, %r1687, 0;
	mov.f64 	%fd6128, %fd6127;
	@%p1125 bra 	BB8_959;

	shr.s32 	%r1688, %r82, 31;
	and.b32  	%r1689, %r1688, -2146435072;
	add.s32 	%r1690, %r1689, 2146435072;
	or.b32  	%r1691, %r1690, -2147483648;
	selp.b32	%r1692, %r1691, %r1690, %p56;
	mov.u32 	%r1693, 0;
	mov.b64 	%fd6128, {%r1693, %r1692};
	bra.uni 	BB8_959;

BB8_970:
	and.b32  	%r1710, %r101, 2147483647;
	setp.ne.s32	%p1141, %r1710, 2146435072;
	@%p1141 bra 	BB8_971;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1711, %temp}, %fd546;
	}
	setp.ne.s32	%p1142, %r1711, 0;
	mov.f64 	%fd6131, %fd6130;
	@%p1142 bra 	BB8_975;

	shr.s32 	%r1712, %r80, 31;
	and.b32  	%r1713, %r1712, -2146435072;
	add.s32 	%r1714, %r1713, 2146435072;
	or.b32  	%r1715, %r1714, -2147483648;
	selp.b32	%r1716, %r1715, %r1714, %p57;
	mov.u32 	%r1717, 0;
	mov.b64 	%fd6131, {%r1717, %r1716};
	bra.uni 	BB8_975;

BB8_986:
	and.b32  	%r1734, %r101, 2147483647;
	setp.ne.s32	%p1157, %r1734, 2146435072;
	@%p1157 bra 	BB8_987;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1735, %temp}, %fd546;
	}
	setp.ne.s32	%p1158, %r1735, 0;
	mov.f64 	%fd6134, %fd6133;
	@%p1158 bra 	BB8_991;

	shr.s32 	%r1736, %r81, 31;
	and.b32  	%r1737, %r1736, -2146435072;
	add.s32 	%r1738, %r1737, 2146435072;
	or.b32  	%r1739, %r1738, -2147483648;
	selp.b32	%r1740, %r1739, %r1738, %p58;
	mov.u32 	%r1741, 0;
	mov.b64 	%fd6134, {%r1741, %r1740};
	bra.uni 	BB8_991;

BB8_1002:
	and.b32  	%r1756, %r83, 2147483647;
	setp.ne.s32	%p1172, %r1756, 2146435072;
	@%p1172 bra 	BB8_1003;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1757, %temp}, %fd6;
	}
	setp.ne.s32	%p1173, %r1757, 0;
	mov.f64 	%fd6137, %fd6136;
	@%p1173 bra 	BB8_1007;

	shr.s32 	%r1758, %r82, 31;
	and.b32  	%r1759, %r1758, -2146435072;
	add.s32 	%r1760, %r1759, 2146435072;
	or.b32  	%r1761, %r1760, -2147483648;
	selp.b32	%r1762, %r1761, %r1760, %p39;
	mov.u32 	%r1763, 0;
	mov.b64 	%fd6137, {%r1763, %r1762};
	bra.uni 	BB8_1007;

BB8_1018:
	and.b32  	%r1780, %r101, 2147483647;
	setp.ne.s32	%p1189, %r1780, 2146435072;
	@%p1189 bra 	BB8_1019;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1781, %temp}, %fd546;
	}
	setp.ne.s32	%p1190, %r1781, 0;
	mov.f64 	%fd6140, %fd6139;
	@%p1190 bra 	BB8_1023;

	shr.s32 	%r1782, %r85, 31;
	and.b32  	%r1783, %r1782, -2146435072;
	add.s32 	%r1784, %r1783, 2146435072;
	or.b32  	%r1785, %r1784, -2147483648;
	selp.b32	%r1786, %r1785, %r1784, %p59;
	mov.u32 	%r1787, 0;
	mov.b64 	%fd6140, {%r1787, %r1786};
	bra.uni 	BB8_1023;

BB8_1034:
	and.b32  	%r1802, %r83, 2147483647;
	setp.ne.s32	%p1204, %r1802, 2146435072;
	@%p1204 bra 	BB8_1035;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1803, %temp}, %fd6;
	}
	setp.ne.s32	%p1205, %r1803, 0;
	mov.f64 	%fd6143, %fd6142;
	@%p1205 bra 	BB8_1039;

	shr.s32 	%r1804, %r86, 31;
	and.b32  	%r1805, %r1804, -2146435072;
	add.s32 	%r1806, %r1805, 2146435072;
	or.b32  	%r1807, %r1806, -2147483648;
	selp.b32	%r1808, %r1807, %r1806, %p41;
	mov.u32 	%r1809, 0;
	mov.b64 	%fd6143, {%r1809, %r1808};
	bra.uni 	BB8_1039;

BB8_1050:
	and.b32  	%r1826, %r101, 2147483647;
	setp.ne.s32	%p1221, %r1826, 2146435072;
	@%p1221 bra 	BB8_1051;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1827, %temp}, %fd546;
	}
	setp.ne.s32	%p1222, %r1827, 0;
	mov.f64 	%fd6146, %fd6145;
	@%p1222 bra 	BB8_1055;

	shr.s32 	%r1828, %r88, 31;
	and.b32  	%r1829, %r1828, -2146435072;
	add.s32 	%r1830, %r1829, 2146435072;
	or.b32  	%r1831, %r1830, -2147483648;
	selp.b32	%r1832, %r1831, %r1830, %p60;
	mov.u32 	%r1833, 0;
	mov.b64 	%fd6146, {%r1833, %r1832};
	bra.uni 	BB8_1055;

BB8_1066:
	and.b32  	%r1848, %r83, 2147483647;
	setp.ne.s32	%p1236, %r1848, 2146435072;
	@%p1236 bra 	BB8_1067;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1849, %temp}, %fd6;
	}
	setp.ne.s32	%p1237, %r1849, 0;
	mov.f64 	%fd6149, %fd6148;
	@%p1237 bra 	BB8_1071;

	shr.s32 	%r1850, %r89, 31;
	and.b32  	%r1851, %r1850, -2146435072;
	add.s32 	%r1852, %r1851, 2146435072;
	or.b32  	%r1853, %r1852, -2147483648;
	selp.b32	%r1854, %r1853, %r1852, %p43;
	mov.u32 	%r1855, 0;
	mov.b64 	%fd6149, {%r1855, %r1854};
	bra.uni 	BB8_1071;

BB8_1082:
	and.b32  	%r1872, %r101, 2147483647;
	setp.ne.s32	%p1253, %r1872, 2146435072;
	@%p1253 bra 	BB8_1083;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1873, %temp}, %fd546;
	}
	setp.ne.s32	%p1254, %r1873, 0;
	mov.f64 	%fd6152, %fd6151;
	@%p1254 bra 	BB8_1087;

	shr.s32 	%r1874, %r91, 31;
	and.b32  	%r1875, %r1874, -2146435072;
	add.s32 	%r1876, %r1875, 2146435072;
	or.b32  	%r1877, %r1876, -2147483648;
	selp.b32	%r1878, %r1877, %r1876, %p61;
	mov.u32 	%r1879, 0;
	mov.b64 	%fd6152, {%r1879, %r1878};
	bra.uni 	BB8_1087;

BB8_1098:
	and.b32  	%r1894, %r83, 2147483647;
	setp.ne.s32	%p1268, %r1894, 2146435072;
	@%p1268 bra 	BB8_1099;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1895, %temp}, %fd6;
	}
	setp.ne.s32	%p1269, %r1895, 0;
	mov.f64 	%fd6155, %fd6154;
	@%p1269 bra 	BB8_1103;

	shr.s32 	%r1896, %r92, 31;
	and.b32  	%r1897, %r1896, -2146435072;
	add.s32 	%r1898, %r1897, 2146435072;
	or.b32  	%r1899, %r1898, -2147483648;
	selp.b32	%r1900, %r1899, %r1898, %p45;
	mov.u32 	%r1901, 0;
	mov.b64 	%fd6155, {%r1901, %r1900};
	bra.uni 	BB8_1103;

BB8_1114:
	and.b32  	%r1918, %r101, 2147483647;
	setp.ne.s32	%p1285, %r1918, 2146435072;
	@%p1285 bra 	BB8_1115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1919, %temp}, %fd546;
	}
	setp.ne.s32	%p1286, %r1919, 0;
	mov.f64 	%fd6158, %fd6157;
	@%p1286 bra 	BB8_1119;

	shr.s32 	%r1920, %r94, 31;
	and.b32  	%r1921, %r1920, -2146435072;
	add.s32 	%r1922, %r1921, 2146435072;
	or.b32  	%r1923, %r1922, -2147483648;
	selp.b32	%r1924, %r1923, %r1922, %p62;
	mov.u32 	%r1925, 0;
	mov.b64 	%fd6158, {%r1925, %r1924};
	bra.uni 	BB8_1119;

BB8_1130:
	and.b32  	%r1940, %r83, 2147483647;
	setp.ne.s32	%p1300, %r1940, 2146435072;
	@%p1300 bra 	BB8_1131;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1941, %temp}, %fd6;
	}
	setp.ne.s32	%p1301, %r1941, 0;
	mov.f64 	%fd6161, %fd6160;
	@%p1301 bra 	BB8_1135;

	shr.s32 	%r1942, %r95, 31;
	and.b32  	%r1943, %r1942, -2146435072;
	add.s32 	%r1944, %r1943, 2146435072;
	or.b32  	%r1945, %r1944, -2147483648;
	selp.b32	%r1946, %r1945, %r1944, %p47;
	mov.u32 	%r1947, 0;
	mov.b64 	%fd6161, {%r1947, %r1946};
	bra.uni 	BB8_1135;

BB8_1146:
	and.b32  	%r1964, %r101, 2147483647;
	setp.ne.s32	%p1317, %r1964, 2146435072;
	@%p1317 bra 	BB8_1147;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1965, %temp}, %fd546;
	}
	setp.ne.s32	%p1318, %r1965, 0;
	mov.f64 	%fd6164, %fd6163;
	@%p1318 bra 	BB8_1151;

	shr.s32 	%r1966, %r95, 31;
	and.b32  	%r1967, %r1966, -2146435072;
	add.s32 	%r1968, %r1967, 2146435072;
	or.b32  	%r1969, %r1968, -2147483648;
	selp.b32	%r1970, %r1969, %r1968, %p63;
	mov.u32 	%r1971, 0;
	mov.b64 	%fd6164, {%r1971, %r1970};
	bra.uni 	BB8_1151;

BB8_1162:
	and.b32  	%r1986, %r83, 2147483647;
	setp.ne.s32	%p1332, %r1986, 2146435072;
	@%p1332 bra 	BB8_1163;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1987, %temp}, %fd6;
	}
	setp.ne.s32	%p1333, %r1987, 0;
	mov.f64 	%fd6167, %fd6166;
	@%p1333 bra 	BB8_1167;

	shr.s32 	%r1988, %r94, 31;
	and.b32  	%r1989, %r1988, -2146435072;
	add.s32 	%r1990, %r1989, 2146435072;
	or.b32  	%r1991, %r1990, -2147483648;
	selp.b32	%r1992, %r1991, %r1990, %p49;
	mov.u32 	%r1993, 0;
	mov.b64 	%fd6167, {%r1993, %r1992};
	bra.uni 	BB8_1167;

BB8_1178:
	and.b32  	%r2010, %r101, 2147483647;
	setp.ne.s32	%p1349, %r2010, 2146435072;
	@%p1349 bra 	BB8_1179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2011, %temp}, %fd546;
	}
	setp.ne.s32	%p1350, %r2011, 0;
	mov.f64 	%fd6170, %fd6169;
	@%p1350 bra 	BB8_1183;

	shr.s32 	%r2012, %r92, 31;
	and.b32  	%r2013, %r2012, -2146435072;
	add.s32 	%r2014, %r2013, 2146435072;
	or.b32  	%r2015, %r2014, -2147483648;
	selp.b32	%r2016, %r2015, %r2014, %p64;
	mov.u32 	%r2017, 0;
	mov.b64 	%fd6170, {%r2017, %r2016};
	bra.uni 	BB8_1183;

BB8_1194:
	and.b32  	%r2032, %r83, 2147483647;
	setp.ne.s32	%p1364, %r2032, 2146435072;
	@%p1364 bra 	BB8_1195;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd6;
	}
	setp.ne.s32	%p1365, %r2033, 0;
	mov.f64 	%fd6173, %fd6172;
	@%p1365 bra 	BB8_1199;

	shr.s32 	%r2034, %r91, 31;
	and.b32  	%r2035, %r2034, -2146435072;
	add.s32 	%r2036, %r2035, 2146435072;
	or.b32  	%r2037, %r2036, -2147483648;
	selp.b32	%r2038, %r2037, %r2036, %p51;
	mov.u32 	%r2039, 0;
	mov.b64 	%fd6173, {%r2039, %r2038};
	bra.uni 	BB8_1199;

BB8_1210:
	and.b32  	%r2056, %r101, 2147483647;
	setp.ne.s32	%p1381, %r2056, 2146435072;
	@%p1381 bra 	BB8_1211;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2057, %temp}, %fd546;
	}
	setp.ne.s32	%p1382, %r2057, 0;
	mov.f64 	%fd6176, %fd6175;
	@%p1382 bra 	BB8_1215;

	shr.s32 	%r2058, %r89, 31;
	and.b32  	%r2059, %r2058, -2146435072;
	add.s32 	%r2060, %r2059, 2146435072;
	or.b32  	%r2061, %r2060, -2147483648;
	selp.b32	%r2062, %r2061, %r2060, %p65;
	mov.u32 	%r2063, 0;
	mov.b64 	%fd6176, {%r2063, %r2062};
	bra.uni 	BB8_1215;

BB8_1226:
	and.b32  	%r2078, %r83, 2147483647;
	setp.ne.s32	%p1396, %r2078, 2146435072;
	@%p1396 bra 	BB8_1227;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2079, %temp}, %fd6;
	}
	setp.ne.s32	%p1397, %r2079, 0;
	mov.f64 	%fd6179, %fd6178;
	@%p1397 bra 	BB8_1231;

	shr.s32 	%r2080, %r88, 31;
	and.b32  	%r2081, %r2080, -2146435072;
	add.s32 	%r2082, %r2081, 2146435072;
	or.b32  	%r2083, %r2082, -2147483648;
	selp.b32	%r2084, %r2083, %r2082, %p53;
	mov.u32 	%r2085, 0;
	mov.b64 	%fd6179, {%r2085, %r2084};
	bra.uni 	BB8_1231;

BB8_1242:
	and.b32  	%r2102, %r101, 2147483647;
	setp.ne.s32	%p1413, %r2102, 2146435072;
	@%p1413 bra 	BB8_1243;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2103, %temp}, %fd546;
	}
	setp.ne.s32	%p1414, %r2103, 0;
	mov.f64 	%fd6182, %fd6181;
	@%p1414 bra 	BB8_1247;

	shr.s32 	%r2104, %r86, 31;
	and.b32  	%r2105, %r2104, -2146435072;
	add.s32 	%r2106, %r2105, 2146435072;
	or.b32  	%r2107, %r2106, -2147483648;
	selp.b32	%r2108, %r2107, %r2106, %p66;
	mov.u32 	%r2109, 0;
	mov.b64 	%fd6182, {%r2109, %r2108};
	bra.uni 	BB8_1247;

BB8_1258:
	and.b32  	%r2124, %r83, 2147483647;
	setp.ne.s32	%p1428, %r2124, 2146435072;
	@%p1428 bra 	BB8_1259;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2125, %temp}, %fd6;
	}
	setp.ne.s32	%p1429, %r2125, 0;
	mov.f64 	%fd6185, %fd6184;
	@%p1429 bra 	BB8_1263;

	shr.s32 	%r2126, %r85, 31;
	and.b32  	%r2127, %r2126, -2146435072;
	add.s32 	%r2128, %r2127, 2146435072;
	or.b32  	%r2129, %r2128, -2147483648;
	selp.b32	%r2130, %r2129, %r2128, %p55;
	mov.u32 	%r2131, 0;
	mov.b64 	%fd6185, {%r2131, %r2130};
	bra.uni 	BB8_1263;

BB8_1274:
	and.b32  	%r2148, %r101, 2147483647;
	setp.ne.s32	%p1445, %r2148, 2146435072;
	@%p1445 bra 	BB8_1275;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2149, %temp}, %fd546;
	}
	setp.ne.s32	%p1446, %r2149, 0;
	mov.f64 	%fd6188, %fd6187;
	@%p1446 bra 	BB8_1279;

	shr.s32 	%r2150, %r82, 31;
	and.b32  	%r2151, %r2150, -2146435072;
	add.s32 	%r2152, %r2151, 2146435072;
	or.b32  	%r2153, %r2152, -2147483648;
	selp.b32	%r2154, %r2153, %r2152, %p67;
	mov.u32 	%r2155, 0;
	mov.b64 	%fd6188, {%r2155, %r2154};
	bra.uni 	BB8_1279;

BB8_1292:
	and.b32  	%r2174, %r102, 2147483647;
	setp.ne.s32	%p1462, %r2174, 2146435072;
	@%p1462 bra 	BB8_1293;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2175, %temp}, %fd409;
	}
	setp.ne.s32	%p1463, %r2175, 0;
	mov.f64 	%fd6192, %fd6191;
	@%p1463 bra 	BB8_1297;

	shr.s32 	%r2176, %r103, 31;
	and.b32  	%r2177, %r2176, -2146435072;
	add.s32 	%r2178, %r2177, 2146435072;
	or.b32  	%r2179, %r2178, -2147483648;
	selp.b32	%r2180, %r2179, %r2178, %p68;
	mov.u32 	%r2181, 0;
	mov.b64 	%fd6192, {%r2181, %r2180};
	bra.uni 	BB8_1297;

BB8_1308:
	and.b32  	%r2200, %r102, 2147483647;
	setp.ne.s32	%p1478, %r2200, 2146435072;
	@%p1478 bra 	BB8_1309;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2201, %temp}, %fd409;
	}
	setp.ne.s32	%p1479, %r2201, 0;
	mov.f64 	%fd6195, %fd6194;
	@%p1479 bra 	BB8_1313;

	shr.s32 	%r2202, %r104, 31;
	and.b32  	%r2203, %r2202, -2146435072;
	add.s32 	%r2204, %r2203, 2146435072;
	or.b32  	%r2205, %r2204, -2147483648;
	selp.b32	%r2206, %r2205, %r2204, %p69;
	mov.u32 	%r2207, 0;
	mov.b64 	%fd6195, {%r2207, %r2206};
	bra.uni 	BB8_1313;

BB8_1324:
	and.b32  	%r2226, %r102, 2147483647;
	setp.ne.s32	%p1495, %r2226, 2146435072;
	@%p1495 bra 	BB8_1325;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2227, %temp}, %fd409;
	}
	setp.ne.s32	%p1496, %r2227, 0;
	mov.f64 	%fd6198, %fd6197;
	@%p1496 bra 	BB8_1329;

	shr.s32 	%r2228, %r105, 31;
	and.b32  	%r2229, %r2228, -2146435072;
	add.s32 	%r2230, %r2229, 2146435072;
	or.b32  	%r2231, %r2230, -2147483648;
	selp.b32	%r2232, %r2231, %r2230, %p70;
	mov.u32 	%r2233, 0;
	mov.b64 	%fd6198, {%r2233, %r2232};
	bra.uni 	BB8_1329;

BB8_1340:
	and.b32  	%r2252, %r102, 2147483647;
	setp.ne.s32	%p1512, %r2252, 2146435072;
	@%p1512 bra 	BB8_1341;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2253, %temp}, %fd409;
	}
	setp.ne.s32	%p1513, %r2253, 0;
	mov.f64 	%fd6201, %fd6200;
	@%p1513 bra 	BB8_1345;

	shr.s32 	%r2254, %r106, 31;
	and.b32  	%r2255, %r2254, -2146435072;
	add.s32 	%r2256, %r2255, 2146435072;
	or.b32  	%r2257, %r2256, -2147483648;
	selp.b32	%r2258, %r2257, %r2256, %p71;
	mov.u32 	%r2259, 0;
	mov.b64 	%fd6201, {%r2259, %r2258};
	bra.uni 	BB8_1345;

BB8_1356:
	and.b32  	%r2278, %r102, 2147483647;
	setp.ne.s32	%p1529, %r2278, 2146435072;
	@%p1529 bra 	BB8_1357;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2279, %temp}, %fd409;
	}
	setp.ne.s32	%p1530, %r2279, 0;
	mov.f64 	%fd6204, %fd6203;
	@%p1530 bra 	BB8_1361;

	shr.s32 	%r2280, %r107, 31;
	and.b32  	%r2281, %r2280, -2146435072;
	add.s32 	%r2282, %r2281, 2146435072;
	or.b32  	%r2283, %r2282, -2147483648;
	selp.b32	%r2284, %r2283, %r2282, %p72;
	mov.u32 	%r2285, 0;
	mov.b64 	%fd6204, {%r2285, %r2284};
	bra.uni 	BB8_1361;

BB8_1372:
	and.b32  	%r2304, %r102, 2147483647;
	setp.ne.s32	%p1546, %r2304, 2146435072;
	@%p1546 bra 	BB8_1373;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2305, %temp}, %fd409;
	}
	setp.ne.s32	%p1547, %r2305, 0;
	mov.f64 	%fd6207, %fd6206;
	@%p1547 bra 	BB8_1377;

	shr.s32 	%r2306, %r108, 31;
	and.b32  	%r2307, %r2306, -2146435072;
	add.s32 	%r2308, %r2307, 2146435072;
	or.b32  	%r2309, %r2308, -2147483648;
	selp.b32	%r2310, %r2309, %r2308, %p73;
	mov.u32 	%r2311, 0;
	mov.b64 	%fd6207, {%r2311, %r2310};
	bra.uni 	BB8_1377;

BB8_1406:
	and.b32  	%r2356, %r111, 2147483647;
	setp.ne.s32	%p1580, %r2356, 2146435072;
	@%p1580 bra 	BB8_1407;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2357, %temp}, %fd478;
	}
	setp.ne.s32	%p1581, %r2357, 0;
	mov.f64 	%fd6214, %fd6213;
	@%p1581 bra 	BB8_1411;

	shr.s32 	%r2358, %r112, 31;
	and.b32  	%r2359, %r2358, -2146435072;
	add.s32 	%r2360, %r2359, 2146435072;
	or.b32  	%r2361, %r2360, -2147483648;
	selp.b32	%r2362, %r2361, %r2360, %p75;
	mov.u32 	%r2363, 0;
	mov.b64 	%fd6214, {%r2363, %r2362};
	bra.uni 	BB8_1411;

BB8_1422:
	and.b32  	%r2382, %r111, 2147483647;
	setp.ne.s32	%p1596, %r2382, 2146435072;
	@%p1596 bra 	BB8_1423;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2383, %temp}, %fd478;
	}
	setp.ne.s32	%p1597, %r2383, 0;
	mov.f64 	%fd6217, %fd6216;
	@%p1597 bra 	BB8_1427;

	shr.s32 	%r2384, %r113, 31;
	and.b32  	%r2385, %r2384, -2146435072;
	add.s32 	%r2386, %r2385, 2146435072;
	or.b32  	%r2387, %r2386, -2147483648;
	selp.b32	%r2388, %r2387, %r2386, %p76;
	mov.u32 	%r2389, 0;
	mov.b64 	%fd6217, {%r2389, %r2388};
	bra.uni 	BB8_1427;

BB8_1438:
	and.b32  	%r2408, %r111, 2147483647;
	setp.ne.s32	%p1613, %r2408, 2146435072;
	@%p1613 bra 	BB8_1439;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2409, %temp}, %fd478;
	}
	setp.ne.s32	%p1614, %r2409, 0;
	mov.f64 	%fd6220, %fd6219;
	@%p1614 bra 	BB8_1443;

	shr.s32 	%r2410, %r114, 31;
	and.b32  	%r2411, %r2410, -2146435072;
	add.s32 	%r2412, %r2411, 2146435072;
	or.b32  	%r2413, %r2412, -2147483648;
	selp.b32	%r2414, %r2413, %r2412, %p77;
	mov.u32 	%r2415, 0;
	mov.b64 	%fd6220, {%r2415, %r2414};
	bra.uni 	BB8_1443;

BB8_1454:
	and.b32  	%r2434, %r111, 2147483647;
	setp.ne.s32	%p1630, %r2434, 2146435072;
	@%p1630 bra 	BB8_1455;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2435, %temp}, %fd478;
	}
	setp.ne.s32	%p1631, %r2435, 0;
	mov.f64 	%fd6223, %fd6222;
	@%p1631 bra 	BB8_1459;

	shr.s32 	%r2436, %r115, 31;
	and.b32  	%r2437, %r2436, -2146435072;
	add.s32 	%r2438, %r2437, 2146435072;
	or.b32  	%r2439, %r2438, -2147483648;
	selp.b32	%r2440, %r2439, %r2438, %p78;
	mov.u32 	%r2441, 0;
	mov.b64 	%fd6223, {%r2441, %r2440};
	bra.uni 	BB8_1459;

BB8_1470:
	and.b32  	%r2460, %r111, 2147483647;
	setp.ne.s32	%p1647, %r2460, 2146435072;
	@%p1647 bra 	BB8_1471;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2461, %temp}, %fd478;
	}
	setp.ne.s32	%p1648, %r2461, 0;
	mov.f64 	%fd6226, %fd6225;
	@%p1648 bra 	BB8_1475;

	shr.s32 	%r2462, %r116, 31;
	and.b32  	%r2463, %r2462, -2146435072;
	add.s32 	%r2464, %r2463, 2146435072;
	or.b32  	%r2465, %r2464, -2147483648;
	selp.b32	%r2466, %r2465, %r2464, %p79;
	mov.u32 	%r2467, 0;
	mov.b64 	%fd6226, {%r2467, %r2466};
	bra.uni 	BB8_1475;

BB8_1486:
	and.b32  	%r2486, %r111, 2147483647;
	setp.ne.s32	%p1664, %r2486, 2146435072;
	@%p1664 bra 	BB8_1487;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2487, %temp}, %fd478;
	}
	setp.ne.s32	%p1665, %r2487, 0;
	mov.f64 	%fd6229, %fd6228;
	@%p1665 bra 	BB8_1491;

	shr.s32 	%r2488, %r117, 31;
	and.b32  	%r2489, %r2488, -2146435072;
	add.s32 	%r2490, %r2489, 2146435072;
	or.b32  	%r2491, %r2490, -2147483648;
	selp.b32	%r2492, %r2491, %r2490, %p80;
	mov.u32 	%r2493, 0;
	mov.b64 	%fd6229, {%r2493, %r2492};
	bra.uni 	BB8_1491;

BB8_27:
	mov.f64 	%fd5948, %fd5947;
	bra.uni 	BB8_31;

BB8_46:
	mov.f64 	%fd5952, %fd5951;
	bra.uni 	BB8_50;

BB8_1390:
	mov.f64 	%fd6211, %fd6210;
	bra.uni 	BB8_1394;

BB8_1504:
	mov.f64 	%fd6233, %fd6232;
	bra.uni 	BB8_1508;

BB8_79:
	mov.f64 	%fd5958, %fd5957;
	bra.uni 	BB8_83;

BB8_98:
	mov.f64 	%fd5962, %fd5961;
	bra.uni 	BB8_102;

BB8_117:
	mov.f64 	%fd5966, %fd5965;
	bra.uni 	BB8_121;

BB8_136:
	mov.f64 	%fd5970, %fd5969;
	bra.uni 	BB8_140;

BB8_152:
	mov.f64 	%fd5973, %fd5972;
	bra.uni 	BB8_156;

BB8_168:
	mov.f64 	%fd5976, %fd5975;
	bra.uni 	BB8_172;

BB8_187:
	mov.f64 	%fd5980, %fd5979;
	bra.uni 	BB8_191;

BB8_203:
	mov.f64 	%fd5983, %fd5982;
	bra.uni 	BB8_207;

BB8_2119:
	and.b32  	%r3461, %r152, 2147483647;
	setp.ne.s32	%p2327, %r3461, 2146435072;
	@%p2327 bra 	BB8_2120;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3462, %temp}, %fd7;
	}
	setp.ne.s32	%p2328, %r3462, 0;
	mov.f64 	%fd6351, %fd6350;
	@%p2328 bra 	BB8_2124;

	shr.s32 	%r3463, %r151, 31;
	and.b32  	%r3464, %r3463, -2146435072;
	add.s32 	%r3465, %r3464, 2146435072;
	or.b32  	%r3466, %r3465, -2147483648;
	selp.b32	%r3467, %r3466, %r3465, %p118;
	mov.u32 	%r3468, 0;
	mov.b64 	%fd6351, {%r3468, %r3467};
	bra.uni 	BB8_2124;

BB8_2217:
	and.b32  	%r3613, %r158, 2147483647;
	setp.ne.s32	%p2428, %r3613, 2146435072;
	@%p2428 bra 	BB8_2218;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3614, %temp}, %fd8;
	}
	setp.ne.s32	%p2429, %r3614, 0;
	mov.f64 	%fd6370, %fd6369;
	@%p2429 bra 	BB8_2222;

	shr.s32 	%r3615, %r151, 31;
	and.b32  	%r3616, %r3615, -2146435072;
	add.s32 	%r3617, %r3616, 2146435072;
	or.b32  	%r3618, %r3617, -2147483648;
	selp.b32	%r3619, %r3618, %r3617, %p124;
	mov.u32 	%r3620, 0;
	mov.b64 	%fd6370, {%r3620, %r3619};
	bra.uni 	BB8_2222;

BB8_402:
	and.b32  	%r831, %r61, 2147483647;
	setp.ne.s32	%p540, %r831, 2146435072;
	@%p540 bra 	BB8_403;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r832, %temp}, %fd7;
	}
	setp.ne.s32	%p541, %r832, 0;
	mov.f64 	%fd6023, %fd6022;
	@%p541 bra 	BB8_407;

	shr.s32 	%r833, %r60, 31;
	and.b32  	%r834, %r833, -2146435072;
	add.s32 	%r835, %r834, 2146435072;
	or.b32  	%r836, %r835, -2147483648;
	selp.b32	%r837, %r836, %r835, %p20;
	mov.u32 	%r838, 0;
	mov.b64 	%fd6023, {%r838, %r837};
	bra.uni 	BB8_407;

BB8_436:
	and.b32  	%r881, %r64, 2147483647;
	setp.ne.s32	%p574, %r881, 2146435072;
	@%p574 bra 	BB8_437;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r882, %temp}, %fd8;
	}
	setp.ne.s32	%p575, %r882, 0;
	mov.f64 	%fd6030, %fd6029;
	@%p575 bra 	BB8_441;

	shr.s32 	%r883, %r60, 31;
	and.b32  	%r884, %r883, -2146435072;
	add.s32 	%r885, %r884, 2146435072;
	or.b32  	%r886, %r885, -2147483648;
	selp.b32	%r887, %r886, %r885, %p22;
	mov.u32 	%r888, 0;
	mov.b64 	%fd6030, {%r888, %r887};
	bra.uni 	BB8_441;

BB8_1520:
	and.b32  	%r2536, %r119, 2147483647;
	setp.ne.s32	%p1700, %r2536, 2146435072;
	@%p1700 bra 	BB8_1521;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2537, %temp}, %fd1149;
	}
	setp.ne.s32	%p1701, %r2537, 0;
	mov.f64 	%fd6236, %fd6235;
	@%p1701 bra 	BB8_1525;

	shr.s32 	%r2538, %r120, 31;
	and.b32  	%r2539, %r2538, -2146435072;
	add.s32 	%r2540, %r2539, 2146435072;
	or.b32  	%r2541, %r2540, -2147483648;
	selp.b32	%r2542, %r2541, %r2540, %p83;
	mov.u32 	%r2543, 0;
	mov.b64 	%fd6236, {%r2543, %r2542};
	bra.uni 	BB8_1525;

BB8_1536:
	and.b32  	%r2562, %r119, 2147483647;
	setp.ne.s32	%p1716, %r2562, 2146435072;
	@%p1716 bra 	BB8_1537;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2563, %temp}, %fd1149;
	}
	setp.ne.s32	%p1717, %r2563, 0;
	mov.f64 	%fd6239, %fd6238;
	@%p1717 bra 	BB8_1541;

	shr.s32 	%r2564, %r121, 31;
	and.b32  	%r2565, %r2564, -2146435072;
	add.s32 	%r2566, %r2565, 2146435072;
	or.b32  	%r2567, %r2566, -2147483648;
	selp.b32	%r2568, %r2567, %r2566, %p84;
	mov.u32 	%r2569, 0;
	mov.b64 	%fd6239, {%r2569, %r2568};
	bra.uni 	BB8_1541;

BB8_1552:
	and.b32  	%r2588, %r119, 2147483647;
	setp.ne.s32	%p1733, %r2588, 2146435072;
	@%p1733 bra 	BB8_1553;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2589, %temp}, %fd1149;
	}
	setp.ne.s32	%p1734, %r2589, 0;
	mov.f64 	%fd6242, %fd6241;
	@%p1734 bra 	BB8_1557;

	shr.s32 	%r2590, %r122, 31;
	and.b32  	%r2591, %r2590, -2146435072;
	add.s32 	%r2592, %r2591, 2146435072;
	or.b32  	%r2593, %r2592, -2147483648;
	selp.b32	%r2594, %r2593, %r2592, %p85;
	mov.u32 	%r2595, 0;
	mov.b64 	%fd6242, {%r2595, %r2594};
	bra.uni 	BB8_1557;

BB8_1568:
	and.b32  	%r2614, %r119, 2147483647;
	setp.ne.s32	%p1750, %r2614, 2146435072;
	@%p1750 bra 	BB8_1569;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2615, %temp}, %fd1149;
	}
	setp.ne.s32	%p1751, %r2615, 0;
	mov.f64 	%fd6245, %fd6244;
	@%p1751 bra 	BB8_1573;

	shr.s32 	%r2616, %r123, 31;
	and.b32  	%r2617, %r2616, -2146435072;
	add.s32 	%r2618, %r2617, 2146435072;
	or.b32  	%r2619, %r2618, -2147483648;
	selp.b32	%r2620, %r2619, %r2618, %p86;
	mov.u32 	%r2621, 0;
	mov.b64 	%fd6245, {%r2621, %r2620};
	bra.uni 	BB8_1573;

BB8_1584:
	and.b32  	%r2640, %r119, 2147483647;
	setp.ne.s32	%p1767, %r2640, 2146435072;
	@%p1767 bra 	BB8_1585;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2641, %temp}, %fd1149;
	}
	setp.ne.s32	%p1768, %r2641, 0;
	mov.f64 	%fd6248, %fd6247;
	@%p1768 bra 	BB8_1589;

	shr.s32 	%r2642, %r124, 31;
	and.b32  	%r2643, %r2642, -2146435072;
	add.s32 	%r2644, %r2643, 2146435072;
	or.b32  	%r2645, %r2644, -2147483648;
	selp.b32	%r2646, %r2645, %r2644, %p87;
	mov.u32 	%r2647, 0;
	mov.b64 	%fd6248, {%r2647, %r2646};
	bra.uni 	BB8_1589;

BB8_1602:
	and.b32  	%r2666, %r125, 2147483647;
	setp.ne.s32	%p1786, %r2666, 2146435072;
	@%p1786 bra 	BB8_1603;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2667, %temp}, %fd1207;
	}
	setp.ne.s32	%p1787, %r2667, 0;
	mov.f64 	%fd6252, %fd6251;
	@%p1787 bra 	BB8_1607;

	shr.s32 	%r2668, %r126, 31;
	and.b32  	%r2669, %r2668, -2146435072;
	add.s32 	%r2670, %r2669, 2146435072;
	or.b32  	%r2671, %r2670, -2147483648;
	selp.b32	%r2672, %r2671, %r2670, %p89;
	mov.u32 	%r2673, 0;
	mov.b64 	%fd6252, {%r2673, %r2672};
	bra.uni 	BB8_1607;

BB8_1618:
	and.b32  	%r2692, %r125, 2147483647;
	setp.ne.s32	%p1802, %r2692, 2146435072;
	@%p1802 bra 	BB8_1619;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2693, %temp}, %fd1207;
	}
	setp.ne.s32	%p1803, %r2693, 0;
	mov.f64 	%fd6255, %fd6254;
	@%p1803 bra 	BB8_1623;

	shr.s32 	%r2694, %r127, 31;
	and.b32  	%r2695, %r2694, -2146435072;
	add.s32 	%r2696, %r2695, 2146435072;
	or.b32  	%r2697, %r2696, -2147483648;
	selp.b32	%r2698, %r2697, %r2696, %p90;
	mov.u32 	%r2699, 0;
	mov.b64 	%fd6255, {%r2699, %r2698};
	bra.uni 	BB8_1623;

BB8_1634:
	and.b32  	%r2718, %r125, 2147483647;
	setp.ne.s32	%p1819, %r2718, 2146435072;
	@%p1819 bra 	BB8_1635;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2719, %temp}, %fd1207;
	}
	setp.ne.s32	%p1820, %r2719, 0;
	mov.f64 	%fd6258, %fd6257;
	@%p1820 bra 	BB8_1639;

	shr.s32 	%r2720, %r128, 31;
	and.b32  	%r2721, %r2720, -2146435072;
	add.s32 	%r2722, %r2721, 2146435072;
	or.b32  	%r2723, %r2722, -2147483648;
	selp.b32	%r2724, %r2723, %r2722, %p91;
	mov.u32 	%r2725, 0;
	mov.b64 	%fd6258, {%r2725, %r2724};
	bra.uni 	BB8_1639;

BB8_1650:
	and.b32  	%r2744, %r125, 2147483647;
	setp.ne.s32	%p1836, %r2744, 2146435072;
	@%p1836 bra 	BB8_1651;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2745, %temp}, %fd1207;
	}
	setp.ne.s32	%p1837, %r2745, 0;
	mov.f64 	%fd6261, %fd6260;
	@%p1837 bra 	BB8_1655;

	shr.s32 	%r2746, %r129, 31;
	and.b32  	%r2747, %r2746, -2146435072;
	add.s32 	%r2748, %r2747, 2146435072;
	or.b32  	%r2749, %r2748, -2147483648;
	selp.b32	%r2750, %r2749, %r2748, %p92;
	mov.u32 	%r2751, 0;
	mov.b64 	%fd6261, {%r2751, %r2750};
	bra.uni 	BB8_1655;

BB8_1666:
	and.b32  	%r2770, %r125, 2147483647;
	setp.ne.s32	%p1853, %r2770, 2146435072;
	@%p1853 bra 	BB8_1667;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2771, %temp}, %fd1207;
	}
	setp.ne.s32	%p1854, %r2771, 0;
	mov.f64 	%fd6264, %fd6263;
	@%p1854 bra 	BB8_1671;

	shr.s32 	%r2772, %r130, 31;
	and.b32  	%r2773, %r2772, -2146435072;
	add.s32 	%r2774, %r2773, 2146435072;
	or.b32  	%r2775, %r2774, -2147483648;
	selp.b32	%r2776, %r2775, %r2774, %p93;
	mov.u32 	%r2777, 0;
	mov.b64 	%fd6264, {%r2777, %r2776};
	bra.uni 	BB8_1671;

BB8_1684:
	and.b32  	%r2795, %r131, 2147483647;
	setp.ne.s32	%p1875, %r2795, 2146435072;
	@%p1875 bra 	BB8_1685;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2796, %temp}, %fd6;
	}
	setp.ne.s32	%p1876, %r2796, 0;
	mov.f64 	%fd6268, %fd6267;
	@%p1876 bra 	BB8_1689;

	shr.s32 	%r2797, %r132, 31;
	and.b32  	%r2798, %r2797, -2146435072;
	add.s32 	%r2799, %r2798, 2146435072;
	or.b32  	%r2800, %r2799, -2147483648;
	selp.b32	%r2801, %r2800, %r2799, %p94;
	mov.u32 	%r2802, 0;
	mov.b64 	%fd6268, {%r2802, %r2801};
	bra.uni 	BB8_1689;

BB8_1700:
	and.b32  	%r2820, %r131, 2147483647;
	setp.ne.s32	%p1892, %r2820, 2146435072;
	@%p1892 bra 	BB8_1701;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2821, %temp}, %fd6;
	}
	setp.ne.s32	%p1893, %r2821, 0;
	mov.f64 	%fd6271, %fd6270;
	@%p1893 bra 	BB8_1705;

	shr.s32 	%r2822, %r134, 31;
	and.b32  	%r2823, %r2822, -2146435072;
	add.s32 	%r2824, %r2823, 2146435072;
	or.b32  	%r2825, %r2824, -2147483648;
	selp.b32	%r2826, %r2825, %r2824, %p95;
	mov.u32 	%r2827, 0;
	mov.b64 	%fd6271, {%r2827, %r2826};
	bra.uni 	BB8_1705;

BB8_1716:
	and.b32  	%r2845, %r131, 2147483647;
	setp.ne.s32	%p1909, %r2845, 2146435072;
	@%p1909 bra 	BB8_1717;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2846, %temp}, %fd6;
	}
	setp.ne.s32	%p1910, %r2846, 0;
	mov.f64 	%fd6274, %fd6273;
	@%p1910 bra 	BB8_1721;

	shr.s32 	%r2847, %r136, 31;
	and.b32  	%r2848, %r2847, -2146435072;
	add.s32 	%r2849, %r2848, 2146435072;
	or.b32  	%r2850, %r2849, -2147483648;
	selp.b32	%r2851, %r2850, %r2849, %p96;
	mov.u32 	%r2852, 0;
	mov.b64 	%fd6274, {%r2852, %r2851};
	bra.uni 	BB8_1721;

BB8_1732:
	and.b32  	%r2869, %r138, 2147483647;
	setp.ne.s32	%p1926, %r2869, 2146435072;
	@%p1926 bra 	BB8_1733;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2870, %temp}, %fd1265;
	}
	setp.ne.s32	%p1927, %r2870, 0;
	mov.f64 	%fd6277, %fd6276;
	@%p1927 bra 	BB8_1737;

	shr.s32 	%r2871, %r134, 31;
	and.b32  	%r2872, %r2871, -2146435072;
	add.s32 	%r2873, %r2872, 2146435072;
	or.b32  	%r2874, %r2873, -2147483648;
	selp.b32	%r2875, %r2874, %r2873, %p97;
	mov.u32 	%r2876, 0;
	mov.b64 	%fd6277, {%r2876, %r2875};
	bra.uni 	BB8_1737;

BB8_1748:
	and.b32  	%r2893, %r138, 2147483647;
	setp.ne.s32	%p1943, %r2893, 2146435072;
	@%p1943 bra 	BB8_1749;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2894, %temp}, %fd1265;
	}
	setp.ne.s32	%p1944, %r2894, 0;
	mov.f64 	%fd6280, %fd6279;
	@%p1944 bra 	BB8_1753;

	shr.s32 	%r2895, %r132, 31;
	and.b32  	%r2896, %r2895, -2146435072;
	add.s32 	%r2897, %r2896, 2146435072;
	or.b32  	%r2898, %r2897, -2147483648;
	selp.b32	%r2899, %r2898, %r2897, %p98;
	mov.u32 	%r2900, 0;
	mov.b64 	%fd6280, {%r2900, %r2899};
	bra.uni 	BB8_1753;

BB8_1764:
	and.b32  	%r2917, %r138, 2147483647;
	setp.ne.s32	%p1960, %r2917, 2146435072;
	@%p1960 bra 	BB8_1765;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2918, %temp}, %fd1265;
	}
	setp.ne.s32	%p1961, %r2918, 0;
	mov.f64 	%fd6283, %fd6282;
	@%p1961 bra 	BB8_1769;

	shr.s32 	%r2919, %r136, 31;
	and.b32  	%r2920, %r2919, -2146435072;
	add.s32 	%r2921, %r2920, 2146435072;
	or.b32  	%r2922, %r2921, -2147483648;
	selp.b32	%r2923, %r2922, %r2921, %p99;
	mov.u32 	%r2924, 0;
	mov.b64 	%fd6283, {%r2924, %r2923};
	bra.uni 	BB8_1769;

BB8_1780:
	and.b32  	%r2943, %r138, 2147483647;
	setp.ne.s32	%p1977, %r2943, 2146435072;
	@%p1977 bra 	BB8_1781;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2944, %temp}, %fd1265;
	}
	setp.ne.s32	%p1978, %r2944, 0;
	mov.f64 	%fd6286, %fd6285;
	@%p1978 bra 	BB8_1785;

	shr.s32 	%r2945, %r139, 31;
	and.b32  	%r2946, %r2945, -2146435072;
	add.s32 	%r2947, %r2946, 2146435072;
	or.b32  	%r2948, %r2947, -2147483648;
	selp.b32	%r2949, %r2948, %r2947, %p100;
	mov.u32 	%r2950, 0;
	mov.b64 	%fd6286, {%r2950, %r2949};
	bra.uni 	BB8_1785;

BB8_1796:
	and.b32  	%r2969, %r138, 2147483647;
	setp.ne.s32	%p1994, %r2969, 2146435072;
	@%p1994 bra 	BB8_1797;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2970, %temp}, %fd1265;
	}
	setp.ne.s32	%p1995, %r2970, 0;
	mov.f64 	%fd6289, %fd6288;
	@%p1995 bra 	BB8_1801;

	shr.s32 	%r2971, %r140, 31;
	and.b32  	%r2972, %r2971, -2146435072;
	add.s32 	%r2973, %r2972, 2146435072;
	or.b32  	%r2974, %r2973, -2147483648;
	selp.b32	%r2975, %r2974, %r2973, %p101;
	mov.u32 	%r2976, 0;
	mov.b64 	%fd6289, {%r2976, %r2975};
	bra.uni 	BB8_1801;

BB8_1812:
	and.b32  	%r2995, %r138, 2147483647;
	setp.ne.s32	%p2011, %r2995, 2146435072;
	@%p2011 bra 	BB8_1813;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2996, %temp}, %fd1265;
	}
	setp.ne.s32	%p2012, %r2996, 0;
	mov.f64 	%fd6292, %fd6291;
	@%p2012 bra 	BB8_1817;

	shr.s32 	%r2997, %r141, 31;
	and.b32  	%r2998, %r2997, -2146435072;
	add.s32 	%r2999, %r2998, 2146435072;
	or.b32  	%r3000, %r2999, -2147483648;
	selp.b32	%r3001, %r3000, %r2999, %p102;
	mov.u32 	%r3002, 0;
	mov.b64 	%fd6292, {%r3002, %r3001};
	bra.uni 	BB8_1817;

BB8_1828:
	and.b32  	%r3021, %r138, 2147483647;
	setp.ne.s32	%p2028, %r3021, 2146435072;
	@%p2028 bra 	BB8_1829;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3022, %temp}, %fd1265;
	}
	setp.ne.s32	%p2029, %r3022, 0;
	mov.f64 	%fd6295, %fd6294;
	@%p2029 bra 	BB8_1833;

	shr.s32 	%r3023, %r142, 31;
	and.b32  	%r3024, %r3023, -2146435072;
	add.s32 	%r3025, %r3024, 2146435072;
	or.b32  	%r3026, %r3025, -2147483648;
	selp.b32	%r3027, %r3026, %r3025, %p103;
	mov.u32 	%r3028, 0;
	mov.b64 	%fd6295, {%r3028, %r3027};
	bra.uni 	BB8_1833;

BB8_1844:
	and.b32  	%r3047, %r138, 2147483647;
	setp.ne.s32	%p2045, %r3047, 2146435072;
	@%p2045 bra 	BB8_1845;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3048, %temp}, %fd1265;
	}
	setp.ne.s32	%p2046, %r3048, 0;
	mov.f64 	%fd6298, %fd6297;
	@%p2046 bra 	BB8_1849;

	shr.s32 	%r3049, %r143, 31;
	and.b32  	%r3050, %r3049, -2146435072;
	add.s32 	%r3051, %r3050, 2146435072;
	or.b32  	%r3052, %r3051, -2147483648;
	selp.b32	%r3053, %r3052, %r3051, %p104;
	mov.u32 	%r3054, 0;
	mov.b64 	%fd6298, {%r3054, %r3053};
	bra.uni 	BB8_1849;

BB8_1860:
	and.b32  	%r3069, %r131, 2147483647;
	setp.ne.s32	%p2060, %r3069, 2146435072;
	@%p2060 bra 	BB8_1861;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3070, %temp}, %fd6;
	}
	setp.ne.s32	%p2061, %r3070, 0;
	mov.f64 	%fd6301, %fd6300;
	@%p2061 bra 	BB8_1865;

	shr.s32 	%r3071, %r132, 31;
	and.b32  	%r3072, %r3071, -2146435072;
	add.s32 	%r3073, %r3072, 2146435072;
	or.b32  	%r3074, %r3073, -2147483648;
	selp.b32	%r3075, %r3074, %r3073, %p94;
	mov.u32 	%r3076, 0;
	mov.b64 	%fd6301, {%r3076, %r3075};
	bra.uni 	BB8_1865;

BB8_1876:
	and.b32  	%r3091, %r131, 2147483647;
	setp.ne.s32	%p2075, %r3091, 2146435072;
	@%p2075 bra 	BB8_1877;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3092, %temp}, %fd6;
	}
	setp.ne.s32	%p2076, %r3092, 0;
	mov.f64 	%fd6304, %fd6303;
	@%p2076 bra 	BB8_1881;

	shr.s32 	%r3093, %r134, 31;
	and.b32  	%r3094, %r3093, -2146435072;
	add.s32 	%r3095, %r3094, 2146435072;
	or.b32  	%r3096, %r3095, -2147483648;
	selp.b32	%r3097, %r3096, %r3095, %p95;
	mov.u32 	%r3098, 0;
	mov.b64 	%fd6304, {%r3098, %r3097};
	bra.uni 	BB8_1881;

BB8_1892:
	and.b32  	%r3113, %r131, 2147483647;
	setp.ne.s32	%p2090, %r3113, 2146435072;
	@%p2090 bra 	BB8_1893;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3114, %temp}, %fd6;
	}
	setp.ne.s32	%p2091, %r3114, 0;
	mov.f64 	%fd6307, %fd6306;
	@%p2091 bra 	BB8_1897;

	shr.s32 	%r3115, %r136, 31;
	and.b32  	%r3116, %r3115, -2146435072;
	add.s32 	%r3117, %r3116, 2146435072;
	or.b32  	%r3118, %r3117, -2147483648;
	selp.b32	%r3119, %r3118, %r3117, %p96;
	mov.u32 	%r3120, 0;
	mov.b64 	%fd6307, {%r3120, %r3119};
	bra.uni 	BB8_1897;

BB8_1908:
	and.b32  	%r3137, %r144, 2147483647;
	setp.ne.s32	%p2107, %r3137, 2146435072;
	@%p2107 bra 	BB8_1909;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3138, %temp}, %fd1264;
	}
	setp.ne.s32	%p2108, %r3138, 0;
	mov.f64 	%fd6310, %fd6309;
	@%p2108 bra 	BB8_1913;

	shr.s32 	%r3139, %r134, 31;
	and.b32  	%r3140, %r3139, -2146435072;
	add.s32 	%r3141, %r3140, 2146435072;
	or.b32  	%r3142, %r3141, -2147483648;
	selp.b32	%r3143, %r3142, %r3141, %p105;
	mov.u32 	%r3144, 0;
	mov.b64 	%fd6310, {%r3144, %r3143};
	bra.uni 	BB8_1913;

BB8_1924:
	and.b32  	%r3161, %r144, 2147483647;
	setp.ne.s32	%p2124, %r3161, 2146435072;
	@%p2124 bra 	BB8_1925;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3162, %temp}, %fd1264;
	}
	setp.ne.s32	%p2125, %r3162, 0;
	mov.f64 	%fd6313, %fd6312;
	@%p2125 bra 	BB8_1929;

	shr.s32 	%r3163, %r132, 31;
	and.b32  	%r3164, %r3163, -2146435072;
	add.s32 	%r3165, %r3164, 2146435072;
	or.b32  	%r3166, %r3165, -2147483648;
	selp.b32	%r3167, %r3166, %r3165, %p106;
	mov.u32 	%r3168, 0;
	mov.b64 	%fd6313, {%r3168, %r3167};
	bra.uni 	BB8_1929;

BB8_1940:
	and.b32  	%r3185, %r144, 2147483647;
	setp.ne.s32	%p2141, %r3185, 2146435072;
	@%p2141 bra 	BB8_1941;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3186, %temp}, %fd1264;
	}
	setp.ne.s32	%p2142, %r3186, 0;
	mov.f64 	%fd6316, %fd6315;
	@%p2142 bra 	BB8_1945;

	shr.s32 	%r3187, %r136, 31;
	and.b32  	%r3188, %r3187, -2146435072;
	add.s32 	%r3189, %r3188, 2146435072;
	or.b32  	%r3190, %r3189, -2147483648;
	selp.b32	%r3191, %r3190, %r3189, %p107;
	mov.u32 	%r3192, 0;
	mov.b64 	%fd6316, {%r3192, %r3191};
	bra.uni 	BB8_1945;

BB8_1956:
	and.b32  	%r3209, %r144, 2147483647;
	setp.ne.s32	%p2158, %r3209, 2146435072;
	@%p2158 bra 	BB8_1957;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3210, %temp}, %fd1264;
	}
	setp.ne.s32	%p2159, %r3210, 0;
	mov.f64 	%fd6319, %fd6318;
	@%p2159 bra 	BB8_1961;

	shr.s32 	%r3211, %r139, 31;
	and.b32  	%r3212, %r3211, -2146435072;
	add.s32 	%r3213, %r3212, 2146435072;
	or.b32  	%r3214, %r3213, -2147483648;
	selp.b32	%r3215, %r3214, %r3213, %p108;
	mov.u32 	%r3216, 0;
	mov.b64 	%fd6319, {%r3216, %r3215};
	bra.uni 	BB8_1961;

BB8_1972:
	and.b32  	%r3233, %r144, 2147483647;
	setp.ne.s32	%p2175, %r3233, 2146435072;
	@%p2175 bra 	BB8_1973;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3234, %temp}, %fd1264;
	}
	setp.ne.s32	%p2176, %r3234, 0;
	mov.f64 	%fd6322, %fd6321;
	@%p2176 bra 	BB8_1977;

	shr.s32 	%r3235, %r140, 31;
	and.b32  	%r3236, %r3235, -2146435072;
	add.s32 	%r3237, %r3236, 2146435072;
	or.b32  	%r3238, %r3237, -2147483648;
	selp.b32	%r3239, %r3238, %r3237, %p109;
	mov.u32 	%r3240, 0;
	mov.b64 	%fd6322, {%r3240, %r3239};
	bra.uni 	BB8_1977;

BB8_1988:
	and.b32  	%r3257, %r144, 2147483647;
	setp.ne.s32	%p2192, %r3257, 2146435072;
	@%p2192 bra 	BB8_1989;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3258, %temp}, %fd1264;
	}
	setp.ne.s32	%p2193, %r3258, 0;
	mov.f64 	%fd6325, %fd6324;
	@%p2193 bra 	BB8_1993;

	shr.s32 	%r3259, %r141, 31;
	and.b32  	%r3260, %r3259, -2146435072;
	add.s32 	%r3261, %r3260, 2146435072;
	or.b32  	%r3262, %r3261, -2147483648;
	selp.b32	%r3263, %r3262, %r3261, %p110;
	mov.u32 	%r3264, 0;
	mov.b64 	%fd6325, {%r3264, %r3263};
	bra.uni 	BB8_1993;

BB8_2004:
	and.b32  	%r3281, %r144, 2147483647;
	setp.ne.s32	%p2209, %r3281, 2146435072;
	@%p2209 bra 	BB8_2005;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3282, %temp}, %fd1264;
	}
	setp.ne.s32	%p2210, %r3282, 0;
	mov.f64 	%fd6328, %fd6327;
	@%p2210 bra 	BB8_2009;

	shr.s32 	%r3283, %r142, 31;
	and.b32  	%r3284, %r3283, -2146435072;
	add.s32 	%r3285, %r3284, 2146435072;
	or.b32  	%r3286, %r3285, -2147483648;
	selp.b32	%r3287, %r3286, %r3285, %p111;
	mov.u32 	%r3288, 0;
	mov.b64 	%fd6328, {%r3288, %r3287};
	bra.uni 	BB8_2009;

BB8_2020:
	and.b32  	%r3305, %r144, 2147483647;
	setp.ne.s32	%p2226, %r3305, 2146435072;
	@%p2226 bra 	BB8_2021;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3306, %temp}, %fd1264;
	}
	setp.ne.s32	%p2227, %r3306, 0;
	mov.f64 	%fd6331, %fd6330;
	@%p2227 bra 	BB8_2025;

	shr.s32 	%r3307, %r143, 31;
	and.b32  	%r3308, %r3307, -2146435072;
	add.s32 	%r3309, %r3308, 2146435072;
	or.b32  	%r3310, %r3309, -2147483648;
	selp.b32	%r3311, %r3310, %r3309, %p112;
	mov.u32 	%r3312, 0;
	mov.b64 	%fd6331, {%r3312, %r3311};
	bra.uni 	BB8_2025;

BB8_2038:
	and.b32  	%r3331, %r145, 2147483647;
	setp.ne.s32	%p2243, %r3331, 2146435072;
	@%p2243 bra 	BB8_2039;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3332, %temp}, %fd1149;
	}
	setp.ne.s32	%p2244, %r3332, 0;
	mov.f64 	%fd6335, %fd6334;
	@%p2244 bra 	BB8_2043;

	shr.s32 	%r3333, %r146, 31;
	and.b32  	%r3334, %r3333, -2146435072;
	add.s32 	%r3335, %r3334, 2146435072;
	or.b32  	%r3336, %r3335, -2147483648;
	selp.b32	%r3337, %r3336, %r3335, %p113;
	mov.u32 	%r3338, 0;
	mov.b64 	%fd6335, {%r3338, %r3337};
	bra.uni 	BB8_2043;

BB8_2054:
	and.b32  	%r3357, %r145, 2147483647;
	setp.ne.s32	%p2259, %r3357, 2146435072;
	@%p2259 bra 	BB8_2055;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3358, %temp}, %fd1149;
	}
	setp.ne.s32	%p2260, %r3358, 0;
	mov.f64 	%fd6338, %fd6337;
	@%p2260 bra 	BB8_2059;

	shr.s32 	%r3359, %r147, 31;
	and.b32  	%r3360, %r3359, -2146435072;
	add.s32 	%r3361, %r3360, 2146435072;
	or.b32  	%r3362, %r3361, -2147483648;
	selp.b32	%r3363, %r3362, %r3361, %p114;
	mov.u32 	%r3364, 0;
	mov.b64 	%fd6338, {%r3364, %r3363};
	bra.uni 	BB8_2059;

BB8_2070:
	and.b32  	%r3383, %r145, 2147483647;
	setp.ne.s32	%p2276, %r3383, 2146435072;
	@%p2276 bra 	BB8_2071;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3384, %temp}, %fd1149;
	}
	setp.ne.s32	%p2277, %r3384, 0;
	mov.f64 	%fd6341, %fd6340;
	@%p2277 bra 	BB8_2075;

	shr.s32 	%r3385, %r148, 31;
	and.b32  	%r3386, %r3385, -2146435072;
	add.s32 	%r3387, %r3386, 2146435072;
	or.b32  	%r3388, %r3387, -2147483648;
	selp.b32	%r3389, %r3388, %r3387, %p115;
	mov.u32 	%r3390, 0;
	mov.b64 	%fd6341, {%r3390, %r3389};
	bra.uni 	BB8_2075;

BB8_2086:
	and.b32  	%r3409, %r145, 2147483647;
	setp.ne.s32	%p2293, %r3409, 2146435072;
	@%p2293 bra 	BB8_2087;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3410, %temp}, %fd1149;
	}
	setp.ne.s32	%p2294, %r3410, 0;
	mov.f64 	%fd6344, %fd6343;
	@%p2294 bra 	BB8_2091;

	shr.s32 	%r3411, %r149, 31;
	and.b32  	%r3412, %r3411, -2146435072;
	add.s32 	%r3413, %r3412, 2146435072;
	or.b32  	%r3414, %r3413, -2147483648;
	selp.b32	%r3415, %r3414, %r3413, %p116;
	mov.u32 	%r3416, 0;
	mov.b64 	%fd6344, {%r3416, %r3415};
	bra.uni 	BB8_2091;

BB8_2102:
	and.b32  	%r3435, %r145, 2147483647;
	setp.ne.s32	%p2310, %r3435, 2146435072;
	@%p2310 bra 	BB8_2103;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3436, %temp}, %fd1149;
	}
	setp.ne.s32	%p2311, %r3436, 0;
	mov.f64 	%fd6347, %fd6346;
	@%p2311 bra 	BB8_2107;

	shr.s32 	%r3437, %r150, 31;
	and.b32  	%r3438, %r3437, -2146435072;
	add.s32 	%r3439, %r3438, 2146435072;
	or.b32  	%r3440, %r3439, -2147483648;
	selp.b32	%r3441, %r3440, %r3439, %p117;
	mov.u32 	%r3442, 0;
	mov.b64 	%fd6347, {%r3442, %r3441};
	bra.uni 	BB8_2107;

BB8_2136:
	and.b32  	%r3487, %r153, 2147483647;
	setp.ne.s32	%p2344, %r3487, 2146435072;
	@%p2344 bra 	BB8_2137;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3488, %temp}, %fd1207;
	}
	setp.ne.s32	%p2345, %r3488, 0;
	mov.f64 	%fd6354, %fd6353;
	@%p2345 bra 	BB8_2141;

	shr.s32 	%r3489, %r154, 31;
	and.b32  	%r3490, %r3489, -2146435072;
	add.s32 	%r3491, %r3490, 2146435072;
	or.b32  	%r3492, %r3491, -2147483648;
	selp.b32	%r3493, %r3492, %r3491, %p119;
	mov.u32 	%r3494, 0;
	mov.b64 	%fd6354, {%r3494, %r3493};
	bra.uni 	BB8_2141;

BB8_2152:
	and.b32  	%r3511, %r153, 2147483647;
	setp.ne.s32	%p2360, %r3511, 2146435072;
	@%p2360 bra 	BB8_2153;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3512, %temp}, %fd1207;
	}
	setp.ne.s32	%p2361, %r3512, 0;
	mov.f64 	%fd6357, %fd6356;
	@%p2361 bra 	BB8_2157;

	shr.s32 	%r3513, %r151, 31;
	and.b32  	%r3514, %r3513, -2146435072;
	add.s32 	%r3515, %r3514, 2146435072;
	or.b32  	%r3516, %r3515, -2147483648;
	selp.b32	%r3517, %r3516, %r3515, %p120;
	mov.u32 	%r3518, 0;
	mov.b64 	%fd6357, {%r3518, %r3517};
	bra.uni 	BB8_2157;

BB8_2168:
	and.b32  	%r3537, %r153, 2147483647;
	setp.ne.s32	%p2377, %r3537, 2146435072;
	@%p2377 bra 	BB8_2169;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3538, %temp}, %fd1207;
	}
	setp.ne.s32	%p2378, %r3538, 0;
	mov.f64 	%fd6360, %fd6359;
	@%p2378 bra 	BB8_2173;

	shr.s32 	%r3539, %r155, 31;
	and.b32  	%r3540, %r3539, -2146435072;
	add.s32 	%r3541, %r3540, 2146435072;
	or.b32  	%r3542, %r3541, -2147483648;
	selp.b32	%r3543, %r3542, %r3541, %p121;
	mov.u32 	%r3544, 0;
	mov.b64 	%fd6360, {%r3544, %r3543};
	bra.uni 	BB8_2173;

BB8_2184:
	and.b32  	%r3563, %r153, 2147483647;
	setp.ne.s32	%p2394, %r3563, 2146435072;
	@%p2394 bra 	BB8_2185;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3564, %temp}, %fd1207;
	}
	setp.ne.s32	%p2395, %r3564, 0;
	mov.f64 	%fd6363, %fd6362;
	@%p2395 bra 	BB8_2189;

	shr.s32 	%r3565, %r156, 31;
	and.b32  	%r3566, %r3565, -2146435072;
	add.s32 	%r3567, %r3566, 2146435072;
	or.b32  	%r3568, %r3567, -2147483648;
	selp.b32	%r3569, %r3568, %r3567, %p122;
	mov.u32 	%r3570, 0;
	mov.b64 	%fd6363, {%r3570, %r3569};
	bra.uni 	BB8_2189;

BB8_2200:
	and.b32  	%r3589, %r153, 2147483647;
	setp.ne.s32	%p2411, %r3589, 2146435072;
	@%p2411 bra 	BB8_2201;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3590, %temp}, %fd1207;
	}
	setp.ne.s32	%p2412, %r3590, 0;
	mov.f64 	%fd6366, %fd6365;
	@%p2412 bra 	BB8_2205;

	shr.s32 	%r3591, %r157, 31;
	and.b32  	%r3592, %r3591, -2146435072;
	add.s32 	%r3593, %r3592, 2146435072;
	or.b32  	%r3594, %r3593, -2147483648;
	selp.b32	%r3595, %r3594, %r3593, %p123;
	mov.u32 	%r3596, 0;
	mov.b64 	%fd6366, {%r3596, %r3595};
	bra.uni 	BB8_2205;

BB8_219:
	and.b32  	%r553, %r48, 2147483647;
	setp.ne.s32	%p346, %r553, 2146435072;
	@%p346 bra 	BB8_220;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r554, %temp}, %fd230;
	}
	setp.ne.s32	%p347, %r554, 0;
	mov.f64 	%fd5986, %fd5985;
	@%p347 bra 	BB8_224;

	shr.s32 	%r555, %r49, 31;
	and.b32  	%r556, %r555, -2146435072;
	add.s32 	%r557, %r556, 2146435072;
	or.b32  	%r558, %r557, -2147483648;
	selp.b32	%r559, %r558, %r557, %p8;
	mov.u32 	%r560, 0;
	mov.b64 	%fd5986, {%r560, %r559};
	bra.uni 	BB8_224;

BB8_237:
	and.b32  	%r579, %r50, 2147483647;
	setp.ne.s32	%p365, %r579, 2146435072;
	@%p365 bra 	BB8_238;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r580, %temp}, %fd246;
	}
	setp.ne.s32	%p366, %r580, 0;
	mov.f64 	%fd5990, %fd5989;
	@%p366 bra 	BB8_242;

	shr.s32 	%r581, %r51, 31;
	and.b32  	%r582, %r581, -2146435072;
	add.s32 	%r583, %r582, 2146435072;
	or.b32  	%r584, %r583, -2147483648;
	selp.b32	%r585, %r584, %r583, %p10;
	mov.u32 	%r586, 0;
	mov.b64 	%fd5990, {%r586, %r585};
	bra.uni 	BB8_242;

BB8_255:
	and.b32  	%r605, %r52, 2147483647;
	setp.ne.s32	%p387, %r605, 2146435072;
	@%p387 bra 	BB8_256;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r606, %temp}, %fd262;
	}
	setp.ne.s32	%p388, %r606, 0;
	mov.f64 	%fd5994, %fd5993;
	@%p388 bra 	BB8_260;

	shr.s32 	%r607, %r53, 31;
	and.b32  	%r608, %r607, -2146435072;
	add.s32 	%r609, %r608, 2146435072;
	or.b32  	%r610, %r609, -2147483648;
	selp.b32	%r611, %r610, %r609, %p11;
	mov.u32 	%r612, 0;
	mov.b64 	%fd5994, {%r612, %r611};
	bra.uni 	BB8_260;

BB8_271:
	and.b32  	%r631, %r52, 2147483647;
	setp.ne.s32	%p404, %r631, 2146435072;
	@%p404 bra 	BB8_272;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r632, %temp}, %fd262;
	}
	setp.ne.s32	%p405, %r632, 0;
	mov.f64 	%fd5997, %fd5996;
	@%p405 bra 	BB8_276;

	shr.s32 	%r633, %r54, 31;
	and.b32  	%r634, %r633, -2146435072;
	add.s32 	%r635, %r634, 2146435072;
	or.b32  	%r636, %r635, -2147483648;
	selp.b32	%r637, %r636, %r635, %p12;
	mov.u32 	%r638, 0;
	mov.b64 	%fd5997, {%r638, %r637};
	bra.uni 	BB8_276;

BB8_287:
	and.b32  	%r657, %r52, 2147483647;
	setp.ne.s32	%p421, %r657, 2146435072;
	@%p421 bra 	BB8_288;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r658, %temp}, %fd262;
	}
	setp.ne.s32	%p422, %r658, 0;
	mov.f64 	%fd6000, %fd5999;
	@%p422 bra 	BB8_292;

	shr.s32 	%r659, %r55, 31;
	and.b32  	%r660, %r659, -2146435072;
	add.s32 	%r661, %r660, 2146435072;
	or.b32  	%r662, %r661, -2147483648;
	selp.b32	%r663, %r662, %r661, %p13;
	mov.u32 	%r664, 0;
	mov.b64 	%fd6000, {%r664, %r663};
	bra.uni 	BB8_292;

BB8_303:
	and.b32  	%r683, %r52, 2147483647;
	setp.ne.s32	%p438, %r683, 2146435072;
	@%p438 bra 	BB8_304;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r684, %temp}, %fd262;
	}
	setp.ne.s32	%p439, %r684, 0;
	mov.f64 	%fd6003, %fd6002;
	@%p439 bra 	BB8_308;

	shr.s32 	%r685, %r56, 31;
	and.b32  	%r686, %r685, -2146435072;
	add.s32 	%r687, %r686, 2146435072;
	or.b32  	%r688, %r687, -2147483648;
	selp.b32	%r689, %r688, %r687, %p14;
	mov.u32 	%r690, 0;
	mov.b64 	%fd6003, {%r690, %r689};
	bra.uni 	BB8_308;

BB8_319:
	and.b32  	%r707, %r57, 2147483647;
	setp.ne.s32	%p455, %r707, 2146435072;
	@%p455 bra 	BB8_320;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r708, %temp}, %fd308;
	}
	setp.ne.s32	%p456, %r708, 0;
	mov.f64 	%fd6006, %fd6005;
	@%p456 bra 	BB8_324;

	shr.s32 	%r709, %r53, 31;
	and.b32  	%r710, %r709, -2146435072;
	add.s32 	%r711, %r710, 2146435072;
	or.b32  	%r712, %r711, -2147483648;
	selp.b32	%r713, %r712, %r711, %p15;
	mov.u32 	%r714, 0;
	mov.b64 	%fd6006, {%r714, %r713};
	bra.uni 	BB8_324;

BB8_335:
	and.b32  	%r731, %r57, 2147483647;
	setp.ne.s32	%p472, %r731, 2146435072;
	@%p472 bra 	BB8_336;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r732, %temp}, %fd308;
	}
	setp.ne.s32	%p473, %r732, 0;
	mov.f64 	%fd6009, %fd6008;
	@%p473 bra 	BB8_340;

	shr.s32 	%r733, %r54, 31;
	and.b32  	%r734, %r733, -2146435072;
	add.s32 	%r735, %r734, 2146435072;
	or.b32  	%r736, %r735, -2147483648;
	selp.b32	%r737, %r736, %r735, %p16;
	mov.u32 	%r738, 0;
	mov.b64 	%fd6009, {%r738, %r737};
	bra.uni 	BB8_340;

BB8_351:
	and.b32  	%r755, %r57, 2147483647;
	setp.ne.s32	%p489, %r755, 2146435072;
	@%p489 bra 	BB8_352;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r756, %temp}, %fd308;
	}
	setp.ne.s32	%p490, %r756, 0;
	mov.f64 	%fd6012, %fd6011;
	@%p490 bra 	BB8_356;

	shr.s32 	%r757, %r55, 31;
	and.b32  	%r758, %r757, -2146435072;
	add.s32 	%r759, %r758, 2146435072;
	or.b32  	%r760, %r759, -2147483648;
	selp.b32	%r761, %r760, %r759, %p17;
	mov.u32 	%r762, 0;
	mov.b64 	%fd6012, {%r762, %r761};
	bra.uni 	BB8_356;

BB8_367:
	and.b32  	%r779, %r57, 2147483647;
	setp.ne.s32	%p506, %r779, 2146435072;
	@%p506 bra 	BB8_368;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r780, %temp}, %fd308;
	}
	setp.ne.s32	%p507, %r780, 0;
	mov.f64 	%fd6015, %fd6014;
	@%p507 bra 	BB8_372;

	shr.s32 	%r781, %r56, 31;
	and.b32  	%r782, %r781, -2146435072;
	add.s32 	%r783, %r782, 2146435072;
	or.b32  	%r784, %r783, -2147483648;
	selp.b32	%r785, %r784, %r783, %p18;
	mov.u32 	%r786, 0;
	mov.b64 	%fd6015, {%r786, %r785};
	bra.uni 	BB8_372;

BB8_385:
	and.b32  	%r805, %r58, 2147483647;
	setp.ne.s32	%p523, %r805, 2146435072;
	@%p523 bra 	BB8_386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r806, %temp}, %fd355;
	}
	setp.ne.s32	%p524, %r806, 0;
	mov.f64 	%fd6019, %fd6018;
	@%p524 bra 	BB8_390;

	shr.s32 	%r807, %r59, 31;
	and.b32  	%r808, %r807, -2146435072;
	add.s32 	%r809, %r808, 2146435072;
	or.b32  	%r810, %r809, -2147483648;
	selp.b32	%r811, %r810, %r809, %p19;
	mov.u32 	%r812, 0;
	mov.b64 	%fd6019, {%r812, %r811};
	bra.uni 	BB8_390;

BB8_419:
	and.b32  	%r857, %r62, 2147483647;
	setp.ne.s32	%p557, %r857, 2146435072;
	@%p557 bra 	BB8_420;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r858, %temp}, %fd381;
	}
	setp.ne.s32	%p558, %r858, 0;
	mov.f64 	%fd6026, %fd6025;
	@%p558 bra 	BB8_424;

	shr.s32 	%r859, %r63, 31;
	and.b32  	%r860, %r859, -2146435072;
	add.s32 	%r861, %r860, 2146435072;
	or.b32  	%r862, %r861, -2147483648;
	selp.b32	%r863, %r862, %r861, %p21;
	mov.u32 	%r864, 0;
	mov.b64 	%fd6026, {%r864, %r863};
	bra.uni 	BB8_424;

BB8_455:
	mov.f64 	%fd6033, %fd6032;
	bra.uni 	BB8_459;

BB8_471:
	mov.f64 	%fd6036, %fd6035;
	bra.uni 	BB8_475;

BB8_487:
	mov.f64 	%fd6039, %fd6038;
	bra.uni 	BB8_491;

BB8_503:
	mov.f64 	%fd6042, %fd6041;
	bra.uni 	BB8_507;

BB8_519:
	mov.f64 	%fd6045, %fd6044;
	bra.uni 	BB8_523;

BB8_535:
	mov.f64 	%fd6048, %fd6047;
	bra.uni 	BB8_539;

BB8_553:
	mov.f64 	%fd6052, %fd6051;
	bra.uni 	BB8_557;

BB8_569:
	mov.f64 	%fd6055, %fd6054;
	bra.uni 	BB8_573;

BB8_585:
	mov.f64 	%fd6058, %fd6057;
	bra.uni 	BB8_589;

BB8_601:
	mov.f64 	%fd6061, %fd6060;
	bra.uni 	BB8_605;

BB8_617:
	mov.f64 	%fd6064, %fd6063;
	bra.uni 	BB8_621;

BB8_633:
	mov.f64 	%fd6067, %fd6066;
	bra.uni 	BB8_637;

BB8_651:
	mov.f64 	%fd6071, %fd6070;
	bra.uni 	BB8_655;

BB8_667:
	mov.f64 	%fd6074, %fd6073;
	bra.uni 	BB8_671;

BB8_683:
	mov.f64 	%fd6077, %fd6076;
	bra.uni 	BB8_687;

BB8_699:
	mov.f64 	%fd6080, %fd6079;
	bra.uni 	BB8_703;

BB8_715:
	mov.f64 	%fd6083, %fd6082;
	bra.uni 	BB8_719;

BB8_731:
	mov.f64 	%fd6086, %fd6085;
	bra.uni 	BB8_735;

BB8_747:
	mov.f64 	%fd6089, %fd6088;
	bra.uni 	BB8_751;

BB8_763:
	mov.f64 	%fd6092, %fd6091;
	bra.uni 	BB8_767;

BB8_779:
	mov.f64 	%fd6095, %fd6094;
	bra.uni 	BB8_783;

BB8_795:
	mov.f64 	%fd6098, %fd6097;
	bra.uni 	BB8_799;

BB8_811:
	mov.f64 	%fd6101, %fd6100;
	bra.uni 	BB8_815;

BB8_827:
	mov.f64 	%fd6104, %fd6103;
	bra.uni 	BB8_831;

BB8_843:
	mov.f64 	%fd6107, %fd6106;
	bra.uni 	BB8_847;

BB8_859:
	mov.f64 	%fd6110, %fd6109;
	bra.uni 	BB8_863;

BB8_875:
	mov.f64 	%fd6113, %fd6112;
	bra.uni 	BB8_879;

BB8_891:
	mov.f64 	%fd6116, %fd6115;
	bra.uni 	BB8_895;

BB8_907:
	mov.f64 	%fd6119, %fd6118;
	bra.uni 	BB8_911;

BB8_923:
	mov.f64 	%fd6122, %fd6121;
	bra.uni 	BB8_927;

BB8_939:
	mov.f64 	%fd6125, %fd6124;
	bra.uni 	BB8_943;

BB8_955:
	mov.f64 	%fd6128, %fd6127;
	bra.uni 	BB8_959;

BB8_971:
	mov.f64 	%fd6131, %fd6130;
	bra.uni 	BB8_975;

BB8_987:
	mov.f64 	%fd6134, %fd6133;
	bra.uni 	BB8_991;

BB8_1003:
	mov.f64 	%fd6137, %fd6136;
	bra.uni 	BB8_1007;

BB8_1019:
	mov.f64 	%fd6140, %fd6139;
	bra.uni 	BB8_1023;

BB8_1035:
	mov.f64 	%fd6143, %fd6142;
	bra.uni 	BB8_1039;

BB8_1051:
	mov.f64 	%fd6146, %fd6145;
	bra.uni 	BB8_1055;

BB8_1067:
	mov.f64 	%fd6149, %fd6148;
	bra.uni 	BB8_1071;

BB8_1083:
	mov.f64 	%fd6152, %fd6151;
	bra.uni 	BB8_1087;

BB8_1099:
	mov.f64 	%fd6155, %fd6154;
	bra.uni 	BB8_1103;

BB8_1115:
	mov.f64 	%fd6158, %fd6157;
	bra.uni 	BB8_1119;

BB8_1131:
	mov.f64 	%fd6161, %fd6160;
	bra.uni 	BB8_1135;

BB8_1147:
	mov.f64 	%fd6164, %fd6163;
	bra.uni 	BB8_1151;

BB8_1163:
	mov.f64 	%fd6167, %fd6166;
	bra.uni 	BB8_1167;

BB8_1179:
	mov.f64 	%fd6170, %fd6169;
	bra.uni 	BB8_1183;

BB8_1195:
	mov.f64 	%fd6173, %fd6172;
	bra.uni 	BB8_1199;

BB8_1211:
	mov.f64 	%fd6176, %fd6175;
	bra.uni 	BB8_1215;

BB8_1227:
	mov.f64 	%fd6179, %fd6178;
	bra.uni 	BB8_1231;

BB8_1243:
	mov.f64 	%fd6182, %fd6181;
	bra.uni 	BB8_1247;

BB8_1259:
	mov.f64 	%fd6185, %fd6184;
	bra.uni 	BB8_1263;

BB8_1275:
	mov.f64 	%fd6188, %fd6187;
	bra.uni 	BB8_1279;

BB8_1293:
	mov.f64 	%fd6192, %fd6191;
	bra.uni 	BB8_1297;

BB8_1309:
	mov.f64 	%fd6195, %fd6194;
	bra.uni 	BB8_1313;

BB8_1325:
	mov.f64 	%fd6198, %fd6197;
	bra.uni 	BB8_1329;

BB8_1341:
	mov.f64 	%fd6201, %fd6200;
	bra.uni 	BB8_1345;

BB8_1357:
	mov.f64 	%fd6204, %fd6203;
	bra.uni 	BB8_1361;

BB8_1373:
	mov.f64 	%fd6207, %fd6206;
	bra.uni 	BB8_1377;

BB8_1407:
	mov.f64 	%fd6214, %fd6213;
	bra.uni 	BB8_1411;

BB8_1423:
	mov.f64 	%fd6217, %fd6216;
	bra.uni 	BB8_1427;

BB8_1439:
	mov.f64 	%fd6220, %fd6219;
	bra.uni 	BB8_1443;

BB8_1455:
	mov.f64 	%fd6223, %fd6222;
	bra.uni 	BB8_1459;

BB8_1471:
	mov.f64 	%fd6226, %fd6225;
	bra.uni 	BB8_1475;

BB8_1487:
	mov.f64 	%fd6229, %fd6228;
	bra.uni 	BB8_1491;

BB8_2120:
	mov.f64 	%fd6351, %fd6350;
	bra.uni 	BB8_2124;

BB8_2218:
	mov.f64 	%fd6370, %fd6369;
	bra.uni 	BB8_2222;

BB8_403:
	mov.f64 	%fd6023, %fd6022;
	bra.uni 	BB8_407;

BB8_437:
	mov.f64 	%fd6030, %fd6029;
	bra.uni 	BB8_441;

BB8_1521:
	mov.f64 	%fd6236, %fd6235;
	bra.uni 	BB8_1525;

BB8_1537:
	mov.f64 	%fd6239, %fd6238;
	bra.uni 	BB8_1541;

BB8_1553:
	mov.f64 	%fd6242, %fd6241;
	bra.uni 	BB8_1557;

BB8_1569:
	mov.f64 	%fd6245, %fd6244;
	bra.uni 	BB8_1573;

BB8_1585:
	mov.f64 	%fd6248, %fd6247;
	bra.uni 	BB8_1589;

BB8_1603:
	mov.f64 	%fd6252, %fd6251;
	bra.uni 	BB8_1607;

BB8_1619:
	mov.f64 	%fd6255, %fd6254;
	bra.uni 	BB8_1623;

BB8_1635:
	mov.f64 	%fd6258, %fd6257;
	bra.uni 	BB8_1639;

BB8_1651:
	mov.f64 	%fd6261, %fd6260;
	bra.uni 	BB8_1655;

BB8_1667:
	mov.f64 	%fd6264, %fd6263;
	bra.uni 	BB8_1671;

BB8_1685:
	mov.f64 	%fd6268, %fd6267;
	bra.uni 	BB8_1689;

BB8_1701:
	mov.f64 	%fd6271, %fd6270;
	bra.uni 	BB8_1705;

BB8_1717:
	mov.f64 	%fd6274, %fd6273;
	bra.uni 	BB8_1721;

BB8_1733:
	mov.f64 	%fd6277, %fd6276;
	bra.uni 	BB8_1737;

BB8_1749:
	mov.f64 	%fd6280, %fd6279;
	bra.uni 	BB8_1753;

BB8_1765:
	mov.f64 	%fd6283, %fd6282;
	bra.uni 	BB8_1769;

BB8_1781:
	mov.f64 	%fd6286, %fd6285;
	bra.uni 	BB8_1785;

BB8_1797:
	mov.f64 	%fd6289, %fd6288;
	bra.uni 	BB8_1801;

BB8_1813:
	mov.f64 	%fd6292, %fd6291;
	bra.uni 	BB8_1817;

BB8_1829:
	mov.f64 	%fd6295, %fd6294;
	bra.uni 	BB8_1833;

BB8_1845:
	mov.f64 	%fd6298, %fd6297;
	bra.uni 	BB8_1849;

BB8_1861:
	mov.f64 	%fd6301, %fd6300;
	bra.uni 	BB8_1865;

BB8_1877:
	mov.f64 	%fd6304, %fd6303;
	bra.uni 	BB8_1881;

BB8_1893:
	mov.f64 	%fd6307, %fd6306;
	bra.uni 	BB8_1897;

BB8_1909:
	mov.f64 	%fd6310, %fd6309;
	bra.uni 	BB8_1913;

BB8_1925:
	mov.f64 	%fd6313, %fd6312;
	bra.uni 	BB8_1929;

BB8_1941:
	mov.f64 	%fd6316, %fd6315;
	bra.uni 	BB8_1945;

BB8_1957:
	mov.f64 	%fd6319, %fd6318;
	bra.uni 	BB8_1961;

BB8_1973:
	mov.f64 	%fd6322, %fd6321;
	bra.uni 	BB8_1977;

BB8_1989:
	mov.f64 	%fd6325, %fd6324;
	bra.uni 	BB8_1993;

BB8_2005:
	mov.f64 	%fd6328, %fd6327;
	bra.uni 	BB8_2009;

BB8_2021:
	mov.f64 	%fd6331, %fd6330;
	bra.uni 	BB8_2025;

BB8_2039:
	mov.f64 	%fd6335, %fd6334;
	bra.uni 	BB8_2043;

BB8_2055:
	mov.f64 	%fd6338, %fd6337;
	bra.uni 	BB8_2059;

BB8_2071:
	mov.f64 	%fd6341, %fd6340;
	bra.uni 	BB8_2075;

BB8_2087:
	mov.f64 	%fd6344, %fd6343;
	bra.uni 	BB8_2091;

BB8_2103:
	mov.f64 	%fd6347, %fd6346;
	bra.uni 	BB8_2107;

BB8_2137:
	mov.f64 	%fd6354, %fd6353;
	bra.uni 	BB8_2141;

BB8_2153:
	mov.f64 	%fd6357, %fd6356;
	bra.uni 	BB8_2157;

BB8_2169:
	mov.f64 	%fd6360, %fd6359;
	bra.uni 	BB8_2173;

BB8_2185:
	mov.f64 	%fd6363, %fd6362;
	bra.uni 	BB8_2189;

BB8_2201:
	mov.f64 	%fd6366, %fd6365;
	bra.uni 	BB8_2205;

BB8_220:
	mov.f64 	%fd5986, %fd5985;
	bra.uni 	BB8_224;

BB8_238:
	mov.f64 	%fd5990, %fd5989;
	bra.uni 	BB8_242;

BB8_256:
	mov.f64 	%fd5994, %fd5993;
	bra.uni 	BB8_260;

BB8_272:
	mov.f64 	%fd5997, %fd5996;
	bra.uni 	BB8_276;

BB8_288:
	mov.f64 	%fd6000, %fd5999;
	bra.uni 	BB8_292;

BB8_304:
	mov.f64 	%fd6003, %fd6002;
	bra.uni 	BB8_308;

BB8_320:
	mov.f64 	%fd6006, %fd6005;
	bra.uni 	BB8_324;

BB8_336:
	mov.f64 	%fd6009, %fd6008;
	bra.uni 	BB8_340;

BB8_352:
	mov.f64 	%fd6012, %fd6011;
	bra.uni 	BB8_356;

BB8_368:
	mov.f64 	%fd6015, %fd6014;
	bra.uni 	BB8_372;

BB8_386:
	mov.f64 	%fd6019, %fd6018;
	bra.uni 	BB8_390;

BB8_420:
	mov.f64 	%fd6026, %fd6025;
	bra.uni 	BB8_424;

BB8_6:
	cvt.s64.s32	%rd235, %r7398;
	add.s64 	%rd232, %rd235, %rd1;
	mov.u32 	%r7352, %tid.y;
	add.s64 	%rd226, %rd232, 4;
	min.s64 	%rd225, %rd2, %rd226;
	sub.s64 	%rd224, %rd225, %rd232;
	cvt.u64.u32	%rd223, %r7352;
	setp.lt.s64	%p4969, %rd223, %rd224;
	setp.lt.s64	%p4968, %rd215, %rd216;
	and.pred  	%p4967, %p4968, %p4969;
	cvt.s64.s32	%rd110, %r7399;
	add.s64 	%rd10, %rd110, %rd3;
	add.s64 	%rd111, %rd10, 4;
	min.s64 	%rd112, %rd4, %rd111;
	sub.s64 	%rd113, %rd112, %rd10;
	mov.u32 	%r198, %tid.z;
	cvt.u64.u32	%rd114, %r198;
	setp.lt.s64	%p135, %rd114, %rd113;
	and.pred  	%p136, %p4967, %p135;
	@!%p136 bra 	BB8_4913;
	bra.uni 	BB8_7;

BB8_7:
	mul.f64 	%fd5753, %fd45, %fd45;
	mov.u32 	%r7366, 1;
	mov.b64	%rd244, _ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0;
	mov.u64 	%rd243, %rd244;
	add.s64 	%rd242, %rd243, 56;
	ld.param.f64 	%fd5702, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+128];
	ld.param.f64 	%fd5701, [_ZN4RAJA8internal23CudaKernelLauncherFixedILm256ENS0_8LoopDataIN4camp4listIJNS_9statement13CudaKernelExtINS_20cuda_explicit_launchILb0ELi0ELi256EEEJNS5_4TileILl0ENS5_10tile_fixedILl16EEENS_19cuda_block_xyz_loopILi0EEEJNS9_ILl1ENSA_ILl4EEENSC_ILi1EEEJNS9_ILl2ESE_NSC_ILi2EEEJNS5_3ForILl0ENS_22cuda_thread_xyz_directILi0EEEJNSH_ILl1ENSI_ILi1EEEJNSH_ILl2ENSI_ILi2EEEJNS5_6LambdaILl0EEEEEEEEEEEEEEEEEEEEEEEEEEENS3_5tupleIJNS_4impl4SpanINS_9Iterators16numeric_iteratorIllPlEElEES13_S13_EEENSW_IJEEEJZN2EW23get_exact_point_source2EPddiR6SourcePiEUliiiE0_EEENS0_25CudaStatementListExecutorIS1C_NS4_IJST_EEEEEEEvT0__param_0+104];
	mov.u32 	%r7364, %tid.y;
	cvt.u64.u32	%rd241, %r7364;
	sub.s32 	%r7363, %r7366, %r171;
	ld.param.u32 	%r7362, [%rd242+16];
	sub.s32 	%r7361, %r7366, %r172;
	add.s32 	%r7360, %r7361, %r7362;
	add.s32 	%r7359, %r7363, %r7350;
	mov.u32 	%r7358, %tid.x;
	cvt.s64.s32	%rd239, %r7397;
	add.s64 	%rd238, %rd239, %rd210;
	cvt.u64.u32	%rd237, %r7358;
	add.s64 	%rd236, %rd237, %rd238;
	cvt.u32.u64	%r7357, %rd236;
	sub.s32 	%r7356, %r7357, %r7349;
	mul.lo.s32 	%r7355, %r7359, %r7360;
	mul.lo.s32 	%r7354, %r7355, %r7356;
	add.s64 	%rd116, %rd114, %rd10;
	cvt.u32.u64	%r200, %rd116;
	sub.s32 	%r201, %r200, %r171;
	add.s32 	%r202, %r201, %r7354;
	cvt.u64.u32	%rd117, %r7398;
	add.s64 	%rd118, %rd117, %rd1;
	add.s64 	%rd120, %rd241, %rd118;
	cvt.u32.u64	%r204, %rd120;
	sub.s32 	%r205, %r204, %r172;
	mad.lo.s32 	%r209, %r205, %r7359, %r202;
	mul.wide.s32 	%rd121, %r209, 3;
	shl.b64 	%rd123, %rd121, 3;
	add.s64 	%rd11, %rd122, %rd123;
	mov.u64 	%rd124, 0;
	st.global.u64 	[%rd11+16], %rd124;
	st.global.u64 	[%rd11+8], %rd124;
	st.global.u64 	[%rd11], %rd124;
	add.s32 	%r210, %r200, -1;
	cvt.rn.f64.s32	%fd3287, %r210;
	mul.f64 	%fd3288, %fd1, %fd3287;
	sub.f64 	%fd74, %fd3288, %fd5701;
	mul.f64 	%fd75, %fd74, %fd74;
	add.f64 	%fd3289, %fd56, %fd75;
	add.f64 	%fd3290, %fd5753, %fd3289;
	sqrt.rn.f64 	%fd76, %fd3290;
	setp.lt.f64	%p137, %fd76, %fd5702;
	@%p137 bra 	BB8_4912;
	bra.uni 	BB8_8;

BB8_4912:
	st.global.u64 	[%rd11+16], %rd124;
	st.global.u64 	[%rd11+8], %rd124;
	st.global.u64 	[%rd11], %rd124;
	bra.uni 	BB8_4913;

BB8_8:
	setp.gt.s32	%p138, %r4, 7;
	@%p138 bra 	BB8_12;

	setp.eq.s32	%p141, %r4, 1;
	@%p141 bra 	BB8_15;
	bra.uni 	BB8_10;

BB8_15:
	div.rn.f64 	%fd3292, %fd76, %fd7;
	sub.f64 	%fd77, %fd6, %fd3292;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd77;
	}
	mov.f64 	%fd3293, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd3293;
	}
	bfe.u32 	%r211, %r15, 20, 11;
	add.s32 	%r212, %r211, -1012;
	mov.u64 	%rd125, 4611686018427387904;
	shl.b64 	%rd12, %rd125, %r212;
	setp.eq.s64	%p143, %rd12, -9223372036854775808;
	abs.f64 	%fd78, %fd77;
	// Callseq Start 398
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd78;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3293;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5965, [retval0+0];
	
	//{
	}// Callseq End 398
	setp.lt.s32	%p144, %r14, 0;
	and.pred  	%p2, %p144, %p143;
	mov.f64 	%fd5947, %fd5965;
	@!%p2 bra 	BB8_17;
	bra.uni 	BB8_16;

BB8_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r213}, %fd5965;
	}
	xor.b32  	%r214, %r213, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r215, %temp}, %fd5965;
	}
	mov.b64 	%fd5947, {%r215, %r214};

BB8_17:
	setp.eq.f64	%p145, %fd77, 0d0000000000000000;
	@%p145 bra 	BB8_20;
	bra.uni 	BB8_18;

BB8_20:
	selp.b32	%r216, %r14, 0, %p143;
	or.b32  	%r217, %r216, 2146435072;
	setp.lt.s32	%p149, %r15, 0;
	selp.b32	%r218, %r217, %r216, %p149;
	mov.u32 	%r219, 0;
	mov.b64 	%fd5947, {%r219, %r218};
	bra.uni 	BB8_21;

BB8_12:
	setp.eq.s32	%p139, %r4, 8;
	@%p139 bra 	BB8_442;
	bra.uni 	BB8_13;

BB8_442:
	div.rn.f64 	%fd408, %fd76, %fd7;
	sub.f64 	%fd409, %fd6, %fd408;
	setp.gt.f64	%p580, %fd409, 0d0000000000000000;
	setp.lt.f64	%p581, %fd409, 0d3FF0000000000000;
	and.pred  	%p23, %p580, %p581;
	mov.f64 	%fd6373, 0d0000000000000000;
	mov.f64 	%fd6371, %fd6373;
	@!%p23 bra 	BB8_540;
	bra.uni 	BB8_443;

BB8_443:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd409;
	}
	mov.f64 	%fd3893, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd3893;
	}
	bfe.u32 	%r894, %r66, 20, 11;
	add.s32 	%r895, %r894, -1012;
	mov.u64 	%rd136, 4617315517961601024;
	shl.b64 	%rd23, %rd136, %r895;
	setp.eq.s64	%p582, %rd23, -9223372036854775808;
	abs.f64 	%fd410, %fd409;
	// Callseq Start 417
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd410;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3893;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6032, [retval0+0];
	
	//{
	}// Callseq End 417
	setp.lt.s32	%p583, %r65, 0;
	and.pred  	%p24, %p583, %p582;
	@!%p24 bra 	BB8_445;
	bra.uni 	BB8_444;

BB8_444:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r896}, %fd6032;
	}
	xor.b32  	%r897, %r896, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r898, %temp}, %fd6032;
	}
	mov.b64 	%fd6032, {%r898, %r897};

BB8_445:
	setp.eq.f64	%p584, %fd409, 0d0000000000000000;
	@%p584 bra 	BB8_448;
	bra.uni 	BB8_446;

BB8_448:
	selp.b32	%r899, %r65, 0, %p582;
	or.b32  	%r900, %r899, 2146435072;
	setp.lt.s32	%p588, %r66, 0;
	selp.b32	%r901, %r900, %r899, %p588;
	mov.u32 	%r902, 0;
	mov.b64 	%fd6032, {%r902, %r901};
	bra.uni 	BB8_449;

BB8_10:
	setp.eq.s32	%p142, %r4, 5;
	@%p142 bra 	BB8_11;
	bra.uni 	BB8_2223;

BB8_11:
	div.rn.f64 	%fd1148, %fd76, %fd7;
	sub.f64 	%fd1149, %fd6, %fd1148;
	setp.gt.f64	%p1687, %fd1149, 0d0000000000000000;
	setp.lt.f64	%p1688, %fd1149, 0d3FF0000000000000;
	and.pred  	%p82, %p1687, %p1688;
	mov.f64 	%fd6348, 0d0000000000000000;
	mov.f64 	%fd6371, %fd6348;
	@!%p82 bra 	BB8_1590;
	bra.uni 	BB8_1509;

BB8_1509:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd1149;
	}
	mov.f64 	%fd4329, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd4329;
	}
	bfe.u32 	%r2523, %r120, 20, 11;
	add.s32 	%r2524, %r2523, -1012;
	mov.u64 	%rd172, 4613937818241073152;
	shl.b64 	%rd59, %rd172, %r2524;
	setp.eq.s64	%p1689, %rd59, -9223372036854775808;
	abs.f64 	%fd1150, %fd1149;
	// Callseq Start 474
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1150;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4329;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6235, [retval0+0];
	
	//{
	}// Callseq End 474
	setp.lt.s32	%p1690, %r119, 0;
	and.pred  	%p83, %p1690, %p1689;
	@!%p83 bra 	BB8_1511;
	bra.uni 	BB8_1510;

BB8_1510:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2525}, %fd6235;
	}
	xor.b32  	%r2526, %r2525, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2527, %temp}, %fd6235;
	}
	mov.b64 	%fd6235, {%r2527, %r2526};

BB8_1511:
	setp.eq.f64	%p1691, %fd1149, 0d0000000000000000;
	@%p1691 bra 	BB8_1514;
	bra.uni 	BB8_1512;

BB8_1514:
	selp.b32	%r2528, %r119, 0, %p1689;
	or.b32  	%r2529, %r2528, 2146435072;
	setp.lt.s32	%p1695, %r120, 0;
	selp.b32	%r2530, %r2529, %r2528, %p1695;
	mov.u32 	%r2531, 0;
	mov.b64 	%fd6235, {%r2531, %r2530};
	bra.uni 	BB8_1515;

BB8_13:
	setp.eq.s32	%p140, %r4, 16;
	@%p140 bra 	BB8_14;
	bra.uni 	BB8_2223;

BB8_14:
	div.rn.f64 	%fd228, %fd76, %fd7;
	sub.f64 	%fd229, %fd6, %fd228;
	setp.gt.f64	%p333, %fd229, 0d0000000000000000;
	setp.lt.f64	%p334, %fd229, 0d3FF0000000000000;
	and.pred  	%p7, %p333, %p334;
	mov.f64 	%fd6020, 0d0000000000000000;
	mov.f64 	%fd6371, %fd6020;
	@!%p7 bra 	BB8_225;
	bra.uni 	BB8_208;

BB8_208:
	mov.f64 	%fd3767, 0d3FF0000000000000;
	sub.f64 	%fd3768, %fd3767, %fd6;
	add.f64 	%fd3769, %fd3768, %fd228;
	mul.f64 	%fd230, %fd229, %fd3769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd230;
	}
	mov.f64 	%fd3770, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd3770;
	}
	bfe.u32 	%r540, %r49, 20, 11;
	add.s32 	%r541, %r540, -1012;
	mov.u64 	%rd127, 4619567317775286272;
	shl.b64 	%rd14, %rd127, %r541;
	setp.eq.s64	%p335, %rd14, -9223372036854775808;
	abs.f64 	%fd231, %fd230;
	// Callseq Start 403
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd231;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3770;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5985, [retval0+0];
	
	//{
	}// Callseq End 403
	setp.lt.s32	%p336, %r48, 0;
	and.pred  	%p8, %p336, %p335;
	@!%p8 bra 	BB8_210;
	bra.uni 	BB8_209;

BB8_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd5985;
	}
	xor.b32  	%r543, %r542, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r544, %temp}, %fd5985;
	}
	mov.b64 	%fd5985, {%r544, %r543};

BB8_210:
	setp.eq.f64	%p337, %fd230, 0d0000000000000000;
	@%p337 bra 	BB8_213;
	bra.uni 	BB8_211;

BB8_213:
	selp.b32	%r545, %r48, 0, %p335;
	or.b32  	%r546, %r545, 2146435072;
	setp.lt.s32	%p341, %r49, 0;
	selp.b32	%r547, %r546, %r545, %p341;
	mov.u32 	%r548, 0;
	mov.b64 	%fd5985, {%r548, %r547};
	bra.uni 	BB8_214;

BB8_18:
	setp.gt.s32	%p146, %r14, -1;
	@%p146 bra 	BB8_21;

	cvt.rzi.f64.f64	%fd3295, %fd3293;
	setp.neu.f64	%p147, %fd3295, 0d4000000000000000;
	selp.f64	%fd5947, 0dFFF8000000000000, %fd5947, %p147;

BB8_21:
	add.f64 	%fd85, %fd77, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r220}, %fd85;
	}
	and.b32  	%r16, %r220, 2146435072;
	setp.ne.s32	%p150, %r16, 2146435072;
	@%p150 bra 	BB8_22;

	add.f64 	%fd5948, %fd77, 0d4000000000000000;
	abs.f64 	%fd5781, %fd77;
	setp.gtu.f64	%p151, %fd5781, 0d7FF0000000000000;
	@%p151 bra 	BB8_31;

	and.b32  	%r221, %r15, 2147483647;
	setp.ne.s32	%p152, %r221, 2146435072;
	@%p152 bra 	BB8_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r222, %temp}, %fd3293;
	}
	setp.eq.s32	%p153, %r222, 0;
	@%p153 bra 	BB8_30;
	bra.uni 	BB8_26;

BB8_30:
	abs.f64 	%fd5783, %fd77;
	setp.gt.f64	%p156, %fd5783, 0d3FF0000000000000;
	selp.b32	%r231, 2146435072, 0, %p156;
	xor.b32  	%r232, %r231, 2146435072;
	setp.lt.s32	%p157, %r15, 0;
	selp.b32	%r233, %r232, %r231, %p157;
	setp.eq.f64	%p158, %fd77, 0dBFF0000000000000;
	selp.b32	%r234, 1072693248, %r233, %p158;
	mov.u32 	%r235, 0;
	mov.b64 	%fd5948, {%r235, %r234};
	bra.uni 	BB8_31;

BB8_22:
	mov.f64 	%fd5948, %fd5947;

BB8_31:
	neg.f64 	%fd3297, %fd5948;
	setp.eq.f64	%p159, %fd77, 0d3FF0000000000000;
	selp.f64	%fd3298, 0dBFF0000000000000, %fd3297, %p159;
	div.rn.f64 	%fd89, %fd3298, %fd41;
	mov.f64 	%fd3299, 0d4338000000000000;
	mov.f64 	%fd3300, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd3301, %fd89, %fd3300, %fd3299;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd3301;
	}
	mov.f64 	%fd3302, 0dC338000000000000;
	add.rn.f64 	%fd3303, %fd3301, %fd3302;
	mov.f64 	%fd3304, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd3305, %fd3303, %fd3304, %fd89;
	mov.f64 	%fd3306, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd3307, %fd3303, %fd3306, %fd3305;
	mov.f64 	%fd3308, 0d3E928AF3FCA213EA;
	mov.f64 	%fd3309, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd3310, %fd3309, %fd3307, %fd3308;
	mov.f64 	%fd3311, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd3312, %fd3310, %fd3307, %fd3311;
	mov.f64 	%fd3313, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd3314, %fd3312, %fd3307, %fd3313;
	mov.f64 	%fd3315, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd3316, %fd3314, %fd3307, %fd3315;
	mov.f64 	%fd3317, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd3318, %fd3316, %fd3307, %fd3317;
	mov.f64 	%fd3319, 0d3F81111111122322;
	fma.rn.f64 	%fd3320, %fd3318, %fd3307, %fd3319;
	mov.f64 	%fd3321, 0d3FA55555555502A1;
	fma.rn.f64 	%fd3322, %fd3320, %fd3307, %fd3321;
	mov.f64 	%fd3323, 0d3FC5555555555511;
	fma.rn.f64 	%fd3324, %fd3322, %fd3307, %fd3323;
	mov.f64 	%fd3325, 0d3FE000000000000B;
	fma.rn.f64 	%fd3326, %fd3324, %fd3307, %fd3325;
	mov.f64 	%fd3327, 0d3FF0000000000000;
	fma.rn.f64 	%fd3328, %fd3326, %fd3307, %fd3327;
	fma.rn.f64 	%fd3329, %fd3328, %fd3307, %fd3327;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd3329;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd3329;
	}
	shl.b32 	%r236, %r17, 20;
	add.s32 	%r237, %r19, %r236;
	mov.b64 	%fd5949, {%r18, %r237};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd89;
	}
	mov.b32 	 %f7, %r238;
	abs.f32 	%f1, %f7;
	setp.lt.f32	%p160, %f1, 0f4086232B;
	@%p160 bra 	BB8_34;

	setp.lt.f64	%p161, %fd89, 0d0000000000000000;
	add.f64 	%fd3330, %fd89, 0d7FF0000000000000;
	selp.f64	%fd5949, 0d0000000000000000, %fd3330, %p161;
	setp.geu.f32	%p162, %f1, 0f40874800;
	@%p162 bra 	BB8_34;

	shr.u32 	%r239, %r17, 31;
	add.s32 	%r240, %r17, %r239;
	shr.s32 	%r241, %r240, 1;
	shl.b32 	%r242, %r241, 20;
	add.s32 	%r243, %r242, %r19;
	mov.b64 	%fd3331, {%r18, %r243};
	sub.s32 	%r244, %r17, %r241;
	shl.b32 	%r245, %r244, 20;
	add.s32 	%r246, %r245, 1072693248;
	mov.u32 	%r247, 0;
	mov.b64 	%fd3332, {%r247, %r246};
	mul.f64 	%fd5949, %fd3331, %fd3332;

BB8_34:
	div.rn.f64 	%fd3333, %fd76, %fd8;
	sub.f64 	%fd94, %fd6, %fd3333;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd94;
	}
	abs.f64 	%fd95, %fd94;
	// Callseq Start 399
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd95;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3293;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5975, [retval0+0];
	
	//{
	}// Callseq End 399
	setp.lt.s32	%p163, %r20, 0;
	and.pred  	%p3, %p163, %p143;
	mov.f64 	%fd5951, %fd5975;
	@!%p3 bra 	BB8_36;
	bra.uni 	BB8_35;

BB8_35:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd5975;
	}
	xor.b32  	%r249, %r248, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r250, %temp}, %fd5975;
	}
	mov.b64 	%fd5951, {%r250, %r249};

BB8_36:
	setp.eq.f64	%p165, %fd94, 0d0000000000000000;
	@%p165 bra 	BB8_39;
	bra.uni 	BB8_37;

BB8_39:
	selp.b32	%r251, %r20, 0, %p143;
	or.b32  	%r252, %r251, 2146435072;
	setp.lt.s32	%p169, %r15, 0;
	selp.b32	%r253, %r252, %r251, %p169;
	mov.u32 	%r254, 0;
	mov.b64 	%fd5951, {%r254, %r253};
	bra.uni 	BB8_40;

BB8_37:
	setp.gt.s32	%p166, %r20, -1;
	@%p166 bra 	BB8_40;

	cvt.rzi.f64.f64	%fd3336, %fd3293;
	setp.neu.f64	%p167, %fd3336, 0d4000000000000000;
	selp.f64	%fd5951, 0dFFF8000000000000, %fd5951, %p167;

BB8_40:
	add.f64 	%fd102, %fd94, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd102;
	}
	and.b32  	%r21, %r255, 2146435072;
	setp.ne.s32	%p170, %r21, 2146435072;
	@%p170 bra 	BB8_41;

	add.f64 	%fd5952, %fd94, 0d4000000000000000;
	abs.f64 	%fd5778, %fd94;
	setp.gtu.f64	%p171, %fd5778, 0d7FF0000000000000;
	@%p171 bra 	BB8_50;

	and.b32  	%r256, %r15, 2147483647;
	setp.ne.s32	%p172, %r256, 2146435072;
	@%p172 bra 	BB8_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r257, %temp}, %fd3293;
	}
	setp.eq.s32	%p173, %r257, 0;
	@%p173 bra 	BB8_49;
	bra.uni 	BB8_45;

BB8_49:
	abs.f64 	%fd5780, %fd94;
	setp.gt.f64	%p176, %fd5780, 0d3FF0000000000000;
	selp.b32	%r266, 2146435072, 0, %p176;
	xor.b32  	%r267, %r266, 2146435072;
	setp.lt.s32	%p177, %r15, 0;
	selp.b32	%r268, %r267, %r266, %p177;
	setp.eq.f64	%p178, %fd94, 0dBFF0000000000000;
	selp.b32	%r269, 1072693248, %r268, %p178;
	mov.u32 	%r270, 0;
	mov.b64 	%fd5952, {%r270, %r269};
	bra.uni 	BB8_50;

BB8_41:
	mov.f64 	%fd5952, %fd5951;

BB8_50:
	mov.f64 	%fd5765, 0d3FE000000000000B;
	mov.f64 	%fd5764, 0d3FC5555555555511;
	mov.f64 	%fd5763, 0d3FA55555555502A1;
	mov.f64 	%fd5762, 0d3F81111111122322;
	mov.f64 	%fd5761, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5760, 0d3F2A01A014761F65;
	mov.f64 	%fd5759, 0d3EFA01997C89EB71;
	mov.f64 	%fd5758, 0d3EC71DEE62401315;
	mov.f64 	%fd5757, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5756, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5755, 0d4338000000000000;
	mov.f64 	%fd5754, 0d3FF71547652B82FE;
	mov.f64 	%fd5703, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3338, %fd5952;
	setp.eq.f64	%p179, %fd94, 0d3FF0000000000000;
	selp.f64	%fd3339, 0dBFF0000000000000, %fd3338, %p179;
	div.rn.f64 	%fd106, %fd3339, %fd41;
	fma.rn.f64 	%fd3342, %fd106, %fd5754, %fd5755;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd3342;
	}
	add.rn.f64 	%fd3344, %fd3342, %fd3302;
	fma.rn.f64 	%fd3346, %fd3344, %fd3304, %fd106;
	fma.rn.f64 	%fd3348, %fd3344, %fd5703, %fd3346;
	fma.rn.f64 	%fd3351, %fd5756, %fd3348, %fd5757;
	fma.rn.f64 	%fd3353, %fd3351, %fd3348, %fd5758;
	fma.rn.f64 	%fd3355, %fd3353, %fd3348, %fd5759;
	fma.rn.f64 	%fd3357, %fd3355, %fd3348, %fd5760;
	fma.rn.f64 	%fd3359, %fd3357, %fd3348, %fd5761;
	fma.rn.f64 	%fd3361, %fd3359, %fd3348, %fd5762;
	fma.rn.f64 	%fd3363, %fd3361, %fd3348, %fd5763;
	fma.rn.f64 	%fd3365, %fd3363, %fd3348, %fd5764;
	fma.rn.f64 	%fd3367, %fd3365, %fd3348, %fd5765;
	fma.rn.f64 	%fd3369, %fd3367, %fd3348, %fd3327;
	fma.rn.f64 	%fd3370, %fd3369, %fd3348, %fd3327;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd3370;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd3370;
	}
	shl.b32 	%r271, %r22, 20;
	add.s32 	%r272, %r24, %r271;
	mov.b64 	%fd5953, {%r23, %r272};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r273}, %fd106;
	}
	mov.b32 	 %f8, %r273;
	abs.f32 	%f2, %f8;
	setp.lt.f32	%p180, %f2, 0f4086232B;
	@%p180 bra 	BB8_53;

	setp.lt.f64	%p181, %fd106, 0d0000000000000000;
	add.f64 	%fd3371, %fd106, 0d7FF0000000000000;
	selp.f64	%fd5953, 0d0000000000000000, %fd3371, %p181;
	setp.geu.f32	%p182, %f2, 0f40874800;
	@%p182 bra 	BB8_53;

	shr.u32 	%r274, %r22, 31;
	add.s32 	%r275, %r22, %r274;
	shr.s32 	%r276, %r275, 1;
	shl.b32 	%r277, %r276, 20;
	add.s32 	%r278, %r277, %r24;
	mov.b64 	%fd3372, {%r23, %r278};
	sub.s32 	%r279, %r22, %r276;
	shl.b32 	%r280, %r279, 20;
	add.s32 	%r281, %r280, 1072693248;
	mov.u32 	%r282, 0;
	mov.b64 	%fd3373, {%r282, %r281};
	mul.f64 	%fd5953, %fd3372, %fd3373;

BB8_53:
	div.rn.f64 	%fd111, %fd94, %fd43;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd111;
	}
	and.b32  	%r26, %r25, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd111;
	}
	setp.lt.u32	%p183, %r26, 1072693248;
	@%p183 bra 	BB8_59;
	bra.uni 	BB8_54;

BB8_59:
	mul.f64 	%fd3453, %fd111, %fd111;
	mov.f64 	%fd3454, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd3455, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd3456, %fd3455, %fd3453, %fd3454;
	mov.f64 	%fd3457, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd3458, %fd3456, %fd3453, %fd3457;
	mov.f64 	%fd3459, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd3460, %fd3458, %fd3453, %fd3459;
	mov.f64 	%fd3461, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd3462, %fd3460, %fd3453, %fd3461;
	mov.f64 	%fd3463, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd3464, %fd3462, %fd3453, %fd3463;
	mov.f64 	%fd3465, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd3466, %fd3464, %fd3453, %fd3465;
	mov.f64 	%fd3467, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd3468, %fd3466, %fd3453, %fd3467;
	mov.f64 	%fd3469, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd3470, %fd3468, %fd3453, %fd3469;
	mov.f64 	%fd3471, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd3472, %fd3470, %fd3453, %fd3471;
	mov.f64 	%fd3473, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd3474, %fd3472, %fd3453, %fd3473;
	mov.f64 	%fd3475, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd3476, %fd3474, %fd3453, %fd3475;
	mul.f64 	%fd5954, %fd111, %fd3476;
	bra.uni 	BB8_60;

BB8_54:
	setp.lt.u32	%p184, %r26, 2146435072;
	@%p184 bra 	BB8_58;
	bra.uni 	BB8_55;

BB8_58:
	mov.f64 	%fd5777, 0d3FE000000000000B;
	mov.f64 	%fd5776, 0d3FC5555555555511;
	mov.f64 	%fd5775, 0d3FA55555555502A1;
	mov.f64 	%fd5774, 0d3F81111111122322;
	mov.f64 	%fd5773, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5772, 0d3F2A01A014761F65;
	mov.f64 	%fd5771, 0d3EFA01997C89EB71;
	mov.f64 	%fd5770, 0d3EC71DEE62401315;
	mov.f64 	%fd5769, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5768, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5767, 0d4338000000000000;
	mov.f64 	%fd5766, 0d3FF71547652B82FE;
	mov.b64 	%fd3375, {%r27, %r26};
	mov.f64 	%fd3376, 0dBCF1384CE38C616A;
	mov.f64 	%fd3377, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd3378, %fd3377, %fd3375, %fd3376;
	mov.f64 	%fd3379, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd3380, %fd3378, %fd3375, %fd3379;
	mov.f64 	%fd3381, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd3382, %fd3380, %fd3375, %fd3381;
	mov.f64 	%fd3383, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd3384, %fd3382, %fd3375, %fd3383;
	mov.f64 	%fd3385, 0dBE0933832F358D51;
	fma.rn.f64 	%fd3386, %fd3384, %fd3375, %fd3385;
	mov.f64 	%fd3387, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd3388, %fd3386, %fd3375, %fd3387;
	mov.f64 	%fd3389, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd3390, %fd3388, %fd3375, %fd3389;
	mov.f64 	%fd3391, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd3392, %fd3390, %fd3375, %fd3391;
	mov.f64 	%fd3393, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd3394, %fd3392, %fd3375, %fd3393;
	mov.f64 	%fd3395, 0d3EE09F503825C543;
	fma.rn.f64 	%fd3396, %fd3394, %fd3375, %fd3395;
	mov.f64 	%fd3397, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd3398, %fd3396, %fd3375, %fd3397;
	mov.f64 	%fd3399, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd3400, %fd3398, %fd3375, %fd3399;
	mov.f64 	%fd3401, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd3402, %fd3400, %fd3375, %fd3401;
	mov.f64 	%fd3403, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd3404, %fd3402, %fd3375, %fd3403;
	mov.f64 	%fd3405, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd3406, %fd3404, %fd3375, %fd3405;
	mov.f64 	%fd3407, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd3408, %fd3406, %fd3375, %fd3407;
	mov.f64 	%fd3409, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd3410, %fd3408, %fd3375, %fd3409;
	mov.f64 	%fd3411, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd3412, %fd3410, %fd3375, %fd3411;
	mov.f64 	%fd3413, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd3414, %fd3412, %fd3375, %fd3413;
	mov.f64 	%fd3415, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd3416, %fd3414, %fd3375, %fd3415;
	mov.f64 	%fd3417, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd3418, %fd3416, %fd3375, %fd3417;
	mov.f64 	%fd3419, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd3420, %fd3418, %fd3375, %fd3419;
	fma.rn.f64 	%fd3423, %fd3420, %fd5766, %fd5767;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r287, %temp}, %fd3423;
	}
	add.rn.f64 	%fd3425, %fd3423, %fd3302;
	fma.rn.f64 	%fd3427, %fd3425, %fd3304, %fd3420;
	fma.rn.f64 	%fd3430, %fd5768, %fd3427, %fd5769;
	fma.rn.f64 	%fd3432, %fd3430, %fd3427, %fd5770;
	fma.rn.f64 	%fd3434, %fd3432, %fd3427, %fd5771;
	fma.rn.f64 	%fd3436, %fd3434, %fd3427, %fd5772;
	fma.rn.f64 	%fd3438, %fd3436, %fd3427, %fd5773;
	fma.rn.f64 	%fd3440, %fd3438, %fd3427, %fd5774;
	fma.rn.f64 	%fd3442, %fd3440, %fd3427, %fd5775;
	fma.rn.f64 	%fd3444, %fd3442, %fd3427, %fd5776;
	fma.rn.f64 	%fd3446, %fd3444, %fd3427, %fd5777;
	fma.rn.f64 	%fd3448, %fd3446, %fd3427, %fd3327;
	fma.rn.f64 	%fd3449, %fd3448, %fd3427, %fd3327;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r288}, %fd3449;
	}
	shl.b32 	%r289, %r287, 20;
	add.s32 	%r290, %r288, %r289;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r291, %temp}, %fd3449;
	}
	mov.b64 	%fd3450, {%r291, %r290};
	sub.f64 	%fd3451, %fd3327, %fd3450;
	setp.gt.u32	%p188, %r26, 1075294207;
	selp.f64	%fd3452, 0d3FF0000000000000, %fd3451, %p188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r292, %temp}, %fd3452;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r293}, %fd3452;
	}
	and.b32  	%r294, %r25, -2147483648;
	or.b32  	%r295, %r293, %r294;
	mov.b64 	%fd5954, {%r292, %r295};
	bra.uni 	BB8_60;

BB8_446:
	setp.gt.s32	%p585, %r65, -1;
	@%p585 bra 	BB8_449;

	cvt.rzi.f64.f64	%fd3895, %fd3893;
	setp.neu.f64	%p586, %fd3895, 0d4014000000000000;
	selp.f64	%fd6032, 0dFFF8000000000000, %fd6032, %p586;

BB8_449:
	add.f64 	%fd6033, %fd409, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r903}, %fd6033;
	}
	and.b32  	%r904, %r903, 2146435072;
	setp.ne.s32	%p589, %r904, 2146435072;
	@%p589 bra 	BB8_450;

	setp.gtu.f64	%p590, %fd410, 0d7FF0000000000000;
	@%p590 bra 	BB8_459;

	and.b32  	%r905, %r66, 2147483647;
	setp.ne.s32	%p591, %r905, 2146435072;
	@%p591 bra 	BB8_454;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r906, %temp}, %fd3893;
	}
	setp.eq.s32	%p592, %r906, 0;
	@%p592 bra 	BB8_458;
	bra.uni 	BB8_454;

BB8_458:
	setp.gt.f64	%p595, %fd410, 0d3FF0000000000000;
	selp.b32	%r915, 2146435072, 0, %p595;
	xor.b32  	%r916, %r915, 2146435072;
	setp.lt.s32	%p596, %r66, 0;
	selp.b32	%r917, %r916, %r915, %p596;
	setp.eq.f64	%p597, %fd409, 0dBFF0000000000000;
	selp.b32	%r918, 1072693248, %r917, %p597;
	mov.u32 	%r919, 0;
	mov.b64 	%fd6033, {%r919, %r918};
	bra.uni 	BB8_459;

BB8_55:
	setp.eq.s32	%p185, %r26, 2146435072;
	setp.eq.s32	%p186, %r27, 0;
	and.pred  	%p187, %p185, %p186;
	@%p187 bra 	BB8_57;
	bra.uni 	BB8_56;

BB8_57:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r283, %temp}, %fd3327;
	}
	and.b32  	%r284, %r25, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd3327;
	}
	or.b32  	%r286, %r285, %r284;
	mov.b64 	%fd5954, {%r283, %r286};
	bra.uni 	BB8_60;

BB8_450:
	mov.f64 	%fd6033, %fd6032;

BB8_459:
	mov.f64 	%fd3897, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd3897;
	}
	bfe.u32 	%r920, %r67, 20, 11;
	add.s32 	%r921, %r920, -1012;
	mov.u64 	%rd137, 4618441417868443648;
	shl.b64 	%rd24, %rd137, %r921;
	setp.eq.s64	%p598, %rd24, -9223372036854775808;
	// Callseq Start 418
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd410;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3897;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6035, [retval0+0];
	
	//{
	}// Callseq End 418
	and.pred  	%p25, %p583, %p598;
	@!%p25 bra 	BB8_461;
	bra.uni 	BB8_460;

BB8_460:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r922}, %fd6035;
	}
	xor.b32  	%r923, %r922, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r924, %temp}, %fd6035;
	}
	mov.b64 	%fd6035, {%r924, %r923};

BB8_461:
	@%p584 bra 	BB8_464;
	bra.uni 	BB8_462;

BB8_464:
	selp.b32	%r925, %r65, 0, %p598;
	or.b32  	%r926, %r925, 2146435072;
	setp.lt.s32	%p604, %r67, 0;
	selp.b32	%r927, %r926, %r925, %p604;
	mov.u32 	%r928, 0;
	mov.b64 	%fd6035, {%r928, %r927};
	bra.uni 	BB8_465;

BB8_462:
	setp.gt.s32	%p601, %r65, -1;
	@%p601 bra 	BB8_465;

	cvt.rzi.f64.f64	%fd3899, %fd3897;
	setp.neu.f64	%p602, %fd3899, 0d4018000000000000;
	selp.f64	%fd6035, 0dFFF8000000000000, %fd6035, %p602;

BB8_465:
	add.f64 	%fd6036, %fd409, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r929}, %fd6036;
	}
	and.b32  	%r930, %r929, 2146435072;
	setp.ne.s32	%p605, %r930, 2146435072;
	@%p605 bra 	BB8_466;

	setp.gtu.f64	%p606, %fd410, 0d7FF0000000000000;
	@%p606 bra 	BB8_475;

	and.b32  	%r931, %r67, 2147483647;
	setp.ne.s32	%p607, %r931, 2146435072;
	@%p607 bra 	BB8_470;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r932, %temp}, %fd3897;
	}
	setp.eq.s32	%p608, %r932, 0;
	@%p608 bra 	BB8_474;
	bra.uni 	BB8_470;

BB8_474:
	setp.gt.f64	%p611, %fd410, 0d3FF0000000000000;
	selp.b32	%r941, 2146435072, 0, %p611;
	xor.b32  	%r942, %r941, 2146435072;
	setp.lt.s32	%p612, %r67, 0;
	selp.b32	%r943, %r942, %r941, %p612;
	setp.eq.f64	%p613, %fd409, 0dBFF0000000000000;
	selp.b32	%r944, 1072693248, %r943, %p613;
	mov.u32 	%r945, 0;
	mov.b64 	%fd6036, {%r945, %r944};
	bra.uni 	BB8_475;

BB8_466:
	mov.f64 	%fd6036, %fd6035;

BB8_475:
	mul.f64 	%fd3901, %fd6036, 0dC0B4000000000000;
	setp.eq.f64	%p614, %fd409, 0d3FF0000000000000;
	selp.f64	%fd3902, 0dC0B4000000000000, %fd3901, %p614;
	mul.f64 	%fd3903, %fd6033, 0d4090000000000000;
	selp.f64	%fd3904, 0d4090000000000000, %fd3903, %p614;
	add.f64 	%fd431, %fd3904, %fd3902;
	mov.f64 	%fd3905, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd3905;
	}
	bfe.u32 	%r946, %r68, 20, 11;
	add.s32 	%r947, %r946, -1012;
	mov.u64 	%rd138, 4619567317775286272;
	shl.b64 	%rd25, %rd138, %r947;
	setp.eq.s64	%p615, %rd25, -9223372036854775808;
	// Callseq Start 419
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd410;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3905;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6038, [retval0+0];
	
	//{
	}// Callseq End 419
	and.pred  	%p26, %p583, %p615;
	@!%p26 bra 	BB8_477;
	bra.uni 	BB8_476;

BB8_476:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r948}, %fd6038;
	}
	xor.b32  	%r949, %r948, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r950, %temp}, %fd6038;
	}
	mov.b64 	%fd6038, {%r950, %r949};

BB8_477:
	@%p584 bra 	BB8_480;
	bra.uni 	BB8_478;

BB8_480:
	selp.b32	%r951, %r65, 0, %p615;
	or.b32  	%r952, %r951, 2146435072;
	setp.lt.s32	%p621, %r68, 0;
	selp.b32	%r953, %r952, %r951, %p621;
	mov.u32 	%r954, 0;
	mov.b64 	%fd6038, {%r954, %r953};
	bra.uni 	BB8_481;

BB8_478:
	setp.gt.s32	%p618, %r65, -1;
	@%p618 bra 	BB8_481;

	cvt.rzi.f64.f64	%fd3907, %fd3905;
	setp.neu.f64	%p619, %fd3907, 0d401C000000000000;
	selp.f64	%fd6038, 0dFFF8000000000000, %fd6038, %p619;

BB8_481:
	add.f64 	%fd6039, %fd409, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r955}, %fd6039;
	}
	and.b32  	%r956, %r955, 2146435072;
	setp.ne.s32	%p622, %r956, 2146435072;
	@%p622 bra 	BB8_482;

	setp.gtu.f64	%p623, %fd410, 0d7FF0000000000000;
	@%p623 bra 	BB8_491;

	and.b32  	%r957, %r68, 2147483647;
	setp.ne.s32	%p624, %r957, 2146435072;
	@%p624 bra 	BB8_486;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r958, %temp}, %fd3905;
	}
	setp.eq.s32	%p625, %r958, 0;
	@%p625 bra 	BB8_490;
	bra.uni 	BB8_486;

BB8_490:
	setp.gt.f64	%p628, %fd410, 0d3FF0000000000000;
	selp.b32	%r967, 2146435072, 0, %p628;
	xor.b32  	%r968, %r967, 2146435072;
	setp.lt.s32	%p629, %r68, 0;
	selp.b32	%r969, %r968, %r967, %p629;
	setp.eq.f64	%p630, %fd409, 0dBFF0000000000000;
	selp.b32	%r970, 1072693248, %r969, %p630;
	mov.u32 	%r971, 0;
	mov.b64 	%fd6039, {%r971, %r970};
	bra.uni 	BB8_491;

BB8_482:
	mov.f64 	%fd6039, %fd6038;

BB8_491:
	mul.f64 	%fd3909, %fd6039, 0d40C4000000000000;
	selp.f64	%fd3910, 0d40C4000000000000, %fd3909, %p614;
	add.f64 	%fd442, %fd431, %fd3910;
	mov.f64 	%fd3911, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd3911;
	}
	bfe.u32 	%r972, %r69, 20, 11;
	add.s32 	%r973, %r972, -1012;
	mov.u64 	%rd139, 4620693217682128896;
	shl.b64 	%rd26, %rd139, %r973;
	setp.eq.s64	%p632, %rd26, -9223372036854775808;
	// Callseq Start 420
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd410;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3911;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6041, [retval0+0];
	
	//{
	}// Callseq End 420
	and.pred  	%p27, %p583, %p632;
	@!%p27 bra 	BB8_493;
	bra.uni 	BB8_492;

BB8_492:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r974}, %fd6041;
	}
	xor.b32  	%r975, %r974, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r976, %temp}, %fd6041;
	}
	mov.b64 	%fd6041, {%r976, %r975};

BB8_493:
	@%p584 bra 	BB8_496;
	bra.uni 	BB8_494;

BB8_496:
	selp.b32	%r977, %r65, 0, %p632;
	or.b32  	%r978, %r977, 2146435072;
	setp.lt.s32	%p638, %r69, 0;
	selp.b32	%r979, %r978, %r977, %p638;
	mov.u32 	%r980, 0;
	mov.b64 	%fd6041, {%r980, %r979};
	bra.uni 	BB8_497;

BB8_494:
	setp.gt.s32	%p635, %r65, -1;
	@%p635 bra 	BB8_497;

	cvt.rzi.f64.f64	%fd3913, %fd3911;
	setp.neu.f64	%p636, %fd3913, 0d4020000000000000;
	selp.f64	%fd6041, 0dFFF8000000000000, %fd6041, %p636;

BB8_497:
	add.f64 	%fd6042, %fd409, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r981}, %fd6042;
	}
	and.b32  	%r982, %r981, 2146435072;
	setp.ne.s32	%p639, %r982, 2146435072;
	@%p639 bra 	BB8_498;

	setp.gtu.f64	%p640, %fd410, 0d7FF0000000000000;
	@%p640 bra 	BB8_507;

	and.b32  	%r983, %r69, 2147483647;
	setp.ne.s32	%p641, %r983, 2146435072;
	@%p641 bra 	BB8_502;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r984, %temp}, %fd3911;
	}
	setp.eq.s32	%p642, %r984, 0;
	@%p642 bra 	BB8_506;
	bra.uni 	BB8_502;

BB8_506:
	setp.gt.f64	%p645, %fd410, 0d3FF0000000000000;
	selp.b32	%r993, 2146435072, 0, %p645;
	xor.b32  	%r994, %r993, 2146435072;
	setp.lt.s32	%p646, %r69, 0;
	selp.b32	%r995, %r994, %r993, %p646;
	setp.eq.f64	%p647, %fd409, 0dBFF0000000000000;
	selp.b32	%r996, 1072693248, %r995, %p647;
	mov.u32 	%r997, 0;
	mov.b64 	%fd6042, {%r997, %r996};
	bra.uni 	BB8_507;

BB8_498:
	mov.f64 	%fd6042, %fd6041;

BB8_507:
	mul.f64 	%fd3915, %fd6042, 0dC0C4000000000000;
	selp.f64	%fd3916, 0dC0C4000000000000, %fd3915, %p614;
	add.f64 	%fd453, %fd442, %fd3916;
	mov.f64 	%fd3917, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd3917;
	}
	bfe.u32 	%r998, %r70, 20, 11;
	add.s32 	%r999, %r998, -1012;
	mov.u64 	%rd140, 4621256167635550208;
	shl.b64 	%rd27, %rd140, %r999;
	setp.eq.s64	%p649, %rd27, -9223372036854775808;
	// Callseq Start 421
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd410;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3917;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6044, [retval0+0];
	
	//{
	}// Callseq End 421
	and.pred  	%p28, %p583, %p649;
	@!%p28 bra 	BB8_509;
	bra.uni 	BB8_508;

BB8_508:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1000}, %fd6044;
	}
	xor.b32  	%r1001, %r1000, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1002, %temp}, %fd6044;
	}
	mov.b64 	%fd6044, {%r1002, %r1001};

BB8_509:
	@%p584 bra 	BB8_512;
	bra.uni 	BB8_510;

BB8_512:
	selp.b32	%r1003, %r65, 0, %p649;
	or.b32  	%r1004, %r1003, 2146435072;
	setp.lt.s32	%p655, %r70, 0;
	selp.b32	%r1005, %r1004, %r1003, %p655;
	mov.u32 	%r1006, 0;
	mov.b64 	%fd6044, {%r1006, %r1005};
	bra.uni 	BB8_513;

BB8_510:
	setp.gt.s32	%p652, %r65, -1;
	@%p652 bra 	BB8_513;

	cvt.rzi.f64.f64	%fd3919, %fd3917;
	setp.neu.f64	%p653, %fd3919, 0d4022000000000000;
	selp.f64	%fd6044, 0dFFF8000000000000, %fd6044, %p653;

BB8_513:
	add.f64 	%fd6045, %fd409, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1007}, %fd6045;
	}
	and.b32  	%r1008, %r1007, 2146435072;
	setp.ne.s32	%p656, %r1008, 2146435072;
	@%p656 bra 	BB8_514;

	setp.gtu.f64	%p657, %fd410, 0d7FF0000000000000;
	@%p657 bra 	BB8_523;

	and.b32  	%r1009, %r70, 2147483647;
	setp.ne.s32	%p658, %r1009, 2146435072;
	@%p658 bra 	BB8_518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1010, %temp}, %fd3917;
	}
	setp.eq.s32	%p659, %r1010, 0;
	@%p659 bra 	BB8_522;
	bra.uni 	BB8_518;

BB8_522:
	setp.gt.f64	%p662, %fd410, 0d3FF0000000000000;
	selp.b32	%r1019, 2146435072, 0, %p662;
	xor.b32  	%r1020, %r1019, 2146435072;
	setp.lt.s32	%p663, %r70, 0;
	selp.b32	%r1021, %r1020, %r1019, %p663;
	setp.eq.f64	%p664, %fd409, 0dBFF0000000000000;
	selp.b32	%r1022, 1072693248, %r1021, %p664;
	mov.u32 	%r1023, 0;
	mov.b64 	%fd6045, {%r1023, %r1022};
	bra.uni 	BB8_523;

BB8_514:
	mov.f64 	%fd6045, %fd6044;

BB8_523:
	mul.f64 	%fd3921, %fd6045, 0d40B4000000000000;
	selp.f64	%fd3922, 0d40B4000000000000, %fd3921, %p614;
	add.f64 	%fd464, %fd453, %fd3922;
	mov.f64 	%fd3923, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd3923;
	}
	bfe.u32 	%r1024, %r71, 20, 11;
	add.s32 	%r1025, %r1024, -1012;
	mov.u64 	%rd141, 4621819117588971520;
	shl.b64 	%rd28, %rd141, %r1025;
	setp.eq.s64	%p666, %rd28, -9223372036854775808;
	// Callseq Start 422
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd410;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3923;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6047, [retval0+0];
	
	//{
	}// Callseq End 422
	and.pred  	%p29, %p583, %p666;
	@!%p29 bra 	BB8_525;
	bra.uni 	BB8_524;

BB8_524:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1026}, %fd6047;
	}
	xor.b32  	%r1027, %r1026, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1028, %temp}, %fd6047;
	}
	mov.b64 	%fd6047, {%r1028, %r1027};

BB8_525:
	@%p584 bra 	BB8_528;
	bra.uni 	BB8_526;

BB8_528:
	selp.b32	%r1029, %r65, 0, %p666;
	or.b32  	%r1030, %r1029, 2146435072;
	setp.lt.s32	%p672, %r71, 0;
	selp.b32	%r1031, %r1030, %r1029, %p672;
	mov.u32 	%r1032, 0;
	mov.b64 	%fd6047, {%r1032, %r1031};
	bra.uni 	BB8_529;

BB8_526:
	setp.gt.s32	%p669, %r65, -1;
	@%p669 bra 	BB8_529;

	cvt.rzi.f64.f64	%fd3925, %fd3923;
	setp.neu.f64	%p670, %fd3925, 0d4024000000000000;
	selp.f64	%fd6047, 0dFFF8000000000000, %fd6047, %p670;

BB8_529:
	add.f64 	%fd6048, %fd409, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1033}, %fd6048;
	}
	and.b32  	%r1034, %r1033, 2146435072;
	setp.ne.s32	%p673, %r1034, 2146435072;
	@%p673 bra 	BB8_530;

	setp.gtu.f64	%p674, %fd410, 0d7FF0000000000000;
	@%p674 bra 	BB8_539;

	and.b32  	%r1035, %r71, 2147483647;
	setp.ne.s32	%p675, %r1035, 2146435072;
	@%p675 bra 	BB8_534;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1036, %temp}, %fd3923;
	}
	setp.eq.s32	%p676, %r1036, 0;
	@%p676 bra 	BB8_538;
	bra.uni 	BB8_534;

BB8_538:
	setp.gt.f64	%p679, %fd410, 0d3FF0000000000000;
	selp.b32	%r1045, 2146435072, 0, %p679;
	xor.b32  	%r1046, %r1045, 2146435072;
	setp.lt.s32	%p680, %r71, 0;
	selp.b32	%r1047, %r1046, %r1045, %p680;
	setp.eq.f64	%p681, %fd409, 0dBFF0000000000000;
	selp.b32	%r1048, 1072693248, %r1047, %p681;
	mov.u32 	%r1049, 0;
	mov.b64 	%fd6048, {%r1049, %r1048};
	bra.uni 	BB8_539;

BB8_530:
	mov.f64 	%fd6048, %fd6047;

BB8_539:
	mul.f64 	%fd3927, %fd6048, 0dC090000000000000;
	selp.f64	%fd3928, 0dC090000000000000, %fd3927, %p614;
	add.f64 	%fd6371, %fd464, %fd3928;

BB8_540:
	div.rn.f64 	%fd477, %fd76, %fd8;
	sub.f64 	%fd478, %fd6, %fd477;
	setp.gt.f64	%p683, %fd478, 0d0000000000000000;
	setp.lt.f64	%p684, %fd478, 0d3FF0000000000000;
	and.pred  	%p30, %p683, %p684;
	mov.f64 	%fd6372, %fd6373;
	@!%p30 bra 	BB8_638;
	bra.uni 	BB8_541;

BB8_541:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd478;
	}
	mov.f64 	%fd3930, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd3930;
	}
	bfe.u32 	%r1050, %r73, 20, 11;
	add.s32 	%r1051, %r1050, -1012;
	mov.u64 	%rd142, 4617315517961601024;
	shl.b64 	%rd29, %rd142, %r1051;
	setp.eq.s64	%p685, %rd29, -9223372036854775808;
	abs.f64 	%fd479, %fd478;
	// Callseq Start 423
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd479;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3930;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6051, [retval0+0];
	
	//{
	}// Callseq End 423
	setp.lt.s32	%p686, %r72, 0;
	and.pred  	%p31, %p686, %p685;
	@!%p31 bra 	BB8_543;
	bra.uni 	BB8_542;

BB8_542:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1052}, %fd6051;
	}
	xor.b32  	%r1053, %r1052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1054, %temp}, %fd6051;
	}
	mov.b64 	%fd6051, {%r1054, %r1053};

BB8_543:
	setp.eq.f64	%p687, %fd478, 0d0000000000000000;
	@%p687 bra 	BB8_546;
	bra.uni 	BB8_544;

BB8_546:
	selp.b32	%r1055, %r72, 0, %p685;
	or.b32  	%r1056, %r1055, 2146435072;
	setp.lt.s32	%p691, %r73, 0;
	selp.b32	%r1057, %r1056, %r1055, %p691;
	mov.u32 	%r1058, 0;
	mov.b64 	%fd6051, {%r1058, %r1057};
	bra.uni 	BB8_547;

BB8_544:
	setp.gt.s32	%p688, %r72, -1;
	@%p688 bra 	BB8_547;

	cvt.rzi.f64.f64	%fd3932, %fd3930;
	setp.neu.f64	%p689, %fd3932, 0d4014000000000000;
	selp.f64	%fd6051, 0dFFF8000000000000, %fd6051, %p689;

BB8_547:
	add.f64 	%fd6052, %fd478, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd6052;
	}
	and.b32  	%r1060, %r1059, 2146435072;
	setp.ne.s32	%p692, %r1060, 2146435072;
	@%p692 bra 	BB8_548;

	setp.gtu.f64	%p693, %fd479, 0d7FF0000000000000;
	@%p693 bra 	BB8_557;

	and.b32  	%r1061, %r73, 2147483647;
	setp.ne.s32	%p694, %r1061, 2146435072;
	@%p694 bra 	BB8_552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1062, %temp}, %fd3930;
	}
	setp.eq.s32	%p695, %r1062, 0;
	@%p695 bra 	BB8_556;
	bra.uni 	BB8_552;

BB8_556:
	setp.gt.f64	%p698, %fd479, 0d3FF0000000000000;
	selp.b32	%r1071, 2146435072, 0, %p698;
	xor.b32  	%r1072, %r1071, 2146435072;
	setp.lt.s32	%p699, %r73, 0;
	selp.b32	%r1073, %r1072, %r1071, %p699;
	setp.eq.f64	%p700, %fd478, 0dBFF0000000000000;
	selp.b32	%r1074, 1072693248, %r1073, %p700;
	mov.u32 	%r1075, 0;
	mov.b64 	%fd6052, {%r1075, %r1074};
	bra.uni 	BB8_557;

BB8_548:
	mov.f64 	%fd6052, %fd6051;

BB8_557:
	mov.f64 	%fd3934, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd3934;
	}
	bfe.u32 	%r1076, %r74, 20, 11;
	add.s32 	%r1077, %r1076, -1012;
	mov.u64 	%rd143, 4618441417868443648;
	shl.b64 	%rd30, %rd143, %r1077;
	setp.eq.s64	%p701, %rd30, -9223372036854775808;
	// Callseq Start 424
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd479;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3934;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6054, [retval0+0];
	
	//{
	}// Callseq End 424
	and.pred  	%p32, %p686, %p701;
	@!%p32 bra 	BB8_559;
	bra.uni 	BB8_558;

BB8_558:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1078}, %fd6054;
	}
	xor.b32  	%r1079, %r1078, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1080, %temp}, %fd6054;
	}
	mov.b64 	%fd6054, {%r1080, %r1079};

BB8_559:
	@%p687 bra 	BB8_562;
	bra.uni 	BB8_560;

BB8_562:
	selp.b32	%r1081, %r72, 0, %p701;
	or.b32  	%r1082, %r1081, 2146435072;
	setp.lt.s32	%p707, %r74, 0;
	selp.b32	%r1083, %r1082, %r1081, %p707;
	mov.u32 	%r1084, 0;
	mov.b64 	%fd6054, {%r1084, %r1083};
	bra.uni 	BB8_563;

BB8_560:
	setp.gt.s32	%p704, %r72, -1;
	@%p704 bra 	BB8_563;

	cvt.rzi.f64.f64	%fd3936, %fd3934;
	setp.neu.f64	%p705, %fd3936, 0d4018000000000000;
	selp.f64	%fd6054, 0dFFF8000000000000, %fd6054, %p705;

BB8_563:
	add.f64 	%fd6055, %fd478, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1085}, %fd6055;
	}
	and.b32  	%r1086, %r1085, 2146435072;
	setp.ne.s32	%p708, %r1086, 2146435072;
	@%p708 bra 	BB8_564;

	setp.gtu.f64	%p709, %fd479, 0d7FF0000000000000;
	@%p709 bra 	BB8_573;

	and.b32  	%r1087, %r74, 2147483647;
	setp.ne.s32	%p710, %r1087, 2146435072;
	@%p710 bra 	BB8_568;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1088, %temp}, %fd3934;
	}
	setp.eq.s32	%p711, %r1088, 0;
	@%p711 bra 	BB8_572;
	bra.uni 	BB8_568;

BB8_572:
	setp.gt.f64	%p714, %fd479, 0d3FF0000000000000;
	selp.b32	%r1097, 2146435072, 0, %p714;
	xor.b32  	%r1098, %r1097, 2146435072;
	setp.lt.s32	%p715, %r74, 0;
	selp.b32	%r1099, %r1098, %r1097, %p715;
	setp.eq.f64	%p716, %fd478, 0dBFF0000000000000;
	selp.b32	%r1100, 1072693248, %r1099, %p716;
	mov.u32 	%r1101, 0;
	mov.b64 	%fd6055, {%r1101, %r1100};
	bra.uni 	BB8_573;

BB8_564:
	mov.f64 	%fd6055, %fd6054;

BB8_573:
	mul.f64 	%fd3938, %fd6055, 0dC0B4000000000000;
	setp.eq.f64	%p717, %fd478, 0d3FF0000000000000;
	selp.f64	%fd3939, 0dC0B4000000000000, %fd3938, %p717;
	mul.f64 	%fd3940, %fd6052, 0d4090000000000000;
	selp.f64	%fd3941, 0d4090000000000000, %fd3940, %p717;
	add.f64 	%fd500, %fd3941, %fd3939;
	mov.f64 	%fd3942, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd3942;
	}
	bfe.u32 	%r1102, %r75, 20, 11;
	add.s32 	%r1103, %r1102, -1012;
	mov.u64 	%rd144, 4619567317775286272;
	shl.b64 	%rd31, %rd144, %r1103;
	setp.eq.s64	%p718, %rd31, -9223372036854775808;
	// Callseq Start 425
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd479;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3942;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6057, [retval0+0];
	
	//{
	}// Callseq End 425
	and.pred  	%p33, %p686, %p718;
	@!%p33 bra 	BB8_575;
	bra.uni 	BB8_574;

BB8_574:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1104}, %fd6057;
	}
	xor.b32  	%r1105, %r1104, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1106, %temp}, %fd6057;
	}
	mov.b64 	%fd6057, {%r1106, %r1105};

BB8_575:
	@%p687 bra 	BB8_578;
	bra.uni 	BB8_576;

BB8_578:
	selp.b32	%r1107, %r72, 0, %p718;
	or.b32  	%r1108, %r1107, 2146435072;
	setp.lt.s32	%p724, %r75, 0;
	selp.b32	%r1109, %r1108, %r1107, %p724;
	mov.u32 	%r1110, 0;
	mov.b64 	%fd6057, {%r1110, %r1109};
	bra.uni 	BB8_579;

BB8_576:
	setp.gt.s32	%p721, %r72, -1;
	@%p721 bra 	BB8_579;

	cvt.rzi.f64.f64	%fd3944, %fd3942;
	setp.neu.f64	%p722, %fd3944, 0d401C000000000000;
	selp.f64	%fd6057, 0dFFF8000000000000, %fd6057, %p722;

BB8_579:
	add.f64 	%fd6058, %fd478, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1111}, %fd6058;
	}
	and.b32  	%r1112, %r1111, 2146435072;
	setp.ne.s32	%p725, %r1112, 2146435072;
	@%p725 bra 	BB8_580;

	setp.gtu.f64	%p726, %fd479, 0d7FF0000000000000;
	@%p726 bra 	BB8_589;

	and.b32  	%r1113, %r75, 2147483647;
	setp.ne.s32	%p727, %r1113, 2146435072;
	@%p727 bra 	BB8_584;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1114, %temp}, %fd3942;
	}
	setp.eq.s32	%p728, %r1114, 0;
	@%p728 bra 	BB8_588;
	bra.uni 	BB8_584;

BB8_588:
	setp.gt.f64	%p731, %fd479, 0d3FF0000000000000;
	selp.b32	%r1123, 2146435072, 0, %p731;
	xor.b32  	%r1124, %r1123, 2146435072;
	setp.lt.s32	%p732, %r75, 0;
	selp.b32	%r1125, %r1124, %r1123, %p732;
	setp.eq.f64	%p733, %fd478, 0dBFF0000000000000;
	selp.b32	%r1126, 1072693248, %r1125, %p733;
	mov.u32 	%r1127, 0;
	mov.b64 	%fd6058, {%r1127, %r1126};
	bra.uni 	BB8_589;

BB8_580:
	mov.f64 	%fd6058, %fd6057;

BB8_589:
	mul.f64 	%fd3946, %fd6058, 0d40C4000000000000;
	selp.f64	%fd3947, 0d40C4000000000000, %fd3946, %p717;
	add.f64 	%fd511, %fd500, %fd3947;
	mov.f64 	%fd3948, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd3948;
	}
	bfe.u32 	%r1128, %r76, 20, 11;
	add.s32 	%r1129, %r1128, -1012;
	mov.u64 	%rd145, 4620693217682128896;
	shl.b64 	%rd32, %rd145, %r1129;
	setp.eq.s64	%p735, %rd32, -9223372036854775808;
	// Callseq Start 426
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd479;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3948;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6060, [retval0+0];
	
	//{
	}// Callseq End 426
	and.pred  	%p34, %p686, %p735;
	@!%p34 bra 	BB8_591;
	bra.uni 	BB8_590;

BB8_590:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1130}, %fd6060;
	}
	xor.b32  	%r1131, %r1130, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1132, %temp}, %fd6060;
	}
	mov.b64 	%fd6060, {%r1132, %r1131};

BB8_591:
	@%p687 bra 	BB8_594;
	bra.uni 	BB8_592;

BB8_594:
	selp.b32	%r1133, %r72, 0, %p735;
	or.b32  	%r1134, %r1133, 2146435072;
	setp.lt.s32	%p741, %r76, 0;
	selp.b32	%r1135, %r1134, %r1133, %p741;
	mov.u32 	%r1136, 0;
	mov.b64 	%fd6060, {%r1136, %r1135};
	bra.uni 	BB8_595;

BB8_592:
	setp.gt.s32	%p738, %r72, -1;
	@%p738 bra 	BB8_595;

	cvt.rzi.f64.f64	%fd3950, %fd3948;
	setp.neu.f64	%p739, %fd3950, 0d4020000000000000;
	selp.f64	%fd6060, 0dFFF8000000000000, %fd6060, %p739;

BB8_595:
	add.f64 	%fd6061, %fd478, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1137}, %fd6061;
	}
	and.b32  	%r1138, %r1137, 2146435072;
	setp.ne.s32	%p742, %r1138, 2146435072;
	@%p742 bra 	BB8_596;

	setp.gtu.f64	%p743, %fd479, 0d7FF0000000000000;
	@%p743 bra 	BB8_605;

	and.b32  	%r1139, %r76, 2147483647;
	setp.ne.s32	%p744, %r1139, 2146435072;
	@%p744 bra 	BB8_600;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1140, %temp}, %fd3948;
	}
	setp.eq.s32	%p745, %r1140, 0;
	@%p745 bra 	BB8_604;
	bra.uni 	BB8_600;

BB8_604:
	setp.gt.f64	%p748, %fd479, 0d3FF0000000000000;
	selp.b32	%r1149, 2146435072, 0, %p748;
	xor.b32  	%r1150, %r1149, 2146435072;
	setp.lt.s32	%p749, %r76, 0;
	selp.b32	%r1151, %r1150, %r1149, %p749;
	setp.eq.f64	%p750, %fd478, 0dBFF0000000000000;
	selp.b32	%r1152, 1072693248, %r1151, %p750;
	mov.u32 	%r1153, 0;
	mov.b64 	%fd6061, {%r1153, %r1152};
	bra.uni 	BB8_605;

BB8_596:
	mov.f64 	%fd6061, %fd6060;

BB8_605:
	mul.f64 	%fd3952, %fd6061, 0dC0C4000000000000;
	selp.f64	%fd3953, 0dC0C4000000000000, %fd3952, %p717;
	add.f64 	%fd522, %fd511, %fd3953;
	mov.f64 	%fd3954, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd3954;
	}
	bfe.u32 	%r1154, %r77, 20, 11;
	add.s32 	%r1155, %r1154, -1012;
	mov.u64 	%rd146, 4621256167635550208;
	shl.b64 	%rd33, %rd146, %r1155;
	setp.eq.s64	%p752, %rd33, -9223372036854775808;
	// Callseq Start 427
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd479;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3954;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6063, [retval0+0];
	
	//{
	}// Callseq End 427
	and.pred  	%p35, %p686, %p752;
	@!%p35 bra 	BB8_607;
	bra.uni 	BB8_606;

BB8_606:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1156}, %fd6063;
	}
	xor.b32  	%r1157, %r1156, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1158, %temp}, %fd6063;
	}
	mov.b64 	%fd6063, {%r1158, %r1157};

BB8_607:
	@%p687 bra 	BB8_610;
	bra.uni 	BB8_608;

BB8_610:
	selp.b32	%r1159, %r72, 0, %p752;
	or.b32  	%r1160, %r1159, 2146435072;
	setp.lt.s32	%p758, %r77, 0;
	selp.b32	%r1161, %r1160, %r1159, %p758;
	mov.u32 	%r1162, 0;
	mov.b64 	%fd6063, {%r1162, %r1161};
	bra.uni 	BB8_611;

BB8_608:
	setp.gt.s32	%p755, %r72, -1;
	@%p755 bra 	BB8_611;

	cvt.rzi.f64.f64	%fd3956, %fd3954;
	setp.neu.f64	%p756, %fd3956, 0d4022000000000000;
	selp.f64	%fd6063, 0dFFF8000000000000, %fd6063, %p756;

BB8_611:
	add.f64 	%fd6064, %fd478, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1163}, %fd6064;
	}
	and.b32  	%r1164, %r1163, 2146435072;
	setp.ne.s32	%p759, %r1164, 2146435072;
	@%p759 bra 	BB8_612;

	setp.gtu.f64	%p760, %fd479, 0d7FF0000000000000;
	@%p760 bra 	BB8_621;

	and.b32  	%r1165, %r77, 2147483647;
	setp.ne.s32	%p761, %r1165, 2146435072;
	@%p761 bra 	BB8_616;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1166, %temp}, %fd3954;
	}
	setp.eq.s32	%p762, %r1166, 0;
	@%p762 bra 	BB8_620;
	bra.uni 	BB8_616;

BB8_620:
	setp.gt.f64	%p765, %fd479, 0d3FF0000000000000;
	selp.b32	%r1175, 2146435072, 0, %p765;
	xor.b32  	%r1176, %r1175, 2146435072;
	setp.lt.s32	%p766, %r77, 0;
	selp.b32	%r1177, %r1176, %r1175, %p766;
	setp.eq.f64	%p767, %fd478, 0dBFF0000000000000;
	selp.b32	%r1178, 1072693248, %r1177, %p767;
	mov.u32 	%r1179, 0;
	mov.b64 	%fd6064, {%r1179, %r1178};
	bra.uni 	BB8_621;

BB8_612:
	mov.f64 	%fd6064, %fd6063;

BB8_621:
	mul.f64 	%fd3958, %fd6064, 0d40B4000000000000;
	selp.f64	%fd3959, 0d40B4000000000000, %fd3958, %p717;
	add.f64 	%fd533, %fd522, %fd3959;
	mov.f64 	%fd3960, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd3960;
	}
	bfe.u32 	%r1180, %r78, 20, 11;
	add.s32 	%r1181, %r1180, -1012;
	mov.u64 	%rd147, 4621819117588971520;
	shl.b64 	%rd34, %rd147, %r1181;
	setp.eq.s64	%p769, %rd34, -9223372036854775808;
	// Callseq Start 428
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd479;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3960;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6066, [retval0+0];
	
	//{
	}// Callseq End 428
	and.pred  	%p36, %p686, %p769;
	@!%p36 bra 	BB8_623;
	bra.uni 	BB8_622;

BB8_622:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1182}, %fd6066;
	}
	xor.b32  	%r1183, %r1182, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1184, %temp}, %fd6066;
	}
	mov.b64 	%fd6066, {%r1184, %r1183};

BB8_623:
	@%p687 bra 	BB8_626;
	bra.uni 	BB8_624;

BB8_626:
	selp.b32	%r1185, %r72, 0, %p769;
	or.b32  	%r1186, %r1185, 2146435072;
	setp.lt.s32	%p775, %r78, 0;
	selp.b32	%r1187, %r1186, %r1185, %p775;
	mov.u32 	%r1188, 0;
	mov.b64 	%fd6066, {%r1188, %r1187};
	bra.uni 	BB8_627;

BB8_624:
	setp.gt.s32	%p772, %r72, -1;
	@%p772 bra 	BB8_627;

	cvt.rzi.f64.f64	%fd3962, %fd3960;
	setp.neu.f64	%p773, %fd3962, 0d4024000000000000;
	selp.f64	%fd6066, 0dFFF8000000000000, %fd6066, %p773;

BB8_627:
	add.f64 	%fd6067, %fd478, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1189}, %fd6067;
	}
	and.b32  	%r1190, %r1189, 2146435072;
	setp.ne.s32	%p776, %r1190, 2146435072;
	@%p776 bra 	BB8_628;

	setp.gtu.f64	%p777, %fd479, 0d7FF0000000000000;
	@%p777 bra 	BB8_637;

	and.b32  	%r1191, %r78, 2147483647;
	setp.ne.s32	%p778, %r1191, 2146435072;
	@%p778 bra 	BB8_632;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1192, %temp}, %fd3960;
	}
	setp.eq.s32	%p779, %r1192, 0;
	@%p779 bra 	BB8_636;
	bra.uni 	BB8_632;

BB8_636:
	setp.gt.f64	%p782, %fd479, 0d3FF0000000000000;
	selp.b32	%r1201, 2146435072, 0, %p782;
	xor.b32  	%r1202, %r1201, 2146435072;
	setp.lt.s32	%p783, %r78, 0;
	selp.b32	%r1203, %r1202, %r1201, %p783;
	setp.eq.f64	%p784, %fd478, 0dBFF0000000000000;
	selp.b32	%r1204, 1072693248, %r1203, %p784;
	mov.u32 	%r1205, 0;
	mov.b64 	%fd6067, {%r1205, %r1204};
	bra.uni 	BB8_637;

BB8_628:
	mov.f64 	%fd6067, %fd6066;

BB8_637:
	mul.f64 	%fd3964, %fd6067, 0dC090000000000000;
	selp.f64	%fd3965, 0dC090000000000000, %fd3964, %p717;
	add.f64 	%fd6372, %fd533, %fd3965;

BB8_638:
	add.f64 	%fd3967, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p786, %fd408, %fd3967;
	selp.f64	%fd546, %fd408, %fd3967, %p786;
	setp.lt.f64	%p787, %fd477, %fd6;
	selp.f64	%fd547, %fd477, %fd6, %p787;
	setp.lt.f64	%p788, %fd546, %fd6;
	setp.gt.f64	%p789, %fd547, %fd3967;
	and.pred  	%p790, %p788, %p789;
	@!%p790 bra 	BB8_1280;
	bra.uni 	BB8_639;

BB8_639:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd547;
	}
	mov.f64 	%fd3968, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd3968;
	}
	bfe.u32 	%r1206, %r80, 20, 11;
	add.s32 	%r1207, %r1206, -1012;
	mov.u64 	%rd148, 4622382067542392832;
	shl.b64 	%rd35, %rd148, %r1207;
	setp.eq.s64	%p791, %rd35, -9223372036854775808;
	abs.f64 	%fd548, %fd547;
	// Callseq Start 429
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3968;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6070, [retval0+0];
	
	//{
	}// Callseq End 429
	setp.lt.s32	%p792, %r79, 0;
	and.pred  	%p37, %p792, %p791;
	@!%p37 bra 	BB8_641;
	bra.uni 	BB8_640;

BB8_640:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1208}, %fd6070;
	}
	xor.b32  	%r1209, %r1208, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1210, %temp}, %fd6070;
	}
	mov.b64 	%fd6070, {%r1210, %r1209};

BB8_641:
	setp.eq.f64	%p793, %fd547, 0d0000000000000000;
	@%p793 bra 	BB8_644;
	bra.uni 	BB8_642;

BB8_644:
	selp.b32	%r1211, %r79, 0, %p791;
	or.b32  	%r1212, %r1211, 2146435072;
	setp.lt.s32	%p797, %r80, 0;
	selp.b32	%r1213, %r1212, %r1211, %p797;
	mov.u32 	%r1214, 0;
	mov.b64 	%fd6070, {%r1214, %r1213};
	bra.uni 	BB8_645;

BB8_642:
	setp.gt.s32	%p794, %r79, -1;
	@%p794 bra 	BB8_645;

	cvt.rzi.f64.f64	%fd3970, %fd3968;
	setp.neu.f64	%p795, %fd3970, 0d4026000000000000;
	selp.f64	%fd6070, 0dFFF8000000000000, %fd6070, %p795;

BB8_645:
	add.f64 	%fd6071, %fd547, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1215}, %fd6071;
	}
	and.b32  	%r1216, %r1215, 2146435072;
	setp.ne.s32	%p798, %r1216, 2146435072;
	@%p798 bra 	BB8_646;

	setp.gtu.f64	%p799, %fd548, 0d7FF0000000000000;
	@%p799 bra 	BB8_655;

	and.b32  	%r1217, %r80, 2147483647;
	setp.ne.s32	%p800, %r1217, 2146435072;
	@%p800 bra 	BB8_650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1218, %temp}, %fd3968;
	}
	setp.eq.s32	%p801, %r1218, 0;
	@%p801 bra 	BB8_654;
	bra.uni 	BB8_650;

BB8_654:
	setp.gt.f64	%p804, %fd548, 0d3FF0000000000000;
	selp.b32	%r1227, 2146435072, 0, %p804;
	xor.b32  	%r1228, %r1227, 2146435072;
	setp.lt.s32	%p805, %r80, 0;
	selp.b32	%r1229, %r1228, %r1227, %p805;
	setp.eq.f64	%p806, %fd547, 0dBFF0000000000000;
	selp.b32	%r1230, 1072693248, %r1229, %p806;
	mov.u32 	%r1231, 0;
	mov.b64 	%fd6071, {%r1231, %r1230};
	bra.uni 	BB8_655;

BB8_646:
	mov.f64 	%fd6071, %fd6070;

BB8_655:
	mov.f64 	%fd3972, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd3972;
	}
	bfe.u32 	%r1232, %r81, 20, 11;
	add.s32 	%r1233, %r1232, -1012;
	mov.u64 	%rd149, 4622945017495814144;
	shl.b64 	%rd36, %rd149, %r1233;
	setp.eq.s64	%p807, %rd36, -9223372036854775808;
	// Callseq Start 430
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3972;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6073, [retval0+0];
	
	//{
	}// Callseq End 430
	and.pred  	%p38, %p792, %p807;
	@!%p38 bra 	BB8_657;
	bra.uni 	BB8_656;

BB8_656:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1234}, %fd6073;
	}
	xor.b32  	%r1235, %r1234, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1236, %temp}, %fd6073;
	}
	mov.b64 	%fd6073, {%r1236, %r1235};

BB8_657:
	@%p793 bra 	BB8_660;
	bra.uni 	BB8_658;

BB8_660:
	selp.b32	%r1237, %r79, 0, %p807;
	or.b32  	%r1238, %r1237, 2146435072;
	setp.lt.s32	%p813, %r81, 0;
	selp.b32	%r1239, %r1238, %r1237, %p813;
	mov.u32 	%r1240, 0;
	mov.b64 	%fd6073, {%r1240, %r1239};
	bra.uni 	BB8_661;

BB8_658:
	setp.gt.s32	%p810, %r79, -1;
	@%p810 bra 	BB8_661;

	cvt.rzi.f64.f64	%fd3974, %fd3972;
	setp.neu.f64	%p811, %fd3974, 0d4028000000000000;
	selp.f64	%fd6073, 0dFFF8000000000000, %fd6073, %p811;

BB8_661:
	add.f64 	%fd6074, %fd547, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1241}, %fd6074;
	}
	and.b32  	%r1242, %r1241, 2146435072;
	setp.ne.s32	%p814, %r1242, 2146435072;
	@%p814 bra 	BB8_662;

	setp.gtu.f64	%p815, %fd548, 0d7FF0000000000000;
	@%p815 bra 	BB8_671;

	and.b32  	%r1243, %r81, 2147483647;
	setp.ne.s32	%p816, %r1243, 2146435072;
	@%p816 bra 	BB8_666;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1244, %temp}, %fd3972;
	}
	setp.eq.s32	%p817, %r1244, 0;
	@%p817 bra 	BB8_670;
	bra.uni 	BB8_666;

BB8_670:
	setp.gt.f64	%p820, %fd548, 0d3FF0000000000000;
	selp.b32	%r1253, 2146435072, 0, %p820;
	xor.b32  	%r1254, %r1253, 2146435072;
	setp.lt.s32	%p821, %r81, 0;
	selp.b32	%r1255, %r1254, %r1253, %p821;
	setp.eq.f64	%p822, %fd547, 0dBFF0000000000000;
	selp.b32	%r1256, 1072693248, %r1255, %p822;
	mov.u32 	%r1257, 0;
	mov.b64 	%fd6074, {%r1257, %r1256};
	bra.uni 	BB8_671;

BB8_662:
	mov.f64 	%fd6074, %fd6073;

BB8_671:
	mul.f64 	%fd3976, %fd6074, 0dC1420C0000000000;
	setp.eq.f64	%p823, %fd547, 0d3FF0000000000000;
	selp.f64	%fd3977, 0dC1420C0000000000, %fd3976, %p823;
	selp.f64	%fd3978, 0d3FF0000000000000, %fd6071, %p823;
	fma.rn.f64 	%fd569, %fd26, %fd3978, %fd3977;
	mov.f64 	%fd3979, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd3979;
	}
	bfe.u32 	%r1258, %r82, 20, 11;
	add.s32 	%r1259, %r1258, -1012;
	mov.u64 	%rd150, 4611686018427387904;
	shl.b64 	%rd37, %rd150, %r1259;
	setp.eq.s64	%p824, %rd37, -9223372036854775808;
	abs.f64 	%fd570, %fd6;
	// Callseq Start 431
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3979;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6136, [retval0+0];
	
	//{
	}// Callseq End 431
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd6;
	}
	setp.lt.s32	%p825, %r83, 0;
	and.pred  	%p39, %p825, %p824;
	mov.f64 	%fd6076, %fd6136;
	@!%p39 bra 	BB8_673;
	bra.uni 	BB8_672;

BB8_672:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1260}, %fd6136;
	}
	xor.b32  	%r1261, %r1260, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1262, %temp}, %fd6136;
	}
	mov.b64 	%fd6076, {%r1262, %r1261};

BB8_673:
	setp.eq.f64	%p826, %fd6, 0d0000000000000000;
	@%p826 bra 	BB8_676;
	bra.uni 	BB8_674;

BB8_676:
	selp.b32	%r1263, %r83, 0, %p824;
	or.b32  	%r1264, %r1263, 2146435072;
	setp.lt.s32	%p830, %r82, 0;
	selp.b32	%r1265, %r1264, %r1263, %p830;
	mov.u32 	%r1266, 0;
	mov.b64 	%fd6076, {%r1266, %r1265};
	bra.uni 	BB8_677;

BB8_674:
	setp.gt.s32	%p827, %r83, -1;
	@%p827 bra 	BB8_677;

	cvt.rzi.f64.f64	%fd3981, %fd3979;
	setp.neu.f64	%p828, %fd3981, 0d4000000000000000;
	selp.f64	%fd6076, 0dFFF8000000000000, %fd6076, %p828;

BB8_677:
	add.f64 	%fd3982, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1267}, %fd3982;
	}
	and.b32  	%r84, %r1267, 2146435072;
	setp.ne.s32	%p831, %r84, 2146435072;
	@%p831 bra 	BB8_678;

	setp.gtu.f64	%p832, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6077, %fd6, 0d4000000000000000;
	@%p832 bra 	BB8_687;

	and.b32  	%r1268, %r82, 2147483647;
	setp.ne.s32	%p833, %r1268, 2146435072;
	@%p833 bra 	BB8_682;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1269, %temp}, %fd3979;
	}
	setp.eq.s32	%p834, %r1269, 0;
	@%p834 bra 	BB8_686;
	bra.uni 	BB8_682;

BB8_686:
	setp.eq.f64	%p837, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p838, %fd570, 0d3FF0000000000000;
	selp.b32	%r1278, 2146435072, 0, %p838;
	xor.b32  	%r1279, %r1278, 2146435072;
	setp.lt.s32	%p839, %r82, 0;
	selp.b32	%r1280, %r1279, %r1278, %p839;
	selp.b32	%r1281, 1072693248, %r1280, %p837;
	mov.u32 	%r1282, 0;
	mov.b64 	%fd6077, {%r1282, %r1281};
	bra.uni 	BB8_687;

BB8_678:
	mov.f64 	%fd6077, %fd6076;

BB8_687:
	setp.eq.f64	%p840, %fd6, 0d3FF0000000000000;
	selp.f64	%fd581, 0d3FF0000000000000, %fd6077, %p840;
	fma.rn.f64 	%fd582, %fd581, 0dC19E744000000000, %fd27;
	mov.f64 	%fd3984, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd3984;
	}
	bfe.u32 	%r1283, %r85, 20, 11;
	add.s32 	%r1284, %r1283, -1012;
	mov.u64 	%rd151, 4621819117588971520;
	shl.b64 	%rd38, %rd151, %r1284;
	setp.eq.s64	%p841, %rd38, -9223372036854775808;
	// Callseq Start 432
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3984;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6079, [retval0+0];
	
	//{
	}// Callseq End 432
	and.pred  	%p40, %p792, %p841;
	@!%p40 bra 	BB8_689;
	bra.uni 	BB8_688;

BB8_688:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1285}, %fd6079;
	}
	xor.b32  	%r1286, %r1285, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1287, %temp}, %fd6079;
	}
	mov.b64 	%fd6079, {%r1287, %r1286};

BB8_689:
	@%p793 bra 	BB8_692;
	bra.uni 	BB8_690;

BB8_692:
	selp.b32	%r1288, %r79, 0, %p841;
	or.b32  	%r1289, %r1288, 2146435072;
	setp.lt.s32	%p847, %r85, 0;
	selp.b32	%r1290, %r1289, %r1288, %p847;
	mov.u32 	%r1291, 0;
	mov.b64 	%fd6079, {%r1291, %r1290};
	bra.uni 	BB8_693;

BB8_690:
	setp.gt.s32	%p844, %r79, -1;
	@%p844 bra 	BB8_693;

	cvt.rzi.f64.f64	%fd3986, %fd3984;
	setp.neu.f64	%p845, %fd3986, 0d4024000000000000;
	selp.f64	%fd6079, 0dFFF8000000000000, %fd6079, %p845;

BB8_693:
	add.f64 	%fd6080, %fd547, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1292}, %fd6080;
	}
	and.b32  	%r1293, %r1292, 2146435072;
	setp.ne.s32	%p848, %r1293, 2146435072;
	@%p848 bra 	BB8_694;

	setp.gtu.f64	%p849, %fd548, 0d7FF0000000000000;
	@%p849 bra 	BB8_703;

	and.b32  	%r1294, %r85, 2147483647;
	setp.ne.s32	%p850, %r1294, 2146435072;
	@%p850 bra 	BB8_698;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1295, %temp}, %fd3984;
	}
	setp.eq.s32	%p851, %r1295, 0;
	@%p851 bra 	BB8_702;
	bra.uni 	BB8_698;

BB8_702:
	setp.gt.f64	%p854, %fd548, 0d3FF0000000000000;
	selp.b32	%r1304, 2146435072, 0, %p854;
	xor.b32  	%r1305, %r1304, 2146435072;
	setp.lt.s32	%p855, %r85, 0;
	selp.b32	%r1306, %r1305, %r1304, %p855;
	setp.eq.f64	%p856, %fd547, 0dBFF0000000000000;
	selp.b32	%r1307, 1072693248, %r1306, %p856;
	mov.u32 	%r1308, 0;
	mov.b64 	%fd6080, {%r1308, %r1307};
	bra.uni 	BB8_703;

BB8_694:
	mov.f64 	%fd6080, %fd6079;

BB8_703:
	selp.f64	%fd3988, 0d3FF0000000000000, %fd6080, %p823;
	add.f64 	%fd3989, %fd582, 0dC17B120000000000;
	fma.rn.f64 	%fd593, %fd3989, %fd3988, %fd569;
	mov.f64 	%fd3990, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd3990;
	}
	bfe.u32 	%r1309, %r86, 20, 11;
	add.s32 	%r1310, %r1309, -1012;
	mov.u64 	%rd152, 4613937818241073152;
	shl.b64 	%rd39, %rd152, %r1310;
	setp.eq.s64	%p858, %rd39, -9223372036854775808;
	// Callseq Start 433
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3990;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6142, [retval0+0];
	
	//{
	}// Callseq End 433
	and.pred  	%p41, %p825, %p858;
	mov.f64 	%fd6082, %fd6142;
	@!%p41 bra 	BB8_705;
	bra.uni 	BB8_704;

BB8_704:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1311}, %fd6142;
	}
	xor.b32  	%r1312, %r1311, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1313, %temp}, %fd6142;
	}
	mov.b64 	%fd6082, {%r1313, %r1312};

BB8_705:
	@%p826 bra 	BB8_708;
	bra.uni 	BB8_706;

BB8_708:
	selp.b32	%r1314, %r83, 0, %p858;
	or.b32  	%r1315, %r1314, 2146435072;
	setp.lt.s32	%p864, %r86, 0;
	selp.b32	%r1316, %r1315, %r1314, %p864;
	mov.u32 	%r1317, 0;
	mov.b64 	%fd6082, {%r1317, %r1316};
	bra.uni 	BB8_709;

BB8_706:
	setp.gt.s32	%p861, %r83, -1;
	@%p861 bra 	BB8_709;

	cvt.rzi.f64.f64	%fd3992, %fd3990;
	setp.neu.f64	%p862, %fd3992, 0d4008000000000000;
	selp.f64	%fd6082, 0dFFF8000000000000, %fd6082, %p862;

BB8_709:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1318}, %fd3271;
	}
	and.b32  	%r87, %r1318, 2146435072;
	setp.ne.s32	%p865, %r87, 2146435072;
	@%p865 bra 	BB8_710;

	setp.gtu.f64	%p866, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6083, %fd6, 0d4008000000000000;
	@%p866 bra 	BB8_719;

	and.b32  	%r1319, %r86, 2147483647;
	setp.ne.s32	%p867, %r1319, 2146435072;
	@%p867 bra 	BB8_714;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1320, %temp}, %fd3990;
	}
	setp.eq.s32	%p868, %r1320, 0;
	@%p868 bra 	BB8_718;
	bra.uni 	BB8_714;

BB8_718:
	setp.eq.f64	%p871, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p872, %fd570, 0d3FF0000000000000;
	selp.b32	%r1329, 2146435072, 0, %p872;
	xor.b32  	%r1330, %r1329, 2146435072;
	setp.lt.s32	%p873, %r86, 0;
	selp.b32	%r1331, %r1330, %r1329, %p873;
	selp.b32	%r1332, 1072693248, %r1331, %p871;
	mov.u32 	%r1333, 0;
	mov.b64 	%fd6083, {%r1333, %r1332};
	bra.uni 	BB8_719;

BB8_710:
	mov.f64 	%fd6083, %fd6082;

BB8_719:
	selp.f64	%fd604, 0d3FF0000000000000, %fd6083, %p840;
	mov.f64 	%fd3995, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd3995;
	}
	bfe.u32 	%r1334, %r88, 20, 11;
	add.s32 	%r1335, %r1334, -1012;
	mov.u64 	%rd153, 4621256167635550208;
	shl.b64 	%rd40, %rd153, %r1335;
	setp.eq.s64	%p875, %rd40, -9223372036854775808;
	// Callseq Start 434
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3995;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6085, [retval0+0];
	
	//{
	}// Callseq End 434
	and.pred  	%p42, %p792, %p875;
	@!%p42 bra 	BB8_721;
	bra.uni 	BB8_720;

BB8_720:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1336}, %fd6085;
	}
	xor.b32  	%r1337, %r1336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1338, %temp}, %fd6085;
	}
	mov.b64 	%fd6085, {%r1338, %r1337};

BB8_721:
	@%p793 bra 	BB8_724;
	bra.uni 	BB8_722;

BB8_724:
	selp.b32	%r1339, %r79, 0, %p875;
	or.b32  	%r1340, %r1339, 2146435072;
	setp.lt.s32	%p881, %r88, 0;
	selp.b32	%r1341, %r1340, %r1339, %p881;
	mov.u32 	%r1342, 0;
	mov.b64 	%fd6085, {%r1342, %r1341};
	bra.uni 	BB8_725;

BB8_722:
	setp.gt.s32	%p878, %r79, -1;
	@%p878 bra 	BB8_725;

	cvt.rzi.f64.f64	%fd3997, %fd3995;
	setp.neu.f64	%p879, %fd3997, 0d4022000000000000;
	selp.f64	%fd6085, 0dFFF8000000000000, %fd6085, %p879;

BB8_725:
	add.f64 	%fd6086, %fd547, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1343}, %fd6086;
	}
	and.b32  	%r1344, %r1343, 2146435072;
	setp.ne.s32	%p882, %r1344, 2146435072;
	@%p882 bra 	BB8_726;

	setp.gtu.f64	%p883, %fd548, 0d7FF0000000000000;
	@%p883 bra 	BB8_735;

	and.b32  	%r1345, %r88, 2147483647;
	setp.ne.s32	%p884, %r1345, 2146435072;
	@%p884 bra 	BB8_730;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1346, %temp}, %fd3995;
	}
	setp.eq.s32	%p885, %r1346, 0;
	@%p885 bra 	BB8_734;
	bra.uni 	BB8_730;

BB8_734:
	setp.gt.f64	%p888, %fd548, 0d3FF0000000000000;
	selp.b32	%r1355, 2146435072, 0, %p888;
	xor.b32  	%r1356, %r1355, 2146435072;
	setp.lt.s32	%p889, %r88, 0;
	selp.b32	%r1357, %r1356, %r1355, %p889;
	setp.eq.f64	%p890, %fd547, 0dBFF0000000000000;
	selp.b32	%r1358, 1072693248, %r1357, %p890;
	mov.u32 	%r1359, 0;
	mov.b64 	%fd6086, {%r1359, %r1358};
	bra.uni 	BB8_735;

BB8_726:
	mov.f64 	%fd6086, %fd6085;

BB8_735:
	selp.f64	%fd3999, 0d3FF0000000000000, %fd6086, %p823;
	mul.f64 	%fd4000, %fd581, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd4001, %fd604, 0d41B68F0000000000, %fd4000;
	sub.f64 	%fd4002, %fd4001, %fd28;
	add.f64 	%fd4003, %fd4002, 0dC17E140000000000;
	fma.rn.f64 	%fd615, %fd4003, %fd3999, %fd593;
	mov.f64 	%fd4004, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd4004;
	}
	bfe.u32 	%r1360, %r89, 20, 11;
	add.s32 	%r1361, %r1360, -1012;
	mov.u64 	%rd154, 4616189618054758400;
	shl.b64 	%rd41, %rd154, %r1361;
	setp.eq.s64	%p892, %rd41, -9223372036854775808;
	// Callseq Start 435
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4004;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6148, [retval0+0];
	
	//{
	}// Callseq End 435
	and.pred  	%p43, %p825, %p892;
	mov.f64 	%fd6088, %fd6148;
	@!%p43 bra 	BB8_737;
	bra.uni 	BB8_736;

BB8_736:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1362}, %fd6148;
	}
	xor.b32  	%r1363, %r1362, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1364, %temp}, %fd6148;
	}
	mov.b64 	%fd6088, {%r1364, %r1363};

BB8_737:
	@%p826 bra 	BB8_740;
	bra.uni 	BB8_738;

BB8_740:
	selp.b32	%r1365, %r83, 0, %p892;
	or.b32  	%r1366, %r1365, 2146435072;
	setp.lt.s32	%p898, %r89, 0;
	selp.b32	%r1367, %r1366, %r1365, %p898;
	mov.u32 	%r1368, 0;
	mov.b64 	%fd6088, {%r1368, %r1367};
	bra.uni 	BB8_741;

BB8_738:
	setp.gt.s32	%p895, %r83, -1;
	@%p895 bra 	BB8_741;

	cvt.rzi.f64.f64	%fd4006, %fd4004;
	setp.neu.f64	%p896, %fd4006, 0d4010000000000000;
	selp.f64	%fd6088, 0dFFF8000000000000, %fd6088, %p896;

BB8_741:
	add.f64 	%fd4007, %fd6, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1369}, %fd4007;
	}
	and.b32  	%r90, %r1369, 2146435072;
	setp.ne.s32	%p899, %r90, 2146435072;
	@%p899 bra 	BB8_742;

	setp.gtu.f64	%p900, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6089, %fd6, 0d4010000000000000;
	@%p900 bra 	BB8_751;

	and.b32  	%r1370, %r89, 2147483647;
	setp.ne.s32	%p901, %r1370, 2146435072;
	@%p901 bra 	BB8_746;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1371, %temp}, %fd4004;
	}
	setp.eq.s32	%p902, %r1371, 0;
	@%p902 bra 	BB8_750;
	bra.uni 	BB8_746;

BB8_750:
	setp.eq.f64	%p905, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p906, %fd570, 0d3FF0000000000000;
	selp.b32	%r1380, 2146435072, 0, %p906;
	xor.b32  	%r1381, %r1380, 2146435072;
	setp.lt.s32	%p907, %r89, 0;
	selp.b32	%r1382, %r1381, %r1380, %p907;
	selp.b32	%r1383, 1072693248, %r1382, %p905;
	mov.u32 	%r1384, 0;
	mov.b64 	%fd6089, {%r1384, %r1383};
	bra.uni 	BB8_751;

BB8_742:
	mov.f64 	%fd6089, %fd6088;

BB8_751:
	selp.f64	%fd626, 0d3FF0000000000000, %fd6089, %p840;
	mul.f64 	%fd4009, %fd626, 0dC1C634C400000000;
	fma.rn.f64 	%fd4010, %fd604, 0d41D634C400000000, %fd4009;
	fma.rn.f64 	%fd4011, %fd581, 0dC1CD9BB000000000, %fd4010;
	add.f64 	%fd627, %fd29, %fd4011;
	mov.f64 	%fd4012, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd4012;
	}
	bfe.u32 	%r1385, %r91, 20, 11;
	add.s32 	%r1386, %r1385, -1012;
	mov.u64 	%rd155, 4620693217682128896;
	shl.b64 	%rd42, %rd155, %r1386;
	setp.eq.s64	%p909, %rd42, -9223372036854775808;
	// Callseq Start 436
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4012;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6091, [retval0+0];
	
	//{
	}// Callseq End 436
	and.pred  	%p44, %p792, %p909;
	@!%p44 bra 	BB8_753;
	bra.uni 	BB8_752;

BB8_752:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1387}, %fd6091;
	}
	xor.b32  	%r1388, %r1387, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1389, %temp}, %fd6091;
	}
	mov.b64 	%fd6091, {%r1389, %r1388};

BB8_753:
	@%p793 bra 	BB8_756;
	bra.uni 	BB8_754;

BB8_756:
	selp.b32	%r1390, %r79, 0, %p909;
	or.b32  	%r1391, %r1390, 2146435072;
	setp.lt.s32	%p915, %r91, 0;
	selp.b32	%r1392, %r1391, %r1390, %p915;
	mov.u32 	%r1393, 0;
	mov.b64 	%fd6091, {%r1393, %r1392};
	bra.uni 	BB8_757;

BB8_754:
	setp.gt.s32	%p912, %r79, -1;
	@%p912 bra 	BB8_757;

	cvt.rzi.f64.f64	%fd4014, %fd4012;
	setp.neu.f64	%p913, %fd4014, 0d4020000000000000;
	selp.f64	%fd6091, 0dFFF8000000000000, %fd6091, %p913;

BB8_757:
	add.f64 	%fd6092, %fd547, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1394}, %fd6092;
	}
	and.b32  	%r1395, %r1394, 2146435072;
	setp.ne.s32	%p916, %r1395, 2146435072;
	@%p916 bra 	BB8_758;

	setp.gtu.f64	%p917, %fd548, 0d7FF0000000000000;
	@%p917 bra 	BB8_767;

	and.b32  	%r1396, %r91, 2147483647;
	setp.ne.s32	%p918, %r1396, 2146435072;
	@%p918 bra 	BB8_762;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1397, %temp}, %fd4012;
	}
	setp.eq.s32	%p919, %r1397, 0;
	@%p919 bra 	BB8_766;
	bra.uni 	BB8_762;

BB8_766:
	setp.gt.f64	%p922, %fd548, 0d3FF0000000000000;
	selp.b32	%r1406, 2146435072, 0, %p922;
	xor.b32  	%r1407, %r1406, 2146435072;
	setp.lt.s32	%p923, %r91, 0;
	selp.b32	%r1408, %r1407, %r1406, %p923;
	setp.eq.f64	%p924, %fd547, 0dBFF0000000000000;
	selp.b32	%r1409, 1072693248, %r1408, %p924;
	mov.u32 	%r1410, 0;
	mov.b64 	%fd6092, {%r1410, %r1409};
	bra.uni 	BB8_767;

BB8_758:
	mov.f64 	%fd6092, %fd6091;

BB8_767:
	selp.f64	%fd4016, 0d3FF0000000000000, %fd6092, %p823;
	add.f64 	%fd4017, %fd627, 0dC170EB4000000000;
	fma.rn.f64 	%fd638, %fd4017, %fd4016, %fd615;
	mov.f64 	%fd4018, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd4018;
	}
	bfe.u32 	%r1411, %r92, 20, 11;
	add.s32 	%r1412, %r1411, -1012;
	mov.u64 	%rd156, 4617315517961601024;
	shl.b64 	%rd43, %rd156, %r1412;
	setp.eq.s64	%p926, %rd43, -9223372036854775808;
	// Callseq Start 437
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4018;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6154, [retval0+0];
	
	//{
	}// Callseq End 437
	and.pred  	%p45, %p825, %p926;
	mov.f64 	%fd6094, %fd6154;
	@!%p45 bra 	BB8_769;
	bra.uni 	BB8_768;

BB8_768:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1413}, %fd6154;
	}
	xor.b32  	%r1414, %r1413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1415, %temp}, %fd6154;
	}
	mov.b64 	%fd6094, {%r1415, %r1414};

BB8_769:
	@%p826 bra 	BB8_772;
	bra.uni 	BB8_770;

BB8_772:
	selp.b32	%r1416, %r83, 0, %p926;
	or.b32  	%r1417, %r1416, 2146435072;
	setp.lt.s32	%p932, %r92, 0;
	selp.b32	%r1418, %r1417, %r1416, %p932;
	mov.u32 	%r1419, 0;
	mov.b64 	%fd6094, {%r1419, %r1418};
	bra.uni 	BB8_773;

BB8_770:
	setp.gt.s32	%p929, %r83, -1;
	@%p929 bra 	BB8_773;

	cvt.rzi.f64.f64	%fd4020, %fd4018;
	setp.neu.f64	%p930, %fd4020, 0d4014000000000000;
	selp.f64	%fd6094, 0dFFF8000000000000, %fd6094, %p930;

BB8_773:
	add.f64 	%fd4021, %fd6, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1420}, %fd4021;
	}
	and.b32  	%r93, %r1420, 2146435072;
	setp.ne.s32	%p933, %r93, 2146435072;
	@%p933 bra 	BB8_774;

	setp.gtu.f64	%p934, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6095, %fd6, 0d4014000000000000;
	@%p934 bra 	BB8_783;

	and.b32  	%r1421, %r92, 2147483647;
	setp.ne.s32	%p935, %r1421, 2146435072;
	@%p935 bra 	BB8_778;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1422, %temp}, %fd4018;
	}
	setp.eq.s32	%p936, %r1422, 0;
	@%p936 bra 	BB8_782;
	bra.uni 	BB8_778;

BB8_782:
	setp.eq.f64	%p939, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p940, %fd570, 0d3FF0000000000000;
	selp.b32	%r1431, 2146435072, 0, %p940;
	xor.b32  	%r1432, %r1431, 2146435072;
	setp.lt.s32	%p941, %r92, 0;
	selp.b32	%r1433, %r1432, %r1431, %p941;
	selp.b32	%r1434, 1072693248, %r1433, %p939;
	mov.u32 	%r1435, 0;
	mov.b64 	%fd6095, {%r1435, %r1434};
	bra.uni 	BB8_783;

BB8_774:
	mov.f64 	%fd6095, %fd6094;

BB8_783:
	selp.f64	%fd649, 0d3FF0000000000000, %fd6095, %p840;
	mov.f64 	%fd4023, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd4023;
	}
	bfe.u32 	%r1436, %r94, 20, 11;
	add.s32 	%r1437, %r1436, -1012;
	mov.u64 	%rd157, 4619567317775286272;
	shl.b64 	%rd44, %rd157, %r1437;
	setp.eq.s64	%p943, %rd44, -9223372036854775808;
	// Callseq Start 438
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4023;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6097, [retval0+0];
	
	//{
	}// Callseq End 438
	and.pred  	%p46, %p792, %p943;
	@!%p46 bra 	BB8_785;
	bra.uni 	BB8_784;

BB8_784:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1438}, %fd6097;
	}
	xor.b32  	%r1439, %r1438, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1440, %temp}, %fd6097;
	}
	mov.b64 	%fd6097, {%r1440, %r1439};

BB8_785:
	@%p793 bra 	BB8_788;
	bra.uni 	BB8_786;

BB8_788:
	selp.b32	%r1441, %r79, 0, %p943;
	or.b32  	%r1442, %r1441, 2146435072;
	setp.lt.s32	%p949, %r94, 0;
	selp.b32	%r1443, %r1442, %r1441, %p949;
	mov.u32 	%r1444, 0;
	mov.b64 	%fd6097, {%r1444, %r1443};
	bra.uni 	BB8_789;

BB8_786:
	setp.gt.s32	%p946, %r79, -1;
	@%p946 bra 	BB8_789;

	cvt.rzi.f64.f64	%fd4025, %fd4023;
	setp.neu.f64	%p947, %fd4025, 0d401C000000000000;
	selp.f64	%fd6097, 0dFFF8000000000000, %fd6097, %p947;

BB8_789:
	add.f64 	%fd6098, %fd547, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1445}, %fd6098;
	}
	and.b32  	%r1446, %r1445, 2146435072;
	setp.ne.s32	%p950, %r1446, 2146435072;
	@%p950 bra 	BB8_790;

	setp.gtu.f64	%p951, %fd548, 0d7FF0000000000000;
	@%p951 bra 	BB8_799;

	and.b32  	%r1447, %r94, 2147483647;
	setp.ne.s32	%p952, %r1447, 2146435072;
	@%p952 bra 	BB8_794;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1448, %temp}, %fd4023;
	}
	setp.eq.s32	%p953, %r1448, 0;
	@%p953 bra 	BB8_798;
	bra.uni 	BB8_794;

BB8_798:
	setp.gt.f64	%p956, %fd548, 0d3FF0000000000000;
	selp.b32	%r1457, 2146435072, 0, %p956;
	xor.b32  	%r1458, %r1457, 2146435072;
	setp.lt.s32	%p957, %r94, 0;
	selp.b32	%r1459, %r1458, %r1457, %p957;
	setp.eq.f64	%p958, %fd547, 0dBFF0000000000000;
	selp.b32	%r1460, 1072693248, %r1459, %p958;
	mov.u32 	%r1461, 0;
	mov.b64 	%fd6098, {%r1461, %r1460};
	bra.uni 	BB8_799;

BB8_790:
	mov.f64 	%fd6098, %fd6097;

BB8_799:
	selp.f64	%fd4027, 0d3FF0000000000000, %fd6098, %p823;
	mul.f64 	%fd4028, %fd626, 0dC1E308A800000000;
	fma.rn.f64 	%fd4029, %fd649, 0d41CE744000000000, %fd4028;
	fma.rn.f64 	%fd4030, %fd604, 0d41E0EB4000000000, %fd4029;
	fma.rn.f64 	%fd4031, %fd581, 0dC1C960E000000000, %fd4030;
	sub.f64 	%fd4032, %fd4031, %fd30;
	add.f64 	%fd4033, %fd4032, 0dC14EF00000000000;
	fma.rn.f64 	%fd660, %fd4033, %fd4027, %fd638;
	mov.f64 	%fd4034, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd4034;
	}
	bfe.u32 	%r1462, %r95, 20, 11;
	add.s32 	%r1463, %r1462, -1012;
	mov.u64 	%rd158, 4618441417868443648;
	shl.b64 	%rd45, %rd158, %r1463;
	setp.eq.s64	%p960, %rd45, -9223372036854775808;
	// Callseq Start 439
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4034;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6160, [retval0+0];
	
	//{
	}// Callseq End 439
	and.pred  	%p47, %p825, %p960;
	mov.f64 	%fd6100, %fd6160;
	@!%p47 bra 	BB8_801;
	bra.uni 	BB8_800;

BB8_800:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1464}, %fd6160;
	}
	xor.b32  	%r1465, %r1464, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1466, %temp}, %fd6160;
	}
	mov.b64 	%fd6100, {%r1466, %r1465};

BB8_801:
	@%p826 bra 	BB8_804;
	bra.uni 	BB8_802;

BB8_804:
	selp.b32	%r1467, %r83, 0, %p960;
	or.b32  	%r1468, %r1467, 2146435072;
	setp.lt.s32	%p966, %r95, 0;
	selp.b32	%r1469, %r1468, %r1467, %p966;
	mov.u32 	%r1470, 0;
	mov.b64 	%fd6100, {%r1470, %r1469};
	bra.uni 	BB8_805;

BB8_802:
	setp.gt.s32	%p963, %r83, -1;
	@%p963 bra 	BB8_805;

	mov.f64 	%fd5941, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd4036, %fd5941;
	setp.neu.f64	%p964, %fd4036, 0d4018000000000000;
	selp.f64	%fd6100, 0dFFF8000000000000, %fd6100, %p964;

BB8_805:
	add.f64 	%fd4037, %fd6, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1471}, %fd4037;
	}
	and.b32  	%r96, %r1471, 2146435072;
	setp.ne.s32	%p967, %r96, 2146435072;
	@%p967 bra 	BB8_806;

	setp.gtu.f64	%p968, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6101, %fd6, 0d4018000000000000;
	@%p968 bra 	BB8_815;

	and.b32  	%r1472, %r95, 2147483647;
	setp.ne.s32	%p969, %r1472, 2146435072;
	@%p969 bra 	BB8_810;

	mov.f64 	%fd5940, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1473, %temp}, %fd5940;
	}
	setp.eq.s32	%p970, %r1473, 0;
	@%p970 bra 	BB8_814;
	bra.uni 	BB8_810;

BB8_814:
	setp.eq.f64	%p973, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p974, %fd570, 0d3FF0000000000000;
	selp.b32	%r1482, 2146435072, 0, %p974;
	xor.b32  	%r1483, %r1482, 2146435072;
	setp.lt.s32	%p975, %r95, 0;
	selp.b32	%r1484, %r1483, %r1482, %p975;
	selp.b32	%r1485, 1072693248, %r1484, %p973;
	mov.u32 	%r1486, 0;
	mov.b64 	%fd6101, {%r1486, %r1485};
	bra.uni 	BB8_815;

BB8_806:
	mov.f64 	%fd6101, %fd6100;

BB8_815:
	mov.f64 	%fd5939, 0d4018000000000000;
	selp.f64	%fd671, 0d3FF0000000000000, %fd6101, %p840;
	mul.f64 	%fd4039, %fd671, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd4040, %fd649, 0d41E634C400000000, %fd4039;
	fma.rn.f64 	%fd4041, %fd626, 0dC1E8AC6800000000, %fd4040;
	fma.rn.f64 	%fd4042, %fd604, 0d41D8AC6800000000, %fd4041;
	fma.rn.f64 	%fd4043, %fd581, 0dC1B5261000000000, %fd4042;
	add.f64 	%fd672, %fd31, %fd4043;
	// Callseq Start 440
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5939;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6103, [retval0+0];
	
	//{
	}// Callseq End 440
	and.pred  	%p48, %p792, %p960;
	@!%p48 bra 	BB8_817;
	bra.uni 	BB8_816;

BB8_816:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1487}, %fd6103;
	}
	xor.b32  	%r1488, %r1487, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1489, %temp}, %fd6103;
	}
	mov.b64 	%fd6103, {%r1489, %r1488};

BB8_817:
	@%p793 bra 	BB8_820;
	bra.uni 	BB8_818;

BB8_820:
	selp.b32	%r1490, %r79, 0, %p960;
	or.b32  	%r1491, %r1490, 2146435072;
	setp.lt.s32	%p983, %r95, 0;
	selp.b32	%r1492, %r1491, %r1490, %p983;
	mov.u32 	%r1493, 0;
	mov.b64 	%fd6103, {%r1493, %r1492};
	bra.uni 	BB8_821;

BB8_818:
	setp.gt.s32	%p980, %r79, -1;
	@%p980 bra 	BB8_821;

	mov.f64 	%fd5922, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd4046, %fd5922;
	setp.neu.f64	%p981, %fd4046, 0d4018000000000000;
	selp.f64	%fd6103, 0dFFF8000000000000, %fd6103, %p981;

BB8_821:
	add.f64 	%fd6104, %fd547, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1494}, %fd6104;
	}
	and.b32  	%r1495, %r1494, 2146435072;
	setp.ne.s32	%p984, %r1495, 2146435072;
	@%p984 bra 	BB8_822;

	setp.gtu.f64	%p985, %fd548, 0d7FF0000000000000;
	@%p985 bra 	BB8_831;

	and.b32  	%r1496, %r95, 2147483647;
	setp.ne.s32	%p986, %r1496, 2146435072;
	@%p986 bra 	BB8_826;

	mov.f64 	%fd5921, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1497, %temp}, %fd5921;
	}
	setp.eq.s32	%p987, %r1497, 0;
	@%p987 bra 	BB8_830;
	bra.uni 	BB8_826;

BB8_830:
	setp.gt.f64	%p990, %fd548, 0d3FF0000000000000;
	selp.b32	%r1506, 2146435072, 0, %p990;
	xor.b32  	%r1507, %r1506, 2146435072;
	setp.lt.s32	%p991, %r95, 0;
	selp.b32	%r1508, %r1507, %r1506, %p991;
	setp.eq.f64	%p992, %fd547, 0dBFF0000000000000;
	selp.b32	%r1509, 1072693248, %r1508, %p992;
	mov.u32 	%r1510, 0;
	mov.b64 	%fd6104, {%r1510, %r1509};
	bra.uni 	BB8_831;

BB8_822:
	mov.f64 	%fd6104, %fd6103;

BB8_831:
	mov.f64 	%fd5911, 0d401C000000000000;
	selp.f64	%fd4048, 0d3FF0000000000000, %fd6104, %p823;
	fma.rn.f64 	%fd683, %fd672, %fd4048, %fd660;
	// Callseq Start 441
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5911;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6166, [retval0+0];
	
	//{
	}// Callseq End 441
	and.pred  	%p49, %p825, %p943;
	mov.f64 	%fd6106, %fd6166;
	@!%p49 bra 	BB8_833;
	bra.uni 	BB8_832;

BB8_832:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1511}, %fd6166;
	}
	xor.b32  	%r1512, %r1511, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1513, %temp}, %fd6166;
	}
	mov.b64 	%fd6106, {%r1513, %r1512};

BB8_833:
	@%p826 bra 	BB8_836;
	bra.uni 	BB8_834;

BB8_836:
	selp.b32	%r1514, %r83, 0, %p943;
	or.b32  	%r1515, %r1514, 2146435072;
	setp.lt.s32	%p1000, %r94, 0;
	selp.b32	%r1516, %r1515, %r1514, %p1000;
	mov.u32 	%r1517, 0;
	mov.b64 	%fd6106, {%r1517, %r1516};
	bra.uni 	BB8_837;

BB8_834:
	setp.gt.s32	%p997, %r83, -1;
	@%p997 bra 	BB8_837;

	mov.f64 	%fd5920, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd4051, %fd5920;
	setp.neu.f64	%p998, %fd4051, 0d401C000000000000;
	selp.f64	%fd6106, 0dFFF8000000000000, %fd6106, %p998;

BB8_837:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1518}, %fd3270;
	}
	and.b32  	%r97, %r1518, 2146435072;
	setp.ne.s32	%p1001, %r97, 2146435072;
	@%p1001 bra 	BB8_838;

	setp.gtu.f64	%p1002, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6107, %fd6, 0d401C000000000000;
	@%p1002 bra 	BB8_847;

	and.b32  	%r1519, %r94, 2147483647;
	setp.ne.s32	%p1003, %r1519, 2146435072;
	@%p1003 bra 	BB8_842;

	mov.f64 	%fd5919, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1520, %temp}, %fd5919;
	}
	setp.eq.s32	%p1004, %r1520, 0;
	@%p1004 bra 	BB8_846;
	bra.uni 	BB8_842;

BB8_846:
	setp.eq.f64	%p1007, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1008, %fd570, 0d3FF0000000000000;
	selp.b32	%r1529, 2146435072, 0, %p1008;
	xor.b32  	%r1530, %r1529, 2146435072;
	setp.lt.s32	%p1009, %r94, 0;
	selp.b32	%r1531, %r1530, %r1529, %p1009;
	selp.b32	%r1532, 1072693248, %r1531, %p1007;
	mov.u32 	%r1533, 0;
	mov.b64 	%fd6107, {%r1533, %r1532};
	bra.uni 	BB8_847;

BB8_838:
	mov.f64 	%fd6107, %fd6106;

BB8_847:
	mov.f64 	%fd5912, 0d4014000000000000;
	selp.f64	%fd694, 0d3FF0000000000000, %fd6107, %p840;
	// Callseq Start 442
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5912;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6109, [retval0+0];
	
	//{
	}// Callseq End 442
	and.pred  	%p50, %p792, %p926;
	@!%p50 bra 	BB8_849;
	bra.uni 	BB8_848;

BB8_848:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1534}, %fd6109;
	}
	xor.b32  	%r1535, %r1534, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1536, %temp}, %fd6109;
	}
	mov.b64 	%fd6109, {%r1536, %r1535};

BB8_849:
	@%p793 bra 	BB8_852;
	bra.uni 	BB8_850;

BB8_852:
	selp.b32	%r1537, %r79, 0, %p926;
	or.b32  	%r1538, %r1537, 2146435072;
	setp.lt.s32	%p1017, %r92, 0;
	selp.b32	%r1539, %r1538, %r1537, %p1017;
	mov.u32 	%r1540, 0;
	mov.b64 	%fd6109, {%r1540, %r1539};
	bra.uni 	BB8_853;

BB8_850:
	setp.gt.s32	%p1014, %r79, -1;
	@%p1014 bra 	BB8_853;

	mov.f64 	%fd5918, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd4056, %fd5918;
	setp.neu.f64	%p1015, %fd4056, 0d4014000000000000;
	selp.f64	%fd6109, 0dFFF8000000000000, %fd6109, %p1015;

BB8_853:
	add.f64 	%fd6110, %fd547, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1541}, %fd6110;
	}
	and.b32  	%r1542, %r1541, 2146435072;
	setp.ne.s32	%p1018, %r1542, 2146435072;
	@%p1018 bra 	BB8_854;

	setp.gtu.f64	%p1019, %fd548, 0d7FF0000000000000;
	@%p1019 bra 	BB8_863;

	and.b32  	%r1543, %r92, 2147483647;
	setp.ne.s32	%p1020, %r1543, 2146435072;
	@%p1020 bra 	BB8_858;

	mov.f64 	%fd5917, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1544, %temp}, %fd5917;
	}
	setp.eq.s32	%p1021, %r1544, 0;
	@%p1021 bra 	BB8_862;
	bra.uni 	BB8_858;

BB8_862:
	setp.gt.f64	%p1024, %fd548, 0d3FF0000000000000;
	selp.b32	%r1553, 2146435072, 0, %p1024;
	xor.b32  	%r1554, %r1553, 2146435072;
	setp.lt.s32	%p1025, %r92, 0;
	selp.b32	%r1555, %r1554, %r1553, %p1025;
	setp.eq.f64	%p1026, %fd547, 0dBFF0000000000000;
	selp.b32	%r1556, 1072693248, %r1555, %p1026;
	mov.u32 	%r1557, 0;
	mov.b64 	%fd6110, {%r1557, %r1556};
	bra.uni 	BB8_863;

BB8_854:
	mov.f64 	%fd6110, %fd6109;

BB8_863:
	mov.f64 	%fd5913, 0d4020000000000000;
	selp.f64	%fd4058, 0d3FF0000000000000, %fd6110, %p823;
	mul.f64 	%fd4059, %fd671, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd4060, %fd694, 0d41C44D8000000000, %fd4059;
	fma.rn.f64 	%fd4061, %fd649, 0d41E7AFC000000000, %fd4060;
	fma.rn.f64 	%fd4062, %fd626, 0dC1DD9BB000000000, %fd4061;
	fma.rn.f64 	%fd4063, %fd604, 0d41C0EB4000000000, %fd4062;
	fma.rn.f64 	%fd4064, %fd581, 0dC18B120000000000, %fd4063;
	fma.rn.f64 	%fd705, %fd4064, %fd4058, %fd683;
	// Callseq Start 443
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5913;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6172, [retval0+0];
	
	//{
	}// Callseq End 443
	and.pred  	%p51, %p825, %p909;
	mov.f64 	%fd6112, %fd6172;
	@!%p51 bra 	BB8_865;
	bra.uni 	BB8_864;

BB8_864:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1558}, %fd6172;
	}
	xor.b32  	%r1559, %r1558, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1560, %temp}, %fd6172;
	}
	mov.b64 	%fd6112, {%r1560, %r1559};

BB8_865:
	@%p826 bra 	BB8_868;
	bra.uni 	BB8_866;

BB8_868:
	selp.b32	%r1561, %r83, 0, %p909;
	or.b32  	%r1562, %r1561, 2146435072;
	setp.lt.s32	%p1034, %r91, 0;
	selp.b32	%r1563, %r1562, %r1561, %p1034;
	mov.u32 	%r1564, 0;
	mov.b64 	%fd6112, {%r1564, %r1563};
	bra.uni 	BB8_869;

BB8_866:
	setp.gt.s32	%p1031, %r83, -1;
	@%p1031 bra 	BB8_869;

	mov.f64 	%fd5916, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd4067, %fd5916;
	setp.neu.f64	%p1032, %fd4067, 0d4020000000000000;
	selp.f64	%fd6112, 0dFFF8000000000000, %fd6112, %p1032;

BB8_869:
	add.f64 	%fd4068, %fd6, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1565}, %fd4068;
	}
	and.b32  	%r98, %r1565, 2146435072;
	setp.ne.s32	%p1035, %r98, 2146435072;
	@%p1035 bra 	BB8_870;

	setp.gtu.f64	%p1036, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6113, %fd6, 0d4020000000000000;
	@%p1036 bra 	BB8_879;

	and.b32  	%r1566, %r91, 2147483647;
	setp.ne.s32	%p1037, %r1566, 2146435072;
	@%p1037 bra 	BB8_874;

	mov.f64 	%fd5915, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1567, %temp}, %fd5915;
	}
	setp.eq.s32	%p1038, %r1567, 0;
	@%p1038 bra 	BB8_878;
	bra.uni 	BB8_874;

BB8_878:
	setp.eq.f64	%p1041, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1042, %fd570, 0d3FF0000000000000;
	selp.b32	%r1576, 2146435072, 0, %p1042;
	xor.b32  	%r1577, %r1576, 2146435072;
	setp.lt.s32	%p1043, %r91, 0;
	selp.b32	%r1578, %r1577, %r1576, %p1043;
	selp.b32	%r1579, 1072693248, %r1578, %p1041;
	mov.u32 	%r1580, 0;
	mov.b64 	%fd6113, {%r1580, %r1579};
	bra.uni 	BB8_879;

BB8_870:
	mov.f64 	%fd6113, %fd6112;

BB8_879:
	mov.f64 	%fd5914, 0d4010000000000000;
	selp.f64	%fd716, 0d3FF0000000000000, %fd6113, %p840;
	mul.f64 	%fd4070, %fd716, 0dC1B308A800000000;
	fma.rn.f64 	%fd4071, %fd694, 0d41D308A800000000, %fd4070;
	fma.rn.f64 	%fd4072, %fd671, 0dC1DD9BB000000000, %fd4071;
	fma.rn.f64 	%fd4073, %fd649, 0d41D634C400000000, %fd4072;
	fma.rn.f64 	%fd4074, %fd626, 0dC1BFB91800000000, %fd4073;
	fma.rn.f64 	%fd717, %fd604, 0d4190EB4000000000, %fd4074;
	// Callseq Start 444
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5914;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6115, [retval0+0];
	
	//{
	}// Callseq End 444
	and.pred  	%p52, %p792, %p892;
	@!%p52 bra 	BB8_881;
	bra.uni 	BB8_880;

BB8_880:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1581}, %fd6115;
	}
	xor.b32  	%r1582, %r1581, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1583, %temp}, %fd6115;
	}
	mov.b64 	%fd6115, {%r1583, %r1582};

BB8_881:
	@%p793 bra 	BB8_884;
	bra.uni 	BB8_882;

BB8_884:
	selp.b32	%r1584, %r79, 0, %p892;
	or.b32  	%r1585, %r1584, 2146435072;
	setp.lt.s32	%p1051, %r89, 0;
	selp.b32	%r1586, %r1585, %r1584, %p1051;
	mov.u32 	%r1587, 0;
	mov.b64 	%fd6115, {%r1587, %r1586};
	bra.uni 	BB8_885;

BB8_882:
	setp.gt.s32	%p1048, %r79, -1;
	@%p1048 bra 	BB8_885;

	mov.f64 	%fd5895, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd4077, %fd5895;
	setp.neu.f64	%p1049, %fd4077, 0d4010000000000000;
	selp.f64	%fd6115, 0dFFF8000000000000, %fd6115, %p1049;

BB8_885:
	add.f64 	%fd6116, %fd547, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1588}, %fd6116;
	}
	and.b32  	%r1589, %r1588, 2146435072;
	setp.ne.s32	%p1052, %r1589, 2146435072;
	@%p1052 bra 	BB8_886;

	setp.gtu.f64	%p1053, %fd548, 0d7FF0000000000000;
	@%p1053 bra 	BB8_895;

	and.b32  	%r1590, %r89, 2147483647;
	setp.ne.s32	%p1054, %r1590, 2146435072;
	@%p1054 bra 	BB8_890;

	mov.f64 	%fd5894, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1591, %temp}, %fd5894;
	}
	setp.eq.s32	%p1055, %r1591, 0;
	@%p1055 bra 	BB8_894;
	bra.uni 	BB8_890;

BB8_894:
	setp.gt.f64	%p1058, %fd548, 0d3FF0000000000000;
	selp.b32	%r1600, 2146435072, 0, %p1058;
	xor.b32  	%r1601, %r1600, 2146435072;
	setp.lt.s32	%p1059, %r89, 0;
	selp.b32	%r1602, %r1601, %r1600, %p1059;
	setp.eq.f64	%p1060, %fd547, 0dBFF0000000000000;
	selp.b32	%r1603, 1072693248, %r1602, %p1060;
	mov.u32 	%r1604, 0;
	mov.b64 	%fd6116, {%r1604, %r1603};
	bra.uni 	BB8_895;

BB8_886:
	mov.f64 	%fd6116, %fd6115;

BB8_895:
	mov.f64 	%fd5820, 0d4022000000000000;
	selp.f64	%fd4079, 0d3FF0000000000000, %fd6116, %p823;
	fma.rn.f64 	%fd728, %fd717, %fd4079, %fd705;
	// Callseq Start 445
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5820;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6178, [retval0+0];
	
	//{
	}// Callseq End 445
	and.pred  	%p53, %p825, %p875;
	mov.f64 	%fd6118, %fd6178;
	@!%p53 bra 	BB8_897;
	bra.uni 	BB8_896;

BB8_896:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1605}, %fd6178;
	}
	xor.b32  	%r1606, %r1605, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1607, %temp}, %fd6178;
	}
	mov.b64 	%fd6118, {%r1607, %r1606};

BB8_897:
	@%p826 bra 	BB8_900;
	bra.uni 	BB8_898;

BB8_900:
	selp.b32	%r1608, %r83, 0, %p875;
	or.b32  	%r1609, %r1608, 2146435072;
	setp.lt.s32	%p1068, %r88, 0;
	selp.b32	%r1610, %r1609, %r1608, %p1068;
	mov.u32 	%r1611, 0;
	mov.b64 	%fd6118, {%r1611, %r1610};
	bra.uni 	BB8_901;

BB8_898:
	setp.gt.s32	%p1065, %r83, -1;
	@%p1065 bra 	BB8_901;

	mov.f64 	%fd5893, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd4082, %fd5893;
	setp.neu.f64	%p1066, %fd4082, 0d4022000000000000;
	selp.f64	%fd6118, 0dFFF8000000000000, %fd6118, %p1066;

BB8_901:
	add.f64 	%fd4083, %fd6, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1612}, %fd4083;
	}
	and.b32  	%r99, %r1612, 2146435072;
	setp.ne.s32	%p1069, %r99, 2146435072;
	@%p1069 bra 	BB8_902;

	setp.gtu.f64	%p1070, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6119, %fd6, 0d4022000000000000;
	@%p1070 bra 	BB8_911;

	and.b32  	%r1613, %r88, 2147483647;
	setp.ne.s32	%p1071, %r1613, 2146435072;
	@%p1071 bra 	BB8_906;

	mov.f64 	%fd5892, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1614, %temp}, %fd5892;
	}
	setp.eq.s32	%p1072, %r1614, 0;
	@%p1072 bra 	BB8_910;
	bra.uni 	BB8_906;

BB8_910:
	setp.eq.f64	%p1075, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1076, %fd570, 0d3FF0000000000000;
	selp.b32	%r1623, 2146435072, 0, %p1076;
	xor.b32  	%r1624, %r1623, 2146435072;
	setp.lt.s32	%p1077, %r88, 0;
	selp.b32	%r1625, %r1624, %r1623, %p1077;
	selp.b32	%r1626, 1072693248, %r1625, %p1075;
	mov.u32 	%r1627, 0;
	mov.b64 	%fd6119, {%r1627, %r1626};
	bra.uni 	BB8_911;

BB8_902:
	mov.f64 	%fd6119, %fd6118;

BB8_911:
	mov.f64 	%fd5821, 0d4008000000000000;
	selp.f64	%fd739, 0d3FF0000000000000, %fd6119, %p840;
	// Callseq Start 446
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5821;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6121, [retval0+0];
	
	//{
	}// Callseq End 446
	and.pred  	%p54, %p792, %p858;
	@!%p54 bra 	BB8_913;
	bra.uni 	BB8_912;

BB8_912:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1628}, %fd6121;
	}
	xor.b32  	%r1629, %r1628, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1630, %temp}, %fd6121;
	}
	mov.b64 	%fd6121, {%r1630, %r1629};

BB8_913:
	@%p793 bra 	BB8_916;
	bra.uni 	BB8_914;

BB8_916:
	selp.b32	%r1631, %r79, 0, %p858;
	or.b32  	%r1632, %r1631, 2146435072;
	setp.lt.s32	%p1085, %r86, 0;
	selp.b32	%r1633, %r1632, %r1631, %p1085;
	mov.u32 	%r1634, 0;
	mov.b64 	%fd6121, {%r1634, %r1633};
	bra.uni 	BB8_917;

BB8_914:
	setp.gt.s32	%p1082, %r79, -1;
	@%p1082 bra 	BB8_917;

	mov.f64 	%fd5891, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd4087, %fd5891;
	setp.neu.f64	%p1083, %fd4087, 0d4008000000000000;
	selp.f64	%fd6121, 0dFFF8000000000000, %fd6121, %p1083;

BB8_917:
	add.f64 	%fd6122, %fd547, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1635}, %fd6122;
	}
	and.b32  	%r1636, %r1635, 2146435072;
	setp.ne.s32	%p1086, %r1636, 2146435072;
	@%p1086 bra 	BB8_918;

	setp.gtu.f64	%p1087, %fd548, 0d7FF0000000000000;
	@%p1087 bra 	BB8_927;

	and.b32  	%r1637, %r86, 2147483647;
	setp.ne.s32	%p1088, %r1637, 2146435072;
	@%p1088 bra 	BB8_922;

	mov.f64 	%fd5890, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1638, %temp}, %fd5890;
	}
	setp.eq.s32	%p1089, %r1638, 0;
	@%p1089 bra 	BB8_926;
	bra.uni 	BB8_922;

BB8_926:
	setp.gt.f64	%p1092, %fd548, 0d3FF0000000000000;
	selp.b32	%r1647, 2146435072, 0, %p1092;
	xor.b32  	%r1648, %r1647, 2146435072;
	setp.lt.s32	%p1093, %r86, 0;
	selp.b32	%r1649, %r1648, %r1647, %p1093;
	setp.eq.f64	%p1094, %fd547, 0dBFF0000000000000;
	selp.b32	%r1650, 1072693248, %r1649, %p1094;
	mov.u32 	%r1651, 0;
	mov.b64 	%fd6122, {%r1651, %r1650};
	bra.uni 	BB8_927;

BB8_918:
	mov.f64 	%fd6122, %fd6121;

BB8_927:
	mov.f64 	%fd5822, 0d4024000000000000;
	selp.f64	%fd4089, 0d3FF0000000000000, %fd6122, %p823;
	mul.f64 	%fd4090, %fd716, 0dC1B960E000000000;
	fma.rn.f64 	%fd4091, %fd739, 0d41968F0000000000, %fd4090;
	fma.rn.f64 	%fd4092, %fd694, 0d41C68F0000000000, %fd4091;
	fma.rn.f64 	%fd4093, %fd671, 0dC1C3BD2000000000, %fd4092;
	fma.rn.f64 	%fd4094, %fd649, 0d41B0EB4000000000, %fd4093;
	fma.rn.f64 	%fd4095, %fd626, 0dC1868F0000000000, %fd4094;
	fma.rn.f64 	%fd750, %fd4095, %fd4089, %fd728;
	// Callseq Start 447
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5822;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6184, [retval0+0];
	
	//{
	}// Callseq End 447
	and.pred  	%p55, %p825, %p841;
	mov.f64 	%fd6124, %fd6184;
	@!%p55 bra 	BB8_929;
	bra.uni 	BB8_928;

BB8_928:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1652}, %fd6184;
	}
	xor.b32  	%r1653, %r1652, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1654, %temp}, %fd6184;
	}
	mov.b64 	%fd6124, {%r1654, %r1653};

BB8_929:
	@%p826 bra 	BB8_932;
	bra.uni 	BB8_930;

BB8_932:
	selp.b32	%r1655, %r83, 0, %p841;
	or.b32  	%r1656, %r1655, 2146435072;
	setp.lt.s32	%p1102, %r85, 0;
	selp.b32	%r1657, %r1656, %r1655, %p1102;
	mov.u32 	%r1658, 0;
	mov.b64 	%fd6124, {%r1658, %r1657};
	bra.uni 	BB8_933;

BB8_930:
	setp.gt.s32	%p1099, %r83, -1;
	@%p1099 bra 	BB8_933;

	mov.f64 	%fd5889, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd4098, %fd5889;
	setp.neu.f64	%p1100, %fd4098, 0d4024000000000000;
	selp.f64	%fd6124, 0dFFF8000000000000, %fd6124, %p1100;

BB8_933:
	add.f64 	%fd4099, %fd6, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1659}, %fd4099;
	}
	and.b32  	%r100, %r1659, 2146435072;
	setp.ne.s32	%p1103, %r100, 2146435072;
	@%p1103 bra 	BB8_934;

	setp.gtu.f64	%p1104, %fd570, 0d7FF0000000000000;
	add.f64 	%fd6125, %fd6, 0d4024000000000000;
	@%p1104 bra 	BB8_943;

	and.b32  	%r1660, %r85, 2147483647;
	setp.ne.s32	%p1105, %r1660, 2146435072;
	@%p1105 bra 	BB8_938;

	mov.f64 	%fd5888, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1661, %temp}, %fd5888;
	}
	setp.eq.s32	%p1106, %r1661, 0;
	@%p1106 bra 	BB8_942;
	bra.uni 	BB8_938;

BB8_942:
	setp.eq.f64	%p1109, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1110, %fd570, 0d3FF0000000000000;
	selp.b32	%r1670, 2146435072, 0, %p1110;
	xor.b32  	%r1671, %r1670, 2146435072;
	setp.lt.s32	%p1111, %r85, 0;
	selp.b32	%r1672, %r1671, %r1670, %p1111;
	selp.b32	%r1673, 1072693248, %r1672, %p1109;
	mov.u32 	%r1674, 0;
	mov.b64 	%fd6125, {%r1674, %r1673};
	bra.uni 	BB8_943;

BB8_934:
	mov.f64 	%fd6125, %fd6124;

BB8_943:
	mov.f64 	%fd5823, 0d4000000000000000;
	mul.f64 	%fd4101, %fd6125, 0dC16B120000000000;
	selp.f64	%fd4102, 0dC16B120000000000, %fd4101, %p840;
	fma.rn.f64 	%fd4103, %fd739, 0d4190EB4000000000, %fd4102;
	fma.rn.f64 	%fd4104, %fd716, 0dC1A0EB4000000000, %fd4103;
	fma.rn.f64 	%fd4105, %fd694, 0d41A0EB4000000000, %fd4104;
	fma.rn.f64 	%fd4106, %fd671, 0dC190EB4000000000, %fd4105;
	fma.rn.f64 	%fd761, %fd649, 0d416B120000000000, %fd4106;
	// Callseq Start 448
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5823;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6127, [retval0+0];
	
	//{
	}// Callseq End 448
	and.pred  	%p56, %p792, %p824;
	@!%p56 bra 	BB8_945;
	bra.uni 	BB8_944;

BB8_944:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1675}, %fd6127;
	}
	xor.b32  	%r1676, %r1675, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1677, %temp}, %fd6127;
	}
	mov.b64 	%fd6127, {%r1677, %r1676};

BB8_945:
	@%p793 bra 	BB8_948;
	bra.uni 	BB8_946;

BB8_948:
	selp.b32	%r1678, %r79, 0, %p824;
	or.b32  	%r1679, %r1678, 2146435072;
	setp.lt.s32	%p1119, %r82, 0;
	selp.b32	%r1680, %r1679, %r1678, %p1119;
	mov.u32 	%r1681, 0;
	mov.b64 	%fd6127, {%r1681, %r1680};
	bra.uni 	BB8_949;

BB8_946:
	setp.gt.s32	%p1116, %r79, -1;
	@%p1116 bra 	BB8_949;

	mov.f64 	%fd5887, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd4109, %fd5887;
	setp.neu.f64	%p1117, %fd4109, 0d4000000000000000;
	selp.f64	%fd6127, 0dFFF8000000000000, %fd6127, %p1117;

BB8_949:
	add.f64 	%fd6128, %fd547, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1682}, %fd6128;
	}
	and.b32  	%r1683, %r1682, 2146435072;
	setp.ne.s32	%p1120, %r1683, 2146435072;
	@%p1120 bra 	BB8_950;

	setp.gtu.f64	%p1121, %fd548, 0d7FF0000000000000;
	@%p1121 bra 	BB8_959;

	and.b32  	%r1684, %r82, 2147483647;
	setp.ne.s32	%p1122, %r1684, 2146435072;
	@%p1122 bra 	BB8_954;

	mov.f64 	%fd5886, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1685, %temp}, %fd5886;
	}
	setp.eq.s32	%p1123, %r1685, 0;
	@%p1123 bra 	BB8_958;
	bra.uni 	BB8_954;

BB8_958:
	setp.gt.f64	%p1126, %fd548, 0d3FF0000000000000;
	selp.b32	%r1694, 2146435072, 0, %p1126;
	xor.b32  	%r1695, %r1694, 2146435072;
	setp.lt.s32	%p1127, %r82, 0;
	selp.b32	%r1696, %r1695, %r1694, %p1127;
	setp.eq.f64	%p1128, %fd547, 0dBFF0000000000000;
	selp.b32	%r1697, 1072693248, %r1696, %p1128;
	mov.u32 	%r1698, 0;
	mov.b64 	%fd6128, {%r1698, %r1697};
	bra.uni 	BB8_959;

BB8_950:
	mov.f64 	%fd6128, %fd6127;

BB8_959:
	mov.f64 	%fd5824, 0d4026000000000000;
	selp.f64	%fd4111, 0d3FF0000000000000, %fd6128, %p823;
	fma.rn.f64 	%fd772, %fd761, %fd4111, %fd750;
	abs.f64 	%fd773, %fd546;
	// Callseq Start 449
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5824;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6130, [retval0+0];
	
	//{
	}// Callseq End 449
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd546;
	}
	setp.lt.s32	%p1130, %r101, 0;
	and.pred  	%p57, %p1130, %p791;
	@!%p57 bra 	BB8_961;
	bra.uni 	BB8_960;

BB8_960:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1699}, %fd6130;
	}
	xor.b32  	%r1700, %r1699, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1701, %temp}, %fd6130;
	}
	mov.b64 	%fd6130, {%r1701, %r1700};

BB8_961:
	setp.eq.f64	%p1132, %fd546, 0d0000000000000000;
	@%p1132 bra 	BB8_964;
	bra.uni 	BB8_962;

BB8_964:
	selp.b32	%r1702, %r101, 0, %p791;
	or.b32  	%r1703, %r1702, 2146435072;
	setp.lt.s32	%p1136, %r80, 0;
	selp.b32	%r1704, %r1703, %r1702, %p1136;
	mov.u32 	%r1705, 0;
	mov.b64 	%fd6130, {%r1705, %r1704};
	bra.uni 	BB8_965;

BB8_962:
	setp.gt.s32	%p1133, %r101, -1;
	@%p1133 bra 	BB8_965;

	mov.f64 	%fd5885, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd4114, %fd5885;
	setp.neu.f64	%p1134, %fd4114, 0d4026000000000000;
	selp.f64	%fd6130, 0dFFF8000000000000, %fd6130, %p1134;

BB8_965:
	add.f64 	%fd6131, %fd546, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1706}, %fd6131;
	}
	and.b32  	%r1707, %r1706, 2146435072;
	setp.ne.s32	%p1137, %r1707, 2146435072;
	@%p1137 bra 	BB8_966;

	setp.gtu.f64	%p1138, %fd773, 0d7FF0000000000000;
	@%p1138 bra 	BB8_975;

	and.b32  	%r1708, %r80, 2147483647;
	setp.ne.s32	%p1139, %r1708, 2146435072;
	@%p1139 bra 	BB8_970;

	mov.f64 	%fd5884, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1709, %temp}, %fd5884;
	}
	setp.eq.s32	%p1140, %r1709, 0;
	@%p1140 bra 	BB8_974;
	bra.uni 	BB8_970;

BB8_974:
	setp.gt.f64	%p1143, %fd773, 0d3FF0000000000000;
	selp.b32	%r1718, 2146435072, 0, %p1143;
	xor.b32  	%r1719, %r1718, 2146435072;
	setp.lt.s32	%p1144, %r80, 0;
	selp.b32	%r1720, %r1719, %r1718, %p1144;
	setp.eq.f64	%p1145, %fd546, 0dBFF0000000000000;
	selp.b32	%r1721, 1072693248, %r1720, %p1145;
	mov.u32 	%r1722, 0;
	mov.b64 	%fd6131, {%r1722, %r1721};
	bra.uni 	BB8_975;

BB8_966:
	mov.f64 	%fd6131, %fd6130;

BB8_975:
	mov.f64 	%fd5825, 0d4028000000000000;
	// Callseq Start 450
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5825;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6133, [retval0+0];
	
	//{
	}// Callseq End 450
	and.pred  	%p58, %p1130, %p807;
	@!%p58 bra 	BB8_977;
	bra.uni 	BB8_976;

BB8_976:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1723}, %fd6133;
	}
	xor.b32  	%r1724, %r1723, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1725, %temp}, %fd6133;
	}
	mov.b64 	%fd6133, {%r1725, %r1724};

BB8_977:
	@%p1132 bra 	BB8_980;
	bra.uni 	BB8_978;

BB8_980:
	selp.b32	%r1726, %r101, 0, %p807;
	or.b32  	%r1727, %r1726, 2146435072;
	setp.lt.s32	%p1152, %r81, 0;
	selp.b32	%r1728, %r1727, %r1726, %p1152;
	mov.u32 	%r1729, 0;
	mov.b64 	%fd6133, {%r1729, %r1728};
	bra.uni 	BB8_981;

BB8_978:
	setp.gt.s32	%p1149, %r101, -1;
	@%p1149 bra 	BB8_981;

	mov.f64 	%fd5883, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd4118, %fd5883;
	setp.neu.f64	%p1150, %fd4118, 0d4028000000000000;
	selp.f64	%fd6133, 0dFFF8000000000000, %fd6133, %p1150;

BB8_981:
	add.f64 	%fd6134, %fd546, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1730}, %fd6134;
	}
	and.b32  	%r1731, %r1730, 2146435072;
	setp.ne.s32	%p1153, %r1731, 2146435072;
	@%p1153 bra 	BB8_982;

	setp.gtu.f64	%p1154, %fd773, 0d7FF0000000000000;
	@%p1154 bra 	BB8_991;

	and.b32  	%r1732, %r81, 2147483647;
	setp.ne.s32	%p1155, %r1732, 2146435072;
	@%p1155 bra 	BB8_986;

	mov.f64 	%fd5882, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1733, %temp}, %fd5882;
	}
	setp.eq.s32	%p1156, %r1733, 0;
	@%p1156 bra 	BB8_990;
	bra.uni 	BB8_986;

BB8_990:
	setp.gt.f64	%p1159, %fd773, 0d3FF0000000000000;
	selp.b32	%r1742, 2146435072, 0, %p1159;
	xor.b32  	%r1743, %r1742, 2146435072;
	setp.lt.s32	%p1160, %r81, 0;
	selp.b32	%r1744, %r1743, %r1742, %p1160;
	setp.eq.f64	%p1161, %fd546, 0dBFF0000000000000;
	selp.b32	%r1745, 1072693248, %r1744, %p1161;
	mov.u32 	%r1746, 0;
	mov.b64 	%fd6134, {%r1746, %r1745};
	bra.uni 	BB8_991;

BB8_982:
	mov.f64 	%fd6134, %fd6133;

BB8_991:
	mul.f64 	%fd4120, %fd6134, 0dC1420C0000000000;
	setp.eq.f64	%p1162, %fd546, 0d3FF0000000000000;
	selp.f64	%fd4121, 0dC1420C0000000000, %fd4120, %p1162;
	selp.f64	%fd4122, 0d3FF0000000000000, %fd6131, %p1162;
	fma.rn.f64 	%fd794, %fd26, %fd4122, %fd4121;
	@!%p39 bra 	BB8_993;
	bra.uni 	BB8_992;

BB8_992:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1747}, %fd6136;
	}
	xor.b32  	%r1748, %r1747, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1749, %temp}, %fd6136;
	}
	mov.b64 	%fd6136, {%r1749, %r1748};

BB8_993:
	@%p826 bra 	BB8_996;
	bra.uni 	BB8_994;

BB8_996:
	selp.b32	%r1750, %r83, 0, %p824;
	or.b32  	%r1751, %r1750, 2146435072;
	setp.lt.s32	%p1167, %r82, 0;
	selp.b32	%r1752, %r1751, %r1750, %p1167;
	mov.u32 	%r1753, 0;
	mov.b64 	%fd6136, {%r1753, %r1752};
	bra.uni 	BB8_997;

BB8_994:
	setp.gt.s32	%p1164, %r83, -1;
	@%p1164 bra 	BB8_997;

	mov.f64 	%fd5881, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd4124, %fd5881;
	setp.neu.f64	%p1165, %fd4124, 0d4000000000000000;
	selp.f64	%fd6136, 0dFFF8000000000000, %fd6136, %p1165;

BB8_997:
	add.f64 	%fd5826, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7368}, %fd5826;
	}
	and.b32  	%r7367, %r7368, 2146435072;
	setp.ne.s32	%p4970, %r7367, 2146435072;
	@%p4970 bra 	BB8_998;

	add.f64 	%fd6137, %fd6, 0d4000000000000000;
	setp.gtu.f64	%p1169, %fd570, 0d7FF0000000000000;
	@%p1169 bra 	BB8_1007;

	and.b32  	%r1754, %r82, 2147483647;
	setp.ne.s32	%p1170, %r1754, 2146435072;
	@%p1170 bra 	BB8_1002;

	mov.f64 	%fd5880, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1755, %temp}, %fd5880;
	}
	setp.eq.s32	%p1171, %r1755, 0;
	@%p1171 bra 	BB8_1006;
	bra.uni 	BB8_1002;

BB8_1006:
	setp.eq.f64	%p1174, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1175, %fd570, 0d3FF0000000000000;
	selp.b32	%r1764, 2146435072, 0, %p1175;
	xor.b32  	%r1765, %r1764, 2146435072;
	setp.lt.s32	%p1176, %r82, 0;
	selp.b32	%r1766, %r1765, %r1764, %p1176;
	selp.b32	%r1767, 1072693248, %r1766, %p1174;
	mov.u32 	%r1768, 0;
	mov.b64 	%fd6137, {%r1768, %r1767};
	bra.uni 	BB8_1007;

BB8_998:
	mov.f64 	%fd6137, %fd6136;

BB8_1007:
	mov.f64 	%fd5827, 0d4024000000000000;
	selp.f64	%fd804, 0d3FF0000000000000, %fd6137, %p840;
	fma.rn.f64 	%fd805, %fd804, 0dC19E744000000000, %fd27;
	// Callseq Start 451
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5827;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6139, [retval0+0];
	
	//{
	}// Callseq End 451
	and.pred  	%p59, %p1130, %p841;
	@!%p59 bra 	BB8_1009;
	bra.uni 	BB8_1008;

BB8_1008:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1769}, %fd6139;
	}
	xor.b32  	%r1770, %r1769, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1771, %temp}, %fd6139;
	}
	mov.b64 	%fd6139, {%r1771, %r1770};

BB8_1009:
	@%p1132 bra 	BB8_1012;
	bra.uni 	BB8_1010;

BB8_1012:
	selp.b32	%r1772, %r101, 0, %p841;
	or.b32  	%r1773, %r1772, 2146435072;
	setp.lt.s32	%p1184, %r85, 0;
	selp.b32	%r1774, %r1773, %r1772, %p1184;
	mov.u32 	%r1775, 0;
	mov.b64 	%fd6139, {%r1775, %r1774};
	bra.uni 	BB8_1013;

BB8_1010:
	setp.gt.s32	%p1181, %r101, -1;
	@%p1181 bra 	BB8_1013;

	mov.f64 	%fd5878, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd4128, %fd5878;
	setp.neu.f64	%p1182, %fd4128, 0d4024000000000000;
	selp.f64	%fd6139, 0dFFF8000000000000, %fd6139, %p1182;

BB8_1013:
	add.f64 	%fd6140, %fd546, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1776}, %fd6140;
	}
	and.b32  	%r1777, %r1776, 2146435072;
	setp.ne.s32	%p1185, %r1777, 2146435072;
	@%p1185 bra 	BB8_1014;

	setp.gtu.f64	%p1186, %fd773, 0d7FF0000000000000;
	@%p1186 bra 	BB8_1023;

	and.b32  	%r1778, %r85, 2147483647;
	setp.ne.s32	%p1187, %r1778, 2146435072;
	@%p1187 bra 	BB8_1018;

	mov.f64 	%fd5877, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1779, %temp}, %fd5877;
	}
	setp.eq.s32	%p1188, %r1779, 0;
	@%p1188 bra 	BB8_1022;
	bra.uni 	BB8_1018;

BB8_1022:
	setp.gt.f64	%p1191, %fd773, 0d3FF0000000000000;
	selp.b32	%r1788, 2146435072, 0, %p1191;
	xor.b32  	%r1789, %r1788, 2146435072;
	setp.lt.s32	%p1192, %r85, 0;
	selp.b32	%r1790, %r1789, %r1788, %p1192;
	setp.eq.f64	%p1193, %fd546, 0dBFF0000000000000;
	selp.b32	%r1791, 1072693248, %r1790, %p1193;
	mov.u32 	%r1792, 0;
	mov.b64 	%fd6140, {%r1792, %r1791};
	bra.uni 	BB8_1023;

BB8_1014:
	mov.f64 	%fd6140, %fd6139;

BB8_1023:
	selp.f64	%fd4130, 0d3FF0000000000000, %fd6140, %p1162;
	add.f64 	%fd4131, %fd805, 0dC17B120000000000;
	fma.rn.f64 	%fd816, %fd4131, %fd4130, %fd794;
	@!%p41 bra 	BB8_1025;
	bra.uni 	BB8_1024;

BB8_1024:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1793}, %fd6142;
	}
	xor.b32  	%r1794, %r1793, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1795, %temp}, %fd6142;
	}
	mov.b64 	%fd6142, {%r1795, %r1794};

BB8_1025:
	@%p826 bra 	BB8_1028;
	bra.uni 	BB8_1026;

BB8_1028:
	selp.b32	%r1796, %r83, 0, %p858;
	or.b32  	%r1797, %r1796, 2146435072;
	setp.lt.s32	%p1199, %r86, 0;
	selp.b32	%r1798, %r1797, %r1796, %p1199;
	mov.u32 	%r1799, 0;
	mov.b64 	%fd6142, {%r1799, %r1798};
	bra.uni 	BB8_1029;

BB8_1026:
	setp.gt.s32	%p1196, %r83, -1;
	@%p1196 bra 	BB8_1029;

	mov.f64 	%fd5876, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd4133, %fd5876;
	setp.neu.f64	%p1197, %fd4133, 0d4008000000000000;
	selp.f64	%fd6142, 0dFFF8000000000000, %fd6142, %p1197;

BB8_1029:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7370}, %fd3271;
	}
	and.b32  	%r7369, %r7370, 2146435072;
	setp.ne.s32	%p4971, %r7369, 2146435072;
	@%p4971 bra 	BB8_1030;

	setp.gtu.f64	%p1201, %fd570, 0d7FF0000000000000;
	mov.f64 	%fd6143, %fd3271;
	@%p1201 bra 	BB8_1039;

	and.b32  	%r1800, %r86, 2147483647;
	setp.ne.s32	%p1202, %r1800, 2146435072;
	@%p1202 bra 	BB8_1034;

	mov.f64 	%fd5875, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1801, %temp}, %fd5875;
	}
	setp.eq.s32	%p1203, %r1801, 0;
	@%p1203 bra 	BB8_1038;
	bra.uni 	BB8_1034;

BB8_1038:
	setp.eq.f64	%p1206, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1207, %fd570, 0d3FF0000000000000;
	selp.b32	%r1810, 2146435072, 0, %p1207;
	xor.b32  	%r1811, %r1810, 2146435072;
	setp.lt.s32	%p1208, %r86, 0;
	selp.b32	%r1812, %r1811, %r1810, %p1208;
	selp.b32	%r1813, 1072693248, %r1812, %p1206;
	mov.u32 	%r1814, 0;
	mov.b64 	%fd6143, {%r1814, %r1813};
	bra.uni 	BB8_1039;

BB8_1030:
	mov.f64 	%fd6143, %fd6142;

BB8_1039:
	mov.f64 	%fd5828, 0d4022000000000000;
	selp.f64	%fd826, 0d3FF0000000000000, %fd6143, %p840;
	// Callseq Start 452
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5828;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6145, [retval0+0];
	
	//{
	}// Callseq End 452
	and.pred  	%p60, %p1130, %p875;
	@!%p60 bra 	BB8_1041;
	bra.uni 	BB8_1040;

BB8_1040:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1815}, %fd6145;
	}
	xor.b32  	%r1816, %r1815, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1817, %temp}, %fd6145;
	}
	mov.b64 	%fd6145, {%r1817, %r1816};

BB8_1041:
	@%p1132 bra 	BB8_1044;
	bra.uni 	BB8_1042;

BB8_1044:
	selp.b32	%r1818, %r101, 0, %p875;
	or.b32  	%r1819, %r1818, 2146435072;
	setp.lt.s32	%p1216, %r88, 0;
	selp.b32	%r1820, %r1819, %r1818, %p1216;
	mov.u32 	%r1821, 0;
	mov.b64 	%fd6145, {%r1821, %r1820};
	bra.uni 	BB8_1045;

BB8_1042:
	setp.gt.s32	%p1213, %r101, -1;
	@%p1213 bra 	BB8_1045;

	mov.f64 	%fd5874, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd4137, %fd5874;
	setp.neu.f64	%p1214, %fd4137, 0d4022000000000000;
	selp.f64	%fd6145, 0dFFF8000000000000, %fd6145, %p1214;

BB8_1045:
	add.f64 	%fd6146, %fd546, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1822}, %fd6146;
	}
	and.b32  	%r1823, %r1822, 2146435072;
	setp.ne.s32	%p1217, %r1823, 2146435072;
	@%p1217 bra 	BB8_1046;

	setp.gtu.f64	%p1218, %fd773, 0d7FF0000000000000;
	@%p1218 bra 	BB8_1055;

	and.b32  	%r1824, %r88, 2147483647;
	setp.ne.s32	%p1219, %r1824, 2146435072;
	@%p1219 bra 	BB8_1050;

	mov.f64 	%fd5873, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1825, %temp}, %fd5873;
	}
	setp.eq.s32	%p1220, %r1825, 0;
	@%p1220 bra 	BB8_1054;
	bra.uni 	BB8_1050;

BB8_1054:
	setp.gt.f64	%p1223, %fd773, 0d3FF0000000000000;
	selp.b32	%r1834, 2146435072, 0, %p1223;
	xor.b32  	%r1835, %r1834, 2146435072;
	setp.lt.s32	%p1224, %r88, 0;
	selp.b32	%r1836, %r1835, %r1834, %p1224;
	setp.eq.f64	%p1225, %fd546, 0dBFF0000000000000;
	selp.b32	%r1837, 1072693248, %r1836, %p1225;
	mov.u32 	%r1838, 0;
	mov.b64 	%fd6146, {%r1838, %r1837};
	bra.uni 	BB8_1055;

BB8_1046:
	mov.f64 	%fd6146, %fd6145;

BB8_1055:
	selp.f64	%fd4139, 0d3FF0000000000000, %fd6146, %p1162;
	mul.f64 	%fd4140, %fd804, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd4141, %fd826, 0d41B68F0000000000, %fd4140;
	sub.f64 	%fd4142, %fd4141, %fd28;
	add.f64 	%fd4143, %fd4142, 0dC17E140000000000;
	fma.rn.f64 	%fd837, %fd4143, %fd4139, %fd816;
	@!%p43 bra 	BB8_1057;
	bra.uni 	BB8_1056;

BB8_1056:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1839}, %fd6148;
	}
	xor.b32  	%r1840, %r1839, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1841, %temp}, %fd6148;
	}
	mov.b64 	%fd6148, {%r1841, %r1840};

BB8_1057:
	@%p826 bra 	BB8_1060;
	bra.uni 	BB8_1058;

BB8_1060:
	selp.b32	%r1842, %r83, 0, %p892;
	or.b32  	%r1843, %r1842, 2146435072;
	setp.lt.s32	%p1231, %r89, 0;
	selp.b32	%r1844, %r1843, %r1842, %p1231;
	mov.u32 	%r1845, 0;
	mov.b64 	%fd6148, {%r1845, %r1844};
	bra.uni 	BB8_1061;

BB8_1058:
	setp.gt.s32	%p1228, %r83, -1;
	@%p1228 bra 	BB8_1061;

	mov.f64 	%fd5872, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd4145, %fd5872;
	setp.neu.f64	%p1229, %fd4145, 0d4010000000000000;
	selp.f64	%fd6148, 0dFFF8000000000000, %fd6148, %p1229;

BB8_1061:
	add.f64 	%fd5829, %fd6, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7372}, %fd5829;
	}
	and.b32  	%r7371, %r7372, 2146435072;
	setp.ne.s32	%p4972, %r7371, 2146435072;
	@%p4972 bra 	BB8_1062;

	add.f64 	%fd6149, %fd6, 0d4010000000000000;
	setp.gtu.f64	%p1233, %fd570, 0d7FF0000000000000;
	@%p1233 bra 	BB8_1071;

	and.b32  	%r1846, %r89, 2147483647;
	setp.ne.s32	%p1234, %r1846, 2146435072;
	@%p1234 bra 	BB8_1066;

	mov.f64 	%fd5871, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1847, %temp}, %fd5871;
	}
	setp.eq.s32	%p1235, %r1847, 0;
	@%p1235 bra 	BB8_1070;
	bra.uni 	BB8_1066;

BB8_1070:
	setp.eq.f64	%p1238, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1239, %fd570, 0d3FF0000000000000;
	selp.b32	%r1856, 2146435072, 0, %p1239;
	xor.b32  	%r1857, %r1856, 2146435072;
	setp.lt.s32	%p1240, %r89, 0;
	selp.b32	%r1858, %r1857, %r1856, %p1240;
	selp.b32	%r1859, 1072693248, %r1858, %p1238;
	mov.u32 	%r1860, 0;
	mov.b64 	%fd6149, {%r1860, %r1859};
	bra.uni 	BB8_1071;

BB8_1062:
	mov.f64 	%fd6149, %fd6148;

BB8_1071:
	mov.f64 	%fd5830, 0d4020000000000000;
	selp.f64	%fd847, 0d3FF0000000000000, %fd6149, %p840;
	mul.f64 	%fd4147, %fd847, 0dC1C634C400000000;
	fma.rn.f64 	%fd4148, %fd826, 0d41D634C400000000, %fd4147;
	fma.rn.f64 	%fd4149, %fd804, 0dC1CD9BB000000000, %fd4148;
	add.f64 	%fd848, %fd29, %fd4149;
	// Callseq Start 453
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5830;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6151, [retval0+0];
	
	//{
	}// Callseq End 453
	and.pred  	%p61, %p1130, %p909;
	@!%p61 bra 	BB8_1073;
	bra.uni 	BB8_1072;

BB8_1072:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1861}, %fd6151;
	}
	xor.b32  	%r1862, %r1861, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1863, %temp}, %fd6151;
	}
	mov.b64 	%fd6151, {%r1863, %r1862};

BB8_1073:
	@%p1132 bra 	BB8_1076;
	bra.uni 	BB8_1074;

BB8_1076:
	selp.b32	%r1864, %r101, 0, %p909;
	or.b32  	%r1865, %r1864, 2146435072;
	setp.lt.s32	%p1248, %r91, 0;
	selp.b32	%r1866, %r1865, %r1864, %p1248;
	mov.u32 	%r1867, 0;
	mov.b64 	%fd6151, {%r1867, %r1866};
	bra.uni 	BB8_1077;

BB8_1074:
	setp.gt.s32	%p1245, %r101, -1;
	@%p1245 bra 	BB8_1077;

	mov.f64 	%fd5869, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd4152, %fd5869;
	setp.neu.f64	%p1246, %fd4152, 0d4020000000000000;
	selp.f64	%fd6151, 0dFFF8000000000000, %fd6151, %p1246;

BB8_1077:
	add.f64 	%fd6152, %fd546, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1868}, %fd6152;
	}
	and.b32  	%r1869, %r1868, 2146435072;
	setp.ne.s32	%p1249, %r1869, 2146435072;
	@%p1249 bra 	BB8_1078;

	setp.gtu.f64	%p1250, %fd773, 0d7FF0000000000000;
	@%p1250 bra 	BB8_1087;

	and.b32  	%r1870, %r91, 2147483647;
	setp.ne.s32	%p1251, %r1870, 2146435072;
	@%p1251 bra 	BB8_1082;

	mov.f64 	%fd5868, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1871, %temp}, %fd5868;
	}
	setp.eq.s32	%p1252, %r1871, 0;
	@%p1252 bra 	BB8_1086;
	bra.uni 	BB8_1082;

BB8_1086:
	setp.gt.f64	%p1255, %fd773, 0d3FF0000000000000;
	selp.b32	%r1880, 2146435072, 0, %p1255;
	xor.b32  	%r1881, %r1880, 2146435072;
	setp.lt.s32	%p1256, %r91, 0;
	selp.b32	%r1882, %r1881, %r1880, %p1256;
	setp.eq.f64	%p1257, %fd546, 0dBFF0000000000000;
	selp.b32	%r1883, 1072693248, %r1882, %p1257;
	mov.u32 	%r1884, 0;
	mov.b64 	%fd6152, {%r1884, %r1883};
	bra.uni 	BB8_1087;

BB8_1078:
	mov.f64 	%fd6152, %fd6151;

BB8_1087:
	selp.f64	%fd4154, 0d3FF0000000000000, %fd6152, %p1162;
	add.f64 	%fd4155, %fd848, 0dC170EB4000000000;
	fma.rn.f64 	%fd859, %fd4155, %fd4154, %fd837;
	@!%p45 bra 	BB8_1089;
	bra.uni 	BB8_1088;

BB8_1088:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1885}, %fd6154;
	}
	xor.b32  	%r1886, %r1885, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1887, %temp}, %fd6154;
	}
	mov.b64 	%fd6154, {%r1887, %r1886};

BB8_1089:
	@%p826 bra 	BB8_1092;
	bra.uni 	BB8_1090;

BB8_1092:
	selp.b32	%r1888, %r83, 0, %p926;
	or.b32  	%r1889, %r1888, 2146435072;
	setp.lt.s32	%p1263, %r92, 0;
	selp.b32	%r1890, %r1889, %r1888, %p1263;
	mov.u32 	%r1891, 0;
	mov.b64 	%fd6154, {%r1891, %r1890};
	bra.uni 	BB8_1093;

BB8_1090:
	setp.gt.s32	%p1260, %r83, -1;
	@%p1260 bra 	BB8_1093;

	mov.f64 	%fd5867, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd4157, %fd5867;
	setp.neu.f64	%p1261, %fd4157, 0d4014000000000000;
	selp.f64	%fd6154, 0dFFF8000000000000, %fd6154, %p1261;

BB8_1093:
	add.f64 	%fd5831, %fd6, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7374}, %fd5831;
	}
	and.b32  	%r7373, %r7374, 2146435072;
	setp.ne.s32	%p4973, %r7373, 2146435072;
	@%p4973 bra 	BB8_1094;

	add.f64 	%fd6155, %fd6, 0d4014000000000000;
	setp.gtu.f64	%p1265, %fd570, 0d7FF0000000000000;
	@%p1265 bra 	BB8_1103;

	and.b32  	%r1892, %r92, 2147483647;
	setp.ne.s32	%p1266, %r1892, 2146435072;
	@%p1266 bra 	BB8_1098;

	mov.f64 	%fd5866, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1893, %temp}, %fd5866;
	}
	setp.eq.s32	%p1267, %r1893, 0;
	@%p1267 bra 	BB8_1102;
	bra.uni 	BB8_1098;

BB8_1102:
	setp.eq.f64	%p1270, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1271, %fd570, 0d3FF0000000000000;
	selp.b32	%r1902, 2146435072, 0, %p1271;
	xor.b32  	%r1903, %r1902, 2146435072;
	setp.lt.s32	%p1272, %r92, 0;
	selp.b32	%r1904, %r1903, %r1902, %p1272;
	selp.b32	%r1905, 1072693248, %r1904, %p1270;
	mov.u32 	%r1906, 0;
	mov.b64 	%fd6155, {%r1906, %r1905};
	bra.uni 	BB8_1103;

BB8_1094:
	mov.f64 	%fd6155, %fd6154;

BB8_1103:
	mov.f64 	%fd5832, 0d401C000000000000;
	selp.f64	%fd869, 0d3FF0000000000000, %fd6155, %p840;
	// Callseq Start 454
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5832;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6157, [retval0+0];
	
	//{
	}// Callseq End 454
	and.pred  	%p62, %p1130, %p943;
	@!%p62 bra 	BB8_1105;
	bra.uni 	BB8_1104;

BB8_1104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1907}, %fd6157;
	}
	xor.b32  	%r1908, %r1907, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1909, %temp}, %fd6157;
	}
	mov.b64 	%fd6157, {%r1909, %r1908};

BB8_1105:
	@%p1132 bra 	BB8_1108;
	bra.uni 	BB8_1106;

BB8_1108:
	selp.b32	%r1910, %r101, 0, %p943;
	or.b32  	%r1911, %r1910, 2146435072;
	setp.lt.s32	%p1280, %r94, 0;
	selp.b32	%r1912, %r1911, %r1910, %p1280;
	mov.u32 	%r1913, 0;
	mov.b64 	%fd6157, {%r1913, %r1912};
	bra.uni 	BB8_1109;

BB8_1106:
	setp.gt.s32	%p1277, %r101, -1;
	@%p1277 bra 	BB8_1109;

	mov.f64 	%fd5864, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd4161, %fd5864;
	setp.neu.f64	%p1278, %fd4161, 0d401C000000000000;
	selp.f64	%fd6157, 0dFFF8000000000000, %fd6157, %p1278;

BB8_1109:
	add.f64 	%fd6158, %fd546, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1914}, %fd6158;
	}
	and.b32  	%r1915, %r1914, 2146435072;
	setp.ne.s32	%p1281, %r1915, 2146435072;
	@%p1281 bra 	BB8_1110;

	setp.gtu.f64	%p1282, %fd773, 0d7FF0000000000000;
	@%p1282 bra 	BB8_1119;

	and.b32  	%r1916, %r94, 2147483647;
	setp.ne.s32	%p1283, %r1916, 2146435072;
	@%p1283 bra 	BB8_1114;

	mov.f64 	%fd5863, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1917, %temp}, %fd5863;
	}
	setp.eq.s32	%p1284, %r1917, 0;
	@%p1284 bra 	BB8_1118;
	bra.uni 	BB8_1114;

BB8_1118:
	setp.gt.f64	%p1287, %fd773, 0d3FF0000000000000;
	selp.b32	%r1926, 2146435072, 0, %p1287;
	xor.b32  	%r1927, %r1926, 2146435072;
	setp.lt.s32	%p1288, %r94, 0;
	selp.b32	%r1928, %r1927, %r1926, %p1288;
	setp.eq.f64	%p1289, %fd546, 0dBFF0000000000000;
	selp.b32	%r1929, 1072693248, %r1928, %p1289;
	mov.u32 	%r1930, 0;
	mov.b64 	%fd6158, {%r1930, %r1929};
	bra.uni 	BB8_1119;

BB8_1110:
	mov.f64 	%fd6158, %fd6157;

BB8_1119:
	selp.f64	%fd4163, 0d3FF0000000000000, %fd6158, %p1162;
	mul.f64 	%fd4164, %fd847, 0dC1E308A800000000;
	fma.rn.f64 	%fd4165, %fd869, 0d41CE744000000000, %fd4164;
	fma.rn.f64 	%fd4166, %fd826, 0d41E0EB4000000000, %fd4165;
	fma.rn.f64 	%fd4167, %fd804, 0dC1C960E000000000, %fd4166;
	sub.f64 	%fd4168, %fd4167, %fd30;
	add.f64 	%fd4169, %fd4168, 0dC14EF00000000000;
	fma.rn.f64 	%fd880, %fd4169, %fd4163, %fd859;
	@!%p47 bra 	BB8_1121;
	bra.uni 	BB8_1120;

BB8_1120:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1931}, %fd6160;
	}
	xor.b32  	%r1932, %r1931, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1933, %temp}, %fd6160;
	}
	mov.b64 	%fd6160, {%r1933, %r1932};

BB8_1121:
	@%p826 bra 	BB8_1124;
	bra.uni 	BB8_1122;

BB8_1124:
	selp.b32	%r1934, %r83, 0, %p960;
	or.b32  	%r1935, %r1934, 2146435072;
	setp.lt.s32	%p1295, %r95, 0;
	selp.b32	%r1936, %r1935, %r1934, %p1295;
	mov.u32 	%r1937, 0;
	mov.b64 	%fd6160, {%r1937, %r1936};
	bra.uni 	BB8_1125;

BB8_1122:
	setp.gt.s32	%p1292, %r83, -1;
	@%p1292 bra 	BB8_1125;

	mov.f64 	%fd5862, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd4171, %fd5862;
	setp.neu.f64	%p1293, %fd4171, 0d4018000000000000;
	selp.f64	%fd6160, 0dFFF8000000000000, %fd6160, %p1293;

BB8_1125:
	add.f64 	%fd5833, %fd6, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7376}, %fd5833;
	}
	and.b32  	%r7375, %r7376, 2146435072;
	setp.ne.s32	%p4974, %r7375, 2146435072;
	@%p4974 bra 	BB8_1126;

	add.f64 	%fd6161, %fd6, 0d4018000000000000;
	setp.gtu.f64	%p1297, %fd570, 0d7FF0000000000000;
	@%p1297 bra 	BB8_1135;

	and.b32  	%r1938, %r95, 2147483647;
	setp.ne.s32	%p1298, %r1938, 2146435072;
	@%p1298 bra 	BB8_1130;

	mov.f64 	%fd5861, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1939, %temp}, %fd5861;
	}
	setp.eq.s32	%p1299, %r1939, 0;
	@%p1299 bra 	BB8_1134;
	bra.uni 	BB8_1130;

BB8_1134:
	setp.eq.f64	%p1302, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1303, %fd570, 0d3FF0000000000000;
	selp.b32	%r1948, 2146435072, 0, %p1303;
	xor.b32  	%r1949, %r1948, 2146435072;
	setp.lt.s32	%p1304, %r95, 0;
	selp.b32	%r1950, %r1949, %r1948, %p1304;
	selp.b32	%r1951, 1072693248, %r1950, %p1302;
	mov.u32 	%r1952, 0;
	mov.b64 	%fd6161, {%r1952, %r1951};
	bra.uni 	BB8_1135;

BB8_1126:
	mov.f64 	%fd6161, %fd6160;

BB8_1135:
	mov.f64 	%fd5834, 0d4018000000000000;
	selp.f64	%fd890, 0d3FF0000000000000, %fd6161, %p840;
	mul.f64 	%fd4173, %fd890, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd4174, %fd869, 0d41E634C400000000, %fd4173;
	fma.rn.f64 	%fd4175, %fd847, 0dC1E8AC6800000000, %fd4174;
	fma.rn.f64 	%fd4176, %fd826, 0d41D8AC6800000000, %fd4175;
	fma.rn.f64 	%fd4177, %fd804, 0dC1B5261000000000, %fd4176;
	add.f64 	%fd891, %fd31, %fd4177;
	// Callseq Start 455
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5834;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6163, [retval0+0];
	
	//{
	}// Callseq End 455
	and.pred  	%p63, %p1130, %p960;
	@!%p63 bra 	BB8_1137;
	bra.uni 	BB8_1136;

BB8_1136:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1953}, %fd6163;
	}
	xor.b32  	%r1954, %r1953, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1955, %temp}, %fd6163;
	}
	mov.b64 	%fd6163, {%r1955, %r1954};

BB8_1137:
	@%p1132 bra 	BB8_1140;
	bra.uni 	BB8_1138;

BB8_1140:
	selp.b32	%r1956, %r101, 0, %p960;
	or.b32  	%r1957, %r1956, 2146435072;
	setp.lt.s32	%p1312, %r95, 0;
	selp.b32	%r1958, %r1957, %r1956, %p1312;
	mov.u32 	%r1959, 0;
	mov.b64 	%fd6163, {%r1959, %r1958};
	bra.uni 	BB8_1141;

BB8_1138:
	setp.gt.s32	%p1309, %r101, -1;
	@%p1309 bra 	BB8_1141;

	mov.f64 	%fd5859, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd4180, %fd5859;
	setp.neu.f64	%p1310, %fd4180, 0d4018000000000000;
	selp.f64	%fd6163, 0dFFF8000000000000, %fd6163, %p1310;

BB8_1141:
	add.f64 	%fd6164, %fd546, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1960}, %fd6164;
	}
	and.b32  	%r1961, %r1960, 2146435072;
	setp.ne.s32	%p1313, %r1961, 2146435072;
	@%p1313 bra 	BB8_1142;

	setp.gtu.f64	%p1314, %fd773, 0d7FF0000000000000;
	@%p1314 bra 	BB8_1151;

	and.b32  	%r1962, %r95, 2147483647;
	setp.ne.s32	%p1315, %r1962, 2146435072;
	@%p1315 bra 	BB8_1146;

	mov.f64 	%fd5858, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1963, %temp}, %fd5858;
	}
	setp.eq.s32	%p1316, %r1963, 0;
	@%p1316 bra 	BB8_1150;
	bra.uni 	BB8_1146;

BB8_1150:
	setp.gt.f64	%p1319, %fd773, 0d3FF0000000000000;
	selp.b32	%r1972, 2146435072, 0, %p1319;
	xor.b32  	%r1973, %r1972, 2146435072;
	setp.lt.s32	%p1320, %r95, 0;
	selp.b32	%r1974, %r1973, %r1972, %p1320;
	setp.eq.f64	%p1321, %fd546, 0dBFF0000000000000;
	selp.b32	%r1975, 1072693248, %r1974, %p1321;
	mov.u32 	%r1976, 0;
	mov.b64 	%fd6164, {%r1976, %r1975};
	bra.uni 	BB8_1151;

BB8_1142:
	mov.f64 	%fd6164, %fd6163;

BB8_1151:
	selp.f64	%fd4182, 0d3FF0000000000000, %fd6164, %p1162;
	fma.rn.f64 	%fd902, %fd891, %fd4182, %fd880;
	@!%p49 bra 	BB8_1153;
	bra.uni 	BB8_1152;

BB8_1152:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1977}, %fd6166;
	}
	xor.b32  	%r1978, %r1977, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1979, %temp}, %fd6166;
	}
	mov.b64 	%fd6166, {%r1979, %r1978};

BB8_1153:
	@%p826 bra 	BB8_1156;
	bra.uni 	BB8_1154;

BB8_1156:
	selp.b32	%r1980, %r83, 0, %p943;
	or.b32  	%r1981, %r1980, 2146435072;
	setp.lt.s32	%p1327, %r94, 0;
	selp.b32	%r1982, %r1981, %r1980, %p1327;
	mov.u32 	%r1983, 0;
	mov.b64 	%fd6166, {%r1983, %r1982};
	bra.uni 	BB8_1157;

BB8_1154:
	setp.gt.s32	%p1324, %r83, -1;
	@%p1324 bra 	BB8_1157;

	mov.f64 	%fd5857, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd4184, %fd5857;
	setp.neu.f64	%p1325, %fd4184, 0d401C000000000000;
	selp.f64	%fd6166, 0dFFF8000000000000, %fd6166, %p1325;

BB8_1157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7378}, %fd3270;
	}
	and.b32  	%r7377, %r7378, 2146435072;
	setp.ne.s32	%p4975, %r7377, 2146435072;
	@%p4975 bra 	BB8_1158;

	setp.gtu.f64	%p1329, %fd570, 0d7FF0000000000000;
	mov.f64 	%fd6167, %fd3270;
	@%p1329 bra 	BB8_1167;

	and.b32  	%r1984, %r94, 2147483647;
	setp.ne.s32	%p1330, %r1984, 2146435072;
	@%p1330 bra 	BB8_1162;

	mov.f64 	%fd5856, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1985, %temp}, %fd5856;
	}
	setp.eq.s32	%p1331, %r1985, 0;
	@%p1331 bra 	BB8_1166;
	bra.uni 	BB8_1162;

BB8_1166:
	setp.eq.f64	%p1334, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1335, %fd570, 0d3FF0000000000000;
	selp.b32	%r1994, 2146435072, 0, %p1335;
	xor.b32  	%r1995, %r1994, 2146435072;
	setp.lt.s32	%p1336, %r94, 0;
	selp.b32	%r1996, %r1995, %r1994, %p1336;
	selp.b32	%r1997, 1072693248, %r1996, %p1334;
	mov.u32 	%r1998, 0;
	mov.b64 	%fd6167, {%r1998, %r1997};
	bra.uni 	BB8_1167;

BB8_1158:
	mov.f64 	%fd6167, %fd6166;

BB8_1167:
	mov.f64 	%fd5835, 0d4014000000000000;
	selp.f64	%fd912, 0d3FF0000000000000, %fd6167, %p840;
	// Callseq Start 456
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5835;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6169, [retval0+0];
	
	//{
	}// Callseq End 456
	and.pred  	%p64, %p1130, %p926;
	@!%p64 bra 	BB8_1169;
	bra.uni 	BB8_1168;

BB8_1168:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1999}, %fd6169;
	}
	xor.b32  	%r2000, %r1999, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2001, %temp}, %fd6169;
	}
	mov.b64 	%fd6169, {%r2001, %r2000};

BB8_1169:
	@%p1132 bra 	BB8_1172;
	bra.uni 	BB8_1170;

BB8_1172:
	selp.b32	%r2002, %r101, 0, %p926;
	or.b32  	%r2003, %r2002, 2146435072;
	setp.lt.s32	%p1344, %r92, 0;
	selp.b32	%r2004, %r2003, %r2002, %p1344;
	mov.u32 	%r2005, 0;
	mov.b64 	%fd6169, {%r2005, %r2004};
	bra.uni 	BB8_1173;

BB8_1170:
	setp.gt.s32	%p1341, %r101, -1;
	@%p1341 bra 	BB8_1173;

	mov.f64 	%fd5855, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd4188, %fd5855;
	setp.neu.f64	%p1342, %fd4188, 0d4014000000000000;
	selp.f64	%fd6169, 0dFFF8000000000000, %fd6169, %p1342;

BB8_1173:
	add.f64 	%fd6170, %fd546, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2006}, %fd6170;
	}
	and.b32  	%r2007, %r2006, 2146435072;
	setp.ne.s32	%p1345, %r2007, 2146435072;
	@%p1345 bra 	BB8_1174;

	setp.gtu.f64	%p1346, %fd773, 0d7FF0000000000000;
	@%p1346 bra 	BB8_1183;

	and.b32  	%r2008, %r92, 2147483647;
	setp.ne.s32	%p1347, %r2008, 2146435072;
	@%p1347 bra 	BB8_1178;

	mov.f64 	%fd5854, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2009, %temp}, %fd5854;
	}
	setp.eq.s32	%p1348, %r2009, 0;
	@%p1348 bra 	BB8_1182;
	bra.uni 	BB8_1178;

BB8_1182:
	setp.gt.f64	%p1351, %fd773, 0d3FF0000000000000;
	selp.b32	%r2018, 2146435072, 0, %p1351;
	xor.b32  	%r2019, %r2018, 2146435072;
	setp.lt.s32	%p1352, %r92, 0;
	selp.b32	%r2020, %r2019, %r2018, %p1352;
	setp.eq.f64	%p1353, %fd546, 0dBFF0000000000000;
	selp.b32	%r2021, 1072693248, %r2020, %p1353;
	mov.u32 	%r2022, 0;
	mov.b64 	%fd6170, {%r2022, %r2021};
	bra.uni 	BB8_1183;

BB8_1174:
	mov.f64 	%fd6170, %fd6169;

BB8_1183:
	selp.f64	%fd4190, 0d3FF0000000000000, %fd6170, %p1162;
	mul.f64 	%fd4191, %fd890, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd4192, %fd912, 0d41C44D8000000000, %fd4191;
	fma.rn.f64 	%fd4193, %fd869, 0d41E7AFC000000000, %fd4192;
	fma.rn.f64 	%fd4194, %fd847, 0dC1DD9BB000000000, %fd4193;
	fma.rn.f64 	%fd4195, %fd826, 0d41C0EB4000000000, %fd4194;
	fma.rn.f64 	%fd4196, %fd804, 0dC18B120000000000, %fd4195;
	fma.rn.f64 	%fd923, %fd4196, %fd4190, %fd902;
	@!%p51 bra 	BB8_1185;
	bra.uni 	BB8_1184;

BB8_1184:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2023}, %fd6172;
	}
	xor.b32  	%r2024, %r2023, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2025, %temp}, %fd6172;
	}
	mov.b64 	%fd6172, {%r2025, %r2024};

BB8_1185:
	@%p826 bra 	BB8_1188;
	bra.uni 	BB8_1186;

BB8_1188:
	selp.b32	%r2026, %r83, 0, %p909;
	or.b32  	%r2027, %r2026, 2146435072;
	setp.lt.s32	%p1359, %r91, 0;
	selp.b32	%r2028, %r2027, %r2026, %p1359;
	mov.u32 	%r2029, 0;
	mov.b64 	%fd6172, {%r2029, %r2028};
	bra.uni 	BB8_1189;

BB8_1186:
	setp.gt.s32	%p1356, %r83, -1;
	@%p1356 bra 	BB8_1189;

	mov.f64 	%fd5853, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd4198, %fd5853;
	setp.neu.f64	%p1357, %fd4198, 0d4020000000000000;
	selp.f64	%fd6172, 0dFFF8000000000000, %fd6172, %p1357;

BB8_1189:
	add.f64 	%fd5836, %fd6, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7380}, %fd5836;
	}
	and.b32  	%r7379, %r7380, 2146435072;
	setp.ne.s32	%p4976, %r7379, 2146435072;
	@%p4976 bra 	BB8_1190;

	add.f64 	%fd6173, %fd6, 0d4020000000000000;
	setp.gtu.f64	%p1361, %fd570, 0d7FF0000000000000;
	@%p1361 bra 	BB8_1199;

	and.b32  	%r2030, %r91, 2147483647;
	setp.ne.s32	%p1362, %r2030, 2146435072;
	@%p1362 bra 	BB8_1194;

	mov.f64 	%fd5852, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2031, %temp}, %fd5852;
	}
	setp.eq.s32	%p1363, %r2031, 0;
	@%p1363 bra 	BB8_1198;
	bra.uni 	BB8_1194;

BB8_1198:
	setp.eq.f64	%p1366, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1367, %fd570, 0d3FF0000000000000;
	selp.b32	%r2040, 2146435072, 0, %p1367;
	xor.b32  	%r2041, %r2040, 2146435072;
	setp.lt.s32	%p1368, %r91, 0;
	selp.b32	%r2042, %r2041, %r2040, %p1368;
	selp.b32	%r2043, 1072693248, %r2042, %p1366;
	mov.u32 	%r2044, 0;
	mov.b64 	%fd6173, {%r2044, %r2043};
	bra.uni 	BB8_1199;

BB8_1190:
	mov.f64 	%fd6173, %fd6172;

BB8_1199:
	mov.f64 	%fd5837, 0d4010000000000000;
	selp.f64	%fd933, 0d3FF0000000000000, %fd6173, %p840;
	mul.f64 	%fd4200, %fd933, 0dC1B308A800000000;
	fma.rn.f64 	%fd4201, %fd912, 0d41D308A800000000, %fd4200;
	fma.rn.f64 	%fd4202, %fd890, 0dC1DD9BB000000000, %fd4201;
	fma.rn.f64 	%fd4203, %fd869, 0d41D634C400000000, %fd4202;
	fma.rn.f64 	%fd4204, %fd847, 0dC1BFB91800000000, %fd4203;
	fma.rn.f64 	%fd934, %fd826, 0d4190EB4000000000, %fd4204;
	// Callseq Start 457
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5837;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6175, [retval0+0];
	
	//{
	}// Callseq End 457
	and.pred  	%p65, %p1130, %p892;
	@!%p65 bra 	BB8_1201;
	bra.uni 	BB8_1200;

BB8_1200:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2045}, %fd6175;
	}
	xor.b32  	%r2046, %r2045, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2047, %temp}, %fd6175;
	}
	mov.b64 	%fd6175, {%r2047, %r2046};

BB8_1201:
	@%p1132 bra 	BB8_1204;
	bra.uni 	BB8_1202;

BB8_1204:
	selp.b32	%r2048, %r101, 0, %p892;
	or.b32  	%r2049, %r2048, 2146435072;
	setp.lt.s32	%p1376, %r89, 0;
	selp.b32	%r2050, %r2049, %r2048, %p1376;
	mov.u32 	%r2051, 0;
	mov.b64 	%fd6175, {%r2051, %r2050};
	bra.uni 	BB8_1205;

BB8_1202:
	setp.gt.s32	%p1373, %r101, -1;
	@%p1373 bra 	BB8_1205;

	mov.f64 	%fd5850, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd4207, %fd5850;
	setp.neu.f64	%p1374, %fd4207, 0d4010000000000000;
	selp.f64	%fd6175, 0dFFF8000000000000, %fd6175, %p1374;

BB8_1205:
	add.f64 	%fd6176, %fd546, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2052}, %fd6176;
	}
	and.b32  	%r2053, %r2052, 2146435072;
	setp.ne.s32	%p1377, %r2053, 2146435072;
	@%p1377 bra 	BB8_1206;

	setp.gtu.f64	%p1378, %fd773, 0d7FF0000000000000;
	@%p1378 bra 	BB8_1215;

	and.b32  	%r2054, %r89, 2147483647;
	setp.ne.s32	%p1379, %r2054, 2146435072;
	@%p1379 bra 	BB8_1210;

	mov.f64 	%fd5849, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2055, %temp}, %fd5849;
	}
	setp.eq.s32	%p1380, %r2055, 0;
	@%p1380 bra 	BB8_1214;
	bra.uni 	BB8_1210;

BB8_1214:
	setp.gt.f64	%p1383, %fd773, 0d3FF0000000000000;
	selp.b32	%r2064, 2146435072, 0, %p1383;
	xor.b32  	%r2065, %r2064, 2146435072;
	setp.lt.s32	%p1384, %r89, 0;
	selp.b32	%r2066, %r2065, %r2064, %p1384;
	setp.eq.f64	%p1385, %fd546, 0dBFF0000000000000;
	selp.b32	%r2067, 1072693248, %r2066, %p1385;
	mov.u32 	%r2068, 0;
	mov.b64 	%fd6176, {%r2068, %r2067};
	bra.uni 	BB8_1215;

BB8_1206:
	mov.f64 	%fd6176, %fd6175;

BB8_1215:
	selp.f64	%fd4209, 0d3FF0000000000000, %fd6176, %p1162;
	fma.rn.f64 	%fd945, %fd934, %fd4209, %fd923;
	@!%p53 bra 	BB8_1217;
	bra.uni 	BB8_1216;

BB8_1216:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2069}, %fd6178;
	}
	xor.b32  	%r2070, %r2069, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2071, %temp}, %fd6178;
	}
	mov.b64 	%fd6178, {%r2071, %r2070};

BB8_1217:
	@%p826 bra 	BB8_1220;
	bra.uni 	BB8_1218;

BB8_1220:
	selp.b32	%r2072, %r83, 0, %p875;
	or.b32  	%r2073, %r2072, 2146435072;
	setp.lt.s32	%p1391, %r88, 0;
	selp.b32	%r2074, %r2073, %r2072, %p1391;
	mov.u32 	%r2075, 0;
	mov.b64 	%fd6178, {%r2075, %r2074};
	bra.uni 	BB8_1221;

BB8_1218:
	setp.gt.s32	%p1388, %r83, -1;
	@%p1388 bra 	BB8_1221;

	mov.f64 	%fd5848, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd4211, %fd5848;
	setp.neu.f64	%p1389, %fd4211, 0d4022000000000000;
	selp.f64	%fd6178, 0dFFF8000000000000, %fd6178, %p1389;

BB8_1221:
	add.f64 	%fd5896, %fd6, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7382}, %fd5896;
	}
	and.b32  	%r7381, %r7382, 2146435072;
	setp.ne.s32	%p4983, %r7381, 2146435072;
	@%p4983 bra 	BB8_1222;

	add.f64 	%fd6179, %fd6, 0d4022000000000000;
	setp.gtu.f64	%p1393, %fd570, 0d7FF0000000000000;
	@%p1393 bra 	BB8_1231;

	and.b32  	%r2076, %r88, 2147483647;
	setp.ne.s32	%p1394, %r2076, 2146435072;
	@%p1394 bra 	BB8_1226;

	mov.f64 	%fd5847, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2077, %temp}, %fd5847;
	}
	setp.eq.s32	%p1395, %r2077, 0;
	@%p1395 bra 	BB8_1230;
	bra.uni 	BB8_1226;

BB8_1230:
	setp.eq.f64	%p1398, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1399, %fd570, 0d3FF0000000000000;
	selp.b32	%r2086, 2146435072, 0, %p1399;
	xor.b32  	%r2087, %r2086, 2146435072;
	setp.lt.s32	%p1400, %r88, 0;
	selp.b32	%r2088, %r2087, %r2086, %p1400;
	selp.b32	%r2089, 1072693248, %r2088, %p1398;
	mov.u32 	%r2090, 0;
	mov.b64 	%fd6179, {%r2090, %r2089};
	bra.uni 	BB8_1231;

BB8_1222:
	mov.f64 	%fd6179, %fd6178;

BB8_1231:
	mov.f64 	%fd5838, 0d4008000000000000;
	selp.f64	%fd955, 0d3FF0000000000000, %fd6179, %p840;
	// Callseq Start 458
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5838;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6181, [retval0+0];
	
	//{
	}// Callseq End 458
	and.pred  	%p66, %p1130, %p858;
	@!%p66 bra 	BB8_1233;
	bra.uni 	BB8_1232;

BB8_1232:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2091}, %fd6181;
	}
	xor.b32  	%r2092, %r2091, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2093, %temp}, %fd6181;
	}
	mov.b64 	%fd6181, {%r2093, %r2092};

BB8_1233:
	@%p1132 bra 	BB8_1236;
	bra.uni 	BB8_1234;

BB8_1236:
	selp.b32	%r2094, %r101, 0, %p858;
	or.b32  	%r2095, %r2094, 2146435072;
	setp.lt.s32	%p1408, %r86, 0;
	selp.b32	%r2096, %r2095, %r2094, %p1408;
	mov.u32 	%r2097, 0;
	mov.b64 	%fd6181, {%r2097, %r2096};
	bra.uni 	BB8_1237;

BB8_1234:
	setp.gt.s32	%p1405, %r101, -1;
	@%p1405 bra 	BB8_1237;

	mov.f64 	%fd5846, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd4215, %fd5846;
	setp.neu.f64	%p1406, %fd4215, 0d4008000000000000;
	selp.f64	%fd6181, 0dFFF8000000000000, %fd6181, %p1406;

BB8_1237:
	add.f64 	%fd6182, %fd546, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2098}, %fd6182;
	}
	and.b32  	%r2099, %r2098, 2146435072;
	setp.ne.s32	%p1409, %r2099, 2146435072;
	@%p1409 bra 	BB8_1238;

	setp.gtu.f64	%p1410, %fd773, 0d7FF0000000000000;
	@%p1410 bra 	BB8_1247;

	and.b32  	%r2100, %r86, 2147483647;
	setp.ne.s32	%p1411, %r2100, 2146435072;
	@%p1411 bra 	BB8_1242;

	mov.f64 	%fd5845, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2101, %temp}, %fd5845;
	}
	setp.eq.s32	%p1412, %r2101, 0;
	@%p1412 bra 	BB8_1246;
	bra.uni 	BB8_1242;

BB8_1246:
	setp.gt.f64	%p1415, %fd773, 0d3FF0000000000000;
	selp.b32	%r2110, 2146435072, 0, %p1415;
	xor.b32  	%r2111, %r2110, 2146435072;
	setp.lt.s32	%p1416, %r86, 0;
	selp.b32	%r2112, %r2111, %r2110, %p1416;
	setp.eq.f64	%p1417, %fd546, 0dBFF0000000000000;
	selp.b32	%r2113, 1072693248, %r2112, %p1417;
	mov.u32 	%r2114, 0;
	mov.b64 	%fd6182, {%r2114, %r2113};
	bra.uni 	BB8_1247;

BB8_1238:
	mov.f64 	%fd6182, %fd6181;

BB8_1247:
	selp.f64	%fd4217, 0d3FF0000000000000, %fd6182, %p1162;
	mul.f64 	%fd4218, %fd933, 0dC1B960E000000000;
	fma.rn.f64 	%fd4219, %fd955, 0d41968F0000000000, %fd4218;
	fma.rn.f64 	%fd4220, %fd912, 0d41C68F0000000000, %fd4219;
	fma.rn.f64 	%fd4221, %fd890, 0dC1C3BD2000000000, %fd4220;
	fma.rn.f64 	%fd4222, %fd869, 0d41B0EB4000000000, %fd4221;
	fma.rn.f64 	%fd4223, %fd847, 0dC1868F0000000000, %fd4222;
	fma.rn.f64 	%fd966, %fd4223, %fd4217, %fd945;
	@!%p55 bra 	BB8_1249;
	bra.uni 	BB8_1248;

BB8_1248:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2115}, %fd6184;
	}
	xor.b32  	%r2116, %r2115, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2117, %temp}, %fd6184;
	}
	mov.b64 	%fd6184, {%r2117, %r2116};

BB8_1249:
	@%p826 bra 	BB8_1252;
	bra.uni 	BB8_1250;

BB8_1252:
	selp.b32	%r2118, %r83, 0, %p841;
	or.b32  	%r2119, %r2118, 2146435072;
	setp.lt.s32	%p1423, %r85, 0;
	selp.b32	%r2120, %r2119, %r2118, %p1423;
	mov.u32 	%r2121, 0;
	mov.b64 	%fd6184, {%r2121, %r2120};
	bra.uni 	BB8_1253;

BB8_1250:
	setp.gt.s32	%p1420, %r83, -1;
	@%p1420 bra 	BB8_1253;

	mov.f64 	%fd5844, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd4225, %fd5844;
	setp.neu.f64	%p1421, %fd4225, 0d4024000000000000;
	selp.f64	%fd6184, 0dFFF8000000000000, %fd6184, %p1421;

BB8_1253:
	add.f64 	%fd5898, %fd6, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7384}, %fd5898;
	}
	and.b32  	%r7383, %r7384, 2146435072;
	setp.ne.s32	%p4984, %r7383, 2146435072;
	@%p4984 bra 	BB8_1254;

	add.f64 	%fd6185, %fd6, 0d4024000000000000;
	setp.gtu.f64	%p1425, %fd570, 0d7FF0000000000000;
	@%p1425 bra 	BB8_1263;

	and.b32  	%r2122, %r85, 2147483647;
	setp.ne.s32	%p1426, %r2122, 2146435072;
	@%p1426 bra 	BB8_1258;

	mov.f64 	%fd5843, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2123, %temp}, %fd5843;
	}
	setp.eq.s32	%p1427, %r2123, 0;
	@%p1427 bra 	BB8_1262;
	bra.uni 	BB8_1258;

BB8_1262:
	setp.eq.f64	%p1430, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1431, %fd570, 0d3FF0000000000000;
	selp.b32	%r2132, 2146435072, 0, %p1431;
	xor.b32  	%r2133, %r2132, 2146435072;
	setp.lt.s32	%p1432, %r85, 0;
	selp.b32	%r2134, %r2133, %r2132, %p1432;
	selp.b32	%r2135, 1072693248, %r2134, %p1430;
	mov.u32 	%r2136, 0;
	mov.b64 	%fd6185, {%r2136, %r2135};
	bra.uni 	BB8_1263;

BB8_1254:
	mov.f64 	%fd6185, %fd6184;

BB8_1263:
	mov.f64 	%fd5839, 0d4000000000000000;
	mul.f64 	%fd4227, %fd6185, 0dC16B120000000000;
	selp.f64	%fd4228, 0dC16B120000000000, %fd4227, %p840;
	fma.rn.f64 	%fd4229, %fd955, 0d4190EB4000000000, %fd4228;
	fma.rn.f64 	%fd4230, %fd933, 0dC1A0EB4000000000, %fd4229;
	fma.rn.f64 	%fd4231, %fd912, 0d41A0EB4000000000, %fd4230;
	fma.rn.f64 	%fd4232, %fd890, 0dC190EB4000000000, %fd4231;
	fma.rn.f64 	%fd976, %fd869, 0d416B120000000000, %fd4232;
	// Callseq Start 459
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd773;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd5839;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6187, [retval0+0];
	
	//{
	}// Callseq End 459
	and.pred  	%p67, %p1130, %p824;
	@!%p67 bra 	BB8_1265;
	bra.uni 	BB8_1264;

BB8_1264:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2137}, %fd6187;
	}
	xor.b32  	%r2138, %r2137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2139, %temp}, %fd6187;
	}
	mov.b64 	%fd6187, {%r2139, %r2138};

BB8_1265:
	@%p1132 bra 	BB8_1268;
	bra.uni 	BB8_1266;

BB8_1268:
	selp.b32	%r2140, %r101, 0, %p824;
	or.b32  	%r2141, %r2140, 2146435072;
	setp.lt.s32	%p1440, %r82, 0;
	selp.b32	%r2142, %r2141, %r2140, %p1440;
	mov.u32 	%r2143, 0;
	mov.b64 	%fd6187, {%r2143, %r2142};
	bra.uni 	BB8_1269;

BB8_1266:
	setp.gt.s32	%p1437, %r101, -1;
	@%p1437 bra 	BB8_1269;

	mov.f64 	%fd5842, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd4235, %fd5842;
	setp.neu.f64	%p1438, %fd4235, 0d4000000000000000;
	selp.f64	%fd6187, 0dFFF8000000000000, %fd6187, %p1438;

BB8_1269:
	add.f64 	%fd6188, %fd546, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2144}, %fd6188;
	}
	and.b32  	%r2145, %r2144, 2146435072;
	setp.ne.s32	%p1441, %r2145, 2146435072;
	@%p1441 bra 	BB8_1270;

	setp.gtu.f64	%p1442, %fd773, 0d7FF0000000000000;
	@%p1442 bra 	BB8_1279;

	and.b32  	%r2146, %r82, 2147483647;
	setp.ne.s32	%p1443, %r2146, 2146435072;
	@%p1443 bra 	BB8_1274;

	mov.f64 	%fd5841, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2147, %temp}, %fd5841;
	}
	setp.eq.s32	%p1444, %r2147, 0;
	@%p1444 bra 	BB8_1278;
	bra.uni 	BB8_1274;

BB8_1278:
	setp.gt.f64	%p1447, %fd773, 0d3FF0000000000000;
	selp.b32	%r2156, 2146435072, 0, %p1447;
	xor.b32  	%r2157, %r2156, 2146435072;
	setp.lt.s32	%p1448, %r82, 0;
	selp.b32	%r2158, %r2157, %r2156, %p1448;
	setp.eq.f64	%p1449, %fd546, 0dBFF0000000000000;
	selp.b32	%r2159, 1072693248, %r2158, %p1449;
	mov.u32 	%r2160, 0;
	mov.b64 	%fd6188, {%r2160, %r2159};
	bra.uni 	BB8_1279;

BB8_1270:
	mov.f64 	%fd6188, %fd6187;

BB8_1279:
	selp.f64	%fd4237, 0d3FF0000000000000, %fd6188, %p1162;
	fma.rn.f64 	%fd4238, %fd976, %fd4237, %fd966;
	div.rn.f64 	%fd4239, %fd4238, 0d40DB120000000000;
	div.rn.f64 	%fd4240, %fd772, 0d40DB120000000000;
	sub.f64 	%fd6373, %fd4240, %fd4239;

BB8_1280:
	setp.lt.f64	%p4979, %fd409, 0d3FF0000000000000;
	setp.gt.f64	%p4978, %fd409, 0d0000000000000000;
	and.pred  	%p4977, %p4978, %p4979;
	mov.f64 	%fd6208, 0d0000000000000000;
	@!%p4977 bra 	BB8_1378;
	bra.uni 	BB8_1281;

BB8_1281:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd409;
	}
	mov.f64 	%fd4242, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd4242;
	}
	bfe.u32 	%r2161, %r103, 20, 11;
	add.s32 	%r2162, %r2161, -1012;
	mov.u64 	%rd159, 4616189618054758400;
	shl.b64 	%rd46, %rd159, %r2162;
	setp.eq.s64	%p1451, %rd46, -9223372036854775808;
	abs.f64 	%fd989, %fd409;
	// Callseq Start 460
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd989;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4242;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6191, [retval0+0];
	
	//{
	}// Callseq End 460
	setp.lt.s32	%p1452, %r102, 0;
	and.pred  	%p68, %p1452, %p1451;
	@!%p68 bra 	BB8_1283;
	bra.uni 	BB8_1282;

BB8_1282:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2163}, %fd6191;
	}
	xor.b32  	%r2164, %r2163, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2165, %temp}, %fd6191;
	}
	mov.b64 	%fd6191, {%r2165, %r2164};

BB8_1283:
	setp.eq.f64	%p1453, %fd409, 0d0000000000000000;
	@%p1453 bra 	BB8_1286;
	bra.uni 	BB8_1284;

BB8_1286:
	selp.b32	%r2166, %r102, 0, %p1451;
	or.b32  	%r2167, %r2166, 2146435072;
	setp.lt.s32	%p1457, %r103, 0;
	selp.b32	%r2168, %r2167, %r2166, %p1457;
	mov.u32 	%r2169, 0;
	mov.b64 	%fd6191, {%r2169, %r2168};
	bra.uni 	BB8_1287;

BB8_1284:
	setp.gt.s32	%p1454, %r102, -1;
	@%p1454 bra 	BB8_1287;

	cvt.rzi.f64.f64	%fd4244, %fd4242;
	setp.neu.f64	%p1455, %fd4244, 0d4010000000000000;
	selp.f64	%fd6191, 0dFFF8000000000000, %fd6191, %p1455;

BB8_1287:
	add.f64 	%fd6192, %fd409, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2170}, %fd6192;
	}
	and.b32  	%r2171, %r2170, 2146435072;
	setp.ne.s32	%p1458, %r2171, 2146435072;
	@%p1458 bra 	BB8_1288;

	setp.gtu.f64	%p1459, %fd989, 0d7FF0000000000000;
	@%p1459 bra 	BB8_1297;

	and.b32  	%r2172, %r103, 2147483647;
	setp.ne.s32	%p1460, %r2172, 2146435072;
	@%p1460 bra 	BB8_1292;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2173, %temp}, %fd4242;
	}
	setp.eq.s32	%p1461, %r2173, 0;
	@%p1461 bra 	BB8_1296;
	bra.uni 	BB8_1292;

BB8_1296:
	setp.gt.f64	%p1464, %fd989, 0d3FF0000000000000;
	selp.b32	%r2182, 2146435072, 0, %p1464;
	xor.b32  	%r2183, %r2182, 2146435072;
	setp.lt.s32	%p1465, %r103, 0;
	selp.b32	%r2184, %r2183, %r2182, %p1465;
	setp.eq.f64	%p1466, %fd409, 0dBFF0000000000000;
	selp.b32	%r2185, 1072693248, %r2184, %p1466;
	mov.u32 	%r2186, 0;
	mov.b64 	%fd6192, {%r2186, %r2185};
	bra.uni 	BB8_1297;

BB8_1288:
	mov.f64 	%fd6192, %fd6191;

BB8_1297:
	mov.f64 	%fd4246, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd4246;
	}
	bfe.u32 	%r2187, %r104, 20, 11;
	add.s32 	%r2188, %r2187, -1012;
	mov.u64 	%rd160, 4617315517961601024;
	shl.b64 	%rd47, %rd160, %r2188;
	setp.eq.s64	%p1467, %rd47, -9223372036854775808;
	// Callseq Start 461
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd989;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4246;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6194, [retval0+0];
	
	//{
	}// Callseq End 461
	and.pred  	%p69, %p1452, %p1467;
	@!%p69 bra 	BB8_1299;
	bra.uni 	BB8_1298;

BB8_1298:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2189}, %fd6194;
	}
	xor.b32  	%r2190, %r2189, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2191, %temp}, %fd6194;
	}
	mov.b64 	%fd6194, {%r2191, %r2190};

BB8_1299:
	@%p1453 bra 	BB8_1302;
	bra.uni 	BB8_1300;

BB8_1302:
	selp.b32	%r2192, %r102, 0, %p1467;
	or.b32  	%r2193, %r2192, 2146435072;
	setp.lt.s32	%p1473, %r104, 0;
	selp.b32	%r2194, %r2193, %r2192, %p1473;
	mov.u32 	%r2195, 0;
	mov.b64 	%fd6194, {%r2195, %r2194};
	bra.uni 	BB8_1303;

BB8_1300:
	setp.gt.s32	%p1470, %r102, -1;
	@%p1470 bra 	BB8_1303;

	cvt.rzi.f64.f64	%fd4248, %fd4246;
	setp.neu.f64	%p1471, %fd4248, 0d4014000000000000;
	selp.f64	%fd6194, 0dFFF8000000000000, %fd6194, %p1471;

BB8_1303:
	add.f64 	%fd6195, %fd409, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2196}, %fd6195;
	}
	and.b32  	%r2197, %r2196, 2146435072;
	setp.ne.s32	%p1474, %r2197, 2146435072;
	@%p1474 bra 	BB8_1304;

	setp.gtu.f64	%p1475, %fd989, 0d7FF0000000000000;
	@%p1475 bra 	BB8_1313;

	and.b32  	%r2198, %r104, 2147483647;
	setp.ne.s32	%p1476, %r2198, 2146435072;
	@%p1476 bra 	BB8_1308;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2199, %temp}, %fd4246;
	}
	setp.eq.s32	%p1477, %r2199, 0;
	@%p1477 bra 	BB8_1312;
	bra.uni 	BB8_1308;

BB8_1312:
	setp.gt.f64	%p1480, %fd989, 0d3FF0000000000000;
	selp.b32	%r2208, 2146435072, 0, %p1480;
	xor.b32  	%r2209, %r2208, 2146435072;
	setp.lt.s32	%p1481, %r104, 0;
	selp.b32	%r2210, %r2209, %r2208, %p1481;
	setp.eq.f64	%p1482, %fd409, 0dBFF0000000000000;
	selp.b32	%r2211, 1072693248, %r2210, %p1482;
	mov.u32 	%r2212, 0;
	mov.b64 	%fd6195, {%r2212, %r2211};
	bra.uni 	BB8_1313;

BB8_1304:
	mov.f64 	%fd6195, %fd6194;

BB8_1313:
	mul.f64 	%fd4250, %fd6195, 0dC0DE000000000000;
	setp.eq.f64	%p1483, %fd409, 0d3FF0000000000000;
	selp.f64	%fd4251, 0dC0DE000000000000, %fd4250, %p1483;
	mul.f64 	%fd4252, %fd6192, 0d40B4000000000000;
	selp.f64	%fd4253, 0d40B4000000000000, %fd4252, %p1483;
	add.f64 	%fd1010, %fd4253, %fd4251;
	mov.f64 	%fd4254, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd4254;
	}
	bfe.u32 	%r2213, %r105, 20, 11;
	add.s32 	%r2214, %r2213, -1012;
	mov.u64 	%rd161, 4618441417868443648;
	shl.b64 	%rd48, %rd161, %r2214;
	setp.eq.s64	%p1484, %rd48, -9223372036854775808;
	// Callseq Start 462
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd989;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4254;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6197, [retval0+0];
	
	//{
	}// Callseq End 462
	and.pred  	%p70, %p1452, %p1484;
	@!%p70 bra 	BB8_1315;
	bra.uni 	BB8_1314;

BB8_1314:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2215}, %fd6197;
	}
	xor.b32  	%r2216, %r2215, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2217, %temp}, %fd6197;
	}
	mov.b64 	%fd6197, {%r2217, %r2216};

BB8_1315:
	@%p1453 bra 	BB8_1318;
	bra.uni 	BB8_1316;

BB8_1318:
	selp.b32	%r2218, %r102, 0, %p1484;
	or.b32  	%r2219, %r2218, 2146435072;
	setp.lt.s32	%p1490, %r105, 0;
	selp.b32	%r2220, %r2219, %r2218, %p1490;
	mov.u32 	%r2221, 0;
	mov.b64 	%fd6197, {%r2221, %r2220};
	bra.uni 	BB8_1319;

BB8_1316:
	setp.gt.s32	%p1487, %r102, -1;
	@%p1487 bra 	BB8_1319;

	cvt.rzi.f64.f64	%fd4256, %fd4254;
	setp.neu.f64	%p1488, %fd4256, 0d4018000000000000;
	selp.f64	%fd6197, 0dFFF8000000000000, %fd6197, %p1488;

BB8_1319:
	add.f64 	%fd6198, %fd409, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2222}, %fd6198;
	}
	and.b32  	%r2223, %r2222, 2146435072;
	setp.ne.s32	%p1491, %r2223, 2146435072;
	@%p1491 bra 	BB8_1320;

	setp.gtu.f64	%p1492, %fd989, 0d7FF0000000000000;
	@%p1492 bra 	BB8_1329;

	and.b32  	%r2224, %r105, 2147483647;
	setp.ne.s32	%p1493, %r2224, 2146435072;
	@%p1493 bra 	BB8_1324;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2225, %temp}, %fd4254;
	}
	setp.eq.s32	%p1494, %r2225, 0;
	@%p1494 bra 	BB8_1328;
	bra.uni 	BB8_1324;

BB8_1328:
	setp.gt.f64	%p1497, %fd989, 0d3FF0000000000000;
	selp.b32	%r2234, 2146435072, 0, %p1497;
	xor.b32  	%r2235, %r2234, 2146435072;
	setp.lt.s32	%p1498, %r105, 0;
	selp.b32	%r2236, %r2235, %r2234, %p1498;
	setp.eq.f64	%p1499, %fd409, 0dBFF0000000000000;
	selp.b32	%r2237, 1072693248, %r2236, %p1499;
	mov.u32 	%r2238, 0;
	mov.b64 	%fd6198, {%r2238, %r2237};
	bra.uni 	BB8_1329;

BB8_1320:
	mov.f64 	%fd6198, %fd6197;

BB8_1329:
	mul.f64 	%fd4258, %fd6198, 0d40F1800000000000;
	selp.f64	%fd4259, 0d40F1800000000000, %fd4258, %p1483;
	add.f64 	%fd1021, %fd1010, %fd4259;
	mov.f64 	%fd4260, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd4260;
	}
	bfe.u32 	%r2239, %r106, 20, 11;
	add.s32 	%r2240, %r2239, -1012;
	mov.u64 	%rd162, 4619567317775286272;
	shl.b64 	%rd49, %rd162, %r2240;
	setp.eq.s64	%p1501, %rd49, -9223372036854775808;
	// Callseq Start 463
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd989;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4260;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6200, [retval0+0];
	
	//{
	}// Callseq End 463
	and.pred  	%p71, %p1452, %p1501;
	@!%p71 bra 	BB8_1331;
	bra.uni 	BB8_1330;

BB8_1330:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2241}, %fd6200;
	}
	xor.b32  	%r2242, %r2241, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2243, %temp}, %fd6200;
	}
	mov.b64 	%fd6200, {%r2243, %r2242};

BB8_1331:
	@%p1453 bra 	BB8_1334;
	bra.uni 	BB8_1332;

BB8_1334:
	selp.b32	%r2244, %r102, 0, %p1501;
	or.b32  	%r2245, %r2244, 2146435072;
	setp.lt.s32	%p1507, %r106, 0;
	selp.b32	%r2246, %r2245, %r2244, %p1507;
	mov.u32 	%r2247, 0;
	mov.b64 	%fd6200, {%r2247, %r2246};
	bra.uni 	BB8_1335;

BB8_1332:
	setp.gt.s32	%p1504, %r102, -1;
	@%p1504 bra 	BB8_1335;

	cvt.rzi.f64.f64	%fd4262, %fd4260;
	setp.neu.f64	%p1505, %fd4262, 0d401C000000000000;
	selp.f64	%fd6200, 0dFFF8000000000000, %fd6200, %p1505;

BB8_1335:
	add.f64 	%fd6201, %fd409, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2248}, %fd6201;
	}
	and.b32  	%r2249, %r2248, 2146435072;
	setp.ne.s32	%p1508, %r2249, 2146435072;
	@%p1508 bra 	BB8_1336;

	setp.gtu.f64	%p1509, %fd989, 0d7FF0000000000000;
	@%p1509 bra 	BB8_1345;

	and.b32  	%r2250, %r106, 2147483647;
	setp.ne.s32	%p1510, %r2250, 2146435072;
	@%p1510 bra 	BB8_1340;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2251, %temp}, %fd4260;
	}
	setp.eq.s32	%p1511, %r2251, 0;
	@%p1511 bra 	BB8_1344;
	bra.uni 	BB8_1340;

BB8_1344:
	setp.gt.f64	%p1514, %fd989, 0d3FF0000000000000;
	selp.b32	%r2260, 2146435072, 0, %p1514;
	xor.b32  	%r2261, %r2260, 2146435072;
	setp.lt.s32	%p1515, %r106, 0;
	selp.b32	%r2262, %r2261, %r2260, %p1515;
	setp.eq.f64	%p1516, %fd409, 0dBFF0000000000000;
	selp.b32	%r2263, 1072693248, %r2262, %p1516;
	mov.u32 	%r2264, 0;
	mov.b64 	%fd6201, {%r2264, %r2263};
	bra.uni 	BB8_1345;

BB8_1336:
	mov.f64 	%fd6201, %fd6200;

BB8_1345:
	mul.f64 	%fd4264, %fd6201, 0dC0F4000000000000;
	selp.f64	%fd4265, 0dC0F4000000000000, %fd4264, %p1483;
	add.f64 	%fd1032, %fd1021, %fd4265;
	mov.f64 	%fd4266, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd4266;
	}
	bfe.u32 	%r2265, %r107, 20, 11;
	add.s32 	%r2266, %r2265, -1012;
	mov.u64 	%rd163, 4620693217682128896;
	shl.b64 	%rd50, %rd163, %r2266;
	setp.eq.s64	%p1518, %rd50, -9223372036854775808;
	// Callseq Start 464
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd989;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4266;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6203, [retval0+0];
	
	//{
	}// Callseq End 464
	and.pred  	%p72, %p1452, %p1518;
	@!%p72 bra 	BB8_1347;
	bra.uni 	BB8_1346;

BB8_1346:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2267}, %fd6203;
	}
	xor.b32  	%r2268, %r2267, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2269, %temp}, %fd6203;
	}
	mov.b64 	%fd6203, {%r2269, %r2268};

BB8_1347:
	@%p1453 bra 	BB8_1350;
	bra.uni 	BB8_1348;

BB8_1350:
	selp.b32	%r2270, %r102, 0, %p1518;
	or.b32  	%r2271, %r2270, 2146435072;
	setp.lt.s32	%p1524, %r107, 0;
	selp.b32	%r2272, %r2271, %r2270, %p1524;
	mov.u32 	%r2273, 0;
	mov.b64 	%fd6203, {%r2273, %r2272};
	bra.uni 	BB8_1351;

BB8_1348:
	setp.gt.s32	%p1521, %r102, -1;
	@%p1521 bra 	BB8_1351;

	cvt.rzi.f64.f64	%fd4268, %fd4266;
	setp.neu.f64	%p1522, %fd4268, 0d4020000000000000;
	selp.f64	%fd6203, 0dFFF8000000000000, %fd6203, %p1522;

BB8_1351:
	add.f64 	%fd6204, %fd409, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2274}, %fd6204;
	}
	and.b32  	%r2275, %r2274, 2146435072;
	setp.ne.s32	%p1525, %r2275, 2146435072;
	@%p1525 bra 	BB8_1352;

	setp.gtu.f64	%p1526, %fd989, 0d7FF0000000000000;
	@%p1526 bra 	BB8_1361;

	and.b32  	%r2276, %r107, 2147483647;
	setp.ne.s32	%p1527, %r2276, 2146435072;
	@%p1527 bra 	BB8_1356;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2277, %temp}, %fd4266;
	}
	setp.eq.s32	%p1528, %r2277, 0;
	@%p1528 bra 	BB8_1360;
	bra.uni 	BB8_1356;

BB8_1360:
	setp.gt.f64	%p1531, %fd989, 0d3FF0000000000000;
	selp.b32	%r2286, 2146435072, 0, %p1531;
	xor.b32  	%r2287, %r2286, 2146435072;
	setp.lt.s32	%p1532, %r107, 0;
	selp.b32	%r2288, %r2287, %r2286, %p1532;
	setp.eq.f64	%p1533, %fd409, 0dBFF0000000000000;
	selp.b32	%r2289, 1072693248, %r2288, %p1533;
	mov.u32 	%r2290, 0;
	mov.b64 	%fd6204, {%r2290, %r2289};
	bra.uni 	BB8_1361;

BB8_1352:
	mov.f64 	%fd6204, %fd6203;

BB8_1361:
	mul.f64 	%fd4270, %fd6204, 0d40E6800000000000;
	selp.f64	%fd4271, 0d40E6800000000000, %fd4270, %p1483;
	add.f64 	%fd1043, %fd1032, %fd4271;
	mov.f64 	%fd4272, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd4272;
	}
	bfe.u32 	%r2291, %r108, 20, 11;
	add.s32 	%r2292, %r2291, -1012;
	mov.u64 	%rd164, 4621256167635550208;
	shl.b64 	%rd51, %rd164, %r2292;
	setp.eq.s64	%p1535, %rd51, -9223372036854775808;
	// Callseq Start 465
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd989;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4272;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6206, [retval0+0];
	
	//{
	}// Callseq End 465
	and.pred  	%p73, %p1452, %p1535;
	@!%p73 bra 	BB8_1363;
	bra.uni 	BB8_1362;

BB8_1362:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2293}, %fd6206;
	}
	xor.b32  	%r2294, %r2293, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2295, %temp}, %fd6206;
	}
	mov.b64 	%fd6206, {%r2295, %r2294};

BB8_1363:
	@%p1453 bra 	BB8_1366;
	bra.uni 	BB8_1364;

BB8_1366:
	selp.b32	%r2296, %r102, 0, %p1535;
	or.b32  	%r2297, %r2296, 2146435072;
	setp.lt.s32	%p1541, %r108, 0;
	selp.b32	%r2298, %r2297, %r2296, %p1541;
	mov.u32 	%r2299, 0;
	mov.b64 	%fd6206, {%r2299, %r2298};
	bra.uni 	BB8_1367;

BB8_1364:
	setp.gt.s32	%p1538, %r102, -1;
	@%p1538 bra 	BB8_1367;

	cvt.rzi.f64.f64	%fd4274, %fd4272;
	setp.neu.f64	%p1539, %fd4274, 0d4022000000000000;
	selp.f64	%fd6206, 0dFFF8000000000000, %fd6206, %p1539;

BB8_1367:
	add.f64 	%fd6207, %fd409, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2300}, %fd6207;
	}
	and.b32  	%r2301, %r2300, 2146435072;
	setp.ne.s32	%p1542, %r2301, 2146435072;
	@%p1542 bra 	BB8_1368;

	setp.gtu.f64	%p1543, %fd989, 0d7FF0000000000000;
	@%p1543 bra 	BB8_1377;

	and.b32  	%r2302, %r108, 2147483647;
	setp.ne.s32	%p1544, %r2302, 2146435072;
	@%p1544 bra 	BB8_1372;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2303, %temp}, %fd4272;
	}
	setp.eq.s32	%p1545, %r2303, 0;
	@%p1545 bra 	BB8_1376;
	bra.uni 	BB8_1372;

BB8_1376:
	setp.gt.f64	%p1548, %fd989, 0d3FF0000000000000;
	selp.b32	%r2312, 2146435072, 0, %p1548;
	xor.b32  	%r2313, %r2312, 2146435072;
	setp.lt.s32	%p1549, %r108, 0;
	selp.b32	%r2314, %r2313, %r2312, %p1549;
	setp.eq.f64	%p1550, %fd409, 0dBFF0000000000000;
	selp.b32	%r2315, 1072693248, %r2314, %p1550;
	mov.u32 	%r2316, 0;
	mov.b64 	%fd6207, {%r2316, %r2315};
	bra.uni 	BB8_1377;

BB8_1368:
	mov.f64 	%fd6207, %fd6206;

BB8_1377:
	mul.f64 	%fd4276, %fd6207, 0dC0C4000000000000;
	selp.f64	%fd4277, 0dC0C4000000000000, %fd4276, %p1483;
	add.f64 	%fd6208, %fd1043, %fd4277;

BB8_1378:
	mov.f64 	%fd4278, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd4278;
	}
	bfe.u32 	%r2317, %r109, 20, 11;
	add.s32 	%r2318, %r2317, -1012;
	mov.u64 	%rd165, 4613937818241073152;
	shl.b64 	%rd52, %rd165, %r2318;
	setp.eq.s64	%p1552, %rd52, -9223372036854775808;
	abs.f64 	%fd1056, %fd7;
	// Callseq Start 466
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1056;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4278;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6210, [retval0+0];
	
	//{
	}// Callseq End 466
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd7;
	}
	setp.lt.s32	%p1553, %r110, 0;
	and.pred  	%p74, %p1553, %p1552;
	@!%p74 bra 	BB8_1380;
	bra.uni 	BB8_1379;

BB8_1379:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2319}, %fd6210;
	}
	xor.b32  	%r2320, %r2319, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2321, %temp}, %fd6210;
	}
	mov.b64 	%fd6210, {%r2321, %r2320};

BB8_1380:
	setp.eq.f64	%p1554, %fd7, 0d0000000000000000;
	@%p1554 bra 	BB8_1383;
	bra.uni 	BB8_1381;

BB8_1383:
	selp.b32	%r2322, %r110, 0, %p1552;
	or.b32  	%r2323, %r2322, 2146435072;
	setp.lt.s32	%p1558, %r109, 0;
	selp.b32	%r2324, %r2323, %r2322, %p1558;
	mov.u32 	%r2325, 0;
	mov.b64 	%fd6210, {%r2325, %r2324};
	bra.uni 	BB8_1384;

BB8_1381:
	setp.gt.s32	%p1555, %r110, -1;
	@%p1555 bra 	BB8_1384;

	cvt.rzi.f64.f64	%fd4280, %fd4278;
	setp.neu.f64	%p1556, %fd4280, 0d4008000000000000;
	selp.f64	%fd6210, 0dFFF8000000000000, %fd6210, %p1556;

BB8_1384:
	add.f64 	%fd6211, %fd7, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2326}, %fd6211;
	}
	and.b32  	%r2327, %r2326, 2146435072;
	setp.ne.s32	%p1559, %r2327, 2146435072;
	@%p1559 bra 	BB8_1385;

	setp.gtu.f64	%p1560, %fd1056, 0d7FF0000000000000;
	@%p1560 bra 	BB8_1394;

	and.b32  	%r2328, %r109, 2147483647;
	setp.ne.s32	%p1561, %r2328, 2146435072;
	@%p1561 bra 	BB8_1389;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2329, %temp}, %fd4278;
	}
	setp.eq.s32	%p1562, %r2329, 0;
	@%p1562 bra 	BB8_1393;
	bra.uni 	BB8_1389;

BB8_1393:
	setp.eq.f64	%p1565, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p1566, %fd1056, 0d3FF0000000000000;
	selp.b32	%r2338, 2146435072, 0, %p1566;
	xor.b32  	%r2339, %r2338, 2146435072;
	setp.lt.s32	%p1567, %r109, 0;
	selp.b32	%r2340, %r2339, %r2338, %p1567;
	selp.b32	%r2341, 1072693248, %r2340, %p1565;
	mov.u32 	%r2342, 0;
	mov.b64 	%fd6211, {%r2342, %r2341};
	bra.uni 	BB8_1394;

BB8_1385:
	mov.f64 	%fd6211, %fd6210;

BB8_1394:
	setp.lt.f64	%p4982, %fd478, 0d3FF0000000000000;
	setp.gt.f64	%p4981, %fd478, 0d0000000000000000;
	and.pred  	%p4980, %p4981, %p4982;
	setp.eq.f64	%p1568, %fd7, 0d3FF0000000000000;
	selp.f64	%fd4284, 0d3FF0000000000000, %fd6211, %p1568;
	div.rn.f64 	%fd1067, %fd6208, %fd4284;
	mov.f64 	%fd6230, 0d0000000000000000;
	@!%p4980 bra 	BB8_1492;
	bra.uni 	BB8_1395;

BB8_1395:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd478;
	}
	mov.f64 	%fd4285, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd4285;
	}
	bfe.u32 	%r2343, %r112, 20, 11;
	add.s32 	%r2344, %r2343, -1012;
	mov.u64 	%rd166, 4616189618054758400;
	shl.b64 	%rd53, %rd166, %r2344;
	setp.eq.s64	%p1569, %rd53, -9223372036854775808;
	abs.f64 	%fd1068, %fd478;
	// Callseq Start 467
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1068;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4285;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6213, [retval0+0];
	
	//{
	}// Callseq End 467
	setp.lt.s32	%p1570, %r111, 0;
	and.pred  	%p75, %p1570, %p1569;
	@!%p75 bra 	BB8_1397;
	bra.uni 	BB8_1396;

BB8_1396:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2345}, %fd6213;
	}
	xor.b32  	%r2346, %r2345, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2347, %temp}, %fd6213;
	}
	mov.b64 	%fd6213, {%r2347, %r2346};

BB8_1397:
	setp.eq.f64	%p1571, %fd478, 0d0000000000000000;
	@%p1571 bra 	BB8_1400;
	bra.uni 	BB8_1398;

BB8_1400:
	selp.b32	%r2348, %r111, 0, %p1569;
	or.b32  	%r2349, %r2348, 2146435072;
	setp.lt.s32	%p1575, %r112, 0;
	selp.b32	%r2350, %r2349, %r2348, %p1575;
	mov.u32 	%r2351, 0;
	mov.b64 	%fd6213, {%r2351, %r2350};
	bra.uni 	BB8_1401;

BB8_1398:
	setp.gt.s32	%p1572, %r111, -1;
	@%p1572 bra 	BB8_1401;

	cvt.rzi.f64.f64	%fd4287, %fd4285;
	setp.neu.f64	%p1573, %fd4287, 0d4010000000000000;
	selp.f64	%fd6213, 0dFFF8000000000000, %fd6213, %p1573;

BB8_1401:
	add.f64 	%fd6214, %fd478, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2352}, %fd6214;
	}
	and.b32  	%r2353, %r2352, 2146435072;
	setp.ne.s32	%p1576, %r2353, 2146435072;
	@%p1576 bra 	BB8_1402;

	setp.gtu.f64	%p1577, %fd1068, 0d7FF0000000000000;
	@%p1577 bra 	BB8_1411;

	and.b32  	%r2354, %r112, 2147483647;
	setp.ne.s32	%p1578, %r2354, 2146435072;
	@%p1578 bra 	BB8_1406;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2355, %temp}, %fd4285;
	}
	setp.eq.s32	%p1579, %r2355, 0;
	@%p1579 bra 	BB8_1410;
	bra.uni 	BB8_1406;

BB8_1410:
	setp.gt.f64	%p1582, %fd1068, 0d3FF0000000000000;
	selp.b32	%r2364, 2146435072, 0, %p1582;
	xor.b32  	%r2365, %r2364, 2146435072;
	setp.lt.s32	%p1583, %r112, 0;
	selp.b32	%r2366, %r2365, %r2364, %p1583;
	setp.eq.f64	%p1584, %fd478, 0dBFF0000000000000;
	selp.b32	%r2367, 1072693248, %r2366, %p1584;
	mov.u32 	%r2368, 0;
	mov.b64 	%fd6214, {%r2368, %r2367};
	bra.uni 	BB8_1411;

BB8_1402:
	mov.f64 	%fd6214, %fd6213;

BB8_1411:
	mov.f64 	%fd4289, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd4289;
	}
	bfe.u32 	%r2369, %r113, 20, 11;
	add.s32 	%r2370, %r2369, -1012;
	mov.u64 	%rd167, 4617315517961601024;
	shl.b64 	%rd54, %rd167, %r2370;
	setp.eq.s64	%p1585, %rd54, -9223372036854775808;
	// Callseq Start 468
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1068;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4289;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6216, [retval0+0];
	
	//{
	}// Callseq End 468
	and.pred  	%p76, %p1570, %p1585;
	@!%p76 bra 	BB8_1413;
	bra.uni 	BB8_1412;

BB8_1412:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2371}, %fd6216;
	}
	xor.b32  	%r2372, %r2371, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2373, %temp}, %fd6216;
	}
	mov.b64 	%fd6216, {%r2373, %r2372};

BB8_1413:
	@%p1571 bra 	BB8_1416;
	bra.uni 	BB8_1414;

BB8_1416:
	selp.b32	%r2374, %r111, 0, %p1585;
	or.b32  	%r2375, %r2374, 2146435072;
	setp.lt.s32	%p1591, %r113, 0;
	selp.b32	%r2376, %r2375, %r2374, %p1591;
	mov.u32 	%r2377, 0;
	mov.b64 	%fd6216, {%r2377, %r2376};
	bra.uni 	BB8_1417;

BB8_1414:
	setp.gt.s32	%p1588, %r111, -1;
	@%p1588 bra 	BB8_1417;

	cvt.rzi.f64.f64	%fd4291, %fd4289;
	setp.neu.f64	%p1589, %fd4291, 0d4014000000000000;
	selp.f64	%fd6216, 0dFFF8000000000000, %fd6216, %p1589;

BB8_1417:
	add.f64 	%fd6217, %fd478, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2378}, %fd6217;
	}
	and.b32  	%r2379, %r2378, 2146435072;
	setp.ne.s32	%p1592, %r2379, 2146435072;
	@%p1592 bra 	BB8_1418;

	setp.gtu.f64	%p1593, %fd1068, 0d7FF0000000000000;
	@%p1593 bra 	BB8_1427;

	and.b32  	%r2380, %r113, 2147483647;
	setp.ne.s32	%p1594, %r2380, 2146435072;
	@%p1594 bra 	BB8_1422;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2381, %temp}, %fd4289;
	}
	setp.eq.s32	%p1595, %r2381, 0;
	@%p1595 bra 	BB8_1426;
	bra.uni 	BB8_1422;

BB8_1426:
	setp.gt.f64	%p1598, %fd1068, 0d3FF0000000000000;
	selp.b32	%r2390, 2146435072, 0, %p1598;
	xor.b32  	%r2391, %r2390, 2146435072;
	setp.lt.s32	%p1599, %r113, 0;
	selp.b32	%r2392, %r2391, %r2390, %p1599;
	setp.eq.f64	%p1600, %fd478, 0dBFF0000000000000;
	selp.b32	%r2393, 1072693248, %r2392, %p1600;
	mov.u32 	%r2394, 0;
	mov.b64 	%fd6217, {%r2394, %r2393};
	bra.uni 	BB8_1427;

BB8_1418:
	mov.f64 	%fd6217, %fd6216;

BB8_1427:
	mul.f64 	%fd4293, %fd6217, 0dC0DE000000000000;
	setp.eq.f64	%p1601, %fd478, 0d3FF0000000000000;
	selp.f64	%fd4294, 0dC0DE000000000000, %fd4293, %p1601;
	mul.f64 	%fd4295, %fd6214, 0d40B4000000000000;
	selp.f64	%fd4296, 0d40B4000000000000, %fd4295, %p1601;
	add.f64 	%fd1089, %fd4296, %fd4294;
	mov.f64 	%fd4297, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd4297;
	}
	bfe.u32 	%r2395, %r114, 20, 11;
	add.s32 	%r2396, %r2395, -1012;
	mov.u64 	%rd168, 4618441417868443648;
	shl.b64 	%rd55, %rd168, %r2396;
	setp.eq.s64	%p1602, %rd55, -9223372036854775808;
	// Callseq Start 469
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1068;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4297;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6219, [retval0+0];
	
	//{
	}// Callseq End 469
	and.pred  	%p77, %p1570, %p1602;
	@!%p77 bra 	BB8_1429;
	bra.uni 	BB8_1428;

BB8_1428:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2397}, %fd6219;
	}
	xor.b32  	%r2398, %r2397, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2399, %temp}, %fd6219;
	}
	mov.b64 	%fd6219, {%r2399, %r2398};

BB8_1429:
	@%p1571 bra 	BB8_1432;
	bra.uni 	BB8_1430;

BB8_1432:
	selp.b32	%r2400, %r111, 0, %p1602;
	or.b32  	%r2401, %r2400, 2146435072;
	setp.lt.s32	%p1608, %r114, 0;
	selp.b32	%r2402, %r2401, %r2400, %p1608;
	mov.u32 	%r2403, 0;
	mov.b64 	%fd6219, {%r2403, %r2402};
	bra.uni 	BB8_1433;

BB8_1430:
	setp.gt.s32	%p1605, %r111, -1;
	@%p1605 bra 	BB8_1433;

	cvt.rzi.f64.f64	%fd4299, %fd4297;
	setp.neu.f64	%p1606, %fd4299, 0d4018000000000000;
	selp.f64	%fd6219, 0dFFF8000000000000, %fd6219, %p1606;

BB8_1433:
	add.f64 	%fd6220, %fd478, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2404}, %fd6220;
	}
	and.b32  	%r2405, %r2404, 2146435072;
	setp.ne.s32	%p1609, %r2405, 2146435072;
	@%p1609 bra 	BB8_1434;

	setp.gtu.f64	%p1610, %fd1068, 0d7FF0000000000000;
	@%p1610 bra 	BB8_1443;

	and.b32  	%r2406, %r114, 2147483647;
	setp.ne.s32	%p1611, %r2406, 2146435072;
	@%p1611 bra 	BB8_1438;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2407, %temp}, %fd4297;
	}
	setp.eq.s32	%p1612, %r2407, 0;
	@%p1612 bra 	BB8_1442;
	bra.uni 	BB8_1438;

BB8_1442:
	setp.gt.f64	%p1615, %fd1068, 0d3FF0000000000000;
	selp.b32	%r2416, 2146435072, 0, %p1615;
	xor.b32  	%r2417, %r2416, 2146435072;
	setp.lt.s32	%p1616, %r114, 0;
	selp.b32	%r2418, %r2417, %r2416, %p1616;
	setp.eq.f64	%p1617, %fd478, 0dBFF0000000000000;
	selp.b32	%r2419, 1072693248, %r2418, %p1617;
	mov.u32 	%r2420, 0;
	mov.b64 	%fd6220, {%r2420, %r2419};
	bra.uni 	BB8_1443;

BB8_1434:
	mov.f64 	%fd6220, %fd6219;

BB8_1443:
	mul.f64 	%fd4301, %fd6220, 0d40F1800000000000;
	selp.f64	%fd4302, 0d40F1800000000000, %fd4301, %p1601;
	add.f64 	%fd1100, %fd1089, %fd4302;
	mov.f64 	%fd4303, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd4303;
	}
	bfe.u32 	%r2421, %r115, 20, 11;
	add.s32 	%r2422, %r2421, -1012;
	mov.u64 	%rd169, 4619567317775286272;
	shl.b64 	%rd56, %rd169, %r2422;
	setp.eq.s64	%p1619, %rd56, -9223372036854775808;
	// Callseq Start 470
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1068;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6222, [retval0+0];
	
	//{
	}// Callseq End 470
	and.pred  	%p78, %p1570, %p1619;
	@!%p78 bra 	BB8_1445;
	bra.uni 	BB8_1444;

BB8_1444:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2423}, %fd6222;
	}
	xor.b32  	%r2424, %r2423, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2425, %temp}, %fd6222;
	}
	mov.b64 	%fd6222, {%r2425, %r2424};

BB8_1445:
	@%p1571 bra 	BB8_1448;
	bra.uni 	BB8_1446;

BB8_1448:
	selp.b32	%r2426, %r111, 0, %p1619;
	or.b32  	%r2427, %r2426, 2146435072;
	setp.lt.s32	%p1625, %r115, 0;
	selp.b32	%r2428, %r2427, %r2426, %p1625;
	mov.u32 	%r2429, 0;
	mov.b64 	%fd6222, {%r2429, %r2428};
	bra.uni 	BB8_1449;

BB8_1446:
	setp.gt.s32	%p1622, %r111, -1;
	@%p1622 bra 	BB8_1449;

	cvt.rzi.f64.f64	%fd4305, %fd4303;
	setp.neu.f64	%p1623, %fd4305, 0d401C000000000000;
	selp.f64	%fd6222, 0dFFF8000000000000, %fd6222, %p1623;

BB8_1449:
	add.f64 	%fd6223, %fd478, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2430}, %fd6223;
	}
	and.b32  	%r2431, %r2430, 2146435072;
	setp.ne.s32	%p1626, %r2431, 2146435072;
	@%p1626 bra 	BB8_1450;

	setp.gtu.f64	%p1627, %fd1068, 0d7FF0000000000000;
	@%p1627 bra 	BB8_1459;

	and.b32  	%r2432, %r115, 2147483647;
	setp.ne.s32	%p1628, %r2432, 2146435072;
	@%p1628 bra 	BB8_1454;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2433, %temp}, %fd4303;
	}
	setp.eq.s32	%p1629, %r2433, 0;
	@%p1629 bra 	BB8_1458;
	bra.uni 	BB8_1454;

BB8_1458:
	setp.gt.f64	%p1632, %fd1068, 0d3FF0000000000000;
	selp.b32	%r2442, 2146435072, 0, %p1632;
	xor.b32  	%r2443, %r2442, 2146435072;
	setp.lt.s32	%p1633, %r115, 0;
	selp.b32	%r2444, %r2443, %r2442, %p1633;
	setp.eq.f64	%p1634, %fd478, 0dBFF0000000000000;
	selp.b32	%r2445, 1072693248, %r2444, %p1634;
	mov.u32 	%r2446, 0;
	mov.b64 	%fd6223, {%r2446, %r2445};
	bra.uni 	BB8_1459;

BB8_1450:
	mov.f64 	%fd6223, %fd6222;

BB8_1459:
	mul.f64 	%fd4307, %fd6223, 0dC0F4000000000000;
	selp.f64	%fd4308, 0dC0F4000000000000, %fd4307, %p1601;
	add.f64 	%fd1111, %fd1100, %fd4308;
	mov.f64 	%fd4309, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd4309;
	}
	bfe.u32 	%r2447, %r116, 20, 11;
	add.s32 	%r2448, %r2447, -1012;
	mov.u64 	%rd170, 4620693217682128896;
	shl.b64 	%rd57, %rd170, %r2448;
	setp.eq.s64	%p1636, %rd57, -9223372036854775808;
	// Callseq Start 471
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1068;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4309;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6225, [retval0+0];
	
	//{
	}// Callseq End 471
	and.pred  	%p79, %p1570, %p1636;
	@!%p79 bra 	BB8_1461;
	bra.uni 	BB8_1460;

BB8_1460:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2449}, %fd6225;
	}
	xor.b32  	%r2450, %r2449, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2451, %temp}, %fd6225;
	}
	mov.b64 	%fd6225, {%r2451, %r2450};

BB8_1461:
	@%p1571 bra 	BB8_1464;
	bra.uni 	BB8_1462;

BB8_1464:
	selp.b32	%r2452, %r111, 0, %p1636;
	or.b32  	%r2453, %r2452, 2146435072;
	setp.lt.s32	%p1642, %r116, 0;
	selp.b32	%r2454, %r2453, %r2452, %p1642;
	mov.u32 	%r2455, 0;
	mov.b64 	%fd6225, {%r2455, %r2454};
	bra.uni 	BB8_1465;

BB8_1462:
	setp.gt.s32	%p1639, %r111, -1;
	@%p1639 bra 	BB8_1465;

	cvt.rzi.f64.f64	%fd4311, %fd4309;
	setp.neu.f64	%p1640, %fd4311, 0d4020000000000000;
	selp.f64	%fd6225, 0dFFF8000000000000, %fd6225, %p1640;

BB8_1465:
	add.f64 	%fd6226, %fd478, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2456}, %fd6226;
	}
	and.b32  	%r2457, %r2456, 2146435072;
	setp.ne.s32	%p1643, %r2457, 2146435072;
	@%p1643 bra 	BB8_1466;

	setp.gtu.f64	%p1644, %fd1068, 0d7FF0000000000000;
	@%p1644 bra 	BB8_1475;

	and.b32  	%r2458, %r116, 2147483647;
	setp.ne.s32	%p1645, %r2458, 2146435072;
	@%p1645 bra 	BB8_1470;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2459, %temp}, %fd4309;
	}
	setp.eq.s32	%p1646, %r2459, 0;
	@%p1646 bra 	BB8_1474;
	bra.uni 	BB8_1470;

BB8_1474:
	setp.gt.f64	%p1649, %fd1068, 0d3FF0000000000000;
	selp.b32	%r2468, 2146435072, 0, %p1649;
	xor.b32  	%r2469, %r2468, 2146435072;
	setp.lt.s32	%p1650, %r116, 0;
	selp.b32	%r2470, %r2469, %r2468, %p1650;
	setp.eq.f64	%p1651, %fd478, 0dBFF0000000000000;
	selp.b32	%r2471, 1072693248, %r2470, %p1651;
	mov.u32 	%r2472, 0;
	mov.b64 	%fd6226, {%r2472, %r2471};
	bra.uni 	BB8_1475;

BB8_1466:
	mov.f64 	%fd6226, %fd6225;

BB8_1475:
	mul.f64 	%fd4313, %fd6226, 0d40E6800000000000;
	selp.f64	%fd4314, 0d40E6800000000000, %fd4313, %p1601;
	add.f64 	%fd1122, %fd1111, %fd4314;
	mov.f64 	%fd4315, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r117}, %fd4315;
	}
	bfe.u32 	%r2473, %r117, 20, 11;
	add.s32 	%r2474, %r2473, -1012;
	mov.u64 	%rd171, 4621256167635550208;
	shl.b64 	%rd58, %rd171, %r2474;
	setp.eq.s64	%p1653, %rd58, -9223372036854775808;
	// Callseq Start 472
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1068;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4315;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6228, [retval0+0];
	
	//{
	}// Callseq End 472
	and.pred  	%p80, %p1570, %p1653;
	@!%p80 bra 	BB8_1477;
	bra.uni 	BB8_1476;

BB8_1476:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2475}, %fd6228;
	}
	xor.b32  	%r2476, %r2475, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2477, %temp}, %fd6228;
	}
	mov.b64 	%fd6228, {%r2477, %r2476};

BB8_1477:
	@%p1571 bra 	BB8_1480;
	bra.uni 	BB8_1478;

BB8_1480:
	selp.b32	%r2478, %r111, 0, %p1653;
	or.b32  	%r2479, %r2478, 2146435072;
	setp.lt.s32	%p1659, %r117, 0;
	selp.b32	%r2480, %r2479, %r2478, %p1659;
	mov.u32 	%r2481, 0;
	mov.b64 	%fd6228, {%r2481, %r2480};
	bra.uni 	BB8_1481;

BB8_1478:
	setp.gt.s32	%p1656, %r111, -1;
	@%p1656 bra 	BB8_1481;

	cvt.rzi.f64.f64	%fd4317, %fd4315;
	setp.neu.f64	%p1657, %fd4317, 0d4022000000000000;
	selp.f64	%fd6228, 0dFFF8000000000000, %fd6228, %p1657;

BB8_1481:
	add.f64 	%fd6229, %fd478, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2482}, %fd6229;
	}
	and.b32  	%r2483, %r2482, 2146435072;
	setp.ne.s32	%p1660, %r2483, 2146435072;
	@%p1660 bra 	BB8_1482;

	setp.gtu.f64	%p1661, %fd1068, 0d7FF0000000000000;
	@%p1661 bra 	BB8_1491;

	and.b32  	%r2484, %r117, 2147483647;
	setp.ne.s32	%p1662, %r2484, 2146435072;
	@%p1662 bra 	BB8_1486;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2485, %temp}, %fd4315;
	}
	setp.eq.s32	%p1663, %r2485, 0;
	@%p1663 bra 	BB8_1490;
	bra.uni 	BB8_1486;

BB8_1490:
	setp.gt.f64	%p1666, %fd1068, 0d3FF0000000000000;
	selp.b32	%r2494, 2146435072, 0, %p1666;
	xor.b32  	%r2495, %r2494, 2146435072;
	setp.lt.s32	%p1667, %r117, 0;
	selp.b32	%r2496, %r2495, %r2494, %p1667;
	setp.eq.f64	%p1668, %fd478, 0dBFF0000000000000;
	selp.b32	%r2497, 1072693248, %r2496, %p1668;
	mov.u32 	%r2498, 0;
	mov.b64 	%fd6229, {%r2498, %r2497};
	bra.uni 	BB8_1491;

BB8_1482:
	mov.f64 	%fd6229, %fd6228;

BB8_1491:
	mul.f64 	%fd4319, %fd6229, 0dC0C4000000000000;
	selp.f64	%fd4320, 0dC0C4000000000000, %fd4319, %p1601;
	add.f64 	%fd6230, %fd1122, %fd4320;

BB8_1492:
	abs.f64 	%fd1135, %fd8;
	// Callseq Start 473
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1135;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4278;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6232, [retval0+0];
	
	//{
	}// Callseq End 473
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd8;
	}
	setp.lt.s32	%p1670, %r118, 0;
	and.pred  	%p81, %p1670, %p1552;
	@!%p81 bra 	BB8_1494;
	bra.uni 	BB8_1493;

BB8_1493:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2499}, %fd6232;
	}
	xor.b32  	%r2500, %r2499, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2501, %temp}, %fd6232;
	}
	mov.b64 	%fd6232, {%r2501, %r2500};

BB8_1494:
	setp.eq.f64	%p1672, %fd8, 0d0000000000000000;
	@%p1672 bra 	BB8_1497;
	bra.uni 	BB8_1495;

BB8_1497:
	selp.b32	%r2502, %r118, 0, %p1552;
	or.b32  	%r2503, %r2502, 2146435072;
	setp.lt.s32	%p1676, %r109, 0;
	selp.b32	%r2504, %r2503, %r2502, %p1676;
	mov.u32 	%r2505, 0;
	mov.b64 	%fd6232, {%r2505, %r2504};
	bra.uni 	BB8_1498;

BB8_1495:
	setp.gt.s32	%p1673, %r118, -1;
	@%p1673 bra 	BB8_1498;

	cvt.rzi.f64.f64	%fd4323, %fd4278;
	setp.neu.f64	%p1674, %fd4323, 0d4008000000000000;
	selp.f64	%fd6232, 0dFFF8000000000000, %fd6232, %p1674;

BB8_1498:
	add.f64 	%fd6233, %fd8, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2506}, %fd6233;
	}
	and.b32  	%r2507, %r2506, 2146435072;
	setp.ne.s32	%p1677, %r2507, 2146435072;
	@%p1677 bra 	BB8_1499;

	setp.gtu.f64	%p1678, %fd1135, 0d7FF0000000000000;
	@%p1678 bra 	BB8_1508;

	and.b32  	%r2508, %r109, 2147483647;
	setp.ne.s32	%p1679, %r2508, 2146435072;
	@%p1679 bra 	BB8_1503;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2509, %temp}, %fd4278;
	}
	setp.eq.s32	%p1680, %r2509, 0;
	@%p1680 bra 	BB8_1507;
	bra.uni 	BB8_1503;

BB8_1507:
	setp.eq.f64	%p1683, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p1684, %fd1135, 0d3FF0000000000000;
	selp.b32	%r2518, 2146435072, 0, %p1684;
	xor.b32  	%r2519, %r2518, 2146435072;
	setp.lt.s32	%p1685, %r109, 0;
	selp.b32	%r2520, %r2519, %r2518, %p1685;
	selp.b32	%r2521, 1072693248, %r2520, %p1683;
	mov.u32 	%r2522, 0;
	mov.b64 	%fd6233, {%r2522, %r2521};
	bra.uni 	BB8_1508;

BB8_1499:
	mov.f64 	%fd6233, %fd6232;

BB8_1508:
	setp.eq.f64	%p1686, %fd8, 0d3FF0000000000000;
	selp.f64	%fd4326, 0d3FF0000000000000, %fd6233, %p1686;
	div.rn.f64 	%fd4327, %fd6230, %fd4326;
	div.rn.f64 	%fd6375, %fd4327, %fd76;
	div.rn.f64 	%fd6374, %fd1067, %fd76;
	bra.uni 	BB8_2223;

BB8_26:
	and.b32  	%r223, %r14, 2147483647;
	setp.ne.s32	%p154, %r223, 2146435072;
	@%p154 bra 	BB8_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r224, %temp}, %fd77;
	}
	setp.ne.s32	%p155, %r224, 0;
	mov.f64 	%fd5948, %fd5947;
	@%p155 bra 	BB8_31;

	shr.s32 	%r225, %r15, 31;
	and.b32  	%r226, %r225, -2146435072;
	add.s32 	%r227, %r226, 2146435072;
	or.b32  	%r228, %r227, -2147483648;
	selp.b32	%r229, %r228, %r227, %p2;
	mov.u32 	%r230, 0;
	mov.b64 	%fd5948, {%r230, %r229};
	bra.uni 	BB8_31;

BB8_45:
	and.b32  	%r258, %r20, 2147483647;
	setp.ne.s32	%p174, %r258, 2146435072;
	@%p174 bra 	BB8_46;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r259, %temp}, %fd94;
	}
	setp.ne.s32	%p175, %r259, 0;
	mov.f64 	%fd5952, %fd5951;
	@%p175 bra 	BB8_50;

	shr.s32 	%r260, %r15, 31;
	and.b32  	%r261, %r260, -2146435072;
	add.s32 	%r262, %r261, 2146435072;
	or.b32  	%r263, %r262, -2147483648;
	selp.b32	%r264, %r263, %r262, %p3;
	mov.u32 	%r265, 0;
	mov.b64 	%fd5952, {%r265, %r264};
	bra.uni 	BB8_50;

BB8_1389:
	and.b32  	%r2330, %r110, 2147483647;
	setp.ne.s32	%p1563, %r2330, 2146435072;
	@%p1563 bra 	BB8_1390;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2331, %temp}, %fd7;
	}
	setp.ne.s32	%p1564, %r2331, 0;
	mov.f64 	%fd6211, %fd6210;
	@%p1564 bra 	BB8_1394;

	shr.s32 	%r2332, %r109, 31;
	and.b32  	%r2333, %r2332, -2146435072;
	add.s32 	%r2334, %r2333, 2146435072;
	or.b32  	%r2335, %r2334, -2147483648;
	selp.b32	%r2336, %r2335, %r2334, %p74;
	mov.u32 	%r2337, 0;
	mov.b64 	%fd6211, {%r2337, %r2336};
	bra.uni 	BB8_1394;

BB8_1503:
	and.b32  	%r2510, %r118, 2147483647;
	setp.ne.s32	%p1681, %r2510, 2146435072;
	@%p1681 bra 	BB8_1504;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2511, %temp}, %fd8;
	}
	setp.ne.s32	%p1682, %r2511, 0;
	mov.f64 	%fd6233, %fd6232;
	@%p1682 bra 	BB8_1508;

	shr.s32 	%r2512, %r109, 31;
	and.b32  	%r2513, %r2512, -2146435072;
	add.s32 	%r2514, %r2513, 2146435072;
	or.b32  	%r2515, %r2514, -2147483648;
	selp.b32	%r2516, %r2515, %r2514, %p81;
	mov.u32 	%r2517, 0;
	mov.b64 	%fd6233, {%r2517, %r2516};
	bra.uni 	BB8_1508;

BB8_1512:
	setp.gt.s32	%p1692, %r119, -1;
	@%p1692 bra 	BB8_1515;

	cvt.rzi.f64.f64	%fd4331, %fd4329;
	setp.neu.f64	%p1693, %fd4331, 0d4008000000000000;
	selp.f64	%fd6235, 0dFFF8000000000000, %fd6235, %p1693;

BB8_1515:
	add.f64 	%fd6236, %fd1149, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2532}, %fd6236;
	}
	and.b32  	%r2533, %r2532, 2146435072;
	setp.ne.s32	%p1696, %r2533, 2146435072;
	@%p1696 bra 	BB8_1516;

	setp.gtu.f64	%p1697, %fd1150, 0d7FF0000000000000;
	@%p1697 bra 	BB8_1525;

	and.b32  	%r2534, %r120, 2147483647;
	setp.ne.s32	%p1698, %r2534, 2146435072;
	@%p1698 bra 	BB8_1520;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2535, %temp}, %fd4329;
	}
	setp.eq.s32	%p1699, %r2535, 0;
	@%p1699 bra 	BB8_1524;
	bra.uni 	BB8_1520;

BB8_1524:
	setp.gt.f64	%p1702, %fd1150, 0d3FF0000000000000;
	selp.b32	%r2544, 2146435072, 0, %p1702;
	xor.b32  	%r2545, %r2544, 2146435072;
	setp.lt.s32	%p1703, %r120, 0;
	selp.b32	%r2546, %r2545, %r2544, %p1703;
	setp.eq.f64	%p1704, %fd1149, 0dBFF0000000000000;
	selp.b32	%r2547, 1072693248, %r2546, %p1704;
	mov.u32 	%r2548, 0;
	mov.b64 	%fd6236, {%r2548, %r2547};
	bra.uni 	BB8_1525;

BB8_56:
	add.f64 	%fd5954, %fd111, %fd111;

BB8_60:
	div.rn.f64 	%fd117, %fd77, %fd43;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd117;
	}
	and.b32  	%r29, %r28, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r30, %temp}, %fd117;
	}
	setp.lt.u32	%p189, %r29, 1072693248;
	@%p189 bra 	BB8_66;
	bra.uni 	BB8_61;

BB8_66:
	mul.f64 	%fd3556, %fd117, %fd117;
	mov.f64 	%fd3557, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd3558, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd3559, %fd3558, %fd3556, %fd3557;
	mov.f64 	%fd3560, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd3561, %fd3559, %fd3556, %fd3560;
	mov.f64 	%fd3562, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd3563, %fd3561, %fd3556, %fd3562;
	mov.f64 	%fd3564, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd3565, %fd3563, %fd3556, %fd3564;
	mov.f64 	%fd3566, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd3567, %fd3565, %fd3556, %fd3566;
	mov.f64 	%fd3568, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd3569, %fd3567, %fd3556, %fd3568;
	mov.f64 	%fd3570, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd3571, %fd3569, %fd3556, %fd3570;
	mov.f64 	%fd3572, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd3573, %fd3571, %fd3556, %fd3572;
	mov.f64 	%fd3574, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd3575, %fd3573, %fd3556, %fd3574;
	mov.f64 	%fd3576, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd3577, %fd3575, %fd3556, %fd3576;
	mov.f64 	%fd3578, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd3579, %fd3577, %fd3556, %fd3578;
	mul.f64 	%fd5955, %fd117, %fd3579;
	bra.uni 	BB8_67;

BB8_61:
	setp.lt.u32	%p190, %r29, 2146435072;
	@%p190 bra 	BB8_65;
	bra.uni 	BB8_62;

BB8_65:
	mov.f64 	%fd5938, 0d3FF0000000000000;
	mov.f64 	%fd5937, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd5936, 0dC338000000000000;
	mov.f64 	%fd5807, 0d3FE000000000000B;
	mov.f64 	%fd5806, 0d3FC5555555555511;
	mov.f64 	%fd5805, 0d3FA55555555502A1;
	mov.f64 	%fd5804, 0d3F81111111122322;
	mov.f64 	%fd5803, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5802, 0d3F2A01A014761F65;
	mov.f64 	%fd5801, 0d3EFA01997C89EB71;
	mov.f64 	%fd5800, 0d3EC71DEE62401315;
	mov.f64 	%fd5799, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5798, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5797, 0d4338000000000000;
	mov.f64 	%fd5796, 0d3FF71547652B82FE;
	mov.b64 	%fd3478, {%r30, %r29};
	mov.f64 	%fd3479, 0dBCF1384CE38C616A;
	mov.f64 	%fd3480, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd3481, %fd3480, %fd3478, %fd3479;
	mov.f64 	%fd3482, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd3483, %fd3481, %fd3478, %fd3482;
	mov.f64 	%fd3484, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd3485, %fd3483, %fd3478, %fd3484;
	mov.f64 	%fd3486, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd3487, %fd3485, %fd3478, %fd3486;
	mov.f64 	%fd3488, 0dBE0933832F358D51;
	fma.rn.f64 	%fd3489, %fd3487, %fd3478, %fd3488;
	mov.f64 	%fd3490, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd3491, %fd3489, %fd3478, %fd3490;
	mov.f64 	%fd3492, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd3493, %fd3491, %fd3478, %fd3492;
	mov.f64 	%fd3494, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd3495, %fd3493, %fd3478, %fd3494;
	mov.f64 	%fd3496, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd3497, %fd3495, %fd3478, %fd3496;
	mov.f64 	%fd3498, 0d3EE09F503825C543;
	fma.rn.f64 	%fd3499, %fd3497, %fd3478, %fd3498;
	mov.f64 	%fd3500, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd3501, %fd3499, %fd3478, %fd3500;
	mov.f64 	%fd3502, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd3503, %fd3501, %fd3478, %fd3502;
	mov.f64 	%fd3504, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd3505, %fd3503, %fd3478, %fd3504;
	mov.f64 	%fd3506, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd3507, %fd3505, %fd3478, %fd3506;
	mov.f64 	%fd3508, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd3509, %fd3507, %fd3478, %fd3508;
	mov.f64 	%fd3510, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd3511, %fd3509, %fd3478, %fd3510;
	mov.f64 	%fd3512, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd3513, %fd3511, %fd3478, %fd3512;
	mov.f64 	%fd3514, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd3515, %fd3513, %fd3478, %fd3514;
	mov.f64 	%fd3516, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd3517, %fd3515, %fd3478, %fd3516;
	mov.f64 	%fd3518, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd3519, %fd3517, %fd3478, %fd3518;
	mov.f64 	%fd3520, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd3521, %fd3519, %fd3478, %fd3520;
	mov.f64 	%fd3522, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd3523, %fd3521, %fd3478, %fd3522;
	fma.rn.f64 	%fd3526, %fd3523, %fd5796, %fd5797;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r300, %temp}, %fd3526;
	}
	add.rn.f64 	%fd3528, %fd3526, %fd5936;
	fma.rn.f64 	%fd3530, %fd3528, %fd5937, %fd3523;
	fma.rn.f64 	%fd3533, %fd5798, %fd3530, %fd5799;
	fma.rn.f64 	%fd3535, %fd3533, %fd3530, %fd5800;
	fma.rn.f64 	%fd3537, %fd3535, %fd3530, %fd5801;
	fma.rn.f64 	%fd3539, %fd3537, %fd3530, %fd5802;
	fma.rn.f64 	%fd3541, %fd3539, %fd3530, %fd5803;
	fma.rn.f64 	%fd3543, %fd3541, %fd3530, %fd5804;
	fma.rn.f64 	%fd3545, %fd3543, %fd3530, %fd5805;
	fma.rn.f64 	%fd3547, %fd3545, %fd3530, %fd5806;
	fma.rn.f64 	%fd3549, %fd3547, %fd3530, %fd5807;
	fma.rn.f64 	%fd3551, %fd3549, %fd3530, %fd5938;
	fma.rn.f64 	%fd3552, %fd3551, %fd3530, %fd5938;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r301}, %fd3552;
	}
	shl.b32 	%r302, %r300, 20;
	add.s32 	%r303, %r301, %r302;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r304, %temp}, %fd3552;
	}
	mov.b64 	%fd3553, {%r304, %r303};
	sub.f64 	%fd3554, %fd5938, %fd3553;
	setp.gt.u32	%p194, %r29, 1075294207;
	selp.f64	%fd3555, 0d3FF0000000000000, %fd3554, %p194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd3555;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd3555;
	}
	and.b32  	%r307, %r28, -2147483648;
	or.b32  	%r308, %r306, %r307;
	mov.b64 	%fd5955, {%r305, %r308};
	bra.uni 	BB8_67;

BB8_62:
	setp.eq.s32	%p191, %r29, 2146435072;
	setp.eq.s32	%p192, %r30, 0;
	and.pred  	%p193, %p191, %p192;
	@%p193 bra 	BB8_64;
	bra.uni 	BB8_63;

BB8_64:
	mov.f64 	%fd5935, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r296, %temp}, %fd5935;
	}
	and.b32  	%r297, %r28, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r298}, %fd5935;
	}
	or.b32  	%r299, %r298, %r297;
	mov.b64 	%fd5955, {%r296, %r299};
	bra.uni 	BB8_67;

BB8_1516:
	mov.f64 	%fd6236, %fd6235;

BB8_1525:
	mov.f64 	%fd4333, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd4333;
	}
	bfe.u32 	%r2549, %r121, 20, 11;
	add.s32 	%r2550, %r2549, -1012;
	mov.u64 	%rd173, 4616189618054758400;
	shl.b64 	%rd60, %rd173, %r2550;
	setp.eq.s64	%p1705, %rd60, -9223372036854775808;
	// Callseq Start 475
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1150;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4333;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6238, [retval0+0];
	
	//{
	}// Callseq End 475
	and.pred  	%p84, %p1690, %p1705;
	@!%p84 bra 	BB8_1527;
	bra.uni 	BB8_1526;

BB8_1526:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2551}, %fd6238;
	}
	xor.b32  	%r2552, %r2551, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2553, %temp}, %fd6238;
	}
	mov.b64 	%fd6238, {%r2553, %r2552};

BB8_1527:
	@%p1691 bra 	BB8_1530;
	bra.uni 	BB8_1528;

BB8_1530:
	selp.b32	%r2554, %r119, 0, %p1705;
	or.b32  	%r2555, %r2554, 2146435072;
	setp.lt.s32	%p1711, %r121, 0;
	selp.b32	%r2556, %r2555, %r2554, %p1711;
	mov.u32 	%r2557, 0;
	mov.b64 	%fd6238, {%r2557, %r2556};
	bra.uni 	BB8_1531;

BB8_63:
	add.f64 	%fd5955, %fd117, %fd117;

BB8_67:
	sub.f64 	%fd123, %fd5954, %fd5955;
	mov.f64 	%fd5957, %fd5975;
	@!%p3 bra 	BB8_69;
	bra.uni 	BB8_68;

BB8_68:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r309}, %fd5975;
	}
	xor.b32  	%r310, %r309, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r311, %temp}, %fd5975;
	}
	mov.b64 	%fd5957, {%r311, %r310};

BB8_69:
	setp.eq.f64	%p4985, %fd94, 0d0000000000000000;
	@%p4985 bra 	BB8_72;
	bra.uni 	BB8_70;

BB8_72:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7396}, %fd94;
	}
	selp.b32	%r312, %r7396, 0, %p143;
	or.b32  	%r313, %r312, 2146435072;
	setp.lt.s32	%p199, %r15, 0;
	selp.b32	%r314, %r313, %r312, %p199;
	mov.u32 	%r315, 0;
	mov.b64 	%fd5957, {%r315, %r314};
	bra.uni 	BB8_73;

BB8_70:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7385}, %fd94;
	}
	setp.gt.s32	%p196, %r7385, -1;
	@%p196 bra 	BB8_73;

	cvt.rzi.f64.f64	%fd3581, %fd3293;
	setp.neu.f64	%p197, %fd3581, 0d4000000000000000;
	selp.f64	%fd5957, 0dFFF8000000000000, %fd5957, %p197;

BB8_73:
	@%p170 bra 	BB8_74;

	add.f64 	%fd5958, %fd94, 0d4000000000000000;
	abs.f64 	%fd5793, %fd94;
	setp.gtu.f64	%p201, %fd5793, 0d7FF0000000000000;
	@%p201 bra 	BB8_83;

	and.b32  	%r316, %r15, 2147483647;
	setp.ne.s32	%p202, %r316, 2146435072;
	@%p202 bra 	BB8_78;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r317, %temp}, %fd3293;
	}
	setp.eq.s32	%p203, %r317, 0;
	@%p203 bra 	BB8_82;
	bra.uni 	BB8_78;

BB8_82:
	abs.f64 	%fd5795, %fd94;
	setp.gt.f64	%p206, %fd5795, 0d3FF0000000000000;
	selp.b32	%r326, 2146435072, 0, %p206;
	xor.b32  	%r327, %r326, 2146435072;
	setp.lt.s32	%p207, %r15, 0;
	selp.b32	%r328, %r327, %r326, %p207;
	setp.eq.f64	%p208, %fd94, 0dBFF0000000000000;
	selp.b32	%r329, 1072693248, %r328, %p208;
	mov.u32 	%r330, 0;
	mov.b64 	%fd5958, {%r330, %r329};
	bra.uni 	BB8_83;

BB8_74:
	mov.f64 	%fd5958, %fd5957;

BB8_83:
	setp.eq.f64	%p4986, %fd94, 0d3FF0000000000000;
	mov.f64 	%fd5925, 0d3FF0000000000000;
	mov.f64 	%fd5924, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd5923, 0dC338000000000000;
	mov.f64 	%fd5715, 0d3FE000000000000B;
	mov.f64 	%fd5714, 0d3FC5555555555511;
	mov.f64 	%fd5713, 0d3FA55555555502A1;
	mov.f64 	%fd5712, 0d3F81111111122322;
	mov.f64 	%fd5711, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5710, 0d3F2A01A014761F65;
	mov.f64 	%fd5709, 0d3EFA01997C89EB71;
	mov.f64 	%fd5708, 0d3EC71DEE62401315;
	mov.f64 	%fd5707, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5706, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5705, 0d4338000000000000;
	mov.f64 	%fd5704, 0d3FF71547652B82FE;
	mov.f64 	%fd5646, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3583, %fd5958;
	selp.f64	%fd3584, 0dBFF0000000000000, %fd3583, %p4986;
	div.rn.f64 	%fd132, %fd3584, %fd41;
	fma.rn.f64 	%fd3587, %fd132, %fd5704, %fd5705;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd3587;
	}
	add.rn.f64 	%fd3589, %fd3587, %fd5923;
	fma.rn.f64 	%fd3591, %fd3589, %fd5924, %fd132;
	fma.rn.f64 	%fd3593, %fd3589, %fd5646, %fd3591;
	fma.rn.f64 	%fd3596, %fd5706, %fd3593, %fd5707;
	fma.rn.f64 	%fd3598, %fd3596, %fd3593, %fd5708;
	fma.rn.f64 	%fd3600, %fd3598, %fd3593, %fd5709;
	fma.rn.f64 	%fd3602, %fd3600, %fd3593, %fd5710;
	fma.rn.f64 	%fd3604, %fd3602, %fd3593, %fd5711;
	fma.rn.f64 	%fd3606, %fd3604, %fd3593, %fd5712;
	fma.rn.f64 	%fd3608, %fd3606, %fd3593, %fd5713;
	fma.rn.f64 	%fd3610, %fd3608, %fd3593, %fd5714;
	fma.rn.f64 	%fd3612, %fd3610, %fd3593, %fd5715;
	fma.rn.f64 	%fd3614, %fd3612, %fd3593, %fd5925;
	fma.rn.f64 	%fd3615, %fd3614, %fd3593, %fd5925;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd3615;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd3615;
	}
	shl.b32 	%r331, %r31, 20;
	add.s32 	%r332, %r33, %r331;
	mov.b64 	%fd5959, {%r32, %r332};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r333}, %fd132;
	}
	mov.b32 	 %f9, %r333;
	abs.f32 	%f3, %f9;
	setp.lt.f32	%p210, %f3, 0f4086232B;
	@%p210 bra 	BB8_86;

	setp.lt.f64	%p211, %fd132, 0d0000000000000000;
	add.f64 	%fd3616, %fd132, 0d7FF0000000000000;
	selp.f64	%fd5959, 0d0000000000000000, %fd3616, %p211;
	setp.geu.f32	%p212, %f3, 0f40874800;
	@%p212 bra 	BB8_86;

	shr.u32 	%r334, %r31, 31;
	add.s32 	%r335, %r31, %r334;
	shr.s32 	%r336, %r335, 1;
	shl.b32 	%r337, %r336, 20;
	add.s32 	%r338, %r337, %r33;
	mov.b64 	%fd3617, {%r32, %r338};
	sub.s32 	%r339, %r31, %r336;
	shl.b32 	%r340, %r339, 20;
	add.s32 	%r341, %r340, 1072693248;
	mov.u32 	%r342, 0;
	mov.b64 	%fd3618, {%r342, %r341};
	mul.f64 	%fd5959, %fd3617, %fd3618;

BB8_86:
	mov.f64 	%fd5961, %fd5965;
	@!%p2 bra 	BB8_88;
	bra.uni 	BB8_87;

BB8_87:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r343}, %fd5965;
	}
	xor.b32  	%r344, %r343, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r345, %temp}, %fd5965;
	}
	mov.b64 	%fd5961, {%r345, %r344};

BB8_88:
	setp.eq.f64	%p4987, %fd77, 0d0000000000000000;
	@%p4987 bra 	BB8_91;
	bra.uni 	BB8_89;

BB8_91:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7394}, %fd77;
	}
	selp.b32	%r346, %r7394, 0, %p143;
	or.b32  	%r347, %r346, 2146435072;
	setp.lt.s32	%p217, %r15, 0;
	selp.b32	%r348, %r347, %r346, %p217;
	mov.u32 	%r349, 0;
	mov.b64 	%fd5961, {%r349, %r348};
	bra.uni 	BB8_92;

BB8_89:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7386}, %fd77;
	}
	setp.gt.s32	%p214, %r7386, -1;
	@%p214 bra 	BB8_92;

	cvt.rzi.f64.f64	%fd3620, %fd3293;
	setp.neu.f64	%p215, %fd3620, 0d4000000000000000;
	selp.f64	%fd5961, 0dFFF8000000000000, %fd5961, %p215;

BB8_92:
	@%p150 bra 	BB8_93;

	add.f64 	%fd5962, %fd77, 0d4000000000000000;
	abs.f64 	%fd5790, %fd77;
	setp.gtu.f64	%p219, %fd5790, 0d7FF0000000000000;
	@%p219 bra 	BB8_102;

	and.b32  	%r350, %r15, 2147483647;
	setp.ne.s32	%p220, %r350, 2146435072;
	@%p220 bra 	BB8_97;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r351, %temp}, %fd3293;
	}
	setp.eq.s32	%p221, %r351, 0;
	@%p221 bra 	BB8_101;
	bra.uni 	BB8_97;

BB8_101:
	abs.f64 	%fd5792, %fd77;
	setp.gt.f64	%p224, %fd5792, 0d3FF0000000000000;
	selp.b32	%r360, 2146435072, 0, %p224;
	xor.b32  	%r361, %r360, 2146435072;
	setp.lt.s32	%p225, %r15, 0;
	selp.b32	%r362, %r361, %r360, %p225;
	setp.eq.f64	%p226, %fd77, 0dBFF0000000000000;
	selp.b32	%r363, 1072693248, %r362, %p226;
	mov.u32 	%r364, 0;
	mov.b64 	%fd5962, {%r364, %r363};
	bra.uni 	BB8_102;

BB8_93:
	mov.f64 	%fd5962, %fd5961;

BB8_102:
	setp.eq.f64	%p4988, %fd77, 0d3FF0000000000000;
	mov.f64 	%fd5928, 0d3FF0000000000000;
	mov.f64 	%fd5927, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd5926, 0dC338000000000000;
	mov.f64 	%fd5727, 0d3FE000000000000B;
	mov.f64 	%fd5726, 0d3FC5555555555511;
	mov.f64 	%fd5725, 0d3FA55555555502A1;
	mov.f64 	%fd5724, 0d3F81111111122322;
	mov.f64 	%fd5723, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5722, 0d3F2A01A014761F65;
	mov.f64 	%fd5721, 0d3EFA01997C89EB71;
	mov.f64 	%fd5720, 0d3EC71DEE62401315;
	mov.f64 	%fd5719, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5718, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5717, 0d4338000000000000;
	mov.f64 	%fd5716, 0d3FF71547652B82FE;
	mov.f64 	%fd5647, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3622, %fd5962;
	selp.f64	%fd3623, 0dBFF0000000000000, %fd3622, %p4988;
	div.rn.f64 	%fd145, %fd3623, %fd41;
	fma.rn.f64 	%fd3626, %fd145, %fd5716, %fd5717;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd3626;
	}
	add.rn.f64 	%fd3628, %fd3626, %fd5926;
	fma.rn.f64 	%fd3630, %fd3628, %fd5927, %fd145;
	fma.rn.f64 	%fd3632, %fd3628, %fd5647, %fd3630;
	fma.rn.f64 	%fd3635, %fd5718, %fd3632, %fd5719;
	fma.rn.f64 	%fd3637, %fd3635, %fd3632, %fd5720;
	fma.rn.f64 	%fd3639, %fd3637, %fd3632, %fd5721;
	fma.rn.f64 	%fd3641, %fd3639, %fd3632, %fd5722;
	fma.rn.f64 	%fd3643, %fd3641, %fd3632, %fd5723;
	fma.rn.f64 	%fd3645, %fd3643, %fd3632, %fd5724;
	fma.rn.f64 	%fd3647, %fd3645, %fd3632, %fd5725;
	fma.rn.f64 	%fd3649, %fd3647, %fd3632, %fd5726;
	fma.rn.f64 	%fd3651, %fd3649, %fd3632, %fd5727;
	fma.rn.f64 	%fd3653, %fd3651, %fd3632, %fd5928;
	fma.rn.f64 	%fd3654, %fd3653, %fd3632, %fd5928;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r35, %temp}, %fd3654;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd3654;
	}
	shl.b32 	%r365, %r34, 20;
	add.s32 	%r366, %r36, %r365;
	mov.b64 	%fd5963, {%r35, %r366};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r367}, %fd145;
	}
	mov.b32 	 %f10, %r367;
	abs.f32 	%f4, %f10;
	setp.lt.f32	%p228, %f4, 0f4086232B;
	@%p228 bra 	BB8_105;

	setp.lt.f64	%p229, %fd145, 0d0000000000000000;
	add.f64 	%fd3655, %fd145, 0d7FF0000000000000;
	selp.f64	%fd5963, 0d0000000000000000, %fd3655, %p229;
	setp.geu.f32	%p230, %f4, 0f40874800;
	@%p230 bra 	BB8_105;

	shr.u32 	%r368, %r34, 31;
	add.s32 	%r369, %r34, %r368;
	shr.s32 	%r370, %r369, 1;
	shl.b32 	%r371, %r370, 20;
	add.s32 	%r372, %r371, %r36;
	mov.b64 	%fd3656, {%r35, %r372};
	sub.s32 	%r373, %r34, %r370;
	shl.b32 	%r374, %r373, 20;
	add.s32 	%r375, %r374, 1072693248;
	mov.u32 	%r376, 0;
	mov.b64 	%fd3657, {%r376, %r375};
	mul.f64 	%fd5963, %fd3656, %fd3657;

BB8_105:
	sub.f64 	%fd3658, %fd5959, %fd5963;
	mul.f64 	%fd3659, %fd44, %fd3658;
	mul.f64 	%fd3660, %fd42, %fd123;
	sub.f64 	%fd6373, %fd3660, %fd3659;
	@!%p2 bra 	BB8_107;
	bra.uni 	BB8_106;

BB8_106:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r377}, %fd5965;
	}
	xor.b32  	%r378, %r377, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd5965;
	}
	mov.b64 	%fd5965, {%r379, %r378};

BB8_107:
	setp.eq.f64	%p4989, %fd77, 0d0000000000000000;
	@%p4989 bra 	BB8_110;
	bra.uni 	BB8_108;

BB8_110:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7392}, %fd77;
	}
	selp.b32	%r380, %r7392, 0, %p143;
	or.b32  	%r381, %r380, 2146435072;
	setp.lt.s32	%p235, %r15, 0;
	selp.b32	%r382, %r381, %r380, %p235;
	mov.u32 	%r383, 0;
	mov.b64 	%fd5965, {%r383, %r382};
	bra.uni 	BB8_111;

BB8_108:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7387}, %fd77;
	}
	setp.gt.s32	%p232, %r7387, -1;
	@%p232 bra 	BB8_111;

	cvt.rzi.f64.f64	%fd3662, %fd3293;
	setp.neu.f64	%p233, %fd3662, 0d4000000000000000;
	selp.f64	%fd5965, 0dFFF8000000000000, %fd5965, %p233;

BB8_111:
	@%p150 bra 	BB8_112;

	add.f64 	%fd5966, %fd77, 0d4000000000000000;
	abs.f64 	%fd5787, %fd77;
	setp.gtu.f64	%p237, %fd5787, 0d7FF0000000000000;
	@%p237 bra 	BB8_121;

	and.b32  	%r384, %r15, 2147483647;
	setp.ne.s32	%p238, %r384, 2146435072;
	@%p238 bra 	BB8_116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r385, %temp}, %fd3293;
	}
	setp.eq.s32	%p239, %r385, 0;
	@%p239 bra 	BB8_120;
	bra.uni 	BB8_116;

BB8_120:
	abs.f64 	%fd5789, %fd77;
	setp.gt.f64	%p242, %fd5789, 0d3FF0000000000000;
	selp.b32	%r394, 2146435072, 0, %p242;
	xor.b32  	%r395, %r394, 2146435072;
	setp.lt.s32	%p243, %r15, 0;
	selp.b32	%r396, %r395, %r394, %p243;
	setp.eq.f64	%p244, %fd77, 0dBFF0000000000000;
	selp.b32	%r397, 1072693248, %r396, %p244;
	mov.u32 	%r398, 0;
	mov.b64 	%fd5966, {%r398, %r397};
	bra.uni 	BB8_121;

BB8_112:
	mov.f64 	%fd5966, %fd5965;

BB8_121:
	setp.eq.f64	%p4990, %fd77, 0d3FF0000000000000;
	mov.f64 	%fd5931, 0d3FF0000000000000;
	mov.f64 	%fd5930, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd5929, 0dC338000000000000;
	mov.f64 	%fd5739, 0d3FE000000000000B;
	mov.f64 	%fd5738, 0d3FC5555555555511;
	mov.f64 	%fd5737, 0d3FA55555555502A1;
	mov.f64 	%fd5736, 0d3F81111111122322;
	mov.f64 	%fd5735, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5734, 0d3F2A01A014761F65;
	mov.f64 	%fd5733, 0d3EFA01997C89EB71;
	mov.f64 	%fd5732, 0d3EC71DEE62401315;
	mov.f64 	%fd5731, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5730, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5729, 0d4338000000000000;
	mov.f64 	%fd5728, 0d3FF71547652B82FE;
	mov.f64 	%fd5648, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3664, %fd5966;
	selp.f64	%fd3665, 0dBFF0000000000000, %fd3664, %p4990;
	div.rn.f64 	%fd159, %fd3665, %fd41;
	fma.rn.f64 	%fd3668, %fd159, %fd5728, %fd5729;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd3668;
	}
	add.rn.f64 	%fd3670, %fd3668, %fd5929;
	fma.rn.f64 	%fd3672, %fd3670, %fd5930, %fd159;
	fma.rn.f64 	%fd3674, %fd3670, %fd5648, %fd3672;
	fma.rn.f64 	%fd3677, %fd5730, %fd3674, %fd5731;
	fma.rn.f64 	%fd3679, %fd3677, %fd3674, %fd5732;
	fma.rn.f64 	%fd3681, %fd3679, %fd3674, %fd5733;
	fma.rn.f64 	%fd3683, %fd3681, %fd3674, %fd5734;
	fma.rn.f64 	%fd3685, %fd3683, %fd3674, %fd5735;
	fma.rn.f64 	%fd3687, %fd3685, %fd3674, %fd5736;
	fma.rn.f64 	%fd3689, %fd3687, %fd3674, %fd5737;
	fma.rn.f64 	%fd3691, %fd3689, %fd3674, %fd5738;
	fma.rn.f64 	%fd3693, %fd3691, %fd3674, %fd5739;
	fma.rn.f64 	%fd3695, %fd3693, %fd3674, %fd5931;
	fma.rn.f64 	%fd3696, %fd3695, %fd3674, %fd5931;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd3696;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd3696;
	}
	shl.b32 	%r399, %r37, 20;
	add.s32 	%r400, %r39, %r399;
	mov.b64 	%fd5967, {%r38, %r400};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r401}, %fd159;
	}
	mov.b32 	 %f11, %r401;
	abs.f32 	%f5, %f11;
	setp.lt.f32	%p246, %f5, 0f4086232B;
	@%p246 bra 	BB8_124;

	setp.lt.f64	%p247, %fd159, 0d0000000000000000;
	add.f64 	%fd3697, %fd159, 0d7FF0000000000000;
	selp.f64	%fd5967, 0d0000000000000000, %fd3697, %p247;
	setp.geu.f32	%p248, %f5, 0f40874800;
	@%p248 bra 	BB8_124;

	shr.u32 	%r402, %r37, 31;
	add.s32 	%r403, %r37, %r402;
	shr.s32 	%r404, %r403, 1;
	shl.b32 	%r405, %r404, 20;
	add.s32 	%r406, %r405, %r39;
	mov.b64 	%fd3698, {%r38, %r406};
	sub.s32 	%r407, %r37, %r404;
	shl.b32 	%r408, %r407, 20;
	add.s32 	%r409, %r408, 1072693248;
	mov.u32 	%r410, 0;
	mov.b64 	%fd3699, {%r410, %r409};
	mul.f64 	%fd5967, %fd3698, %fd3699;

BB8_124:
	mul.f64 	%fd164, %fd77, %fd5967;
	abs.f64 	%fd165, %fd9;
	// Callseq Start 400
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd165;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3293;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5979, [retval0+0];
	
	//{
	}// Callseq End 400
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd9;
	}
	setp.lt.s32	%p249, %r40, 0;
	and.pred  	%p4, %p249, %p143;
	mov.f64 	%fd5969, %fd5979;
	@!%p4 bra 	BB8_126;
	bra.uni 	BB8_125;

BB8_125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r411}, %fd5979;
	}
	xor.b32  	%r412, %r411, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r413, %temp}, %fd5979;
	}
	mov.b64 	%fd5969, {%r413, %r412};

BB8_126:
	setp.eq.f64	%p251, %fd9, 0d0000000000000000;
	@%p251 bra 	BB8_129;
	bra.uni 	BB8_127;

BB8_129:
	selp.b32	%r414, %r40, 0, %p143;
	or.b32  	%r415, %r414, 2146435072;
	setp.lt.s32	%p255, %r15, 0;
	selp.b32	%r416, %r415, %r414, %p255;
	mov.u32 	%r417, 0;
	mov.b64 	%fd5969, {%r417, %r416};
	bra.uni 	BB8_130;

BB8_127:
	setp.gt.s32	%p252, %r40, -1;
	@%p252 bra 	BB8_130;

	cvt.rzi.f64.f64	%fd3702, %fd3293;
	setp.neu.f64	%p253, %fd3702, 0d4000000000000000;
	selp.f64	%fd5969, 0dFFF8000000000000, %fd5969, %p253;

BB8_130:
	add.f64 	%fd5980, %fd9, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r418}, %fd5980;
	}
	and.b32  	%r41, %r418, 2146435072;
	setp.ne.s32	%p256, %r41, 2146435072;
	@%p256 bra 	BB8_131;

	setp.gtu.f64	%p257, %fd165, 0d7FF0000000000000;
	add.f64 	%fd5970, %fd9, 0d4000000000000000;
	@%p257 bra 	BB8_140;

	and.b32  	%r419, %r15, 2147483647;
	setp.ne.s32	%p258, %r419, 2146435072;
	@%p258 bra 	BB8_135;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r420, %temp}, %fd3293;
	}
	setp.eq.s32	%p259, %r420, 0;
	@%p259 bra 	BB8_139;
	bra.uni 	BB8_135;

BB8_139:
	setp.eq.f64	%p262, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p263, %fd165, 0d3FF0000000000000;
	selp.b32	%r429, 2146435072, 0, %p263;
	xor.b32  	%r430, %r429, 2146435072;
	setp.lt.s32	%p264, %r15, 0;
	selp.b32	%r431, %r430, %r429, %p264;
	selp.b32	%r432, 1072693248, %r431, %p262;
	mov.u32 	%r433, 0;
	mov.b64 	%fd5970, {%r433, %r432};
	bra.uni 	BB8_140;

BB8_131:
	mov.f64 	%fd5970, %fd5969;

BB8_140:
	setp.eq.f64	%p265, %fd9, 0d3FF0000000000000;
	selp.f64	%fd3705, 0d3FF0000000000000, %fd5970, %p265;
	mul.f64 	%fd3706, %fd40, %fd164;
	neg.f64 	%fd3707, %fd3706;
	div.rn.f64 	%fd176, %fd3707, %fd3705;
	mov.f64 	%fd3708, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd3708;
	}
	bfe.u32 	%r434, %r42, 20, 11;
	add.s32 	%r435, %r434, -1012;
	mov.u64 	%rd126, 4613937818241073152;
	shl.b64 	%rd13, %rd126, %r435;
	setp.eq.s64	%p266, %rd13, -9223372036854775808;
	abs.f64 	%fd177, %fd7;
	// Callseq Start 401
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd177;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3708;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5972, [retval0+0];
	
	//{
	}// Callseq End 401
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd7;
	}
	setp.lt.s32	%p267, %r43, 0;
	and.pred  	%p5, %p267, %p266;
	@!%p5 bra 	BB8_142;
	bra.uni 	BB8_141;

BB8_141:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r436}, %fd5972;
	}
	xor.b32  	%r437, %r436, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd5972;
	}
	mov.b64 	%fd5972, {%r438, %r437};

BB8_142:
	setp.eq.f64	%p268, %fd7, 0d0000000000000000;
	@%p268 bra 	BB8_145;
	bra.uni 	BB8_143;

BB8_145:
	selp.b32	%r439, %r43, 0, %p266;
	or.b32  	%r440, %r439, 2146435072;
	setp.lt.s32	%p272, %r42, 0;
	selp.b32	%r441, %r440, %r439, %p272;
	mov.u32 	%r442, 0;
	mov.b64 	%fd5972, {%r442, %r441};
	bra.uni 	BB8_146;

BB8_143:
	setp.gt.s32	%p269, %r43, -1;
	@%p269 bra 	BB8_146;

	cvt.rzi.f64.f64	%fd3710, %fd3708;
	setp.neu.f64	%p270, %fd3710, 0d4008000000000000;
	selp.f64	%fd5972, 0dFFF8000000000000, %fd5972, %p270;

BB8_146:
	add.f64 	%fd5973, %fd7, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r443}, %fd5973;
	}
	and.b32  	%r444, %r443, 2146435072;
	setp.ne.s32	%p273, %r444, 2146435072;
	@%p273 bra 	BB8_147;

	setp.gtu.f64	%p274, %fd177, 0d7FF0000000000000;
	@%p274 bra 	BB8_156;

	and.b32  	%r445, %r42, 2147483647;
	setp.ne.s32	%p275, %r445, 2146435072;
	@%p275 bra 	BB8_151;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r446, %temp}, %fd3708;
	}
	setp.eq.s32	%p276, %r446, 0;
	@%p276 bra 	BB8_155;
	bra.uni 	BB8_151;

BB8_155:
	setp.eq.f64	%p279, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p280, %fd177, 0d3FF0000000000000;
	selp.b32	%r455, 2146435072, 0, %p280;
	xor.b32  	%r456, %r455, 2146435072;
	setp.lt.s32	%p281, %r42, 0;
	selp.b32	%r457, %r456, %r455, %p281;
	selp.b32	%r458, 1072693248, %r457, %p279;
	mov.u32 	%r459, 0;
	mov.b64 	%fd5973, {%r459, %r458};
	bra.uni 	BB8_156;

BB8_147:
	mov.f64 	%fd5973, %fd5972;

BB8_156:
	setp.eq.f64	%p282, %fd7, 0d3FF0000000000000;
	selp.f64	%fd3713, 0d3FF0000000000000, %fd5973, %p282;
	div.rn.f64 	%fd188, %fd176, %fd3713;
	@!%p3 bra 	BB8_158;
	bra.uni 	BB8_157;

BB8_157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r460}, %fd5975;
	}
	xor.b32  	%r461, %r460, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r462, %temp}, %fd5975;
	}
	mov.b64 	%fd5975, {%r462, %r461};

BB8_158:
	setp.eq.f64	%p4991, %fd94, 0d0000000000000000;
	@%p4991 bra 	BB8_161;
	bra.uni 	BB8_159;

BB8_161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7390}, %fd94;
	}
	selp.b32	%r463, %r7390, 0, %p143;
	or.b32  	%r464, %r463, 2146435072;
	setp.lt.s32	%p287, %r15, 0;
	selp.b32	%r465, %r464, %r463, %p287;
	mov.u32 	%r466, 0;
	mov.b64 	%fd5975, {%r466, %r465};
	bra.uni 	BB8_162;

BB8_159:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7388}, %fd94;
	}
	setp.gt.s32	%p284, %r7388, -1;
	@%p284 bra 	BB8_162;

	cvt.rzi.f64.f64	%fd3715, %fd3293;
	setp.neu.f64	%p285, %fd3715, 0d4000000000000000;
	selp.f64	%fd5975, 0dFFF8000000000000, %fd5975, %p285;

BB8_162:
	@%p170 bra 	BB8_163;

	add.f64 	%fd5976, %fd94, 0d4000000000000000;
	abs.f64 	%fd5784, %fd94;
	setp.gtu.f64	%p289, %fd5784, 0d7FF0000000000000;
	@%p289 bra 	BB8_172;

	and.b32  	%r467, %r15, 2147483647;
	setp.ne.s32	%p290, %r467, 2146435072;
	@%p290 bra 	BB8_167;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r468, %temp}, %fd3293;
	}
	setp.eq.s32	%p291, %r468, 0;
	@%p291 bra 	BB8_171;
	bra.uni 	BB8_167;

BB8_171:
	abs.f64 	%fd5786, %fd94;
	setp.gt.f64	%p294, %fd5786, 0d3FF0000000000000;
	selp.b32	%r477, 2146435072, 0, %p294;
	xor.b32  	%r478, %r477, 2146435072;
	setp.lt.s32	%p295, %r15, 0;
	selp.b32	%r479, %r478, %r477, %p295;
	setp.eq.f64	%p296, %fd94, 0dBFF0000000000000;
	selp.b32	%r480, 1072693248, %r479, %p296;
	mov.u32 	%r481, 0;
	mov.b64 	%fd5976, {%r481, %r480};
	bra.uni 	BB8_172;

BB8_163:
	mov.f64 	%fd5976, %fd5975;

BB8_172:
	setp.eq.f64	%p4992, %fd94, 0d3FF0000000000000;
	mov.f64 	%fd5934, 0d3FF0000000000000;
	mov.f64 	%fd5933, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd5932, 0dC338000000000000;
	mov.f64 	%fd5751, 0d3FE000000000000B;
	mov.f64 	%fd5750, 0d3FC5555555555511;
	mov.f64 	%fd5749, 0d3FA55555555502A1;
	mov.f64 	%fd5748, 0d3F81111111122322;
	mov.f64 	%fd5747, 0d3F56C16C1852B7AF;
	mov.f64 	%fd5746, 0d3F2A01A014761F65;
	mov.f64 	%fd5745, 0d3EFA01997C89EB71;
	mov.f64 	%fd5744, 0d3EC71DEE62401315;
	mov.f64 	%fd5743, 0d3E928AF3FCA213EA;
	mov.f64 	%fd5742, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd5741, 0d4338000000000000;
	mov.f64 	%fd5740, 0d3FF71547652B82FE;
	mov.f64 	%fd5649, 0dBC7ABC9E3B39803F;
	neg.f64 	%fd3717, %fd5976;
	selp.f64	%fd3718, 0dBFF0000000000000, %fd3717, %p4992;
	div.rn.f64 	%fd197, %fd3718, %fd41;
	fma.rn.f64 	%fd3721, %fd197, %fd5740, %fd5741;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r44, %temp}, %fd3721;
	}
	add.rn.f64 	%fd3723, %fd3721, %fd5932;
	fma.rn.f64 	%fd3725, %fd3723, %fd5933, %fd197;
	fma.rn.f64 	%fd3727, %fd3723, %fd5649, %fd3725;
	fma.rn.f64 	%fd3730, %fd5742, %fd3727, %fd5743;
	fma.rn.f64 	%fd3732, %fd3730, %fd3727, %fd5744;
	fma.rn.f64 	%fd3734, %fd3732, %fd3727, %fd5745;
	fma.rn.f64 	%fd3736, %fd3734, %fd3727, %fd5746;
	fma.rn.f64 	%fd3738, %fd3736, %fd3727, %fd5747;
	fma.rn.f64 	%fd3740, %fd3738, %fd3727, %fd5748;
	fma.rn.f64 	%fd3742, %fd3740, %fd3727, %fd5749;
	fma.rn.f64 	%fd3744, %fd3742, %fd3727, %fd5750;
	fma.rn.f64 	%fd3746, %fd3744, %fd3727, %fd5751;
	fma.rn.f64 	%fd3748, %fd3746, %fd3727, %fd5934;
	fma.rn.f64 	%fd3749, %fd3748, %fd3727, %fd5934;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd3749;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd3749;
	}
	shl.b32 	%r482, %r44, 20;
	add.s32 	%r483, %r46, %r482;
	mov.b64 	%fd5977, {%r45, %r483};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r484}, %fd197;
	}
	mov.b32 	 %f12, %r484;
	abs.f32 	%f6, %f12;
	setp.lt.f32	%p298, %f6, 0f4086232B;
	@%p298 bra 	BB8_175;

	setp.lt.f64	%p299, %fd197, 0d0000000000000000;
	add.f64 	%fd3750, %fd197, 0d7FF0000000000000;
	selp.f64	%fd5977, 0d0000000000000000, %fd3750, %p299;
	setp.geu.f32	%p300, %f6, 0f40874800;
	@%p300 bra 	BB8_175;

	shr.u32 	%r485, %r44, 31;
	add.s32 	%r486, %r44, %r485;
	shr.s32 	%r487, %r486, 1;
	shl.b32 	%r488, %r487, 20;
	add.s32 	%r489, %r488, %r46;
	mov.b64 	%fd3751, {%r45, %r489};
	sub.s32 	%r490, %r44, %r487;
	shl.b32 	%r491, %r490, 20;
	add.s32 	%r492, %r491, 1072693248;
	mov.u32 	%r493, 0;
	mov.b64 	%fd3752, {%r493, %r492};
	mul.f64 	%fd5977, %fd3751, %fd3752;

BB8_175:
	mul.f64 	%fd202, %fd94, %fd5977;
	@!%p4 bra 	BB8_177;
	bra.uni 	BB8_176;

BB8_176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r494}, %fd5979;
	}
	xor.b32  	%r495, %r494, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r496, %temp}, %fd5979;
	}
	mov.b64 	%fd5979, {%r496, %r495};

BB8_177:
	@%p251 bra 	BB8_180;
	bra.uni 	BB8_178;

BB8_180:
	selp.b32	%r497, %r40, 0, %p143;
	or.b32  	%r498, %r497, 2146435072;
	setp.lt.s32	%p305, %r15, 0;
	selp.b32	%r499, %r498, %r497, %p305;
	mov.u32 	%r500, 0;
	mov.b64 	%fd5979, {%r500, %r499};
	bra.uni 	BB8_181;

BB8_178:
	setp.gt.s32	%p302, %r40, -1;
	@%p302 bra 	BB8_181;

	cvt.rzi.f64.f64	%fd3754, %fd3293;
	setp.neu.f64	%p303, %fd3754, 0d4000000000000000;
	selp.f64	%fd5979, 0dFFF8000000000000, %fd5979, %p303;

BB8_181:
	@%p256 bra 	BB8_182;

	setp.gtu.f64	%p307, %fd165, 0d7FF0000000000000;
	@%p307 bra 	BB8_191;

	and.b32  	%r501, %r15, 2147483647;
	setp.ne.s32	%p308, %r501, 2146435072;
	@%p308 bra 	BB8_186;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r502, %temp}, %fd3293;
	}
	setp.eq.s32	%p309, %r502, 0;
	@%p309 bra 	BB8_190;
	bra.uni 	BB8_186;

BB8_190:
	setp.eq.f64	%p312, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p313, %fd165, 0d3FF0000000000000;
	selp.b32	%r511, 2146435072, 0, %p313;
	xor.b32  	%r512, %r511, 2146435072;
	setp.lt.s32	%p314, %r15, 0;
	selp.b32	%r513, %r512, %r511, %p314;
	selp.b32	%r514, 1072693248, %r513, %p312;
	mov.u32 	%r515, 0;
	mov.b64 	%fd5980, {%r515, %r514};
	bra.uni 	BB8_191;

BB8_182:
	mov.f64 	%fd5980, %fd5979;

BB8_191:
	selp.f64	%fd3756, 0d3FF0000000000000, %fd5980, %p265;
	mul.f64 	%fd3757, %fd40, %fd202;
	neg.f64 	%fd3758, %fd3757;
	div.rn.f64 	%fd212, %fd3758, %fd3756;
	abs.f64 	%fd213, %fd8;
	// Callseq Start 402
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd213;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3708;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5982, [retval0+0];
	
	//{
	}// Callseq End 402
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd8;
	}
	setp.lt.s32	%p316, %r47, 0;
	and.pred  	%p6, %p316, %p266;
	@!%p6 bra 	BB8_193;
	bra.uni 	BB8_192;

BB8_192:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r516}, %fd5982;
	}
	xor.b32  	%r517, %r516, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r518, %temp}, %fd5982;
	}
	mov.b64 	%fd5982, {%r518, %r517};

BB8_193:
	setp.eq.f64	%p318, %fd8, 0d0000000000000000;
	@%p318 bra 	BB8_196;
	bra.uni 	BB8_194;

BB8_196:
	selp.b32	%r519, %r47, 0, %p266;
	or.b32  	%r520, %r519, 2146435072;
	setp.lt.s32	%p322, %r42, 0;
	selp.b32	%r521, %r520, %r519, %p322;
	mov.u32 	%r522, 0;
	mov.b64 	%fd5982, {%r522, %r521};
	bra.uni 	BB8_197;

BB8_194:
	setp.gt.s32	%p319, %r47, -1;
	@%p319 bra 	BB8_197;

	cvt.rzi.f64.f64	%fd3761, %fd3708;
	setp.neu.f64	%p320, %fd3761, 0d4008000000000000;
	selp.f64	%fd5982, 0dFFF8000000000000, %fd5982, %p320;

BB8_197:
	add.f64 	%fd5983, %fd8, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r523}, %fd5983;
	}
	and.b32  	%r524, %r523, 2146435072;
	setp.ne.s32	%p323, %r524, 2146435072;
	@%p323 bra 	BB8_198;

	setp.gtu.f64	%p324, %fd213, 0d7FF0000000000000;
	@%p324 bra 	BB8_207;

	and.b32  	%r525, %r42, 2147483647;
	setp.ne.s32	%p325, %r525, 2146435072;
	@%p325 bra 	BB8_202;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r526, %temp}, %fd3708;
	}
	setp.eq.s32	%p326, %r526, 0;
	@%p326 bra 	BB8_206;
	bra.uni 	BB8_202;

BB8_206:
	setp.eq.f64	%p329, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p330, %fd213, 0d3FF0000000000000;
	selp.b32	%r535, 2146435072, 0, %p330;
	xor.b32  	%r536, %r535, 2146435072;
	setp.lt.s32	%p331, %r42, 0;
	selp.b32	%r537, %r536, %r535, %p331;
	selp.b32	%r538, 1072693248, %r537, %p329;
	mov.u32 	%r539, 0;
	mov.b64 	%fd5983, {%r539, %r538};
	bra.uni 	BB8_207;

BB8_198:
	mov.f64 	%fd5983, %fd5982;

BB8_207:
	setp.eq.f64	%p332, %fd8, 0d3FF0000000000000;
	selp.f64	%fd3764, 0d3FF0000000000000, %fd5983, %p332;
	div.rn.f64 	%fd3765, %fd212, %fd3764;
	div.rn.f64 	%fd6375, %fd3765, %fd76;
	div.rn.f64 	%fd6374, %fd188, %fd76;
	mul.f64 	%fd6372, %fd40, %fd5953;
	mul.f64 	%fd6371, %fd40, %fd5949;
	bra.uni 	BB8_2223;

BB8_78:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7395}, %fd94;
	}
	and.b32  	%r318, %r7395, 2147483647;
	setp.ne.s32	%p204, %r318, 2146435072;
	@%p204 bra 	BB8_79;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd94;
	}
	setp.ne.s32	%p205, %r319, 0;
	mov.f64 	%fd5958, %fd5957;
	@%p205 bra 	BB8_83;

	shr.s32 	%r320, %r15, 31;
	and.b32  	%r321, %r320, -2146435072;
	add.s32 	%r322, %r321, 2146435072;
	or.b32  	%r323, %r322, -2147483648;
	selp.b32	%r324, %r323, %r322, %p3;
	mov.u32 	%r325, 0;
	mov.b64 	%fd5958, {%r325, %r324};
	bra.uni 	BB8_83;

BB8_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7393}, %fd77;
	}
	and.b32  	%r352, %r7393, 2147483647;
	setp.ne.s32	%p222, %r352, 2146435072;
	@%p222 bra 	BB8_98;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r353, %temp}, %fd77;
	}
	setp.ne.s32	%p223, %r353, 0;
	mov.f64 	%fd5962, %fd5961;
	@%p223 bra 	BB8_102;

	shr.s32 	%r354, %r15, 31;
	and.b32  	%r355, %r354, -2146435072;
	add.s32 	%r356, %r355, 2146435072;
	or.b32  	%r357, %r356, -2147483648;
	selp.b32	%r358, %r357, %r356, %p2;
	mov.u32 	%r359, 0;
	mov.b64 	%fd5962, {%r359, %r358};
	bra.uni 	BB8_102;

BB8_116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7391}, %fd77;
	}
	and.b32  	%r386, %r7391, 2147483647;
	setp.ne.s32	%p240, %r386, 2146435072;
	@%p240 bra 	BB8_117;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r387, %temp}, %fd77;
	}
	setp.ne.s32	%p241, %r387, 0;
	mov.f64 	%fd5966, %fd5965;
	@%p241 bra 	BB8_121;

	shr.s32 	%r388, %r15, 31;
	and.b32  	%r389, %r388, -2146435072;
	add.s32 	%r390, %r389, 2146435072;
	or.b32  	%r391, %r390, -2147483648;
	selp.b32	%r392, %r391, %r390, %p2;
	mov.u32 	%r393, 0;
	mov.b64 	%fd5966, {%r393, %r392};
	bra.uni 	BB8_121;

BB8_135:
	and.b32  	%r421, %r40, 2147483647;
	setp.ne.s32	%p260, %r421, 2146435072;
	@%p260 bra 	BB8_136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r422, %temp}, %fd9;
	}
	setp.ne.s32	%p261, %r422, 0;
	mov.f64 	%fd5970, %fd5969;
	@%p261 bra 	BB8_140;

	shr.s32 	%r423, %r15, 31;
	and.b32  	%r424, %r423, -2146435072;
	add.s32 	%r425, %r424, 2146435072;
	or.b32  	%r426, %r425, -2147483648;
	selp.b32	%r427, %r426, %r425, %p4;
	mov.u32 	%r428, 0;
	mov.b64 	%fd5970, {%r428, %r427};
	bra.uni 	BB8_140;

BB8_151:
	and.b32  	%r447, %r43, 2147483647;
	setp.ne.s32	%p277, %r447, 2146435072;
	@%p277 bra 	BB8_152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd7;
	}
	setp.ne.s32	%p278, %r448, 0;
	mov.f64 	%fd5973, %fd5972;
	@%p278 bra 	BB8_156;

	shr.s32 	%r449, %r42, 31;
	and.b32  	%r450, %r449, -2146435072;
	add.s32 	%r451, %r450, 2146435072;
	or.b32  	%r452, %r451, -2147483648;
	selp.b32	%r453, %r452, %r451, %p5;
	mov.u32 	%r454, 0;
	mov.b64 	%fd5973, {%r454, %r453};
	bra.uni 	BB8_156;

BB8_167:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7389}, %fd94;
	}
	and.b32  	%r469, %r7389, 2147483647;
	setp.ne.s32	%p292, %r469, 2146435072;
	@%p292 bra 	BB8_168;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r470, %temp}, %fd94;
	}
	setp.ne.s32	%p293, %r470, 0;
	mov.f64 	%fd5976, %fd5975;
	@%p293 bra 	BB8_172;

	shr.s32 	%r471, %r15, 31;
	and.b32  	%r472, %r471, -2146435072;
	add.s32 	%r473, %r472, 2146435072;
	or.b32  	%r474, %r473, -2147483648;
	selp.b32	%r475, %r474, %r473, %p3;
	mov.u32 	%r476, 0;
	mov.b64 	%fd5976, {%r476, %r475};
	bra.uni 	BB8_172;

BB8_186:
	and.b32  	%r503, %r40, 2147483647;
	setp.ne.s32	%p310, %r503, 2146435072;
	@%p310 bra 	BB8_187;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r504, %temp}, %fd9;
	}
	setp.ne.s32	%p311, %r504, 0;
	mov.f64 	%fd5980, %fd5979;
	@%p311 bra 	BB8_191;

	shr.s32 	%r505, %r15, 31;
	and.b32  	%r506, %r505, -2146435072;
	add.s32 	%r507, %r506, 2146435072;
	or.b32  	%r508, %r507, -2147483648;
	selp.b32	%r509, %r508, %r507, %p4;
	mov.u32 	%r510, 0;
	mov.b64 	%fd5980, {%r510, %r509};
	bra.uni 	BB8_191;

BB8_202:
	and.b32  	%r527, %r47, 2147483647;
	setp.ne.s32	%p327, %r527, 2146435072;
	@%p327 bra 	BB8_203;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r528, %temp}, %fd8;
	}
	setp.ne.s32	%p328, %r528, 0;
	mov.f64 	%fd5983, %fd5982;
	@%p328 bra 	BB8_207;

	shr.s32 	%r529, %r42, 31;
	and.b32  	%r530, %r529, -2146435072;
	add.s32 	%r531, %r530, 2146435072;
	or.b32  	%r532, %r531, -2147483648;
	selp.b32	%r533, %r532, %r531, %p6;
	mov.u32 	%r534, 0;
	mov.b64 	%fd5983, {%r534, %r533};
	bra.uni 	BB8_207;

BB8_1528:
	setp.gt.s32	%p1708, %r119, -1;
	@%p1708 bra 	BB8_1531;

	cvt.rzi.f64.f64	%fd4335, %fd4333;
	setp.neu.f64	%p1709, %fd4335, 0d4010000000000000;
	selp.f64	%fd6238, 0dFFF8000000000000, %fd6238, %p1709;

BB8_1531:
	add.f64 	%fd6239, %fd1149, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2558}, %fd6239;
	}
	and.b32  	%r2559, %r2558, 2146435072;
	setp.ne.s32	%p1712, %r2559, 2146435072;
	@%p1712 bra 	BB8_1532;

	setp.gtu.f64	%p1713, %fd1150, 0d7FF0000000000000;
	@%p1713 bra 	BB8_1541;

	and.b32  	%r2560, %r121, 2147483647;
	setp.ne.s32	%p1714, %r2560, 2146435072;
	@%p1714 bra 	BB8_1536;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2561, %temp}, %fd4333;
	}
	setp.eq.s32	%p1715, %r2561, 0;
	@%p1715 bra 	BB8_1540;
	bra.uni 	BB8_1536;

BB8_1540:
	setp.gt.f64	%p1718, %fd1150, 0d3FF0000000000000;
	selp.b32	%r2570, 2146435072, 0, %p1718;
	xor.b32  	%r2571, %r2570, 2146435072;
	setp.lt.s32	%p1719, %r121, 0;
	selp.b32	%r2572, %r2571, %r2570, %p1719;
	setp.eq.f64	%p1720, %fd1149, 0dBFF0000000000000;
	selp.b32	%r2573, 1072693248, %r2572, %p1720;
	mov.u32 	%r2574, 0;
	mov.b64 	%fd6239, {%r2574, %r2573};
	bra.uni 	BB8_1541;

BB8_1532:
	mov.f64 	%fd6239, %fd6238;

BB8_1541:
	mul.f64 	%fd4337, %fd6239, 0dC0955B8000000000;
	setp.eq.f64	%p1721, %fd1149, 0d3FF0000000000000;
	selp.f64	%fd4338, 0dC0955B8000000000, %fd4337, %p1721;
	mul.f64 	%fd4339, %fd6236, 0d4071160000000000;
	selp.f64	%fd4340, 0d4071160000000000, %fd4339, %p1721;
	add.f64 	%fd1171, %fd4340, %fd4338;
	mov.f64 	%fd4341, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd4341;
	}
	bfe.u32 	%r2575, %r122, 20, 11;
	add.s32 	%r2576, %r2575, -1012;
	mov.u64 	%rd174, 4617315517961601024;
	shl.b64 	%rd61, %rd174, %r2576;
	setp.eq.s64	%p1722, %rd61, -9223372036854775808;
	// Callseq Start 476
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1150;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4341;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6241, [retval0+0];
	
	//{
	}// Callseq End 476
	and.pred  	%p85, %p1690, %p1722;
	@!%p85 bra 	BB8_1543;
	bra.uni 	BB8_1542;

BB8_1542:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2577}, %fd6241;
	}
	xor.b32  	%r2578, %r2577, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2579, %temp}, %fd6241;
	}
	mov.b64 	%fd6241, {%r2579, %r2578};

BB8_1543:
	@%p1691 bra 	BB8_1546;
	bra.uni 	BB8_1544;

BB8_1546:
	selp.b32	%r2580, %r119, 0, %p1722;
	or.b32  	%r2581, %r2580, 2146435072;
	setp.lt.s32	%p1728, %r122, 0;
	selp.b32	%r2582, %r2581, %r2580, %p1728;
	mov.u32 	%r2583, 0;
	mov.b64 	%fd6241, {%r2583, %r2582};
	bra.uni 	BB8_1547;

BB8_1544:
	setp.gt.s32	%p1725, %r119, -1;
	@%p1725 bra 	BB8_1547;

	cvt.rzi.f64.f64	%fd4343, %fd4341;
	setp.neu.f64	%p1726, %fd4343, 0d4014000000000000;
	selp.f64	%fd6241, 0dFFF8000000000000, %fd6241, %p1726;

BB8_1547:
	add.f64 	%fd6242, %fd1149, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2584}, %fd6242;
	}
	and.b32  	%r2585, %r2584, 2146435072;
	setp.ne.s32	%p1729, %r2585, 2146435072;
	@%p1729 bra 	BB8_1548;

	setp.gtu.f64	%p1730, %fd1150, 0d7FF0000000000000;
	@%p1730 bra 	BB8_1557;

	and.b32  	%r2586, %r122, 2147483647;
	setp.ne.s32	%p1731, %r2586, 2146435072;
	@%p1731 bra 	BB8_1552;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2587, %temp}, %fd4341;
	}
	setp.eq.s32	%p1732, %r2587, 0;
	@%p1732 bra 	BB8_1556;
	bra.uni 	BB8_1552;

BB8_1556:
	setp.gt.f64	%p1735, %fd1150, 0d3FF0000000000000;
	selp.b32	%r2596, 2146435072, 0, %p1735;
	xor.b32  	%r2597, %r2596, 2146435072;
	setp.lt.s32	%p1736, %r122, 0;
	selp.b32	%r2598, %r2597, %r2596, %p1736;
	setp.eq.f64	%p1737, %fd1149, 0dBFF0000000000000;
	selp.b32	%r2599, 1072693248, %r2598, %p1737;
	mov.u32 	%r2600, 0;
	mov.b64 	%fd6242, {%r2600, %r2599};
	bra.uni 	BB8_1557;

BB8_1548:
	mov.f64 	%fd6242, %fd6241;

BB8_1557:
	mul.f64 	%fd4345, %fd6242, 0d40A338C000000000;
	selp.f64	%fd4346, 0d40A338C000000000, %fd4345, %p1721;
	add.f64 	%fd1182, %fd1171, %fd4346;
	mov.f64 	%fd4347, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd4347;
	}
	bfe.u32 	%r2601, %r123, 20, 11;
	add.s32 	%r2602, %r2601, -1012;
	mov.u64 	%rd175, 4618441417868443648;
	shl.b64 	%rd62, %rd175, %r2602;
	setp.eq.s64	%p1739, %rd62, -9223372036854775808;
	// Callseq Start 477
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1150;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4347;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6244, [retval0+0];
	
	//{
	}// Callseq End 477
	and.pred  	%p86, %p1690, %p1739;
	@!%p86 bra 	BB8_1559;
	bra.uni 	BB8_1558;

BB8_1558:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2603}, %fd6244;
	}
	xor.b32  	%r2604, %r2603, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2605, %temp}, %fd6244;
	}
	mov.b64 	%fd6244, {%r2605, %r2604};

BB8_1559:
	@%p1691 bra 	BB8_1562;
	bra.uni 	BB8_1560;

BB8_1562:
	selp.b32	%r2606, %r119, 0, %p1739;
	or.b32  	%r2607, %r2606, 2146435072;
	setp.lt.s32	%p1745, %r123, 0;
	selp.b32	%r2608, %r2607, %r2606, %p1745;
	mov.u32 	%r2609, 0;
	mov.b64 	%fd6244, {%r2609, %r2608};
	bra.uni 	BB8_1563;

BB8_1560:
	setp.gt.s32	%p1742, %r119, -1;
	@%p1742 bra 	BB8_1563;

	cvt.rzi.f64.f64	%fd4349, %fd4347;
	setp.neu.f64	%p1743, %fd4349, 0d4018000000000000;
	selp.f64	%fd6244, 0dFFF8000000000000, %fd6244, %p1743;

BB8_1563:
	add.f64 	%fd6245, %fd1149, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2610}, %fd6245;
	}
	and.b32  	%r2611, %r2610, 2146435072;
	setp.ne.s32	%p1746, %r2611, 2146435072;
	@%p1746 bra 	BB8_1564;

	setp.gtu.f64	%p1747, %fd1150, 0d7FF0000000000000;
	@%p1747 bra 	BB8_1573;

	and.b32  	%r2612, %r123, 2147483647;
	setp.ne.s32	%p1748, %r2612, 2146435072;
	@%p1748 bra 	BB8_1568;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2613, %temp}, %fd4347;
	}
	setp.eq.s32	%p1749, %r2613, 0;
	@%p1749 bra 	BB8_1572;
	bra.uni 	BB8_1568;

BB8_1572:
	setp.gt.f64	%p1752, %fd1150, 0d3FF0000000000000;
	selp.b32	%r2622, 2146435072, 0, %p1752;
	xor.b32  	%r2623, %r2622, 2146435072;
	setp.lt.s32	%p1753, %r123, 0;
	selp.b32	%r2624, %r2623, %r2622, %p1753;
	setp.eq.f64	%p1754, %fd1149, 0dBFF0000000000000;
	selp.b32	%r2625, 1072693248, %r2624, %p1754;
	mov.u32 	%r2626, 0;
	mov.b64 	%fd6245, {%r2626, %r2625};
	bra.uni 	BB8_1573;

BB8_1564:
	mov.f64 	%fd6245, %fd6244;

BB8_1573:
	mul.f64 	%fd4351, %fd6245, 0dC09DE68000000000;
	selp.f64	%fd4352, 0dC09DE68000000000, %fd4351, %p1721;
	add.f64 	%fd1193, %fd1182, %fd4352;
	mov.f64 	%fd4353, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd4353;
	}
	bfe.u32 	%r2627, %r124, 20, 11;
	add.s32 	%r2628, %r2627, -1012;
	mov.u64 	%rd176, 4619567317775286272;
	shl.b64 	%rd63, %rd176, %r2628;
	setp.eq.s64	%p1756, %rd63, -9223372036854775808;
	// Callseq Start 478
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1150;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4353;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6247, [retval0+0];
	
	//{
	}// Callseq End 478
	and.pred  	%p87, %p1690, %p1756;
	@!%p87 bra 	BB8_1575;
	bra.uni 	BB8_1574;

BB8_1574:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2629}, %fd6247;
	}
	xor.b32  	%r2630, %r2629, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2631, %temp}, %fd6247;
	}
	mov.b64 	%fd6247, {%r2631, %r2630};

BB8_1575:
	@%p1691 bra 	BB8_1578;
	bra.uni 	BB8_1576;

BB8_1578:
	selp.b32	%r2632, %r119, 0, %p1756;
	or.b32  	%r2633, %r2632, 2146435072;
	setp.lt.s32	%p1762, %r124, 0;
	selp.b32	%r2634, %r2633, %r2632, %p1762;
	mov.u32 	%r2635, 0;
	mov.b64 	%fd6247, {%r2635, %r2634};
	bra.uni 	BB8_1579;

BB8_1576:
	setp.gt.s32	%p1759, %r119, -1;
	@%p1759 bra 	BB8_1579;

	cvt.rzi.f64.f64	%fd4355, %fd4353;
	setp.neu.f64	%p1760, %fd4355, 0d401C000000000000;
	selp.f64	%fd6247, 0dFFF8000000000000, %fd6247, %p1760;

BB8_1579:
	add.f64 	%fd6248, %fd1149, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2636}, %fd6248;
	}
	and.b32  	%r2637, %r2636, 2146435072;
	setp.ne.s32	%p1763, %r2637, 2146435072;
	@%p1763 bra 	BB8_1580;

	setp.gtu.f64	%p1764, %fd1150, 0d7FF0000000000000;
	@%p1764 bra 	BB8_1589;

	and.b32  	%r2638, %r124, 2147483647;
	setp.ne.s32	%p1765, %r2638, 2146435072;
	@%p1765 bra 	BB8_1584;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2639, %temp}, %fd4353;
	}
	setp.eq.s32	%p1766, %r2639, 0;
	@%p1766 bra 	BB8_1588;
	bra.uni 	BB8_1584;

BB8_1588:
	setp.gt.f64	%p1769, %fd1150, 0d3FF0000000000000;
	selp.b32	%r2648, 2146435072, 0, %p1769;
	xor.b32  	%r2649, %r2648, 2146435072;
	setp.lt.s32	%p1770, %r124, 0;
	selp.b32	%r2650, %r2649, %r2648, %p1770;
	setp.eq.f64	%p1771, %fd1149, 0dBFF0000000000000;
	selp.b32	%r2651, 1072693248, %r2650, %p1771;
	mov.u32 	%r2652, 0;
	mov.b64 	%fd6248, {%r2652, %r2651};
	bra.uni 	BB8_1589;

BB8_1580:
	mov.f64 	%fd6248, %fd6247;

BB8_1589:
	mul.f64 	%fd4357, %fd6248, 0d4081160000000000;
	selp.f64	%fd4358, 0d4081160000000000, %fd4357, %p1721;
	add.f64 	%fd6371, %fd1193, %fd4358;

BB8_1590:
	div.rn.f64 	%fd1206, %fd76, %fd8;
	sub.f64 	%fd1207, %fd6, %fd1206;
	setp.gt.f64	%p1773, %fd1207, 0d0000000000000000;
	setp.lt.f64	%p1774, %fd1207, 0d3FF0000000000000;
	and.pred  	%p88, %p1773, %p1774;
	mov.f64 	%fd6372, %fd6348;
	@!%p88 bra 	BB8_1672;
	bra.uni 	BB8_1591;

BB8_1591:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r125}, %fd1207;
	}
	mov.f64 	%fd4360, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd4360;
	}
	bfe.u32 	%r2653, %r126, 20, 11;
	add.s32 	%r2654, %r2653, -1012;
	mov.u64 	%rd177, 4613937818241073152;
	shl.b64 	%rd64, %rd177, %r2654;
	setp.eq.s64	%p1775, %rd64, -9223372036854775808;
	abs.f64 	%fd1208, %fd1207;
	// Callseq Start 479
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1208;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4360;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6251, [retval0+0];
	
	//{
	}// Callseq End 479
	setp.lt.s32	%p1776, %r125, 0;
	and.pred  	%p89, %p1776, %p1775;
	@!%p89 bra 	BB8_1593;
	bra.uni 	BB8_1592;

BB8_1592:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2655}, %fd6251;
	}
	xor.b32  	%r2656, %r2655, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2657, %temp}, %fd6251;
	}
	mov.b64 	%fd6251, {%r2657, %r2656};

BB8_1593:
	setp.eq.f64	%p1777, %fd1207, 0d0000000000000000;
	@%p1777 bra 	BB8_1596;
	bra.uni 	BB8_1594;

BB8_1596:
	selp.b32	%r2658, %r125, 0, %p1775;
	or.b32  	%r2659, %r2658, 2146435072;
	setp.lt.s32	%p1781, %r126, 0;
	selp.b32	%r2660, %r2659, %r2658, %p1781;
	mov.u32 	%r2661, 0;
	mov.b64 	%fd6251, {%r2661, %r2660};
	bra.uni 	BB8_1597;

BB8_1594:
	setp.gt.s32	%p1778, %r125, -1;
	@%p1778 bra 	BB8_1597;

	cvt.rzi.f64.f64	%fd4362, %fd4360;
	setp.neu.f64	%p1779, %fd4362, 0d4008000000000000;
	selp.f64	%fd6251, 0dFFF8000000000000, %fd6251, %p1779;

BB8_1597:
	add.f64 	%fd6252, %fd1207, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2662}, %fd6252;
	}
	and.b32  	%r2663, %r2662, 2146435072;
	setp.ne.s32	%p1782, %r2663, 2146435072;
	@%p1782 bra 	BB8_1598;

	setp.gtu.f64	%p1783, %fd1208, 0d7FF0000000000000;
	@%p1783 bra 	BB8_1607;

	and.b32  	%r2664, %r126, 2147483647;
	setp.ne.s32	%p1784, %r2664, 2146435072;
	@%p1784 bra 	BB8_1602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2665, %temp}, %fd4360;
	}
	setp.eq.s32	%p1785, %r2665, 0;
	@%p1785 bra 	BB8_1606;
	bra.uni 	BB8_1602;

BB8_1606:
	setp.gt.f64	%p1788, %fd1208, 0d3FF0000000000000;
	selp.b32	%r2674, 2146435072, 0, %p1788;
	xor.b32  	%r2675, %r2674, 2146435072;
	setp.lt.s32	%p1789, %r126, 0;
	selp.b32	%r2676, %r2675, %r2674, %p1789;
	setp.eq.f64	%p1790, %fd1207, 0dBFF0000000000000;
	selp.b32	%r2677, 1072693248, %r2676, %p1790;
	mov.u32 	%r2678, 0;
	mov.b64 	%fd6252, {%r2678, %r2677};
	bra.uni 	BB8_1607;

BB8_1598:
	mov.f64 	%fd6252, %fd6251;

BB8_1607:
	mov.f64 	%fd4364, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd4364;
	}
	bfe.u32 	%r2679, %r127, 20, 11;
	add.s32 	%r2680, %r2679, -1012;
	mov.u64 	%rd178, 4616189618054758400;
	shl.b64 	%rd65, %rd178, %r2680;
	setp.eq.s64	%p1791, %rd65, -9223372036854775808;
	// Callseq Start 480
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1208;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4364;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6254, [retval0+0];
	
	//{
	}// Callseq End 480
	and.pred  	%p90, %p1776, %p1791;
	@!%p90 bra 	BB8_1609;
	bra.uni 	BB8_1608;

BB8_1608:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2681}, %fd6254;
	}
	xor.b32  	%r2682, %r2681, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2683, %temp}, %fd6254;
	}
	mov.b64 	%fd6254, {%r2683, %r2682};

BB8_1609:
	@%p1777 bra 	BB8_1612;
	bra.uni 	BB8_1610;

BB8_1612:
	selp.b32	%r2684, %r125, 0, %p1791;
	or.b32  	%r2685, %r2684, 2146435072;
	setp.lt.s32	%p1797, %r127, 0;
	selp.b32	%r2686, %r2685, %r2684, %p1797;
	mov.u32 	%r2687, 0;
	mov.b64 	%fd6254, {%r2687, %r2686};
	bra.uni 	BB8_1613;

BB8_1610:
	setp.gt.s32	%p1794, %r125, -1;
	@%p1794 bra 	BB8_1613;

	cvt.rzi.f64.f64	%fd4366, %fd4364;
	setp.neu.f64	%p1795, %fd4366, 0d4010000000000000;
	selp.f64	%fd6254, 0dFFF8000000000000, %fd6254, %p1795;

BB8_1613:
	add.f64 	%fd6255, %fd1207, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2688}, %fd6255;
	}
	and.b32  	%r2689, %r2688, 2146435072;
	setp.ne.s32	%p1798, %r2689, 2146435072;
	@%p1798 bra 	BB8_1614;

	setp.gtu.f64	%p1799, %fd1208, 0d7FF0000000000000;
	@%p1799 bra 	BB8_1623;

	and.b32  	%r2690, %r127, 2147483647;
	setp.ne.s32	%p1800, %r2690, 2146435072;
	@%p1800 bra 	BB8_1618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2691, %temp}, %fd4364;
	}
	setp.eq.s32	%p1801, %r2691, 0;
	@%p1801 bra 	BB8_1622;
	bra.uni 	BB8_1618;

BB8_1622:
	setp.gt.f64	%p1804, %fd1208, 0d3FF0000000000000;
	selp.b32	%r2700, 2146435072, 0, %p1804;
	xor.b32  	%r2701, %r2700, 2146435072;
	setp.lt.s32	%p1805, %r127, 0;
	selp.b32	%r2702, %r2701, %r2700, %p1805;
	setp.eq.f64	%p1806, %fd1207, 0dBFF0000000000000;
	selp.b32	%r2703, 1072693248, %r2702, %p1806;
	mov.u32 	%r2704, 0;
	mov.b64 	%fd6255, {%r2704, %r2703};
	bra.uni 	BB8_1623;

BB8_1614:
	mov.f64 	%fd6255, %fd6254;

BB8_1623:
	mul.f64 	%fd4368, %fd6255, 0dC0955B8000000000;
	setp.eq.f64	%p1807, %fd1207, 0d3FF0000000000000;
	selp.f64	%fd4369, 0dC0955B8000000000, %fd4368, %p1807;
	mul.f64 	%fd4370, %fd6252, 0d4071160000000000;
	selp.f64	%fd4371, 0d4071160000000000, %fd4370, %p1807;
	add.f64 	%fd1229, %fd4371, %fd4369;
	mov.f64 	%fd4372, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r128}, %fd4372;
	}
	bfe.u32 	%r2705, %r128, 20, 11;
	add.s32 	%r2706, %r2705, -1012;
	mov.u64 	%rd179, 4617315517961601024;
	shl.b64 	%rd66, %rd179, %r2706;
	setp.eq.s64	%p1808, %rd66, -9223372036854775808;
	// Callseq Start 481
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1208;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4372;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6257, [retval0+0];
	
	//{
	}// Callseq End 481
	and.pred  	%p91, %p1776, %p1808;
	@!%p91 bra 	BB8_1625;
	bra.uni 	BB8_1624;

BB8_1624:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2707}, %fd6257;
	}
	xor.b32  	%r2708, %r2707, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2709, %temp}, %fd6257;
	}
	mov.b64 	%fd6257, {%r2709, %r2708};

BB8_1625:
	@%p1777 bra 	BB8_1628;
	bra.uni 	BB8_1626;

BB8_1628:
	selp.b32	%r2710, %r125, 0, %p1808;
	or.b32  	%r2711, %r2710, 2146435072;
	setp.lt.s32	%p1814, %r128, 0;
	selp.b32	%r2712, %r2711, %r2710, %p1814;
	mov.u32 	%r2713, 0;
	mov.b64 	%fd6257, {%r2713, %r2712};
	bra.uni 	BB8_1629;

BB8_1626:
	setp.gt.s32	%p1811, %r125, -1;
	@%p1811 bra 	BB8_1629;

	cvt.rzi.f64.f64	%fd4374, %fd4372;
	setp.neu.f64	%p1812, %fd4374, 0d4014000000000000;
	selp.f64	%fd6257, 0dFFF8000000000000, %fd6257, %p1812;

BB8_1629:
	add.f64 	%fd6258, %fd1207, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2714}, %fd6258;
	}
	and.b32  	%r2715, %r2714, 2146435072;
	setp.ne.s32	%p1815, %r2715, 2146435072;
	@%p1815 bra 	BB8_1630;

	setp.gtu.f64	%p1816, %fd1208, 0d7FF0000000000000;
	@%p1816 bra 	BB8_1639;

	and.b32  	%r2716, %r128, 2147483647;
	setp.ne.s32	%p1817, %r2716, 2146435072;
	@%p1817 bra 	BB8_1634;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2717, %temp}, %fd4372;
	}
	setp.eq.s32	%p1818, %r2717, 0;
	@%p1818 bra 	BB8_1638;
	bra.uni 	BB8_1634;

BB8_1638:
	setp.gt.f64	%p1821, %fd1208, 0d3FF0000000000000;
	selp.b32	%r2726, 2146435072, 0, %p1821;
	xor.b32  	%r2727, %r2726, 2146435072;
	setp.lt.s32	%p1822, %r128, 0;
	selp.b32	%r2728, %r2727, %r2726, %p1822;
	setp.eq.f64	%p1823, %fd1207, 0dBFF0000000000000;
	selp.b32	%r2729, 1072693248, %r2728, %p1823;
	mov.u32 	%r2730, 0;
	mov.b64 	%fd6258, {%r2730, %r2729};
	bra.uni 	BB8_1639;

BB8_1630:
	mov.f64 	%fd6258, %fd6257;

BB8_1639:
	mul.f64 	%fd4376, %fd6258, 0d40A338C000000000;
	selp.f64	%fd4377, 0d40A338C000000000, %fd4376, %p1807;
	add.f64 	%fd1240, %fd1229, %fd4377;
	mov.f64 	%fd4378, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd4378;
	}
	bfe.u32 	%r2731, %r129, 20, 11;
	add.s32 	%r2732, %r2731, -1012;
	mov.u64 	%rd180, 4618441417868443648;
	shl.b64 	%rd67, %rd180, %r2732;
	setp.eq.s64	%p1825, %rd67, -9223372036854775808;
	// Callseq Start 482
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1208;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4378;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6260, [retval0+0];
	
	//{
	}// Callseq End 482
	and.pred  	%p92, %p1776, %p1825;
	@!%p92 bra 	BB8_1641;
	bra.uni 	BB8_1640;

BB8_1640:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2733}, %fd6260;
	}
	xor.b32  	%r2734, %r2733, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2735, %temp}, %fd6260;
	}
	mov.b64 	%fd6260, {%r2735, %r2734};

BB8_1641:
	@%p1777 bra 	BB8_1644;
	bra.uni 	BB8_1642;

BB8_1644:
	selp.b32	%r2736, %r125, 0, %p1825;
	or.b32  	%r2737, %r2736, 2146435072;
	setp.lt.s32	%p1831, %r129, 0;
	selp.b32	%r2738, %r2737, %r2736, %p1831;
	mov.u32 	%r2739, 0;
	mov.b64 	%fd6260, {%r2739, %r2738};
	bra.uni 	BB8_1645;

BB8_1642:
	setp.gt.s32	%p1828, %r125, -1;
	@%p1828 bra 	BB8_1645;

	cvt.rzi.f64.f64	%fd4380, %fd4378;
	setp.neu.f64	%p1829, %fd4380, 0d4018000000000000;
	selp.f64	%fd6260, 0dFFF8000000000000, %fd6260, %p1829;

BB8_1645:
	add.f64 	%fd6261, %fd1207, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2740}, %fd6261;
	}
	and.b32  	%r2741, %r2740, 2146435072;
	setp.ne.s32	%p1832, %r2741, 2146435072;
	@%p1832 bra 	BB8_1646;

	setp.gtu.f64	%p1833, %fd1208, 0d7FF0000000000000;
	@%p1833 bra 	BB8_1655;

	and.b32  	%r2742, %r129, 2147483647;
	setp.ne.s32	%p1834, %r2742, 2146435072;
	@%p1834 bra 	BB8_1650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2743, %temp}, %fd4378;
	}
	setp.eq.s32	%p1835, %r2743, 0;
	@%p1835 bra 	BB8_1654;
	bra.uni 	BB8_1650;

BB8_1654:
	setp.gt.f64	%p1838, %fd1208, 0d3FF0000000000000;
	selp.b32	%r2752, 2146435072, 0, %p1838;
	xor.b32  	%r2753, %r2752, 2146435072;
	setp.lt.s32	%p1839, %r129, 0;
	selp.b32	%r2754, %r2753, %r2752, %p1839;
	setp.eq.f64	%p1840, %fd1207, 0dBFF0000000000000;
	selp.b32	%r2755, 1072693248, %r2754, %p1840;
	mov.u32 	%r2756, 0;
	mov.b64 	%fd6261, {%r2756, %r2755};
	bra.uni 	BB8_1655;

BB8_1646:
	mov.f64 	%fd6261, %fd6260;

BB8_1655:
	mul.f64 	%fd4382, %fd6261, 0dC09DE68000000000;
	selp.f64	%fd4383, 0dC09DE68000000000, %fd4382, %p1807;
	add.f64 	%fd1251, %fd1240, %fd4383;
	mov.f64 	%fd4384, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd4384;
	}
	bfe.u32 	%r2757, %r130, 20, 11;
	add.s32 	%r2758, %r2757, -1012;
	mov.u64 	%rd181, 4619567317775286272;
	shl.b64 	%rd68, %rd181, %r2758;
	setp.eq.s64	%p1842, %rd68, -9223372036854775808;
	// Callseq Start 483
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1208;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4384;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6263, [retval0+0];
	
	//{
	}// Callseq End 483
	and.pred  	%p93, %p1776, %p1842;
	@!%p93 bra 	BB8_1657;
	bra.uni 	BB8_1656;

BB8_1656:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2759}, %fd6263;
	}
	xor.b32  	%r2760, %r2759, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2761, %temp}, %fd6263;
	}
	mov.b64 	%fd6263, {%r2761, %r2760};

BB8_1657:
	@%p1777 bra 	BB8_1660;
	bra.uni 	BB8_1658;

BB8_1660:
	selp.b32	%r2762, %r125, 0, %p1842;
	or.b32  	%r2763, %r2762, 2146435072;
	setp.lt.s32	%p1848, %r130, 0;
	selp.b32	%r2764, %r2763, %r2762, %p1848;
	mov.u32 	%r2765, 0;
	mov.b64 	%fd6263, {%r2765, %r2764};
	bra.uni 	BB8_1661;

BB8_1658:
	setp.gt.s32	%p1845, %r125, -1;
	@%p1845 bra 	BB8_1661;

	cvt.rzi.f64.f64	%fd4386, %fd4384;
	setp.neu.f64	%p1846, %fd4386, 0d401C000000000000;
	selp.f64	%fd6263, 0dFFF8000000000000, %fd6263, %p1846;

BB8_1661:
	add.f64 	%fd6264, %fd1207, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2766}, %fd6264;
	}
	and.b32  	%r2767, %r2766, 2146435072;
	setp.ne.s32	%p1849, %r2767, 2146435072;
	@%p1849 bra 	BB8_1662;

	setp.gtu.f64	%p1850, %fd1208, 0d7FF0000000000000;
	@%p1850 bra 	BB8_1671;

	and.b32  	%r2768, %r130, 2147483647;
	setp.ne.s32	%p1851, %r2768, 2146435072;
	@%p1851 bra 	BB8_1666;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2769, %temp}, %fd4384;
	}
	setp.eq.s32	%p1852, %r2769, 0;
	@%p1852 bra 	BB8_1670;
	bra.uni 	BB8_1666;

BB8_1670:
	setp.gt.f64	%p1855, %fd1208, 0d3FF0000000000000;
	selp.b32	%r2778, 2146435072, 0, %p1855;
	xor.b32  	%r2779, %r2778, 2146435072;
	setp.lt.s32	%p1856, %r130, 0;
	selp.b32	%r2780, %r2779, %r2778, %p1856;
	setp.eq.f64	%p1857, %fd1207, 0dBFF0000000000000;
	selp.b32	%r2781, 1072693248, %r2780, %p1857;
	mov.u32 	%r2782, 0;
	mov.b64 	%fd6264, {%r2782, %r2781};
	bra.uni 	BB8_1671;

BB8_1662:
	mov.f64 	%fd6264, %fd6263;

BB8_1671:
	mul.f64 	%fd4388, %fd6264, 0d4081160000000000;
	selp.f64	%fd4389, 0d4081160000000000, %fd4388, %p1807;
	add.f64 	%fd6372, %fd1251, %fd4389;

BB8_1672:
	add.f64 	%fd4391, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1859, %fd1148, %fd4391;
	selp.f64	%fd1264, %fd1148, %fd4391, %p1859;
	setp.lt.f64	%p1860, %fd1206, %fd6;
	selp.f64	%fd1265, %fd1206, %fd6, %p1860;
	setp.lt.f64	%p1861, %fd1264, %fd6;
	setp.gt.f64	%p1862, %fd1265, %fd4391;
	and.pred  	%p1863, %p1861, %p1862;
	mov.f64 	%fd6373, %fd6348;
	@!%p1863 bra 	BB8_2026;
	bra.uni 	BB8_1673;

BB8_1673:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd6;
	}
	mov.f64 	%fd4392, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd4392;
	}
	bfe.u32 	%r2783, %r132, 20, 11;
	add.s32 	%r2784, %r2783, -1012;
	mov.u64 	%rd182, 4613937818241073152;
	shl.b64 	%rd69, %rd182, %r2784;
	setp.eq.s64	%p1864, %rd69, -9223372036854775808;
	abs.f64 	%fd1266, %fd6;
	// Callseq Start 484
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1266;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4392;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6300, [retval0+0];
	
	//{
	}// Callseq End 484
	setp.lt.s32	%p1865, %r131, 0;
	and.pred  	%p94, %p1865, %p1864;
	mov.f64 	%fd6267, %fd6300;
	@!%p94 bra 	BB8_1675;
	bra.uni 	BB8_1674;

BB8_1674:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2785}, %fd6300;
	}
	xor.b32  	%r2786, %r2785, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2787, %temp}, %fd6300;
	}
	mov.b64 	%fd6267, {%r2787, %r2786};

BB8_1675:
	setp.eq.f64	%p1866, %fd6, 0d0000000000000000;
	@%p1866 bra 	BB8_1678;
	bra.uni 	BB8_1676;

BB8_1678:
	selp.b32	%r2788, %r131, 0, %p1864;
	or.b32  	%r2789, %r2788, 2146435072;
	setp.lt.s32	%p1870, %r132, 0;
	selp.b32	%r2790, %r2789, %r2788, %p1870;
	mov.u32 	%r2791, 0;
	mov.b64 	%fd6267, {%r2791, %r2790};
	bra.uni 	BB8_1679;

BB8_1676:
	setp.gt.s32	%p1867, %r131, -1;
	@%p1867 bra 	BB8_1679;

	cvt.rzi.f64.f64	%fd4394, %fd4392;
	setp.neu.f64	%p1868, %fd4394, 0d4008000000000000;
	selp.f64	%fd6267, 0dFFF8000000000000, %fd6267, %p1868;

BB8_1679:
	add.f64 	%fd6301, %fd6, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2792}, %fd6301;
	}
	and.b32  	%r133, %r2792, 2146435072;
	setp.ne.s32	%p1871, %r133, 2146435072;
	@%p1871 bra 	BB8_1680;

	setp.gtu.f64	%p1872, %fd1266, 0d7FF0000000000000;
	add.f64 	%fd6268, %fd6, 0d4008000000000000;
	@%p1872 bra 	BB8_1689;

	and.b32  	%r2793, %r132, 2147483647;
	setp.ne.s32	%p1873, %r2793, 2146435072;
	@%p1873 bra 	BB8_1684;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2794, %temp}, %fd4392;
	}
	setp.eq.s32	%p1874, %r2794, 0;
	@%p1874 bra 	BB8_1688;
	bra.uni 	BB8_1684;

BB8_1688:
	setp.eq.f64	%p1877, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1878, %fd1266, 0d3FF0000000000000;
	selp.b32	%r2803, 2146435072, 0, %p1878;
	xor.b32  	%r2804, %r2803, 2146435072;
	setp.lt.s32	%p1879, %r132, 0;
	selp.b32	%r2805, %r2804, %r2803, %p1879;
	selp.b32	%r2806, 1072693248, %r2805, %p1877;
	mov.u32 	%r2807, 0;
	mov.b64 	%fd6268, {%r2807, %r2806};
	bra.uni 	BB8_1689;

BB8_1680:
	mov.f64 	%fd6268, %fd6267;

BB8_1689:
	setp.eq.f64	%p1880, %fd6, 0d3FF0000000000000;
	selp.f64	%fd1277, 0d3FF0000000000000, %fd6268, %p1880;
	mov.f64 	%fd4397, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd4397;
	}
	bfe.u32 	%r2808, %r134, 20, 11;
	add.s32 	%r2809, %r2808, -1012;
	mov.u64 	%rd183, 4611686018427387904;
	shl.b64 	%rd70, %rd183, %r2809;
	setp.eq.s64	%p1881, %rd70, -9223372036854775808;
	// Callseq Start 485
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1266;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4397;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6303, [retval0+0];
	
	//{
	}// Callseq End 485
	and.pred  	%p95, %p1865, %p1881;
	mov.f64 	%fd6270, %fd6303;
	@!%p95 bra 	BB8_1691;
	bra.uni 	BB8_1690;

BB8_1690:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2810}, %fd6303;
	}
	xor.b32  	%r2811, %r2810, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2812, %temp}, %fd6303;
	}
	mov.b64 	%fd6270, {%r2812, %r2811};

BB8_1691:
	@%p1866 bra 	BB8_1694;
	bra.uni 	BB8_1692;

BB8_1694:
	selp.b32	%r2813, %r131, 0, %p1881;
	or.b32  	%r2814, %r2813, 2146435072;
	setp.lt.s32	%p1887, %r134, 0;
	selp.b32	%r2815, %r2814, %r2813, %p1887;
	mov.u32 	%r2816, 0;
	mov.b64 	%fd6270, {%r2816, %r2815};
	bra.uni 	BB8_1695;

BB8_1692:
	setp.gt.s32	%p1884, %r131, -1;
	@%p1884 bra 	BB8_1695;

	cvt.rzi.f64.f64	%fd4399, %fd4397;
	setp.neu.f64	%p1885, %fd4399, 0d4000000000000000;
	selp.f64	%fd6270, 0dFFF8000000000000, %fd6270, %p1885;

BB8_1695:
	add.f64 	%fd6304, %fd6, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2817}, %fd6304;
	}
	and.b32  	%r135, %r2817, 2146435072;
	setp.ne.s32	%p1888, %r135, 2146435072;
	@%p1888 bra 	BB8_1696;

	setp.gtu.f64	%p1889, %fd1266, 0d7FF0000000000000;
	add.f64 	%fd6271, %fd6, 0d4000000000000000;
	@%p1889 bra 	BB8_1705;

	and.b32  	%r2818, %r134, 2147483647;
	setp.ne.s32	%p1890, %r2818, 2146435072;
	@%p1890 bra 	BB8_1700;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2819, %temp}, %fd4397;
	}
	setp.eq.s32	%p1891, %r2819, 0;
	@%p1891 bra 	BB8_1704;
	bra.uni 	BB8_1700;

BB8_1704:
	setp.eq.f64	%p1894, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1895, %fd1266, 0d3FF0000000000000;
	selp.b32	%r2828, 2146435072, 0, %p1895;
	xor.b32  	%r2829, %r2828, 2146435072;
	setp.lt.s32	%p1896, %r134, 0;
	selp.b32	%r2830, %r2829, %r2828, %p1896;
	selp.b32	%r2831, 1072693248, %r2830, %p1894;
	mov.u32 	%r2832, 0;
	mov.b64 	%fd6271, {%r2832, %r2831};
	bra.uni 	BB8_1705;

BB8_1696:
	mov.f64 	%fd6271, %fd6270;

BB8_1705:
	selp.f64	%fd1288, 0d3FF0000000000000, %fd6271, %p1880;
	fma.rn.f64 	%fd4402, %fd1288, 0d40A338C000000000, %fd12;
	fma.rn.f64 	%fd1289, %fd1277, 0dC09DE68000000000, %fd4402;
	mov.f64 	%fd4403, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd4403;
	}
	bfe.u32 	%r2833, %r136, 20, 11;
	add.s32 	%r2834, %r2833, -1012;
	mov.u64 	%rd184, 4616189618054758400;
	shl.b64 	%rd71, %rd184, %r2834;
	setp.eq.s64	%p1898, %rd71, -9223372036854775808;
	// Callseq Start 486
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1266;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4403;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6306, [retval0+0];
	
	//{
	}// Callseq End 486
	and.pred  	%p96, %p1865, %p1898;
	mov.f64 	%fd6273, %fd6306;
	@!%p96 bra 	BB8_1707;
	bra.uni 	BB8_1706;

BB8_1706:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2835}, %fd6306;
	}
	xor.b32  	%r2836, %r2835, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2837, %temp}, %fd6306;
	}
	mov.b64 	%fd6273, {%r2837, %r2836};

BB8_1707:
	@%p1866 bra 	BB8_1710;
	bra.uni 	BB8_1708;

BB8_1710:
	selp.b32	%r2838, %r131, 0, %p1898;
	or.b32  	%r2839, %r2838, 2146435072;
	setp.lt.s32	%p1904, %r136, 0;
	selp.b32	%r2840, %r2839, %r2838, %p1904;
	mov.u32 	%r2841, 0;
	mov.b64 	%fd6273, {%r2841, %r2840};
	bra.uni 	BB8_1711;

BB8_1708:
	setp.gt.s32	%p1901, %r131, -1;
	@%p1901 bra 	BB8_1711;

	cvt.rzi.f64.f64	%fd4405, %fd4403;
	setp.neu.f64	%p1902, %fd4405, 0d4010000000000000;
	selp.f64	%fd6273, 0dFFF8000000000000, %fd6273, %p1902;

BB8_1711:
	add.f64 	%fd6307, %fd6, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2842}, %fd6307;
	}
	and.b32  	%r137, %r2842, 2146435072;
	setp.ne.s32	%p1905, %r137, 2146435072;
	@%p1905 bra 	BB8_1712;

	setp.gtu.f64	%p1906, %fd1266, 0d7FF0000000000000;
	add.f64 	%fd6274, %fd6, 0d4010000000000000;
	@%p1906 bra 	BB8_1721;

	and.b32  	%r2843, %r136, 2147483647;
	setp.ne.s32	%p1907, %r2843, 2146435072;
	@%p1907 bra 	BB8_1716;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2844, %temp}, %fd4403;
	}
	setp.eq.s32	%p1908, %r2844, 0;
	@%p1908 bra 	BB8_1720;
	bra.uni 	BB8_1716;

BB8_1720:
	setp.eq.f64	%p1911, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p1912, %fd1266, 0d3FF0000000000000;
	selp.b32	%r2853, 2146435072, 0, %p1912;
	xor.b32  	%r2854, %r2853, 2146435072;
	setp.lt.s32	%p1913, %r136, 0;
	selp.b32	%r2855, %r2854, %r2853, %p1913;
	selp.b32	%r2856, 1072693248, %r2855, %p1911;
	mov.u32 	%r2857, 0;
	mov.b64 	%fd6274, {%r2857, %r2856};
	bra.uni 	BB8_1721;

BB8_1712:
	mov.f64 	%fd6274, %fd6273;

BB8_1721:
	selp.f64	%fd1300, 0d3FF0000000000000, %fd6274, %p1880;
	fma.rn.f64 	%fd1301, %fd1300, 0d4081160000000000, %fd1289;
	abs.f64 	%fd1302, %fd1265;
	// Callseq Start 487
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4397;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6276, [retval0+0];
	
	//{
	}// Callseq End 487
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd1265;
	}
	setp.lt.s32	%p1915, %r138, 0;
	and.pred  	%p97, %p1915, %p1881;
	@!%p97 bra 	BB8_1723;
	bra.uni 	BB8_1722;

BB8_1722:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2858}, %fd6276;
	}
	xor.b32  	%r2859, %r2858, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2860, %temp}, %fd6276;
	}
	mov.b64 	%fd6276, {%r2860, %r2859};

BB8_1723:
	setp.eq.f64	%p1917, %fd1265, 0d0000000000000000;
	@%p1917 bra 	BB8_1726;
	bra.uni 	BB8_1724;

BB8_1726:
	selp.b32	%r2861, %r138, 0, %p1881;
	or.b32  	%r2862, %r2861, 2146435072;
	setp.lt.s32	%p1921, %r134, 0;
	selp.b32	%r2863, %r2862, %r2861, %p1921;
	mov.u32 	%r2864, 0;
	mov.b64 	%fd6276, {%r2864, %r2863};
	bra.uni 	BB8_1727;

BB8_1724:
	setp.gt.s32	%p1918, %r138, -1;
	@%p1918 bra 	BB8_1727;

	cvt.rzi.f64.f64	%fd4410, %fd4397;
	setp.neu.f64	%p1919, %fd4410, 0d4000000000000000;
	selp.f64	%fd6276, 0dFFF8000000000000, %fd6276, %p1919;

BB8_1727:
	add.f64 	%fd6277, %fd1265, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2865}, %fd6277;
	}
	and.b32  	%r2866, %r2865, 2146435072;
	setp.ne.s32	%p1922, %r2866, 2146435072;
	@%p1922 bra 	BB8_1728;

	setp.gtu.f64	%p1923, %fd1302, 0d7FF0000000000000;
	@%p1923 bra 	BB8_1737;

	and.b32  	%r2867, %r134, 2147483647;
	setp.ne.s32	%p1924, %r2867, 2146435072;
	@%p1924 bra 	BB8_1732;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2868, %temp}, %fd4397;
	}
	setp.eq.s32	%p1925, %r2868, 0;
	@%p1925 bra 	BB8_1736;
	bra.uni 	BB8_1732;

BB8_1736:
	setp.gt.f64	%p1928, %fd1302, 0d3FF0000000000000;
	selp.b32	%r2877, 2146435072, 0, %p1928;
	xor.b32  	%r2878, %r2877, 2146435072;
	setp.lt.s32	%p1929, %r134, 0;
	selp.b32	%r2879, %r2878, %r2877, %p1929;
	setp.eq.f64	%p1930, %fd1265, 0dBFF0000000000000;
	selp.b32	%r2880, 1072693248, %r2879, %p1930;
	mov.u32 	%r2881, 0;
	mov.b64 	%fd6277, {%r2881, %r2880};
	bra.uni 	BB8_1737;

BB8_1728:
	mov.f64 	%fd6277, %fd6276;

BB8_1737:
	setp.eq.f64	%p1931, %fd1265, 0d3FF0000000000000;
	selp.f64	%fd4412, 0d3FF0000000000000, %fd6277, %p1931;
	mul.f64 	%fd4413, %fd1277, %fd1301;
	mul.f64 	%fd1313, %fd4413, %fd4412;
	add.f64 	%fd4414, %fd13, 0d4089A10000000000;
	fma.rn.f64 	%fd4415, %fd1288, 0d40C806F000000000, %fd4414;
	fma.rn.f64 	%fd4416, %fd1277, 0dC0C66CE000000000, %fd4415;
	fma.rn.f64 	%fd1314, %fd1300, 0d40ADE68000000000, %fd4416;
	// Callseq Start 488
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4392;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6279, [retval0+0];
	
	//{
	}// Callseq End 488
	and.pred  	%p98, %p1915, %p1864;
	@!%p98 bra 	BB8_1739;
	bra.uni 	BB8_1738;

BB8_1738:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2882}, %fd6279;
	}
	xor.b32  	%r2883, %r2882, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2884, %temp}, %fd6279;
	}
	mov.b64 	%fd6279, {%r2884, %r2883};

BB8_1739:
	@%p1917 bra 	BB8_1742;
	bra.uni 	BB8_1740;

BB8_1742:
	selp.b32	%r2885, %r138, 0, %p1864;
	or.b32  	%r2886, %r2885, 2146435072;
	setp.lt.s32	%p1938, %r132, 0;
	selp.b32	%r2887, %r2886, %r2885, %p1938;
	mov.u32 	%r2888, 0;
	mov.b64 	%fd6279, {%r2888, %r2887};
	bra.uni 	BB8_1743;

BB8_1740:
	setp.gt.s32	%p1935, %r138, -1;
	@%p1935 bra 	BB8_1743;

	cvt.rzi.f64.f64	%fd4419, %fd4392;
	setp.neu.f64	%p1936, %fd4419, 0d4008000000000000;
	selp.f64	%fd6279, 0dFFF8000000000000, %fd6279, %p1936;

BB8_1743:
	add.f64 	%fd6280, %fd1265, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2889}, %fd6280;
	}
	and.b32  	%r2890, %r2889, 2146435072;
	setp.ne.s32	%p1939, %r2890, 2146435072;
	@%p1939 bra 	BB8_1744;

	setp.gtu.f64	%p1940, %fd1302, 0d7FF0000000000000;
	@%p1940 bra 	BB8_1753;

	and.b32  	%r2891, %r132, 2147483647;
	setp.ne.s32	%p1941, %r2891, 2146435072;
	@%p1941 bra 	BB8_1748;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2892, %temp}, %fd4392;
	}
	setp.eq.s32	%p1942, %r2892, 0;
	@%p1942 bra 	BB8_1752;
	bra.uni 	BB8_1748;

BB8_1752:
	setp.gt.f64	%p1945, %fd1302, 0d3FF0000000000000;
	selp.b32	%r2901, 2146435072, 0, %p1945;
	xor.b32  	%r2902, %r2901, 2146435072;
	setp.lt.s32	%p1946, %r132, 0;
	selp.b32	%r2903, %r2902, %r2901, %p1946;
	setp.eq.f64	%p1947, %fd1265, 0dBFF0000000000000;
	selp.b32	%r2904, 1072693248, %r2903, %p1947;
	mov.u32 	%r2905, 0;
	mov.b64 	%fd6280, {%r2905, %r2904};
	bra.uni 	BB8_1753;

BB8_1744:
	mov.f64 	%fd6280, %fd6279;

BB8_1753:
	selp.f64	%fd4421, 0d3FF0000000000000, %fd6280, %p1931;
	mul.f64 	%fd4422, %fd1288, %fd1314;
	mul.f64 	%fd4423, %fd4422, %fd4421;
	div.rn.f64 	%fd4424, %fd4423, 0dC008000000000000;
	fma.rn.f64 	%fd1325, %fd1313, 0d3FE0000000000000, %fd4424;
	mul.f64 	%fd1326, %fd1288, 0d40D806F000000000;
	add.f64 	%fd4425, %fd14, %fd1326;
	fma.rn.f64 	%fd4426, %fd1277, 0dC0DC081800000000, %fd4425;
	fma.rn.f64 	%fd4427, %fd1300, 0d40C66CE000000000, %fd4426;
	mul.f64 	%fd1327, %fd6, %fd4427;
	// Callseq Start 489
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4403;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6282, [retval0+0];
	
	//{
	}// Callseq End 489
	and.pred  	%p99, %p1915, %p1898;
	@!%p99 bra 	BB8_1755;
	bra.uni 	BB8_1754;

BB8_1754:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2906}, %fd6282;
	}
	xor.b32  	%r2907, %r2906, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2908, %temp}, %fd6282;
	}
	mov.b64 	%fd6282, {%r2908, %r2907};

BB8_1755:
	@%p1917 bra 	BB8_1758;
	bra.uni 	BB8_1756;

BB8_1758:
	selp.b32	%r2909, %r138, 0, %p1898;
	or.b32  	%r2910, %r2909, 2146435072;
	setp.lt.s32	%p1955, %r136, 0;
	selp.b32	%r2911, %r2910, %r2909, %p1955;
	mov.u32 	%r2912, 0;
	mov.b64 	%fd6282, {%r2912, %r2911};
	bra.uni 	BB8_1759;

BB8_1756:
	setp.gt.s32	%p1952, %r138, -1;
	@%p1952 bra 	BB8_1759;

	cvt.rzi.f64.f64	%fd4430, %fd4403;
	setp.neu.f64	%p1953, %fd4430, 0d4010000000000000;
	selp.f64	%fd6282, 0dFFF8000000000000, %fd6282, %p1953;

BB8_1759:
	add.f64 	%fd6283, %fd1265, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2913}, %fd6283;
	}
	and.b32  	%r2914, %r2913, 2146435072;
	setp.ne.s32	%p1956, %r2914, 2146435072;
	@%p1956 bra 	BB8_1760;

	setp.gtu.f64	%p1957, %fd1302, 0d7FF0000000000000;
	@%p1957 bra 	BB8_1769;

	and.b32  	%r2915, %r136, 2147483647;
	setp.ne.s32	%p1958, %r2915, 2146435072;
	@%p1958 bra 	BB8_1764;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2916, %temp}, %fd4403;
	}
	setp.eq.s32	%p1959, %r2916, 0;
	@%p1959 bra 	BB8_1768;
	bra.uni 	BB8_1764;

BB8_1768:
	setp.gt.f64	%p1962, %fd1302, 0d3FF0000000000000;
	selp.b32	%r2925, 2146435072, 0, %p1962;
	xor.b32  	%r2926, %r2925, 2146435072;
	setp.lt.s32	%p1963, %r136, 0;
	selp.b32	%r2927, %r2926, %r2925, %p1963;
	setp.eq.f64	%p1964, %fd1265, 0dBFF0000000000000;
	selp.b32	%r2928, 1072693248, %r2927, %p1964;
	mov.u32 	%r2929, 0;
	mov.b64 	%fd6283, {%r2929, %r2928};
	bra.uni 	BB8_1769;

BB8_1760:
	mov.f64 	%fd6283, %fd6282;

BB8_1769:
	selp.f64	%fd4432, 0d3FF0000000000000, %fd6283, %p1931;
	mul.f64 	%fd4433, %fd1327, %fd4432;
	fma.rn.f64 	%fd1338, %fd4433, 0d3FD0000000000000, %fd1325;
	mov.f64 	%fd4434, 0dC071160000000000;
	sub.f64 	%fd4435, %fd4434, %fd13;
	sub.f64 	%fd4436, %fd4435, %fd1326;
	fma.rn.f64 	%fd4437, %fd1277, 0d40E2B01000000000, %fd4436;
	fma.rn.f64 	%fd1339, %fd1300, 0dC0D2B01000000000, %fd4437;
	mov.f64 	%fd4438, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd4438;
	}
	bfe.u32 	%r2930, %r139, 20, 11;
	add.s32 	%r2931, %r2930, -1012;
	mov.u64 	%rd185, 4617315517961601024;
	shl.b64 	%rd72, %rd185, %r2931;
	setp.eq.s64	%p1966, %rd72, -9223372036854775808;
	// Callseq Start 490
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4438;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6285, [retval0+0];
	
	//{
	}// Callseq End 490
	and.pred  	%p100, %p1915, %p1966;
	@!%p100 bra 	BB8_1771;
	bra.uni 	BB8_1770;

BB8_1770:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2932}, %fd6285;
	}
	xor.b32  	%r2933, %r2932, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2934, %temp}, %fd6285;
	}
	mov.b64 	%fd6285, {%r2934, %r2933};

BB8_1771:
	@%p1917 bra 	BB8_1774;
	bra.uni 	BB8_1772;

BB8_1774:
	selp.b32	%r2935, %r138, 0, %p1966;
	or.b32  	%r2936, %r2935, 2146435072;
	setp.lt.s32	%p1972, %r139, 0;
	selp.b32	%r2937, %r2936, %r2935, %p1972;
	mov.u32 	%r2938, 0;
	mov.b64 	%fd6285, {%r2938, %r2937};
	bra.uni 	BB8_1775;

BB8_1772:
	setp.gt.s32	%p1969, %r138, -1;
	@%p1969 bra 	BB8_1775;

	cvt.rzi.f64.f64	%fd4440, %fd4438;
	setp.neu.f64	%p1970, %fd4440, 0d4014000000000000;
	selp.f64	%fd6285, 0dFFF8000000000000, %fd6285, %p1970;

BB8_1775:
	add.f64 	%fd6286, %fd1265, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2939}, %fd6286;
	}
	and.b32  	%r2940, %r2939, 2146435072;
	setp.ne.s32	%p1973, %r2940, 2146435072;
	@%p1973 bra 	BB8_1776;

	setp.gtu.f64	%p1974, %fd1302, 0d7FF0000000000000;
	@%p1974 bra 	BB8_1785;

	and.b32  	%r2941, %r139, 2147483647;
	setp.ne.s32	%p1975, %r2941, 2146435072;
	@%p1975 bra 	BB8_1780;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2942, %temp}, %fd4438;
	}
	setp.eq.s32	%p1976, %r2942, 0;
	@%p1976 bra 	BB8_1784;
	bra.uni 	BB8_1780;

BB8_1784:
	setp.gt.f64	%p1979, %fd1302, 0d3FF0000000000000;
	selp.b32	%r2951, 2146435072, 0, %p1979;
	xor.b32  	%r2952, %r2951, 2146435072;
	setp.lt.s32	%p1980, %r139, 0;
	selp.b32	%r2953, %r2952, %r2951, %p1980;
	setp.eq.f64	%p1981, %fd1265, 0dBFF0000000000000;
	selp.b32	%r2954, 1072693248, %r2953, %p1981;
	mov.u32 	%r2955, 0;
	mov.b64 	%fd6286, {%r2955, %r2954};
	bra.uni 	BB8_1785;

BB8_1776:
	mov.f64 	%fd6286, %fd6285;

BB8_1785:
	selp.f64	%fd4442, 0d3FF0000000000000, %fd6286, %p1931;
	mul.f64 	%fd4443, %fd1339, %fd4442;
	div.rn.f64 	%fd4444, %fd4443, 0d4014000000000000;
	add.f64 	%fd1350, %fd1338, %fd4444;
	fma.rn.f64 	%fd4445, %fd1288, 0dC0DC081800000000, %fd15;
	fma.rn.f64 	%fd1351, %fd1277, 0d40D2B01000000000, %fd4445;
	mov.f64 	%fd4446, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd4446;
	}
	bfe.u32 	%r2956, %r140, 20, 11;
	add.s32 	%r2957, %r2956, -1012;
	mov.u64 	%rd186, 4618441417868443648;
	shl.b64 	%rd73, %rd186, %r2957;
	setp.eq.s64	%p1983, %rd73, -9223372036854775808;
	// Callseq Start 491
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4446;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6288, [retval0+0];
	
	//{
	}// Callseq End 491
	and.pred  	%p101, %p1915, %p1983;
	@!%p101 bra 	BB8_1787;
	bra.uni 	BB8_1786;

BB8_1786:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2958}, %fd6288;
	}
	xor.b32  	%r2959, %r2958, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2960, %temp}, %fd6288;
	}
	mov.b64 	%fd6288, {%r2960, %r2959};

BB8_1787:
	@%p1917 bra 	BB8_1790;
	bra.uni 	BB8_1788;

BB8_1790:
	selp.b32	%r2961, %r138, 0, %p1983;
	or.b32  	%r2962, %r2961, 2146435072;
	setp.lt.s32	%p1989, %r140, 0;
	selp.b32	%r2963, %r2962, %r2961, %p1989;
	mov.u32 	%r2964, 0;
	mov.b64 	%fd6288, {%r2964, %r2963};
	bra.uni 	BB8_1791;

BB8_1788:
	setp.gt.s32	%p1986, %r138, -1;
	@%p1986 bra 	BB8_1791;

	cvt.rzi.f64.f64	%fd4448, %fd4446;
	setp.neu.f64	%p1987, %fd4448, 0d4018000000000000;
	selp.f64	%fd6288, 0dFFF8000000000000, %fd6288, %p1987;

BB8_1791:
	add.f64 	%fd6289, %fd1265, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2965}, %fd6289;
	}
	and.b32  	%r2966, %r2965, 2146435072;
	setp.ne.s32	%p1990, %r2966, 2146435072;
	@%p1990 bra 	BB8_1792;

	setp.gtu.f64	%p1991, %fd1302, 0d7FF0000000000000;
	@%p1991 bra 	BB8_1801;

	and.b32  	%r2967, %r140, 2147483647;
	setp.ne.s32	%p1992, %r2967, 2146435072;
	@%p1992 bra 	BB8_1796;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2968, %temp}, %fd4446;
	}
	setp.eq.s32	%p1993, %r2968, 0;
	@%p1993 bra 	BB8_1800;
	bra.uni 	BB8_1796;

BB8_1800:
	setp.gt.f64	%p1996, %fd1302, 0d3FF0000000000000;
	selp.b32	%r2977, 2146435072, 0, %p1996;
	xor.b32  	%r2978, %r2977, 2146435072;
	setp.lt.s32	%p1997, %r140, 0;
	selp.b32	%r2979, %r2978, %r2977, %p1997;
	setp.eq.f64	%p1998, %fd1265, 0dBFF0000000000000;
	selp.b32	%r2980, 1072693248, %r2979, %p1998;
	mov.u32 	%r2981, 0;
	mov.b64 	%fd6289, {%r2981, %r2980};
	bra.uni 	BB8_1801;

BB8_1792:
	mov.f64 	%fd6289, %fd6288;

BB8_1801:
	selp.f64	%fd4450, 0d3FF0000000000000, %fd6289, %p1931;
	mul.f64 	%fd4451, %fd1351, %fd4450;
	div.rn.f64 	%fd4452, %fd4451, 0d4018000000000000;
	add.f64 	%fd1362, %fd1350, %fd4452;
	mov.f64 	%fd4453, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd4453;
	}
	bfe.u32 	%r2982, %r141, 20, 11;
	add.s32 	%r2983, %r2982, -1012;
	mov.u64 	%rd187, 4619567317775286272;
	shl.b64 	%rd74, %rd187, %r2983;
	setp.eq.s64	%p2000, %rd74, -9223372036854775808;
	// Callseq Start 492
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4453;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6291, [retval0+0];
	
	//{
	}// Callseq End 492
	and.pred  	%p102, %p1915, %p2000;
	@!%p102 bra 	BB8_1803;
	bra.uni 	BB8_1802;

BB8_1802:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2984}, %fd6291;
	}
	xor.b32  	%r2985, %r2984, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2986, %temp}, %fd6291;
	}
	mov.b64 	%fd6291, {%r2986, %r2985};

BB8_1803:
	@%p1917 bra 	BB8_1806;
	bra.uni 	BB8_1804;

BB8_1806:
	selp.b32	%r2987, %r138, 0, %p2000;
	or.b32  	%r2988, %r2987, 2146435072;
	setp.lt.s32	%p2006, %r141, 0;
	selp.b32	%r2989, %r2988, %r2987, %p2006;
	mov.u32 	%r2990, 0;
	mov.b64 	%fd6291, {%r2990, %r2989};
	bra.uni 	BB8_1807;

BB8_1804:
	setp.gt.s32	%p2003, %r138, -1;
	@%p2003 bra 	BB8_1807;

	cvt.rzi.f64.f64	%fd4455, %fd4453;
	setp.neu.f64	%p2004, %fd4455, 0d401C000000000000;
	selp.f64	%fd6291, 0dFFF8000000000000, %fd6291, %p2004;

BB8_1807:
	add.f64 	%fd6292, %fd1265, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2991}, %fd6292;
	}
	and.b32  	%r2992, %r2991, 2146435072;
	setp.ne.s32	%p2007, %r2992, 2146435072;
	@%p2007 bra 	BB8_1808;

	setp.gtu.f64	%p2008, %fd1302, 0d7FF0000000000000;
	@%p2008 bra 	BB8_1817;

	and.b32  	%r2993, %r141, 2147483647;
	setp.ne.s32	%p2009, %r2993, 2146435072;
	@%p2009 bra 	BB8_1812;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r2994, %temp}, %fd4453;
	}
	setp.eq.s32	%p2010, %r2994, 0;
	@%p2010 bra 	BB8_1816;
	bra.uni 	BB8_1812;

BB8_1816:
	setp.gt.f64	%p2013, %fd1302, 0d3FF0000000000000;
	selp.b32	%r3003, 2146435072, 0, %p2013;
	xor.b32  	%r3004, %r3003, 2146435072;
	setp.lt.s32	%p2014, %r141, 0;
	selp.b32	%r3005, %r3004, %r3003, %p2014;
	setp.eq.f64	%p2015, %fd1265, 0dBFF0000000000000;
	selp.b32	%r3006, 1072693248, %r3005, %p2015;
	mov.u32 	%r3007, 0;
	mov.b64 	%fd6292, {%r3007, %r3006};
	bra.uni 	BB8_1817;

BB8_1808:
	mov.f64 	%fd6292, %fd6291;

BB8_1817:
	selp.f64	%fd4457, 0d3FF0000000000000, %fd6292, %p1931;
	fma.rn.f64 	%fd4458, %fd1288, 0dC0C66CE000000000, %fd16;
	mul.f64 	%fd4459, %fd4458, %fd4457;
	div.rn.f64 	%fd4460, %fd4459, 0d401C000000000000;
	add.f64 	%fd1373, %fd1362, %fd4460;
	mov.f64 	%fd4461, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd4461;
	}
	bfe.u32 	%r3008, %r142, 20, 11;
	add.s32 	%r3009, %r3008, -1012;
	mov.u64 	%rd188, 4620693217682128896;
	shl.b64 	%rd75, %rd188, %r3009;
	setp.eq.s64	%p2017, %rd75, -9223372036854775808;
	// Callseq Start 493
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4461;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6294, [retval0+0];
	
	//{
	}// Callseq End 493
	and.pred  	%p103, %p1915, %p2017;
	@!%p103 bra 	BB8_1819;
	bra.uni 	BB8_1818;

BB8_1818:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3010}, %fd6294;
	}
	xor.b32  	%r3011, %r3010, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3012, %temp}, %fd6294;
	}
	mov.b64 	%fd6294, {%r3012, %r3011};

BB8_1819:
	@%p1917 bra 	BB8_1822;
	bra.uni 	BB8_1820;

BB8_1822:
	selp.b32	%r3013, %r138, 0, %p2017;
	or.b32  	%r3014, %r3013, 2146435072;
	setp.lt.s32	%p2023, %r142, 0;
	selp.b32	%r3015, %r3014, %r3013, %p2023;
	mov.u32 	%r3016, 0;
	mov.b64 	%fd6294, {%r3016, %r3015};
	bra.uni 	BB8_1823;

BB8_1820:
	setp.gt.s32	%p2020, %r138, -1;
	@%p2020 bra 	BB8_1823;

	cvt.rzi.f64.f64	%fd4463, %fd4461;
	setp.neu.f64	%p2021, %fd4463, 0d4020000000000000;
	selp.f64	%fd6294, 0dFFF8000000000000, %fd6294, %p2021;

BB8_1823:
	add.f64 	%fd6295, %fd1265, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3017}, %fd6295;
	}
	and.b32  	%r3018, %r3017, 2146435072;
	setp.ne.s32	%p2024, %r3018, 2146435072;
	@%p2024 bra 	BB8_1824;

	setp.gtu.f64	%p2025, %fd1302, 0d7FF0000000000000;
	@%p2025 bra 	BB8_1833;

	and.b32  	%r3019, %r142, 2147483647;
	setp.ne.s32	%p2026, %r3019, 2146435072;
	@%p2026 bra 	BB8_1828;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3020, %temp}, %fd4461;
	}
	setp.eq.s32	%p2027, %r3020, 0;
	@%p2027 bra 	BB8_1832;
	bra.uni 	BB8_1828;

BB8_1832:
	setp.gt.f64	%p2030, %fd1302, 0d3FF0000000000000;
	selp.b32	%r3029, 2146435072, 0, %p2030;
	xor.b32  	%r3030, %r3029, 2146435072;
	setp.lt.s32	%p2031, %r142, 0;
	selp.b32	%r3031, %r3030, %r3029, %p2031;
	setp.eq.f64	%p2032, %fd1265, 0dBFF0000000000000;
	selp.b32	%r3032, 1072693248, %r3031, %p2032;
	mov.u32 	%r3033, 0;
	mov.b64 	%fd6295, {%r3033, %r3032};
	bra.uni 	BB8_1833;

BB8_1824:
	mov.f64 	%fd6295, %fd6294;

BB8_1833:
	selp.f64	%fd4465, 0d3FF0000000000000, %fd6295, %p1931;
	mul.f64 	%fd4466, %fd17, %fd4465;
	fma.rn.f64 	%fd1384, %fd4466, 0d3FC0000000000000, %fd1373;
	mov.f64 	%fd4467, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd4467;
	}
	bfe.u32 	%r3034, %r143, 20, 11;
	add.s32 	%r3035, %r3034, -1012;
	mov.u64 	%rd189, 4621256167635550208;
	shl.b64 	%rd76, %rd189, %r3035;
	setp.eq.s64	%p2034, %rd76, -9223372036854775808;
	// Callseq Start 494
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4467;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6297, [retval0+0];
	
	//{
	}// Callseq End 494
	and.pred  	%p104, %p1915, %p2034;
	@!%p104 bra 	BB8_1835;
	bra.uni 	BB8_1834;

BB8_1834:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3036}, %fd6297;
	}
	xor.b32  	%r3037, %r3036, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3038, %temp}, %fd6297;
	}
	mov.b64 	%fd6297, {%r3038, %r3037};

BB8_1835:
	@%p1917 bra 	BB8_1838;
	bra.uni 	BB8_1836;

BB8_1838:
	selp.b32	%r3039, %r138, 0, %p2034;
	or.b32  	%r3040, %r3039, 2146435072;
	setp.lt.s32	%p2040, %r143, 0;
	selp.b32	%r3041, %r3040, %r3039, %p2040;
	mov.u32 	%r3042, 0;
	mov.b64 	%fd6297, {%r3042, %r3041};
	bra.uni 	BB8_1839;

BB8_1836:
	setp.gt.s32	%p2037, %r138, -1;
	@%p2037 bra 	BB8_1839;

	cvt.rzi.f64.f64	%fd4469, %fd4467;
	setp.neu.f64	%p2038, %fd4469, 0d4022000000000000;
	selp.f64	%fd6297, 0dFFF8000000000000, %fd6297, %p2038;

BB8_1839:
	add.f64 	%fd6298, %fd1265, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3043}, %fd6298;
	}
	and.b32  	%r3044, %r3043, 2146435072;
	setp.ne.s32	%p2041, %r3044, 2146435072;
	@%p2041 bra 	BB8_1840;

	setp.gtu.f64	%p2042, %fd1302, 0d7FF0000000000000;
	@%p2042 bra 	BB8_1849;

	and.b32  	%r3045, %r143, 2147483647;
	setp.ne.s32	%p2043, %r3045, 2146435072;
	@%p2043 bra 	BB8_1844;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3046, %temp}, %fd4467;
	}
	setp.eq.s32	%p2044, %r3046, 0;
	@%p2044 bra 	BB8_1848;
	bra.uni 	BB8_1844;

BB8_1848:
	setp.gt.f64	%p2047, %fd1302, 0d3FF0000000000000;
	selp.b32	%r3055, 2146435072, 0, %p2047;
	xor.b32  	%r3056, %r3055, 2146435072;
	setp.lt.s32	%p2048, %r143, 0;
	selp.b32	%r3057, %r3056, %r3055, %p2048;
	setp.eq.f64	%p2049, %fd1265, 0dBFF0000000000000;
	selp.b32	%r3058, 1072693248, %r3057, %p2049;
	mov.u32 	%r3059, 0;
	mov.b64 	%fd6298, {%r3059, %r3058};
	bra.uni 	BB8_1849;

BB8_1840:
	mov.f64 	%fd6298, %fd6297;

BB8_1849:
	mul.f64 	%fd4471, %fd6298, 0d4081160000000000;
	div.rn.f64 	%fd4472, %fd4471, 0d4022000000000000;
	selp.f64	%fd4473, 0d404E600000000000, %fd4472, %p1931;
	sub.f64 	%fd1395, %fd1384, %fd4473;
	@!%p94 bra 	BB8_1851;
	bra.uni 	BB8_1850;

BB8_1850:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3060}, %fd6300;
	}
	xor.b32  	%r3061, %r3060, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3062, %temp}, %fd6300;
	}
	mov.b64 	%fd6300, {%r3062, %r3061};

BB8_1851:
	@%p1866 bra 	BB8_1854;
	bra.uni 	BB8_1852;

BB8_1854:
	selp.b32	%r3063, %r131, 0, %p1864;
	or.b32  	%r3064, %r3063, 2146435072;
	setp.lt.s32	%p2055, %r132, 0;
	selp.b32	%r3065, %r3064, %r3063, %p2055;
	mov.u32 	%r3066, 0;
	mov.b64 	%fd6300, {%r3066, %r3065};
	bra.uni 	BB8_1855;

BB8_1852:
	setp.gt.s32	%p2052, %r131, -1;
	@%p2052 bra 	BB8_1855;

	cvt.rzi.f64.f64	%fd4475, %fd4392;
	setp.neu.f64	%p2053, %fd4475, 0d4008000000000000;
	selp.f64	%fd6300, 0dFFF8000000000000, %fd6300, %p2053;

BB8_1855:
	@%p1871 bra 	BB8_1856;

	setp.gtu.f64	%p2057, %fd1266, 0d7FF0000000000000;
	@%p2057 bra 	BB8_1865;

	and.b32  	%r3067, %r132, 2147483647;
	setp.ne.s32	%p2058, %r3067, 2146435072;
	@%p2058 bra 	BB8_1860;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3068, %temp}, %fd4392;
	}
	setp.eq.s32	%p2059, %r3068, 0;
	@%p2059 bra 	BB8_1864;
	bra.uni 	BB8_1860;

BB8_1864:
	setp.eq.f64	%p2062, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2063, %fd1266, 0d3FF0000000000000;
	selp.b32	%r3077, 2146435072, 0, %p2063;
	xor.b32  	%r3078, %r3077, 2146435072;
	setp.lt.s32	%p2064, %r132, 0;
	selp.b32	%r3079, %r3078, %r3077, %p2064;
	selp.b32	%r3080, 1072693248, %r3079, %p2062;
	mov.u32 	%r3081, 0;
	mov.b64 	%fd6301, {%r3081, %r3080};
	bra.uni 	BB8_1865;

BB8_1856:
	mov.f64 	%fd6301, %fd6300;

BB8_1865:
	selp.f64	%fd1405, 0d3FF0000000000000, %fd6301, %p1880;
	@!%p95 bra 	BB8_1867;
	bra.uni 	BB8_1866;

BB8_1866:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3082}, %fd6303;
	}
	xor.b32  	%r3083, %r3082, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3084, %temp}, %fd6303;
	}
	mov.b64 	%fd6303, {%r3084, %r3083};

BB8_1867:
	@%p1866 bra 	BB8_1870;
	bra.uni 	BB8_1868;

BB8_1870:
	selp.b32	%r3085, %r131, 0, %p1881;
	or.b32  	%r3086, %r3085, 2146435072;
	setp.lt.s32	%p2070, %r134, 0;
	selp.b32	%r3087, %r3086, %r3085, %p2070;
	mov.u32 	%r3088, 0;
	mov.b64 	%fd6303, {%r3088, %r3087};
	bra.uni 	BB8_1871;

BB8_1868:
	setp.gt.s32	%p2067, %r131, -1;
	@%p2067 bra 	BB8_1871;

	cvt.rzi.f64.f64	%fd4478, %fd4397;
	setp.neu.f64	%p2068, %fd4478, 0d4000000000000000;
	selp.f64	%fd6303, 0dFFF8000000000000, %fd6303, %p2068;

BB8_1871:
	@%p1888 bra 	BB8_1872;

	setp.gtu.f64	%p2072, %fd1266, 0d7FF0000000000000;
	@%p2072 bra 	BB8_1881;

	and.b32  	%r3089, %r134, 2147483647;
	setp.ne.s32	%p2073, %r3089, 2146435072;
	@%p2073 bra 	BB8_1876;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3090, %temp}, %fd4397;
	}
	setp.eq.s32	%p2074, %r3090, 0;
	@%p2074 bra 	BB8_1880;
	bra.uni 	BB8_1876;

BB8_1880:
	setp.eq.f64	%p2077, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2078, %fd1266, 0d3FF0000000000000;
	selp.b32	%r3099, 2146435072, 0, %p2078;
	xor.b32  	%r3100, %r3099, 2146435072;
	setp.lt.s32	%p2079, %r134, 0;
	selp.b32	%r3101, %r3100, %r3099, %p2079;
	selp.b32	%r3102, 1072693248, %r3101, %p2077;
	mov.u32 	%r3103, 0;
	mov.b64 	%fd6304, {%r3103, %r3102};
	bra.uni 	BB8_1881;

BB8_1872:
	mov.f64 	%fd6304, %fd6303;

BB8_1881:
	selp.f64	%fd1415, 0d3FF0000000000000, %fd6304, %p1880;
	fma.rn.f64 	%fd4480, %fd1415, 0d40A338C000000000, %fd12;
	fma.rn.f64 	%fd1416, %fd1405, 0dC09DE68000000000, %fd4480;
	@!%p96 bra 	BB8_1883;
	bra.uni 	BB8_1882;

BB8_1882:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3104}, %fd6306;
	}
	xor.b32  	%r3105, %r3104, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3106, %temp}, %fd6306;
	}
	mov.b64 	%fd6306, {%r3106, %r3105};

BB8_1883:
	@%p1866 bra 	BB8_1886;
	bra.uni 	BB8_1884;

BB8_1886:
	selp.b32	%r3107, %r131, 0, %p1898;
	or.b32  	%r3108, %r3107, 2146435072;
	setp.lt.s32	%p2085, %r136, 0;
	selp.b32	%r3109, %r3108, %r3107, %p2085;
	mov.u32 	%r3110, 0;
	mov.b64 	%fd6306, {%r3110, %r3109};
	bra.uni 	BB8_1887;

BB8_1884:
	setp.gt.s32	%p2082, %r131, -1;
	@%p2082 bra 	BB8_1887;

	cvt.rzi.f64.f64	%fd4482, %fd4403;
	setp.neu.f64	%p2083, %fd4482, 0d4010000000000000;
	selp.f64	%fd6306, 0dFFF8000000000000, %fd6306, %p2083;

BB8_1887:
	@%p1905 bra 	BB8_1888;

	setp.gtu.f64	%p2087, %fd1266, 0d7FF0000000000000;
	@%p2087 bra 	BB8_1897;

	and.b32  	%r3111, %r136, 2147483647;
	setp.ne.s32	%p2088, %r3111, 2146435072;
	@%p2088 bra 	BB8_1892;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3112, %temp}, %fd4403;
	}
	setp.eq.s32	%p2089, %r3112, 0;
	@%p2089 bra 	BB8_1896;
	bra.uni 	BB8_1892;

BB8_1896:
	setp.eq.f64	%p2092, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p2093, %fd1266, 0d3FF0000000000000;
	selp.b32	%r3121, 2146435072, 0, %p2093;
	xor.b32  	%r3122, %r3121, 2146435072;
	setp.lt.s32	%p2094, %r136, 0;
	selp.b32	%r3123, %r3122, %r3121, %p2094;
	selp.b32	%r3124, 1072693248, %r3123, %p2092;
	mov.u32 	%r3125, 0;
	mov.b64 	%fd6307, {%r3125, %r3124};
	bra.uni 	BB8_1897;

BB8_1888:
	mov.f64 	%fd6307, %fd6306;

BB8_1897:
	selp.f64	%fd1426, 0d3FF0000000000000, %fd6307, %p1880;
	fma.rn.f64 	%fd1427, %fd1426, 0d4081160000000000, %fd1416;
	abs.f64 	%fd1428, %fd1264;
	// Callseq Start 495
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4397;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6309, [retval0+0];
	
	//{
	}// Callseq End 495
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd1264;
	}
	setp.lt.s32	%p2096, %r144, 0;
	and.pred  	%p105, %p2096, %p1881;
	@!%p105 bra 	BB8_1899;
	bra.uni 	BB8_1898;

BB8_1898:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3126}, %fd6309;
	}
	xor.b32  	%r3127, %r3126, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3128, %temp}, %fd6309;
	}
	mov.b64 	%fd6309, {%r3128, %r3127};

BB8_1899:
	setp.eq.f64	%p2098, %fd1264, 0d0000000000000000;
	@%p2098 bra 	BB8_1902;
	bra.uni 	BB8_1900;

BB8_1902:
	selp.b32	%r3129, %r144, 0, %p1881;
	or.b32  	%r3130, %r3129, 2146435072;
	setp.lt.s32	%p2102, %r134, 0;
	selp.b32	%r3131, %r3130, %r3129, %p2102;
	mov.u32 	%r3132, 0;
	mov.b64 	%fd6309, {%r3132, %r3131};
	bra.uni 	BB8_1903;

BB8_1900:
	setp.gt.s32	%p2099, %r144, -1;
	@%p2099 bra 	BB8_1903;

	cvt.rzi.f64.f64	%fd4486, %fd4397;
	setp.neu.f64	%p2100, %fd4486, 0d4000000000000000;
	selp.f64	%fd6309, 0dFFF8000000000000, %fd6309, %p2100;

BB8_1903:
	add.f64 	%fd6310, %fd1264, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3133}, %fd6310;
	}
	and.b32  	%r3134, %r3133, 2146435072;
	setp.ne.s32	%p2103, %r3134, 2146435072;
	@%p2103 bra 	BB8_1904;

	setp.gtu.f64	%p2104, %fd1428, 0d7FF0000000000000;
	@%p2104 bra 	BB8_1913;

	and.b32  	%r3135, %r134, 2147483647;
	setp.ne.s32	%p2105, %r3135, 2146435072;
	@%p2105 bra 	BB8_1908;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3136, %temp}, %fd4397;
	}
	setp.eq.s32	%p2106, %r3136, 0;
	@%p2106 bra 	BB8_1912;
	bra.uni 	BB8_1908;

BB8_1912:
	setp.gt.f64	%p2109, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3145, 2146435072, 0, %p2109;
	xor.b32  	%r3146, %r3145, 2146435072;
	setp.lt.s32	%p2110, %r134, 0;
	selp.b32	%r3147, %r3146, %r3145, %p2110;
	setp.eq.f64	%p2111, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3148, 1072693248, %r3147, %p2111;
	mov.u32 	%r3149, 0;
	mov.b64 	%fd6310, {%r3149, %r3148};
	bra.uni 	BB8_1913;

BB8_1904:
	mov.f64 	%fd6310, %fd6309;

BB8_1913:
	setp.eq.f64	%p2112, %fd1264, 0d3FF0000000000000;
	selp.f64	%fd4488, 0d3FF0000000000000, %fd6310, %p2112;
	mul.f64 	%fd4489, %fd1405, %fd1427;
	mul.f64 	%fd1439, %fd4489, %fd4488;
	fma.rn.f64 	%fd4491, %fd1415, 0d40C806F000000000, %fd4414;
	fma.rn.f64 	%fd4492, %fd1405, 0dC0C66CE000000000, %fd4491;
	fma.rn.f64 	%fd1440, %fd1426, 0d40ADE68000000000, %fd4492;
	// Callseq Start 496
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4392;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6312, [retval0+0];
	
	//{
	}// Callseq End 496
	and.pred  	%p106, %p2096, %p1864;
	@!%p106 bra 	BB8_1915;
	bra.uni 	BB8_1914;

BB8_1914:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3150}, %fd6312;
	}
	xor.b32  	%r3151, %r3150, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3152, %temp}, %fd6312;
	}
	mov.b64 	%fd6312, {%r3152, %r3151};

BB8_1915:
	@%p2098 bra 	BB8_1918;
	bra.uni 	BB8_1916;

BB8_1918:
	selp.b32	%r3153, %r144, 0, %p1864;
	or.b32  	%r3154, %r3153, 2146435072;
	setp.lt.s32	%p2119, %r132, 0;
	selp.b32	%r3155, %r3154, %r3153, %p2119;
	mov.u32 	%r3156, 0;
	mov.b64 	%fd6312, {%r3156, %r3155};
	bra.uni 	BB8_1919;

BB8_1916:
	setp.gt.s32	%p2116, %r144, -1;
	@%p2116 bra 	BB8_1919;

	cvt.rzi.f64.f64	%fd4495, %fd4392;
	setp.neu.f64	%p2117, %fd4495, 0d4008000000000000;
	selp.f64	%fd6312, 0dFFF8000000000000, %fd6312, %p2117;

BB8_1919:
	add.f64 	%fd6313, %fd1264, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3157}, %fd6313;
	}
	and.b32  	%r3158, %r3157, 2146435072;
	setp.ne.s32	%p2120, %r3158, 2146435072;
	@%p2120 bra 	BB8_1920;

	setp.gtu.f64	%p2121, %fd1428, 0d7FF0000000000000;
	@%p2121 bra 	BB8_1929;

	and.b32  	%r3159, %r132, 2147483647;
	setp.ne.s32	%p2122, %r3159, 2146435072;
	@%p2122 bra 	BB8_1924;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3160, %temp}, %fd4392;
	}
	setp.eq.s32	%p2123, %r3160, 0;
	@%p2123 bra 	BB8_1928;
	bra.uni 	BB8_1924;

BB8_1928:
	setp.gt.f64	%p2126, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3169, 2146435072, 0, %p2126;
	xor.b32  	%r3170, %r3169, 2146435072;
	setp.lt.s32	%p2127, %r132, 0;
	selp.b32	%r3171, %r3170, %r3169, %p2127;
	setp.eq.f64	%p2128, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3172, 1072693248, %r3171, %p2128;
	mov.u32 	%r3173, 0;
	mov.b64 	%fd6313, {%r3173, %r3172};
	bra.uni 	BB8_1929;

BB8_1920:
	mov.f64 	%fd6313, %fd6312;

BB8_1929:
	selp.f64	%fd4497, 0d3FF0000000000000, %fd6313, %p2112;
	mul.f64 	%fd4498, %fd1415, %fd1440;
	mul.f64 	%fd4499, %fd4498, %fd4497;
	div.rn.f64 	%fd4500, %fd4499, 0dC008000000000000;
	fma.rn.f64 	%fd1451, %fd1439, 0d3FE0000000000000, %fd4500;
	mul.f64 	%fd1452, %fd1415, 0d40D806F000000000;
	add.f64 	%fd4501, %fd14, %fd1452;
	fma.rn.f64 	%fd4502, %fd1405, 0dC0DC081800000000, %fd4501;
	fma.rn.f64 	%fd4503, %fd1426, 0d40C66CE000000000, %fd4502;
	mul.f64 	%fd1453, %fd6, %fd4503;
	// Callseq Start 497
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4403;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6315, [retval0+0];
	
	//{
	}// Callseq End 497
	and.pred  	%p107, %p2096, %p1898;
	@!%p107 bra 	BB8_1931;
	bra.uni 	BB8_1930;

BB8_1930:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3174}, %fd6315;
	}
	xor.b32  	%r3175, %r3174, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3176, %temp}, %fd6315;
	}
	mov.b64 	%fd6315, {%r3176, %r3175};

BB8_1931:
	@%p2098 bra 	BB8_1934;
	bra.uni 	BB8_1932;

BB8_1934:
	selp.b32	%r3177, %r144, 0, %p1898;
	or.b32  	%r3178, %r3177, 2146435072;
	setp.lt.s32	%p2136, %r136, 0;
	selp.b32	%r3179, %r3178, %r3177, %p2136;
	mov.u32 	%r3180, 0;
	mov.b64 	%fd6315, {%r3180, %r3179};
	bra.uni 	BB8_1935;

BB8_1932:
	setp.gt.s32	%p2133, %r144, -1;
	@%p2133 bra 	BB8_1935;

	cvt.rzi.f64.f64	%fd4506, %fd4403;
	setp.neu.f64	%p2134, %fd4506, 0d4010000000000000;
	selp.f64	%fd6315, 0dFFF8000000000000, %fd6315, %p2134;

BB8_1935:
	add.f64 	%fd6316, %fd1264, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3181}, %fd6316;
	}
	and.b32  	%r3182, %r3181, 2146435072;
	setp.ne.s32	%p2137, %r3182, 2146435072;
	@%p2137 bra 	BB8_1936;

	setp.gtu.f64	%p2138, %fd1428, 0d7FF0000000000000;
	@%p2138 bra 	BB8_1945;

	and.b32  	%r3183, %r136, 2147483647;
	setp.ne.s32	%p2139, %r3183, 2146435072;
	@%p2139 bra 	BB8_1940;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3184, %temp}, %fd4403;
	}
	setp.eq.s32	%p2140, %r3184, 0;
	@%p2140 bra 	BB8_1944;
	bra.uni 	BB8_1940;

BB8_1944:
	setp.gt.f64	%p2143, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3193, 2146435072, 0, %p2143;
	xor.b32  	%r3194, %r3193, 2146435072;
	setp.lt.s32	%p2144, %r136, 0;
	selp.b32	%r3195, %r3194, %r3193, %p2144;
	setp.eq.f64	%p2145, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3196, 1072693248, %r3195, %p2145;
	mov.u32 	%r3197, 0;
	mov.b64 	%fd6316, {%r3197, %r3196};
	bra.uni 	BB8_1945;

BB8_1936:
	mov.f64 	%fd6316, %fd6315;

BB8_1945:
	selp.f64	%fd4508, 0d3FF0000000000000, %fd6316, %p2112;
	mul.f64 	%fd4509, %fd1453, %fd4508;
	fma.rn.f64 	%fd1464, %fd4509, 0d3FD0000000000000, %fd1451;
	sub.f64 	%fd4512, %fd4435, %fd1452;
	fma.rn.f64 	%fd4513, %fd1405, 0d40E2B01000000000, %fd4512;
	fma.rn.f64 	%fd1465, %fd1426, 0dC0D2B01000000000, %fd4513;
	// Callseq Start 498
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4438;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6318, [retval0+0];
	
	//{
	}// Callseq End 498
	and.pred  	%p108, %p2096, %p1966;
	@!%p108 bra 	BB8_1947;
	bra.uni 	BB8_1946;

BB8_1946:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3198}, %fd6318;
	}
	xor.b32  	%r3199, %r3198, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3200, %temp}, %fd6318;
	}
	mov.b64 	%fd6318, {%r3200, %r3199};

BB8_1947:
	@%p2098 bra 	BB8_1950;
	bra.uni 	BB8_1948;

BB8_1950:
	selp.b32	%r3201, %r144, 0, %p1966;
	or.b32  	%r3202, %r3201, 2146435072;
	setp.lt.s32	%p2153, %r139, 0;
	selp.b32	%r3203, %r3202, %r3201, %p2153;
	mov.u32 	%r3204, 0;
	mov.b64 	%fd6318, {%r3204, %r3203};
	bra.uni 	BB8_1951;

BB8_1948:
	setp.gt.s32	%p2150, %r144, -1;
	@%p2150 bra 	BB8_1951;

	cvt.rzi.f64.f64	%fd4516, %fd4438;
	setp.neu.f64	%p2151, %fd4516, 0d4014000000000000;
	selp.f64	%fd6318, 0dFFF8000000000000, %fd6318, %p2151;

BB8_1951:
	add.f64 	%fd6319, %fd1264, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3205}, %fd6319;
	}
	and.b32  	%r3206, %r3205, 2146435072;
	setp.ne.s32	%p2154, %r3206, 2146435072;
	@%p2154 bra 	BB8_1952;

	setp.gtu.f64	%p2155, %fd1428, 0d7FF0000000000000;
	@%p2155 bra 	BB8_1961;

	and.b32  	%r3207, %r139, 2147483647;
	setp.ne.s32	%p2156, %r3207, 2146435072;
	@%p2156 bra 	BB8_1956;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3208, %temp}, %fd4438;
	}
	setp.eq.s32	%p2157, %r3208, 0;
	@%p2157 bra 	BB8_1960;
	bra.uni 	BB8_1956;

BB8_1960:
	setp.gt.f64	%p2160, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3217, 2146435072, 0, %p2160;
	xor.b32  	%r3218, %r3217, 2146435072;
	setp.lt.s32	%p2161, %r139, 0;
	selp.b32	%r3219, %r3218, %r3217, %p2161;
	setp.eq.f64	%p2162, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3220, 1072693248, %r3219, %p2162;
	mov.u32 	%r3221, 0;
	mov.b64 	%fd6319, {%r3221, %r3220};
	bra.uni 	BB8_1961;

BB8_1952:
	mov.f64 	%fd6319, %fd6318;

BB8_1961:
	selp.f64	%fd4518, 0d3FF0000000000000, %fd6319, %p2112;
	mul.f64 	%fd4519, %fd1465, %fd4518;
	div.rn.f64 	%fd4520, %fd4519, 0d4014000000000000;
	add.f64 	%fd1476, %fd1464, %fd4520;
	fma.rn.f64 	%fd4521, %fd1415, 0dC0DC081800000000, %fd15;
	fma.rn.f64 	%fd1477, %fd1405, 0d40D2B01000000000, %fd4521;
	// Callseq Start 499
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4446;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6321, [retval0+0];
	
	//{
	}// Callseq End 499
	and.pred  	%p109, %p2096, %p1983;
	@!%p109 bra 	BB8_1963;
	bra.uni 	BB8_1962;

BB8_1962:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3222}, %fd6321;
	}
	xor.b32  	%r3223, %r3222, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3224, %temp}, %fd6321;
	}
	mov.b64 	%fd6321, {%r3224, %r3223};

BB8_1963:
	@%p2098 bra 	BB8_1966;
	bra.uni 	BB8_1964;

BB8_1966:
	selp.b32	%r3225, %r144, 0, %p1983;
	or.b32  	%r3226, %r3225, 2146435072;
	setp.lt.s32	%p2170, %r140, 0;
	selp.b32	%r3227, %r3226, %r3225, %p2170;
	mov.u32 	%r3228, 0;
	mov.b64 	%fd6321, {%r3228, %r3227};
	bra.uni 	BB8_1967;

BB8_1964:
	setp.gt.s32	%p2167, %r144, -1;
	@%p2167 bra 	BB8_1967;

	cvt.rzi.f64.f64	%fd4524, %fd4446;
	setp.neu.f64	%p2168, %fd4524, 0d4018000000000000;
	selp.f64	%fd6321, 0dFFF8000000000000, %fd6321, %p2168;

BB8_1967:
	add.f64 	%fd6322, %fd1264, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3229}, %fd6322;
	}
	and.b32  	%r3230, %r3229, 2146435072;
	setp.ne.s32	%p2171, %r3230, 2146435072;
	@%p2171 bra 	BB8_1968;

	setp.gtu.f64	%p2172, %fd1428, 0d7FF0000000000000;
	@%p2172 bra 	BB8_1977;

	and.b32  	%r3231, %r140, 2147483647;
	setp.ne.s32	%p2173, %r3231, 2146435072;
	@%p2173 bra 	BB8_1972;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3232, %temp}, %fd4446;
	}
	setp.eq.s32	%p2174, %r3232, 0;
	@%p2174 bra 	BB8_1976;
	bra.uni 	BB8_1972;

BB8_1976:
	setp.gt.f64	%p2177, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3241, 2146435072, 0, %p2177;
	xor.b32  	%r3242, %r3241, 2146435072;
	setp.lt.s32	%p2178, %r140, 0;
	selp.b32	%r3243, %r3242, %r3241, %p2178;
	setp.eq.f64	%p2179, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3244, 1072693248, %r3243, %p2179;
	mov.u32 	%r3245, 0;
	mov.b64 	%fd6322, {%r3245, %r3244};
	bra.uni 	BB8_1977;

BB8_1968:
	mov.f64 	%fd6322, %fd6321;

BB8_1977:
	selp.f64	%fd4526, 0d3FF0000000000000, %fd6322, %p2112;
	mul.f64 	%fd4527, %fd1477, %fd4526;
	div.rn.f64 	%fd4528, %fd4527, 0d4018000000000000;
	add.f64 	%fd1488, %fd1476, %fd4528;
	// Callseq Start 500
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4453;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6324, [retval0+0];
	
	//{
	}// Callseq End 500
	and.pred  	%p110, %p2096, %p2000;
	@!%p110 bra 	BB8_1979;
	bra.uni 	BB8_1978;

BB8_1978:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3246}, %fd6324;
	}
	xor.b32  	%r3247, %r3246, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3248, %temp}, %fd6324;
	}
	mov.b64 	%fd6324, {%r3248, %r3247};

BB8_1979:
	@%p2098 bra 	BB8_1982;
	bra.uni 	BB8_1980;

BB8_1982:
	selp.b32	%r3249, %r144, 0, %p2000;
	or.b32  	%r3250, %r3249, 2146435072;
	setp.lt.s32	%p2187, %r141, 0;
	selp.b32	%r3251, %r3250, %r3249, %p2187;
	mov.u32 	%r3252, 0;
	mov.b64 	%fd6324, {%r3252, %r3251};
	bra.uni 	BB8_1983;

BB8_1980:
	setp.gt.s32	%p2184, %r144, -1;
	@%p2184 bra 	BB8_1983;

	cvt.rzi.f64.f64	%fd4531, %fd4453;
	setp.neu.f64	%p2185, %fd4531, 0d401C000000000000;
	selp.f64	%fd6324, 0dFFF8000000000000, %fd6324, %p2185;

BB8_1983:
	add.f64 	%fd6325, %fd1264, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3253}, %fd6325;
	}
	and.b32  	%r3254, %r3253, 2146435072;
	setp.ne.s32	%p2188, %r3254, 2146435072;
	@%p2188 bra 	BB8_1984;

	setp.gtu.f64	%p2189, %fd1428, 0d7FF0000000000000;
	@%p2189 bra 	BB8_1993;

	and.b32  	%r3255, %r141, 2147483647;
	setp.ne.s32	%p2190, %r3255, 2146435072;
	@%p2190 bra 	BB8_1988;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3256, %temp}, %fd4453;
	}
	setp.eq.s32	%p2191, %r3256, 0;
	@%p2191 bra 	BB8_1992;
	bra.uni 	BB8_1988;

BB8_1992:
	setp.gt.f64	%p2194, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3265, 2146435072, 0, %p2194;
	xor.b32  	%r3266, %r3265, 2146435072;
	setp.lt.s32	%p2195, %r141, 0;
	selp.b32	%r3267, %r3266, %r3265, %p2195;
	setp.eq.f64	%p2196, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3268, 1072693248, %r3267, %p2196;
	mov.u32 	%r3269, 0;
	mov.b64 	%fd6325, {%r3269, %r3268};
	bra.uni 	BB8_1993;

BB8_1984:
	mov.f64 	%fd6325, %fd6324;

BB8_1993:
	selp.f64	%fd4533, 0d3FF0000000000000, %fd6325, %p2112;
	fma.rn.f64 	%fd4534, %fd1415, 0dC0C66CE000000000, %fd16;
	mul.f64 	%fd4535, %fd4534, %fd4533;
	div.rn.f64 	%fd4536, %fd4535, 0d401C000000000000;
	add.f64 	%fd1499, %fd1488, %fd4536;
	// Callseq Start 501
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4461;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6327, [retval0+0];
	
	//{
	}// Callseq End 501
	and.pred  	%p111, %p2096, %p2017;
	@!%p111 bra 	BB8_1995;
	bra.uni 	BB8_1994;

BB8_1994:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3270}, %fd6327;
	}
	xor.b32  	%r3271, %r3270, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3272, %temp}, %fd6327;
	}
	mov.b64 	%fd6327, {%r3272, %r3271};

BB8_1995:
	@%p2098 bra 	BB8_1998;
	bra.uni 	BB8_1996;

BB8_1998:
	selp.b32	%r3273, %r144, 0, %p2017;
	or.b32  	%r3274, %r3273, 2146435072;
	setp.lt.s32	%p2204, %r142, 0;
	selp.b32	%r3275, %r3274, %r3273, %p2204;
	mov.u32 	%r3276, 0;
	mov.b64 	%fd6327, {%r3276, %r3275};
	bra.uni 	BB8_1999;

BB8_1996:
	setp.gt.s32	%p2201, %r144, -1;
	@%p2201 bra 	BB8_1999;

	cvt.rzi.f64.f64	%fd4539, %fd4461;
	setp.neu.f64	%p2202, %fd4539, 0d4020000000000000;
	selp.f64	%fd6327, 0dFFF8000000000000, %fd6327, %p2202;

BB8_1999:
	add.f64 	%fd6328, %fd1264, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3277}, %fd6328;
	}
	and.b32  	%r3278, %r3277, 2146435072;
	setp.ne.s32	%p2205, %r3278, 2146435072;
	@%p2205 bra 	BB8_2000;

	setp.gtu.f64	%p2206, %fd1428, 0d7FF0000000000000;
	@%p2206 bra 	BB8_2009;

	and.b32  	%r3279, %r142, 2147483647;
	setp.ne.s32	%p2207, %r3279, 2146435072;
	@%p2207 bra 	BB8_2004;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3280, %temp}, %fd4461;
	}
	setp.eq.s32	%p2208, %r3280, 0;
	@%p2208 bra 	BB8_2008;
	bra.uni 	BB8_2004;

BB8_2008:
	setp.gt.f64	%p2211, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3289, 2146435072, 0, %p2211;
	xor.b32  	%r3290, %r3289, 2146435072;
	setp.lt.s32	%p2212, %r142, 0;
	selp.b32	%r3291, %r3290, %r3289, %p2212;
	setp.eq.f64	%p2213, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3292, 1072693248, %r3291, %p2213;
	mov.u32 	%r3293, 0;
	mov.b64 	%fd6328, {%r3293, %r3292};
	bra.uni 	BB8_2009;

BB8_2000:
	mov.f64 	%fd6328, %fd6327;

BB8_2009:
	selp.f64	%fd4541, 0d3FF0000000000000, %fd6328, %p2112;
	mul.f64 	%fd4542, %fd17, %fd4541;
	fma.rn.f64 	%fd1510, %fd4542, 0d3FC0000000000000, %fd1499;
	// Callseq Start 502
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4467;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6330, [retval0+0];
	
	//{
	}// Callseq End 502
	and.pred  	%p112, %p2096, %p2034;
	@!%p112 bra 	BB8_2011;
	bra.uni 	BB8_2010;

BB8_2010:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3294}, %fd6330;
	}
	xor.b32  	%r3295, %r3294, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3296, %temp}, %fd6330;
	}
	mov.b64 	%fd6330, {%r3296, %r3295};

BB8_2011:
	@%p2098 bra 	BB8_2014;
	bra.uni 	BB8_2012;

BB8_2014:
	selp.b32	%r3297, %r144, 0, %p2034;
	or.b32  	%r3298, %r3297, 2146435072;
	setp.lt.s32	%p2221, %r143, 0;
	selp.b32	%r3299, %r3298, %r3297, %p2221;
	mov.u32 	%r3300, 0;
	mov.b64 	%fd6330, {%r3300, %r3299};
	bra.uni 	BB8_2015;

BB8_2012:
	setp.gt.s32	%p2218, %r144, -1;
	@%p2218 bra 	BB8_2015;

	cvt.rzi.f64.f64	%fd4545, %fd4467;
	setp.neu.f64	%p2219, %fd4545, 0d4022000000000000;
	selp.f64	%fd6330, 0dFFF8000000000000, %fd6330, %p2219;

BB8_2015:
	add.f64 	%fd6331, %fd1264, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3301}, %fd6331;
	}
	and.b32  	%r3302, %r3301, 2146435072;
	setp.ne.s32	%p2222, %r3302, 2146435072;
	@%p2222 bra 	BB8_2016;

	setp.gtu.f64	%p2223, %fd1428, 0d7FF0000000000000;
	@%p2223 bra 	BB8_2025;

	and.b32  	%r3303, %r143, 2147483647;
	setp.ne.s32	%p2224, %r3303, 2146435072;
	@%p2224 bra 	BB8_2020;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3304, %temp}, %fd4467;
	}
	setp.eq.s32	%p2225, %r3304, 0;
	@%p2225 bra 	BB8_2024;
	bra.uni 	BB8_2020;

BB8_2024:
	setp.gt.f64	%p2228, %fd1428, 0d3FF0000000000000;
	selp.b32	%r3313, 2146435072, 0, %p2228;
	xor.b32  	%r3314, %r3313, 2146435072;
	setp.lt.s32	%p2229, %r143, 0;
	selp.b32	%r3315, %r3314, %r3313, %p2229;
	setp.eq.f64	%p2230, %fd1264, 0dBFF0000000000000;
	selp.b32	%r3316, 1072693248, %r3315, %p2230;
	mov.u32 	%r3317, 0;
	mov.b64 	%fd6331, {%r3317, %r3316};
	bra.uni 	BB8_2025;

BB8_2016:
	mov.f64 	%fd6331, %fd6330;

BB8_2025:
	mul.f64 	%fd4547, %fd6331, 0d4081160000000000;
	div.rn.f64 	%fd4548, %fd4547, 0d4022000000000000;
	selp.f64	%fd4549, 0d404E600000000000, %fd4548, %p2112;
	sub.f64 	%fd4550, %fd1510, %fd4549;
	sub.f64 	%fd6373, %fd1395, %fd4550;

BB8_2026:
	@!%p82 bra 	BB8_2108;
	bra.uni 	BB8_2027;

BB8_2027:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd1149;
	}
	mov.f64 	%fd4552, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd4552;
	}
	bfe.u32 	%r3318, %r146, 20, 11;
	add.s32 	%r3319, %r3318, -1012;
	mov.u64 	%rd190, 4611686018427387904;
	shl.b64 	%rd77, %rd190, %r3319;
	setp.eq.s64	%p2232, %rd77, -9223372036854775808;
	abs.f64 	%fd1523, %fd1149;
	// Callseq Start 503
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1523;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4552;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6334, [retval0+0];
	
	//{
	}// Callseq End 503
	setp.lt.s32	%p2233, %r145, 0;
	and.pred  	%p113, %p2233, %p2232;
	@!%p113 bra 	BB8_2029;
	bra.uni 	BB8_2028;

BB8_2028:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3320}, %fd6334;
	}
	xor.b32  	%r3321, %r3320, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3322, %temp}, %fd6334;
	}
	mov.b64 	%fd6334, {%r3322, %r3321};

BB8_2029:
	setp.eq.f64	%p2234, %fd1149, 0d0000000000000000;
	@%p2234 bra 	BB8_2032;
	bra.uni 	BB8_2030;

BB8_2032:
	selp.b32	%r3323, %r145, 0, %p2232;
	or.b32  	%r3324, %r3323, 2146435072;
	setp.lt.s32	%p2238, %r146, 0;
	selp.b32	%r3325, %r3324, %r3323, %p2238;
	mov.u32 	%r3326, 0;
	mov.b64 	%fd6334, {%r3326, %r3325};
	bra.uni 	BB8_2033;

BB8_2030:
	setp.gt.s32	%p2235, %r145, -1;
	@%p2235 bra 	BB8_2033;

	cvt.rzi.f64.f64	%fd4554, %fd4552;
	setp.neu.f64	%p2236, %fd4554, 0d4000000000000000;
	selp.f64	%fd6334, 0dFFF8000000000000, %fd6334, %p2236;

BB8_2033:
	add.f64 	%fd6335, %fd1149, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3327}, %fd6335;
	}
	and.b32  	%r3328, %r3327, 2146435072;
	setp.ne.s32	%p2239, %r3328, 2146435072;
	@%p2239 bra 	BB8_2034;

	setp.gtu.f64	%p2240, %fd1523, 0d7FF0000000000000;
	@%p2240 bra 	BB8_2043;

	and.b32  	%r3329, %r146, 2147483647;
	setp.ne.s32	%p2241, %r3329, 2146435072;
	@%p2241 bra 	BB8_2038;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3330, %temp}, %fd4552;
	}
	setp.eq.s32	%p2242, %r3330, 0;
	@%p2242 bra 	BB8_2042;
	bra.uni 	BB8_2038;

BB8_2042:
	setp.gt.f64	%p2245, %fd1523, 0d3FF0000000000000;
	selp.b32	%r3339, 2146435072, 0, %p2245;
	xor.b32  	%r3340, %r3339, 2146435072;
	setp.lt.s32	%p2246, %r146, 0;
	selp.b32	%r3341, %r3340, %r3339, %p2246;
	setp.eq.f64	%p2247, %fd1149, 0dBFF0000000000000;
	selp.b32	%r3342, 1072693248, %r3341, %p2247;
	mov.u32 	%r3343, 0;
	mov.b64 	%fd6335, {%r3343, %r3342};
	bra.uni 	BB8_2043;

BB8_2034:
	mov.f64 	%fd6335, %fd6334;

BB8_2043:
	mov.f64 	%fd4556, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd4556;
	}
	bfe.u32 	%r3344, %r147, 20, 11;
	add.s32 	%r3345, %r3344, -1012;
	mov.u64 	%rd191, 4613937818241073152;
	shl.b64 	%rd78, %rd191, %r3345;
	setp.eq.s64	%p2248, %rd78, -9223372036854775808;
	// Callseq Start 504
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1523;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4556;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6337, [retval0+0];
	
	//{
	}// Callseq End 504
	and.pred  	%p114, %p2233, %p2248;
	@!%p114 bra 	BB8_2045;
	bra.uni 	BB8_2044;

BB8_2044:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3346}, %fd6337;
	}
	xor.b32  	%r3347, %r3346, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3348, %temp}, %fd6337;
	}
	mov.b64 	%fd6337, {%r3348, %r3347};

BB8_2045:
	@%p2234 bra 	BB8_2048;
	bra.uni 	BB8_2046;

BB8_2048:
	selp.b32	%r3349, %r145, 0, %p2248;
	or.b32  	%r3350, %r3349, 2146435072;
	setp.lt.s32	%p2254, %r147, 0;
	selp.b32	%r3351, %r3350, %r3349, %p2254;
	mov.u32 	%r3352, 0;
	mov.b64 	%fd6337, {%r3352, %r3351};
	bra.uni 	BB8_2049;

BB8_2046:
	setp.gt.s32	%p2251, %r145, -1;
	@%p2251 bra 	BB8_2049;

	cvt.rzi.f64.f64	%fd4558, %fd4556;
	setp.neu.f64	%p2252, %fd4558, 0d4008000000000000;
	selp.f64	%fd6337, 0dFFF8000000000000, %fd6337, %p2252;

BB8_2049:
	add.f64 	%fd6338, %fd1149, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3353}, %fd6338;
	}
	and.b32  	%r3354, %r3353, 2146435072;
	setp.ne.s32	%p2255, %r3354, 2146435072;
	@%p2255 bra 	BB8_2050;

	setp.gtu.f64	%p2256, %fd1523, 0d7FF0000000000000;
	@%p2256 bra 	BB8_2059;

	and.b32  	%r3355, %r147, 2147483647;
	setp.ne.s32	%p2257, %r3355, 2146435072;
	@%p2257 bra 	BB8_2054;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3356, %temp}, %fd4556;
	}
	setp.eq.s32	%p2258, %r3356, 0;
	@%p2258 bra 	BB8_2058;
	bra.uni 	BB8_2054;

BB8_2058:
	setp.gt.f64	%p2261, %fd1523, 0d3FF0000000000000;
	selp.b32	%r3365, 2146435072, 0, %p2261;
	xor.b32  	%r3366, %r3365, 2146435072;
	setp.lt.s32	%p2262, %r147, 0;
	selp.b32	%r3367, %r3366, %r3365, %p2262;
	setp.eq.f64	%p2263, %fd1149, 0dBFF0000000000000;
	selp.b32	%r3368, 1072693248, %r3367, %p2263;
	mov.u32 	%r3369, 0;
	mov.b64 	%fd6338, {%r3369, %r3368};
	bra.uni 	BB8_2059;

BB8_2050:
	mov.f64 	%fd6338, %fd6337;

BB8_2059:
	mul.f64 	%fd4560, %fd6338, 0dC0B55B8000000000;
	setp.eq.f64	%p2264, %fd1149, 0d3FF0000000000000;
	selp.f64	%fd4561, 0dC0B55B8000000000, %fd4560, %p2264;
	mul.f64 	%fd4562, %fd6335, 0d4089A10000000000;
	selp.f64	%fd4563, 0d4089A10000000000, %fd4562, %p2264;
	add.f64 	%fd1544, %fd4563, %fd4561;
	mov.f64 	%fd4564, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd4564;
	}
	bfe.u32 	%r3370, %r148, 20, 11;
	add.s32 	%r3371, %r3370, -1012;
	mov.u64 	%rd192, 4616189618054758400;
	shl.b64 	%rd79, %rd192, %r3371;
	setp.eq.s64	%p2265, %rd79, -9223372036854775808;
	// Callseq Start 505
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1523;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4564;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6340, [retval0+0];
	
	//{
	}// Callseq End 505
	and.pred  	%p115, %p2233, %p2265;
	@!%p115 bra 	BB8_2061;
	bra.uni 	BB8_2060;

BB8_2060:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3372}, %fd6340;
	}
	xor.b32  	%r3373, %r3372, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3374, %temp}, %fd6340;
	}
	mov.b64 	%fd6340, {%r3374, %r3373};

BB8_2061:
	@%p2234 bra 	BB8_2064;
	bra.uni 	BB8_2062;

BB8_2064:
	selp.b32	%r3375, %r145, 0, %p2265;
	or.b32  	%r3376, %r3375, 2146435072;
	setp.lt.s32	%p2271, %r148, 0;
	selp.b32	%r3377, %r3376, %r3375, %p2271;
	mov.u32 	%r3378, 0;
	mov.b64 	%fd6340, {%r3378, %r3377};
	bra.uni 	BB8_2065;

BB8_2062:
	setp.gt.s32	%p2268, %r145, -1;
	@%p2268 bra 	BB8_2065;

	cvt.rzi.f64.f64	%fd4566, %fd4564;
	setp.neu.f64	%p2269, %fd4566, 0d4010000000000000;
	selp.f64	%fd6340, 0dFFF8000000000000, %fd6340, %p2269;

BB8_2065:
	add.f64 	%fd6341, %fd1149, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3379}, %fd6341;
	}
	and.b32  	%r3380, %r3379, 2146435072;
	setp.ne.s32	%p2272, %r3380, 2146435072;
	@%p2272 bra 	BB8_2066;

	setp.gtu.f64	%p2273, %fd1523, 0d7FF0000000000000;
	@%p2273 bra 	BB8_2075;

	and.b32  	%r3381, %r148, 2147483647;
	setp.ne.s32	%p2274, %r3381, 2146435072;
	@%p2274 bra 	BB8_2070;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3382, %temp}, %fd4564;
	}
	setp.eq.s32	%p2275, %r3382, 0;
	@%p2275 bra 	BB8_2074;
	bra.uni 	BB8_2070;

BB8_2074:
	setp.gt.f64	%p2278, %fd1523, 0d3FF0000000000000;
	selp.b32	%r3391, 2146435072, 0, %p2278;
	xor.b32  	%r3392, %r3391, 2146435072;
	setp.lt.s32	%p2279, %r148, 0;
	selp.b32	%r3393, %r3392, %r3391, %p2279;
	setp.eq.f64	%p2280, %fd1149, 0dBFF0000000000000;
	selp.b32	%r3394, 1072693248, %r3393, %p2280;
	mov.u32 	%r3395, 0;
	mov.b64 	%fd6341, {%r3395, %r3394};
	bra.uni 	BB8_2075;

BB8_2066:
	mov.f64 	%fd6341, %fd6340;

BB8_2075:
	mul.f64 	%fd4568, %fd6341, 0d40C806F000000000;
	selp.f64	%fd4569, 0d40C806F000000000, %fd4568, %p2264;
	add.f64 	%fd1555, %fd1544, %fd4569;
	mov.f64 	%fd4570, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd4570;
	}
	bfe.u32 	%r3396, %r149, 20, 11;
	add.s32 	%r3397, %r3396, -1012;
	mov.u64 	%rd193, 4617315517961601024;
	shl.b64 	%rd80, %rd193, %r3397;
	setp.eq.s64	%p2282, %rd80, -9223372036854775808;
	// Callseq Start 506
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1523;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4570;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6343, [retval0+0];
	
	//{
	}// Callseq End 506
	and.pred  	%p116, %p2233, %p2282;
	@!%p116 bra 	BB8_2077;
	bra.uni 	BB8_2076;

BB8_2076:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3398}, %fd6343;
	}
	xor.b32  	%r3399, %r3398, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3400, %temp}, %fd6343;
	}
	mov.b64 	%fd6343, {%r3400, %r3399};

BB8_2077:
	@%p2234 bra 	BB8_2080;
	bra.uni 	BB8_2078;

BB8_2080:
	selp.b32	%r3401, %r145, 0, %p2282;
	or.b32  	%r3402, %r3401, 2146435072;
	setp.lt.s32	%p2288, %r149, 0;
	selp.b32	%r3403, %r3402, %r3401, %p2288;
	mov.u32 	%r3404, 0;
	mov.b64 	%fd6343, {%r3404, %r3403};
	bra.uni 	BB8_2081;

BB8_2078:
	setp.gt.s32	%p2285, %r145, -1;
	@%p2285 bra 	BB8_2081;

	cvt.rzi.f64.f64	%fd4572, %fd4570;
	setp.neu.f64	%p2286, %fd4572, 0d4014000000000000;
	selp.f64	%fd6343, 0dFFF8000000000000, %fd6343, %p2286;

BB8_2081:
	add.f64 	%fd6344, %fd1149, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3405}, %fd6344;
	}
	and.b32  	%r3406, %r3405, 2146435072;
	setp.ne.s32	%p2289, %r3406, 2146435072;
	@%p2289 bra 	BB8_2082;

	setp.gtu.f64	%p2290, %fd1523, 0d7FF0000000000000;
	@%p2290 bra 	BB8_2091;

	and.b32  	%r3407, %r149, 2147483647;
	setp.ne.s32	%p2291, %r3407, 2146435072;
	@%p2291 bra 	BB8_2086;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3408, %temp}, %fd4570;
	}
	setp.eq.s32	%p2292, %r3408, 0;
	@%p2292 bra 	BB8_2090;
	bra.uni 	BB8_2086;

BB8_2090:
	setp.gt.f64	%p2295, %fd1523, 0d3FF0000000000000;
	selp.b32	%r3417, 2146435072, 0, %p2295;
	xor.b32  	%r3418, %r3417, 2146435072;
	setp.lt.s32	%p2296, %r149, 0;
	selp.b32	%r3419, %r3418, %r3417, %p2296;
	setp.eq.f64	%p2297, %fd1149, 0dBFF0000000000000;
	selp.b32	%r3420, 1072693248, %r3419, %p2297;
	mov.u32 	%r3421, 0;
	mov.b64 	%fd6344, {%r3421, %r3420};
	bra.uni 	BB8_2091;

BB8_2082:
	mov.f64 	%fd6344, %fd6343;

BB8_2091:
	mul.f64 	%fd4574, %fd6344, 0dC0C66CE000000000;
	selp.f64	%fd4575, 0dC0C66CE000000000, %fd4574, %p2264;
	add.f64 	%fd1566, %fd1555, %fd4575;
	mov.f64 	%fd4576, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd4576;
	}
	bfe.u32 	%r3422, %r150, 20, 11;
	add.s32 	%r3423, %r3422, -1012;
	mov.u64 	%rd194, 4618441417868443648;
	shl.b64 	%rd81, %rd194, %r3423;
	setp.eq.s64	%p2299, %rd81, -9223372036854775808;
	// Callseq Start 507
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1523;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4576;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6346, [retval0+0];
	
	//{
	}// Callseq End 507
	and.pred  	%p117, %p2233, %p2299;
	@!%p117 bra 	BB8_2093;
	bra.uni 	BB8_2092;

BB8_2092:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3424}, %fd6346;
	}
	xor.b32  	%r3425, %r3424, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3426, %temp}, %fd6346;
	}
	mov.b64 	%fd6346, {%r3426, %r3425};

BB8_2093:
	@%p2234 bra 	BB8_2096;
	bra.uni 	BB8_2094;

BB8_2096:
	selp.b32	%r3427, %r145, 0, %p2299;
	or.b32  	%r3428, %r3427, 2146435072;
	setp.lt.s32	%p2305, %r150, 0;
	selp.b32	%r3429, %r3428, %r3427, %p2305;
	mov.u32 	%r3430, 0;
	mov.b64 	%fd6346, {%r3430, %r3429};
	bra.uni 	BB8_2097;

BB8_2094:
	setp.gt.s32	%p2302, %r145, -1;
	@%p2302 bra 	BB8_2097;

	cvt.rzi.f64.f64	%fd4578, %fd4576;
	setp.neu.f64	%p2303, %fd4578, 0d4018000000000000;
	selp.f64	%fd6346, 0dFFF8000000000000, %fd6346, %p2303;

BB8_2097:
	add.f64 	%fd6347, %fd1149, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3431}, %fd6347;
	}
	and.b32  	%r3432, %r3431, 2146435072;
	setp.ne.s32	%p2306, %r3432, 2146435072;
	@%p2306 bra 	BB8_2098;

	setp.gtu.f64	%p2307, %fd1523, 0d7FF0000000000000;
	@%p2307 bra 	BB8_2107;

	and.b32  	%r3433, %r150, 2147483647;
	setp.ne.s32	%p2308, %r3433, 2146435072;
	@%p2308 bra 	BB8_2102;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3434, %temp}, %fd4576;
	}
	setp.eq.s32	%p2309, %r3434, 0;
	@%p2309 bra 	BB8_2106;
	bra.uni 	BB8_2102;

BB8_2106:
	setp.gt.f64	%p2312, %fd1523, 0d3FF0000000000000;
	selp.b32	%r3443, 2146435072, 0, %p2312;
	xor.b32  	%r3444, %r3443, 2146435072;
	setp.lt.s32	%p2313, %r150, 0;
	selp.b32	%r3445, %r3444, %r3443, %p2313;
	setp.eq.f64	%p2314, %fd1149, 0dBFF0000000000000;
	selp.b32	%r3446, 1072693248, %r3445, %p2314;
	mov.u32 	%r3447, 0;
	mov.b64 	%fd6347, {%r3447, %r3446};
	bra.uni 	BB8_2107;

BB8_2098:
	mov.f64 	%fd6347, %fd6346;

BB8_2107:
	mul.f64 	%fd4580, %fd6347, 0d40ADE68000000000;
	selp.f64	%fd4581, 0d40ADE68000000000, %fd4580, %p2264;
	add.f64 	%fd6348, %fd1566, %fd4581;

BB8_2108:
	mov.f64 	%fd4582, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd4582;
	}
	bfe.u32 	%r3448, %r151, 20, 11;
	add.s32 	%r3449, %r3448, -1012;
	mov.u64 	%rd195, 4613937818241073152;
	shl.b64 	%rd82, %rd195, %r3449;
	setp.eq.s64	%p2316, %rd82, -9223372036854775808;
	abs.f64 	%fd1579, %fd7;
	// Callseq Start 508
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1579;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4582;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6350, [retval0+0];
	
	//{
	}// Callseq End 508
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd7;
	}
	setp.lt.s32	%p2317, %r152, 0;
	and.pred  	%p118, %p2317, %p2316;
	@!%p118 bra 	BB8_2110;
	bra.uni 	BB8_2109;

BB8_2109:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3450}, %fd6350;
	}
	xor.b32  	%r3451, %r3450, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3452, %temp}, %fd6350;
	}
	mov.b64 	%fd6350, {%r3452, %r3451};

BB8_2110:
	setp.eq.f64	%p2318, %fd7, 0d0000000000000000;
	@%p2318 bra 	BB8_2113;
	bra.uni 	BB8_2111;

BB8_2113:
	selp.b32	%r3453, %r152, 0, %p2316;
	or.b32  	%r3454, %r3453, 2146435072;
	setp.lt.s32	%p2322, %r151, 0;
	selp.b32	%r3455, %r3454, %r3453, %p2322;
	mov.u32 	%r3456, 0;
	mov.b64 	%fd6350, {%r3456, %r3455};
	bra.uni 	BB8_2114;

BB8_2111:
	setp.gt.s32	%p2319, %r152, -1;
	@%p2319 bra 	BB8_2114;

	cvt.rzi.f64.f64	%fd4584, %fd4582;
	setp.neu.f64	%p2320, %fd4584, 0d4008000000000000;
	selp.f64	%fd6350, 0dFFF8000000000000, %fd6350, %p2320;

BB8_2114:
	add.f64 	%fd6351, %fd7, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3457}, %fd6351;
	}
	and.b32  	%r3458, %r3457, 2146435072;
	setp.ne.s32	%p2323, %r3458, 2146435072;
	@%p2323 bra 	BB8_2115;

	setp.gtu.f64	%p2324, %fd1579, 0d7FF0000000000000;
	@%p2324 bra 	BB8_2124;

	and.b32  	%r3459, %r151, 2147483647;
	setp.ne.s32	%p2325, %r3459, 2146435072;
	@%p2325 bra 	BB8_2119;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3460, %temp}, %fd4582;
	}
	setp.eq.s32	%p2326, %r3460, 0;
	@%p2326 bra 	BB8_2123;
	bra.uni 	BB8_2119;

BB8_2123:
	setp.eq.f64	%p2329, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2330, %fd1579, 0d3FF0000000000000;
	selp.b32	%r3469, 2146435072, 0, %p2330;
	xor.b32  	%r3470, %r3469, 2146435072;
	setp.lt.s32	%p2331, %r151, 0;
	selp.b32	%r3471, %r3470, %r3469, %p2331;
	selp.b32	%r3472, 1072693248, %r3471, %p2329;
	mov.u32 	%r3473, 0;
	mov.b64 	%fd6351, {%r3473, %r3472};
	bra.uni 	BB8_2124;

BB8_2115:
	mov.f64 	%fd6351, %fd6350;

BB8_2124:
	setp.eq.f64	%p2332, %fd7, 0d3FF0000000000000;
	selp.f64	%fd4588, 0d3FF0000000000000, %fd6351, %p2332;
	div.rn.f64 	%fd1590, %fd6348, %fd4588;
	mov.f64 	%fd6367, 0d0000000000000000;
	@!%p88 bra 	BB8_2206;
	bra.uni 	BB8_2125;

BB8_2125:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd1207;
	}
	mov.f64 	%fd4589, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd4589;
	}
	bfe.u32 	%r3474, %r154, 20, 11;
	add.s32 	%r3475, %r3474, -1012;
	mov.u64 	%rd196, 4611686018427387904;
	shl.b64 	%rd83, %rd196, %r3475;
	setp.eq.s64	%p2333, %rd83, -9223372036854775808;
	abs.f64 	%fd1591, %fd1207;
	// Callseq Start 509
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1591;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4589;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6353, [retval0+0];
	
	//{
	}// Callseq End 509
	setp.lt.s32	%p2334, %r153, 0;
	and.pred  	%p119, %p2334, %p2333;
	@!%p119 bra 	BB8_2127;
	bra.uni 	BB8_2126;

BB8_2126:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3476}, %fd6353;
	}
	xor.b32  	%r3477, %r3476, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3478, %temp}, %fd6353;
	}
	mov.b64 	%fd6353, {%r3478, %r3477};

BB8_2127:
	setp.eq.f64	%p2335, %fd1207, 0d0000000000000000;
	@%p2335 bra 	BB8_2130;
	bra.uni 	BB8_2128;

BB8_2130:
	selp.b32	%r3479, %r153, 0, %p2333;
	or.b32  	%r3480, %r3479, 2146435072;
	setp.lt.s32	%p2339, %r154, 0;
	selp.b32	%r3481, %r3480, %r3479, %p2339;
	mov.u32 	%r3482, 0;
	mov.b64 	%fd6353, {%r3482, %r3481};
	bra.uni 	BB8_2131;

BB8_2128:
	setp.gt.s32	%p2336, %r153, -1;
	@%p2336 bra 	BB8_2131;

	cvt.rzi.f64.f64	%fd4591, %fd4589;
	setp.neu.f64	%p2337, %fd4591, 0d4000000000000000;
	selp.f64	%fd6353, 0dFFF8000000000000, %fd6353, %p2337;

BB8_2131:
	add.f64 	%fd6354, %fd1207, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3483}, %fd6354;
	}
	and.b32  	%r3484, %r3483, 2146435072;
	setp.ne.s32	%p2340, %r3484, 2146435072;
	@%p2340 bra 	BB8_2132;

	setp.gtu.f64	%p2341, %fd1591, 0d7FF0000000000000;
	@%p2341 bra 	BB8_2141;

	and.b32  	%r3485, %r154, 2147483647;
	setp.ne.s32	%p2342, %r3485, 2146435072;
	@%p2342 bra 	BB8_2136;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3486, %temp}, %fd4589;
	}
	setp.eq.s32	%p2343, %r3486, 0;
	@%p2343 bra 	BB8_2140;
	bra.uni 	BB8_2136;

BB8_2140:
	setp.gt.f64	%p2346, %fd1591, 0d3FF0000000000000;
	selp.b32	%r3495, 2146435072, 0, %p2346;
	xor.b32  	%r3496, %r3495, 2146435072;
	setp.lt.s32	%p2347, %r154, 0;
	selp.b32	%r3497, %r3496, %r3495, %p2347;
	setp.eq.f64	%p2348, %fd1207, 0dBFF0000000000000;
	selp.b32	%r3498, 1072693248, %r3497, %p2348;
	mov.u32 	%r3499, 0;
	mov.b64 	%fd6354, {%r3499, %r3498};
	bra.uni 	BB8_2141;

BB8_2132:
	mov.f64 	%fd6354, %fd6353;

BB8_2141:
	// Callseq Start 510
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1591;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4582;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6356, [retval0+0];
	
	//{
	}// Callseq End 510
	and.pred  	%p120, %p2334, %p2316;
	@!%p120 bra 	BB8_2143;
	bra.uni 	BB8_2142;

BB8_2142:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3500}, %fd6356;
	}
	xor.b32  	%r3501, %r3500, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3502, %temp}, %fd6356;
	}
	mov.b64 	%fd6356, {%r3502, %r3501};

BB8_2143:
	@%p2335 bra 	BB8_2146;
	bra.uni 	BB8_2144;

BB8_2146:
	selp.b32	%r3503, %r153, 0, %p2316;
	or.b32  	%r3504, %r3503, 2146435072;
	setp.lt.s32	%p2355, %r151, 0;
	selp.b32	%r3505, %r3504, %r3503, %p2355;
	mov.u32 	%r3506, 0;
	mov.b64 	%fd6356, {%r3506, %r3505};
	bra.uni 	BB8_2147;

BB8_2144:
	setp.gt.s32	%p2352, %r153, -1;
	@%p2352 bra 	BB8_2147;

	cvt.rzi.f64.f64	%fd4595, %fd4582;
	setp.neu.f64	%p2353, %fd4595, 0d4008000000000000;
	selp.f64	%fd6356, 0dFFF8000000000000, %fd6356, %p2353;

BB8_2147:
	add.f64 	%fd6357, %fd1207, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3507}, %fd6357;
	}
	and.b32  	%r3508, %r3507, 2146435072;
	setp.ne.s32	%p2356, %r3508, 2146435072;
	@%p2356 bra 	BB8_2148;

	setp.gtu.f64	%p2357, %fd1591, 0d7FF0000000000000;
	@%p2357 bra 	BB8_2157;

	and.b32  	%r3509, %r151, 2147483647;
	setp.ne.s32	%p2358, %r3509, 2146435072;
	@%p2358 bra 	BB8_2152;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3510, %temp}, %fd4582;
	}
	setp.eq.s32	%p2359, %r3510, 0;
	@%p2359 bra 	BB8_2156;
	bra.uni 	BB8_2152;

BB8_2156:
	setp.gt.f64	%p2362, %fd1591, 0d3FF0000000000000;
	selp.b32	%r3519, 2146435072, 0, %p2362;
	xor.b32  	%r3520, %r3519, 2146435072;
	setp.lt.s32	%p2363, %r151, 0;
	selp.b32	%r3521, %r3520, %r3519, %p2363;
	setp.eq.f64	%p2364, %fd1207, 0dBFF0000000000000;
	selp.b32	%r3522, 1072693248, %r3521, %p2364;
	mov.u32 	%r3523, 0;
	mov.b64 	%fd6357, {%r3523, %r3522};
	bra.uni 	BB8_2157;

BB8_2148:
	mov.f64 	%fd6357, %fd6356;

BB8_2157:
	mul.f64 	%fd4597, %fd6357, 0dC0B55B8000000000;
	setp.eq.f64	%p2365, %fd1207, 0d3FF0000000000000;
	selp.f64	%fd4598, 0dC0B55B8000000000, %fd4597, %p2365;
	mul.f64 	%fd4599, %fd6354, 0d4089A10000000000;
	selp.f64	%fd4600, 0d4089A10000000000, %fd4599, %p2365;
	add.f64 	%fd1612, %fd4600, %fd4598;
	mov.f64 	%fd4601, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r155}, %fd4601;
	}
	bfe.u32 	%r3524, %r155, 20, 11;
	add.s32 	%r3525, %r3524, -1012;
	mov.u64 	%rd197, 4616189618054758400;
	shl.b64 	%rd84, %rd197, %r3525;
	setp.eq.s64	%p2366, %rd84, -9223372036854775808;
	// Callseq Start 511
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1591;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4601;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6359, [retval0+0];
	
	//{
	}// Callseq End 511
	and.pred  	%p121, %p2334, %p2366;
	@!%p121 bra 	BB8_2159;
	bra.uni 	BB8_2158;

BB8_2158:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3526}, %fd6359;
	}
	xor.b32  	%r3527, %r3526, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3528, %temp}, %fd6359;
	}
	mov.b64 	%fd6359, {%r3528, %r3527};

BB8_2159:
	@%p2335 bra 	BB8_2162;
	bra.uni 	BB8_2160;

BB8_2162:
	selp.b32	%r3529, %r153, 0, %p2366;
	or.b32  	%r3530, %r3529, 2146435072;
	setp.lt.s32	%p2372, %r155, 0;
	selp.b32	%r3531, %r3530, %r3529, %p2372;
	mov.u32 	%r3532, 0;
	mov.b64 	%fd6359, {%r3532, %r3531};
	bra.uni 	BB8_2163;

BB8_2160:
	setp.gt.s32	%p2369, %r153, -1;
	@%p2369 bra 	BB8_2163;

	cvt.rzi.f64.f64	%fd4603, %fd4601;
	setp.neu.f64	%p2370, %fd4603, 0d4010000000000000;
	selp.f64	%fd6359, 0dFFF8000000000000, %fd6359, %p2370;

BB8_2163:
	add.f64 	%fd6360, %fd1207, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3533}, %fd6360;
	}
	and.b32  	%r3534, %r3533, 2146435072;
	setp.ne.s32	%p2373, %r3534, 2146435072;
	@%p2373 bra 	BB8_2164;

	setp.gtu.f64	%p2374, %fd1591, 0d7FF0000000000000;
	@%p2374 bra 	BB8_2173;

	and.b32  	%r3535, %r155, 2147483647;
	setp.ne.s32	%p2375, %r3535, 2146435072;
	@%p2375 bra 	BB8_2168;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3536, %temp}, %fd4601;
	}
	setp.eq.s32	%p2376, %r3536, 0;
	@%p2376 bra 	BB8_2172;
	bra.uni 	BB8_2168;

BB8_2172:
	setp.gt.f64	%p2379, %fd1591, 0d3FF0000000000000;
	selp.b32	%r3545, 2146435072, 0, %p2379;
	xor.b32  	%r3546, %r3545, 2146435072;
	setp.lt.s32	%p2380, %r155, 0;
	selp.b32	%r3547, %r3546, %r3545, %p2380;
	setp.eq.f64	%p2381, %fd1207, 0dBFF0000000000000;
	selp.b32	%r3548, 1072693248, %r3547, %p2381;
	mov.u32 	%r3549, 0;
	mov.b64 	%fd6360, {%r3549, %r3548};
	bra.uni 	BB8_2173;

BB8_2164:
	mov.f64 	%fd6360, %fd6359;

BB8_2173:
	mul.f64 	%fd4605, %fd6360, 0d40C806F000000000;
	selp.f64	%fd4606, 0d40C806F000000000, %fd4605, %p2365;
	add.f64 	%fd1623, %fd1612, %fd4606;
	mov.f64 	%fd4607, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd4607;
	}
	bfe.u32 	%r3550, %r156, 20, 11;
	add.s32 	%r3551, %r3550, -1012;
	mov.u64 	%rd198, 4617315517961601024;
	shl.b64 	%rd85, %rd198, %r3551;
	setp.eq.s64	%p2383, %rd85, -9223372036854775808;
	// Callseq Start 512
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1591;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4607;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6362, [retval0+0];
	
	//{
	}// Callseq End 512
	and.pred  	%p122, %p2334, %p2383;
	@!%p122 bra 	BB8_2175;
	bra.uni 	BB8_2174;

BB8_2174:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3552}, %fd6362;
	}
	xor.b32  	%r3553, %r3552, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3554, %temp}, %fd6362;
	}
	mov.b64 	%fd6362, {%r3554, %r3553};

BB8_2175:
	@%p2335 bra 	BB8_2178;
	bra.uni 	BB8_2176;

BB8_2178:
	selp.b32	%r3555, %r153, 0, %p2383;
	or.b32  	%r3556, %r3555, 2146435072;
	setp.lt.s32	%p2389, %r156, 0;
	selp.b32	%r3557, %r3556, %r3555, %p2389;
	mov.u32 	%r3558, 0;
	mov.b64 	%fd6362, {%r3558, %r3557};
	bra.uni 	BB8_2179;

BB8_2176:
	setp.gt.s32	%p2386, %r153, -1;
	@%p2386 bra 	BB8_2179;

	cvt.rzi.f64.f64	%fd4609, %fd4607;
	setp.neu.f64	%p2387, %fd4609, 0d4014000000000000;
	selp.f64	%fd6362, 0dFFF8000000000000, %fd6362, %p2387;

BB8_2179:
	add.f64 	%fd6363, %fd1207, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3559}, %fd6363;
	}
	and.b32  	%r3560, %r3559, 2146435072;
	setp.ne.s32	%p2390, %r3560, 2146435072;
	@%p2390 bra 	BB8_2180;

	setp.gtu.f64	%p2391, %fd1591, 0d7FF0000000000000;
	@%p2391 bra 	BB8_2189;

	and.b32  	%r3561, %r156, 2147483647;
	setp.ne.s32	%p2392, %r3561, 2146435072;
	@%p2392 bra 	BB8_2184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3562, %temp}, %fd4607;
	}
	setp.eq.s32	%p2393, %r3562, 0;
	@%p2393 bra 	BB8_2188;
	bra.uni 	BB8_2184;

BB8_2188:
	setp.gt.f64	%p2396, %fd1591, 0d3FF0000000000000;
	selp.b32	%r3571, 2146435072, 0, %p2396;
	xor.b32  	%r3572, %r3571, 2146435072;
	setp.lt.s32	%p2397, %r156, 0;
	selp.b32	%r3573, %r3572, %r3571, %p2397;
	setp.eq.f64	%p2398, %fd1207, 0dBFF0000000000000;
	selp.b32	%r3574, 1072693248, %r3573, %p2398;
	mov.u32 	%r3575, 0;
	mov.b64 	%fd6363, {%r3575, %r3574};
	bra.uni 	BB8_2189;

BB8_2180:
	mov.f64 	%fd6363, %fd6362;

BB8_2189:
	mul.f64 	%fd4611, %fd6363, 0dC0C66CE000000000;
	selp.f64	%fd4612, 0dC0C66CE000000000, %fd4611, %p2365;
	add.f64 	%fd1634, %fd1623, %fd4612;
	mov.f64 	%fd4613, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd4613;
	}
	bfe.u32 	%r3576, %r157, 20, 11;
	add.s32 	%r3577, %r3576, -1012;
	mov.u64 	%rd199, 4618441417868443648;
	shl.b64 	%rd86, %rd199, %r3577;
	setp.eq.s64	%p2400, %rd86, -9223372036854775808;
	// Callseq Start 513
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1591;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4613;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6365, [retval0+0];
	
	//{
	}// Callseq End 513
	and.pred  	%p123, %p2334, %p2400;
	@!%p123 bra 	BB8_2191;
	bra.uni 	BB8_2190;

BB8_2190:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3578}, %fd6365;
	}
	xor.b32  	%r3579, %r3578, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3580, %temp}, %fd6365;
	}
	mov.b64 	%fd6365, {%r3580, %r3579};

BB8_2191:
	@%p2335 bra 	BB8_2194;
	bra.uni 	BB8_2192;

BB8_2194:
	selp.b32	%r3581, %r153, 0, %p2400;
	or.b32  	%r3582, %r3581, 2146435072;
	setp.lt.s32	%p2406, %r157, 0;
	selp.b32	%r3583, %r3582, %r3581, %p2406;
	mov.u32 	%r3584, 0;
	mov.b64 	%fd6365, {%r3584, %r3583};
	bra.uni 	BB8_2195;

BB8_2192:
	setp.gt.s32	%p2403, %r153, -1;
	@%p2403 bra 	BB8_2195;

	cvt.rzi.f64.f64	%fd4615, %fd4613;
	setp.neu.f64	%p2404, %fd4615, 0d4018000000000000;
	selp.f64	%fd6365, 0dFFF8000000000000, %fd6365, %p2404;

BB8_2195:
	add.f64 	%fd6366, %fd1207, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3585}, %fd6366;
	}
	and.b32  	%r3586, %r3585, 2146435072;
	setp.ne.s32	%p2407, %r3586, 2146435072;
	@%p2407 bra 	BB8_2196;

	setp.gtu.f64	%p2408, %fd1591, 0d7FF0000000000000;
	@%p2408 bra 	BB8_2205;

	and.b32  	%r3587, %r157, 2147483647;
	setp.ne.s32	%p2409, %r3587, 2146435072;
	@%p2409 bra 	BB8_2200;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3588, %temp}, %fd4613;
	}
	setp.eq.s32	%p2410, %r3588, 0;
	@%p2410 bra 	BB8_2204;
	bra.uni 	BB8_2200;

BB8_2204:
	setp.gt.f64	%p2413, %fd1591, 0d3FF0000000000000;
	selp.b32	%r3597, 2146435072, 0, %p2413;
	xor.b32  	%r3598, %r3597, 2146435072;
	setp.lt.s32	%p2414, %r157, 0;
	selp.b32	%r3599, %r3598, %r3597, %p2414;
	setp.eq.f64	%p2415, %fd1207, 0dBFF0000000000000;
	selp.b32	%r3600, 1072693248, %r3599, %p2415;
	mov.u32 	%r3601, 0;
	mov.b64 	%fd6366, {%r3601, %r3600};
	bra.uni 	BB8_2205;

BB8_2196:
	mov.f64 	%fd6366, %fd6365;

BB8_2205:
	mul.f64 	%fd4617, %fd6366, 0d40ADE68000000000;
	selp.f64	%fd4618, 0d40ADE68000000000, %fd4617, %p2365;
	add.f64 	%fd6367, %fd1634, %fd4618;

BB8_2206:
	abs.f64 	%fd1647, %fd8;
	// Callseq Start 514
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1647;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4582;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6369, [retval0+0];
	
	//{
	}// Callseq End 514
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd8;
	}
	setp.lt.s32	%p2417, %r158, 0;
	and.pred  	%p124, %p2417, %p2316;
	@!%p124 bra 	BB8_2208;
	bra.uni 	BB8_2207;

BB8_2207:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3602}, %fd6369;
	}
	xor.b32  	%r3603, %r3602, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3604, %temp}, %fd6369;
	}
	mov.b64 	%fd6369, {%r3604, %r3603};

BB8_2208:
	setp.eq.f64	%p2419, %fd8, 0d0000000000000000;
	@%p2419 bra 	BB8_2211;
	bra.uni 	BB8_2209;

BB8_2211:
	selp.b32	%r3605, %r158, 0, %p2316;
	or.b32  	%r3606, %r3605, 2146435072;
	setp.lt.s32	%p2423, %r151, 0;
	selp.b32	%r3607, %r3606, %r3605, %p2423;
	mov.u32 	%r3608, 0;
	mov.b64 	%fd6369, {%r3608, %r3607};
	bra.uni 	BB8_2212;

BB8_2209:
	setp.gt.s32	%p2420, %r158, -1;
	@%p2420 bra 	BB8_2212;

	cvt.rzi.f64.f64	%fd4621, %fd4582;
	setp.neu.f64	%p2421, %fd4621, 0d4008000000000000;
	selp.f64	%fd6369, 0dFFF8000000000000, %fd6369, %p2421;

BB8_2212:
	add.f64 	%fd6370, %fd8, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3609}, %fd6370;
	}
	and.b32  	%r3610, %r3609, 2146435072;
	setp.ne.s32	%p2424, %r3610, 2146435072;
	@%p2424 bra 	BB8_2213;

	setp.gtu.f64	%p2425, %fd1647, 0d7FF0000000000000;
	@%p2425 bra 	BB8_2222;

	and.b32  	%r3611, %r151, 2147483647;
	setp.ne.s32	%p2426, %r3611, 2146435072;
	@%p2426 bra 	BB8_2217;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3612, %temp}, %fd4582;
	}
	setp.eq.s32	%p2427, %r3612, 0;
	@%p2427 bra 	BB8_2221;
	bra.uni 	BB8_2217;

BB8_2221:
	setp.eq.f64	%p2430, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2431, %fd1647, 0d3FF0000000000000;
	selp.b32	%r3621, 2146435072, 0, %p2431;
	xor.b32  	%r3622, %r3621, 2146435072;
	setp.lt.s32	%p2432, %r151, 0;
	selp.b32	%r3623, %r3622, %r3621, %p2432;
	selp.b32	%r3624, 1072693248, %r3623, %p2430;
	mov.u32 	%r3625, 0;
	mov.b64 	%fd6370, {%r3625, %r3624};
	bra.uni 	BB8_2222;

BB8_2213:
	mov.f64 	%fd6370, %fd6369;

BB8_2222:
	setp.eq.f64	%p2433, %fd8, 0d3FF0000000000000;
	selp.f64	%fd4624, 0d3FF0000000000000, %fd6370, %p2433;
	div.rn.f64 	%fd4625, %fd6367, %fd4624;
	div.rn.f64 	%fd6375, %fd4625, %fd76;
	div.rn.f64 	%fd6374, %fd1590, %fd76;
	bra.uni 	BB8_2223;

BB8_211:
	setp.gt.s32	%p338, %r48, -1;
	@%p338 bra 	BB8_214;

	cvt.rzi.f64.f64	%fd3772, %fd3770;
	setp.neu.f64	%p339, %fd3772, 0d401C000000000000;
	selp.f64	%fd5985, 0dFFF8000000000000, %fd5985, %p339;

BB8_214:
	add.f64 	%fd5986, %fd230, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r549}, %fd5986;
	}
	and.b32  	%r550, %r549, 2146435072;
	setp.ne.s32	%p342, %r550, 2146435072;
	@%p342 bra 	BB8_215;

	setp.gtu.f64	%p343, %fd231, 0d7FF0000000000000;
	@%p343 bra 	BB8_224;

	and.b32  	%r551, %r49, 2147483647;
	setp.ne.s32	%p344, %r551, 2146435072;
	@%p344 bra 	BB8_219;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r552, %temp}, %fd3770;
	}
	setp.eq.s32	%p345, %r552, 0;
	@%p345 bra 	BB8_223;
	bra.uni 	BB8_219;

BB8_223:
	setp.gt.f64	%p348, %fd231, 0d3FF0000000000000;
	selp.b32	%r561, 2146435072, 0, %p348;
	xor.b32  	%r562, %r561, 2146435072;
	setp.lt.s32	%p349, %r49, 0;
	selp.b32	%r563, %r562, %r561, %p349;
	setp.eq.f64	%p350, %fd230, 0dBFF0000000000000;
	selp.b32	%r564, 1072693248, %r563, %p350;
	mov.u32 	%r565, 0;
	mov.b64 	%fd5986, {%r565, %r564};
	bra.uni 	BB8_224;

BB8_215:
	mov.f64 	%fd5986, %fd5985;

BB8_224:
	mul.f64 	%fd3774, %fd5986, 0d40E9230000000000;
	setp.eq.f64	%p351, %fd230, 0d3FF0000000000000;
	selp.f64	%fd6371, 0d40E9230000000000, %fd3774, %p351;

BB8_225:
	div.rn.f64 	%fd244, %fd76, %fd8;
	sub.f64 	%fd245, %fd6, %fd244;
	setp.gt.f64	%p352, %fd245, 0d0000000000000000;
	setp.lt.f64	%p353, %fd245, 0d3FF0000000000000;
	and.pred  	%p9, %p352, %p353;
	mov.f64 	%fd6372, %fd6020;
	@!%p9 bra 	BB8_243;
	bra.uni 	BB8_226;

BB8_226:
	mov.f64 	%fd3776, 0d3FF0000000000000;
	sub.f64 	%fd3777, %fd3776, %fd6;
	add.f64 	%fd3778, %fd3777, %fd244;
	mul.f64 	%fd246, %fd245, %fd3778;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd246;
	}
	mov.f64 	%fd3779, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd3779;
	}
	bfe.u32 	%r566, %r51, 20, 11;
	add.s32 	%r567, %r566, -1012;
	mov.u64 	%rd128, 4619567317775286272;
	shl.b64 	%rd15, %rd128, %r567;
	setp.eq.s64	%p354, %rd15, -9223372036854775808;
	abs.f64 	%fd247, %fd246;
	// Callseq Start 404
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd247;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3779;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5989, [retval0+0];
	
	//{
	}// Callseq End 404
	setp.lt.s32	%p355, %r50, 0;
	and.pred  	%p10, %p355, %p354;
	@!%p10 bra 	BB8_228;
	bra.uni 	BB8_227;

BB8_227:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r568}, %fd5989;
	}
	xor.b32  	%r569, %r568, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r570, %temp}, %fd5989;
	}
	mov.b64 	%fd5989, {%r570, %r569};

BB8_228:
	setp.eq.f64	%p356, %fd246, 0d0000000000000000;
	@%p356 bra 	BB8_231;
	bra.uni 	BB8_229;

BB8_231:
	selp.b32	%r571, %r50, 0, %p354;
	or.b32  	%r572, %r571, 2146435072;
	setp.lt.s32	%p360, %r51, 0;
	selp.b32	%r573, %r572, %r571, %p360;
	mov.u32 	%r574, 0;
	mov.b64 	%fd5989, {%r574, %r573};
	bra.uni 	BB8_232;

BB8_229:
	setp.gt.s32	%p357, %r50, -1;
	@%p357 bra 	BB8_232;

	cvt.rzi.f64.f64	%fd3781, %fd3779;
	setp.neu.f64	%p358, %fd3781, 0d401C000000000000;
	selp.f64	%fd5989, 0dFFF8000000000000, %fd5989, %p358;

BB8_232:
	add.f64 	%fd5990, %fd246, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r575}, %fd5990;
	}
	and.b32  	%r576, %r575, 2146435072;
	setp.ne.s32	%p361, %r576, 2146435072;
	@%p361 bra 	BB8_233;

	setp.gtu.f64	%p362, %fd247, 0d7FF0000000000000;
	@%p362 bra 	BB8_242;

	and.b32  	%r577, %r51, 2147483647;
	setp.ne.s32	%p363, %r577, 2146435072;
	@%p363 bra 	BB8_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r578, %temp}, %fd3779;
	}
	setp.eq.s32	%p364, %r578, 0;
	@%p364 bra 	BB8_241;
	bra.uni 	BB8_237;

BB8_241:
	setp.gt.f64	%p367, %fd247, 0d3FF0000000000000;
	selp.b32	%r587, 2146435072, 0, %p367;
	xor.b32  	%r588, %r587, 2146435072;
	setp.lt.s32	%p368, %r51, 0;
	selp.b32	%r589, %r588, %r587, %p368;
	setp.eq.f64	%p369, %fd246, 0dBFF0000000000000;
	selp.b32	%r590, 1072693248, %r589, %p369;
	mov.u32 	%r591, 0;
	mov.b64 	%fd5990, {%r591, %r590};
	bra.uni 	BB8_242;

BB8_233:
	mov.f64 	%fd5990, %fd5989;

BB8_242:
	mul.f64 	%fd3783, %fd5990, 0d40E9230000000000;
	setp.eq.f64	%p370, %fd246, 0d3FF0000000000000;
	selp.f64	%fd6372, 0d40E9230000000000, %fd3783, %p370;

BB8_243:
	add.f64 	%fd3785, %fd6, 0dBFF0000000000000;
	setp.gt.f64	%p371, %fd228, %fd3785;
	selp.f64	%fd260, %fd228, %fd3785, %p371;
	setp.lt.f64	%p372, %fd244, %fd6;
	selp.f64	%fd261, %fd244, %fd6, %p372;
	setp.lt.f64	%p373, %fd260, %fd6;
	setp.gt.f64	%p374, %fd261, %fd3785;
	and.pred  	%p375, %p373, %p374;
	mov.f64 	%fd6373, %fd6020;
	@!%p375 bra 	BB8_373;
	bra.uni 	BB8_244;

BB8_244:
	sub.f64 	%fd262, %fd6, %fd261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd262;
	}
	mov.f64 	%fd3786, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd3786;
	}
	bfe.u32 	%r592, %r53, 20, 11;
	add.s32 	%r593, %r592, -1012;
	mov.u64 	%rd129, 4620693217682128896;
	shl.b64 	%rd16, %rd129, %r593;
	setp.eq.s64	%p376, %rd16, -9223372036854775808;
	abs.f64 	%fd263, %fd262;
	// Callseq Start 405
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3786;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5993, [retval0+0];
	
	//{
	}// Callseq End 405
	setp.lt.s32	%p377, %r52, 0;
	and.pred  	%p11, %p377, %p376;
	@!%p11 bra 	BB8_246;
	bra.uni 	BB8_245;

BB8_245:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r594}, %fd5993;
	}
	xor.b32  	%r595, %r594, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r596, %temp}, %fd5993;
	}
	mov.b64 	%fd5993, {%r596, %r595};

BB8_246:
	setp.eq.f64	%p378, %fd262, 0d0000000000000000;
	@%p378 bra 	BB8_249;
	bra.uni 	BB8_247;

BB8_249:
	selp.b32	%r597, %r52, 0, %p376;
	or.b32  	%r598, %r597, 2146435072;
	setp.lt.s32	%p382, %r53, 0;
	selp.b32	%r599, %r598, %r597, %p382;
	mov.u32 	%r600, 0;
	mov.b64 	%fd5993, {%r600, %r599};
	bra.uni 	BB8_250;

BB8_247:
	setp.gt.s32	%p379, %r52, -1;
	@%p379 bra 	BB8_250;

	cvt.rzi.f64.f64	%fd3788, %fd3786;
	setp.neu.f64	%p380, %fd3788, 0d4020000000000000;
	selp.f64	%fd5993, 0dFFF8000000000000, %fd5993, %p380;

BB8_250:
	add.f64 	%fd5994, %fd262, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r601}, %fd5994;
	}
	and.b32  	%r602, %r601, 2146435072;
	setp.ne.s32	%p383, %r602, 2146435072;
	@%p383 bra 	BB8_251;

	setp.gtu.f64	%p384, %fd263, 0d7FF0000000000000;
	@%p384 bra 	BB8_260;

	and.b32  	%r603, %r53, 2147483647;
	setp.ne.s32	%p385, %r603, 2146435072;
	@%p385 bra 	BB8_255;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r604, %temp}, %fd3786;
	}
	setp.eq.s32	%p386, %r604, 0;
	@%p386 bra 	BB8_259;
	bra.uni 	BB8_255;

BB8_259:
	setp.gt.f64	%p389, %fd263, 0d3FF0000000000000;
	selp.b32	%r613, 2146435072, 0, %p389;
	xor.b32  	%r614, %r613, 2146435072;
	setp.lt.s32	%p390, %r53, 0;
	selp.b32	%r615, %r614, %r613, %p390;
	setp.eq.f64	%p391, %fd262, 0dBFF0000000000000;
	selp.b32	%r616, 1072693248, %r615, %p391;
	mov.u32 	%r617, 0;
	mov.b64 	%fd5994, {%r617, %r616};
	bra.uni 	BB8_260;

BB8_251:
	mov.f64 	%fd5994, %fd5993;

BB8_260:
	setp.eq.f64	%p392, %fd262, 0d3FF0000000000000;
	selp.f64	%fd274, 0d3FF0000000000000, %fd5994, %p392;
	mov.f64 	%fd3790, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd3790;
	}
	bfe.u32 	%r618, %r54, 20, 11;
	add.s32 	%r619, %r618, -1012;
	mov.u64 	%rd130, 4619567317775286272;
	shl.b64 	%rd17, %rd130, %r619;
	setp.eq.s64	%p393, %rd17, -9223372036854775808;
	// Callseq Start 406
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3790;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5996, [retval0+0];
	
	//{
	}// Callseq End 406
	and.pred  	%p12, %p377, %p393;
	@!%p12 bra 	BB8_262;
	bra.uni 	BB8_261;

BB8_261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r620}, %fd5996;
	}
	xor.b32  	%r621, %r620, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r622, %temp}, %fd5996;
	}
	mov.b64 	%fd5996, {%r622, %r621};

BB8_262:
	@%p378 bra 	BB8_265;
	bra.uni 	BB8_263;

BB8_265:
	selp.b32	%r623, %r52, 0, %p393;
	or.b32  	%r624, %r623, 2146435072;
	setp.lt.s32	%p399, %r54, 0;
	selp.b32	%r625, %r624, %r623, %p399;
	mov.u32 	%r626, 0;
	mov.b64 	%fd5996, {%r626, %r625};
	bra.uni 	BB8_266;

BB8_263:
	setp.gt.s32	%p396, %r52, -1;
	@%p396 bra 	BB8_266;

	cvt.rzi.f64.f64	%fd3792, %fd3790;
	setp.neu.f64	%p397, %fd3792, 0d401C000000000000;
	selp.f64	%fd5996, 0dFFF8000000000000, %fd5996, %p397;

BB8_266:
	add.f64 	%fd5997, %fd262, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r627}, %fd5997;
	}
	and.b32  	%r628, %r627, 2146435072;
	setp.ne.s32	%p400, %r628, 2146435072;
	@%p400 bra 	BB8_267;

	setp.gtu.f64	%p401, %fd263, 0d7FF0000000000000;
	@%p401 bra 	BB8_276;

	and.b32  	%r629, %r54, 2147483647;
	setp.ne.s32	%p402, %r629, 2146435072;
	@%p402 bra 	BB8_271;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r630, %temp}, %fd3790;
	}
	setp.eq.s32	%p403, %r630, 0;
	@%p403 bra 	BB8_275;
	bra.uni 	BB8_271;

BB8_275:
	setp.gt.f64	%p406, %fd263, 0d3FF0000000000000;
	selp.b32	%r639, 2146435072, 0, %p406;
	xor.b32  	%r640, %r639, 2146435072;
	setp.lt.s32	%p407, %r54, 0;
	selp.b32	%r641, %r640, %r639, %p407;
	setp.eq.f64	%p408, %fd262, 0dBFF0000000000000;
	selp.b32	%r642, 1072693248, %r641, %p408;
	mov.u32 	%r643, 0;
	mov.b64 	%fd5997, {%r643, %r642};
	bra.uni 	BB8_276;

BB8_267:
	mov.f64 	%fd5997, %fd5996;

BB8_276:
	selp.f64	%fd3794, 0d3FF0000000000000, %fd5997, %p392;
	mul.f64 	%fd3795, %fd32, %fd3794;
	fma.rn.f64 	%fd285, %fd274, 0dC0A9230000000000, %fd3795;
	mov.f64 	%fd3796, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd3796;
	}
	bfe.u32 	%r644, %r55, 20, 11;
	add.s32 	%r645, %r644, -1012;
	mov.u64 	%rd131, 4618441417868443648;
	shl.b64 	%rd18, %rd131, %r645;
	setp.eq.s64	%p410, %rd18, -9223372036854775808;
	// Callseq Start 407
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3796;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd5999, [retval0+0];
	
	//{
	}// Callseq End 407
	and.pred  	%p13, %p377, %p410;
	@!%p13 bra 	BB8_278;
	bra.uni 	BB8_277;

BB8_277:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r646}, %fd5999;
	}
	xor.b32  	%r647, %r646, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r648, %temp}, %fd5999;
	}
	mov.b64 	%fd5999, {%r648, %r647};

BB8_278:
	@%p378 bra 	BB8_281;
	bra.uni 	BB8_279;

BB8_281:
	selp.b32	%r649, %r52, 0, %p410;
	or.b32  	%r650, %r649, 2146435072;
	setp.lt.s32	%p416, %r55, 0;
	selp.b32	%r651, %r650, %r649, %p416;
	mov.u32 	%r652, 0;
	mov.b64 	%fd5999, {%r652, %r651};
	bra.uni 	BB8_282;

BB8_279:
	setp.gt.s32	%p413, %r52, -1;
	@%p413 bra 	BB8_282;

	cvt.rzi.f64.f64	%fd3798, %fd3796;
	setp.neu.f64	%p414, %fd3798, 0d4018000000000000;
	selp.f64	%fd5999, 0dFFF8000000000000, %fd5999, %p414;

BB8_282:
	add.f64 	%fd6000, %fd262, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r653}, %fd6000;
	}
	and.b32  	%r654, %r653, 2146435072;
	setp.ne.s32	%p417, %r654, 2146435072;
	@%p417 bra 	BB8_283;

	setp.gtu.f64	%p418, %fd263, 0d7FF0000000000000;
	@%p418 bra 	BB8_292;

	and.b32  	%r655, %r55, 2147483647;
	setp.ne.s32	%p419, %r655, 2146435072;
	@%p419 bra 	BB8_287;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r656, %temp}, %fd3796;
	}
	setp.eq.s32	%p420, %r656, 0;
	@%p420 bra 	BB8_291;
	bra.uni 	BB8_287;

BB8_291:
	setp.gt.f64	%p423, %fd263, 0d3FF0000000000000;
	selp.b32	%r665, 2146435072, 0, %p423;
	xor.b32  	%r666, %r665, 2146435072;
	setp.lt.s32	%p424, %r55, 0;
	selp.b32	%r667, %r666, %r665, %p424;
	setp.eq.f64	%p425, %fd262, 0dBFF0000000000000;
	selp.b32	%r668, 1072693248, %r667, %p425;
	mov.u32 	%r669, 0;
	mov.b64 	%fd6000, {%r669, %r668};
	bra.uni 	BB8_292;

BB8_283:
	mov.f64 	%fd6000, %fd5999;

BB8_292:
	selp.f64	%fd3800, 0d3FF0000000000000, %fd6000, %p392;
	mul.f64 	%fd3801, %fd33, %fd3800;
	sub.f64 	%fd296, %fd285, %fd3801;
	mov.f64 	%fd3802, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd3802;
	}
	bfe.u32 	%r670, %r56, 20, 11;
	add.s32 	%r671, %r670, -1012;
	mov.u64 	%rd132, 4617315517961601024;
	shl.b64 	%rd19, %rd132, %r671;
	setp.eq.s64	%p427, %rd19, -9223372036854775808;
	// Callseq Start 408
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd263;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3802;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6002, [retval0+0];
	
	//{
	}// Callseq End 408
	and.pred  	%p14, %p377, %p427;
	@!%p14 bra 	BB8_294;
	bra.uni 	BB8_293;

BB8_293:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r672}, %fd6002;
	}
	xor.b32  	%r673, %r672, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r674, %temp}, %fd6002;
	}
	mov.b64 	%fd6002, {%r674, %r673};

BB8_294:
	@%p378 bra 	BB8_297;
	bra.uni 	BB8_295;

BB8_297:
	selp.b32	%r675, %r52, 0, %p427;
	or.b32  	%r676, %r675, 2146435072;
	setp.lt.s32	%p433, %r56, 0;
	selp.b32	%r677, %r676, %r675, %p433;
	mov.u32 	%r678, 0;
	mov.b64 	%fd6002, {%r678, %r677};
	bra.uni 	BB8_298;

BB8_295:
	setp.gt.s32	%p430, %r52, -1;
	@%p430 bra 	BB8_298;

	cvt.rzi.f64.f64	%fd3804, %fd3802;
	setp.neu.f64	%p431, %fd3804, 0d4014000000000000;
	selp.f64	%fd6002, 0dFFF8000000000000, %fd6002, %p431;

BB8_298:
	add.f64 	%fd6003, %fd262, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r679}, %fd6003;
	}
	and.b32  	%r680, %r679, 2146435072;
	setp.ne.s32	%p434, %r680, 2146435072;
	@%p434 bra 	BB8_299;

	setp.gtu.f64	%p435, %fd263, 0d7FF0000000000000;
	@%p435 bra 	BB8_308;

	and.b32  	%r681, %r56, 2147483647;
	setp.ne.s32	%p436, %r681, 2146435072;
	@%p436 bra 	BB8_303;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r682, %temp}, %fd3802;
	}
	setp.eq.s32	%p437, %r682, 0;
	@%p437 bra 	BB8_307;
	bra.uni 	BB8_303;

BB8_307:
	setp.gt.f64	%p440, %fd263, 0d3FF0000000000000;
	selp.b32	%r691, 2146435072, 0, %p440;
	xor.b32  	%r692, %r691, 2146435072;
	setp.lt.s32	%p441, %r56, 0;
	selp.b32	%r693, %r692, %r691, %p441;
	setp.eq.f64	%p442, %fd262, 0dBFF0000000000000;
	selp.b32	%r694, 1072693248, %r693, %p442;
	mov.u32 	%r695, 0;
	mov.b64 	%fd6003, {%r695, %r694};
	bra.uni 	BB8_308;

BB8_299:
	mov.f64 	%fd6003, %fd6002;

BB8_308:
	selp.f64	%fd3806, 0d3FF0000000000000, %fd6003, %p392;
	fma.rn.f64 	%fd3807, %fd34, %fd3806, %fd296;
	mul.f64 	%fd3808, %fd35, %fd262;
	mul.f64 	%fd3809, %fd262, %fd3808;
	mul.f64 	%fd3810, %fd262, %fd3809;
	mul.f64 	%fd3811, %fd262, %fd3810;
	sub.f64 	%fd3812, %fd3807, %fd3811;
	mul.f64 	%fd3813, %fd36, %fd262;
	mul.f64 	%fd3814, %fd262, %fd3813;
	fma.rn.f64 	%fd3815, %fd262, %fd3814, %fd3812;
	mul.f64 	%fd3816, %fd37, %fd262;
	mul.f64 	%fd3817, %fd262, %fd3816;
	sub.f64 	%fd3818, %fd3815, %fd3817;
	fma.rn.f64 	%fd3819, %fd38, %fd262, %fd3818;
	sub.f64 	%fd3820, %fd3819, %fd39;
	mul.f64 	%fd307, %fd274, %fd3820;
	sub.f64 	%fd308, %fd6, %fd260;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd308;
	}
	abs.f64 	%fd309, %fd308;
	// Callseq Start 409
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd309;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3786;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6005, [retval0+0];
	
	//{
	}// Callseq End 409
	setp.lt.s32	%p444, %r57, 0;
	and.pred  	%p15, %p444, %p376;
	@!%p15 bra 	BB8_310;
	bra.uni 	BB8_309;

BB8_309:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r696}, %fd6005;
	}
	xor.b32  	%r697, %r696, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r698, %temp}, %fd6005;
	}
	mov.b64 	%fd6005, {%r698, %r697};

BB8_310:
	setp.eq.f64	%p446, %fd308, 0d0000000000000000;
	@%p446 bra 	BB8_313;
	bra.uni 	BB8_311;

BB8_313:
	selp.b32	%r699, %r57, 0, %p376;
	or.b32  	%r700, %r699, 2146435072;
	setp.lt.s32	%p450, %r53, 0;
	selp.b32	%r701, %r700, %r699, %p450;
	mov.u32 	%r702, 0;
	mov.b64 	%fd6005, {%r702, %r701};
	bra.uni 	BB8_314;

BB8_311:
	setp.gt.s32	%p447, %r57, -1;
	@%p447 bra 	BB8_314;

	cvt.rzi.f64.f64	%fd3823, %fd3786;
	setp.neu.f64	%p448, %fd3823, 0d4020000000000000;
	selp.f64	%fd6005, 0dFFF8000000000000, %fd6005, %p448;

BB8_314:
	add.f64 	%fd6006, %fd308, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r703}, %fd6006;
	}
	and.b32  	%r704, %r703, 2146435072;
	setp.ne.s32	%p451, %r704, 2146435072;
	@%p451 bra 	BB8_315;

	setp.gtu.f64	%p452, %fd309, 0d7FF0000000000000;
	@%p452 bra 	BB8_324;

	and.b32  	%r705, %r53, 2147483647;
	setp.ne.s32	%p453, %r705, 2146435072;
	@%p453 bra 	BB8_319;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r706, %temp}, %fd3786;
	}
	setp.eq.s32	%p454, %r706, 0;
	@%p454 bra 	BB8_323;
	bra.uni 	BB8_319;

BB8_323:
	setp.gt.f64	%p457, %fd309, 0d3FF0000000000000;
	selp.b32	%r715, 2146435072, 0, %p457;
	xor.b32  	%r716, %r715, 2146435072;
	setp.lt.s32	%p458, %r53, 0;
	selp.b32	%r717, %r716, %r715, %p458;
	setp.eq.f64	%p459, %fd308, 0dBFF0000000000000;
	selp.b32	%r718, 1072693248, %r717, %p459;
	mov.u32 	%r719, 0;
	mov.b64 	%fd6006, {%r719, %r718};
	bra.uni 	BB8_324;

BB8_315:
	mov.f64 	%fd6006, %fd6005;

BB8_324:
	setp.eq.f64	%p460, %fd308, 0d3FF0000000000000;
	selp.f64	%fd320, 0d3FF0000000000000, %fd6006, %p460;
	// Callseq Start 410
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd309;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3790;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6008, [retval0+0];
	
	//{
	}// Callseq End 410
	and.pred  	%p16, %p444, %p393;
	@!%p16 bra 	BB8_326;
	bra.uni 	BB8_325;

BB8_325:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r720}, %fd6008;
	}
	xor.b32  	%r721, %r720, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r722, %temp}, %fd6008;
	}
	mov.b64 	%fd6008, {%r722, %r721};

BB8_326:
	@%p446 bra 	BB8_329;
	bra.uni 	BB8_327;

BB8_329:
	selp.b32	%r723, %r57, 0, %p393;
	or.b32  	%r724, %r723, 2146435072;
	setp.lt.s32	%p467, %r54, 0;
	selp.b32	%r725, %r724, %r723, %p467;
	mov.u32 	%r726, 0;
	mov.b64 	%fd6008, {%r726, %r725};
	bra.uni 	BB8_330;

BB8_327:
	setp.gt.s32	%p464, %r57, -1;
	@%p464 bra 	BB8_330;

	cvt.rzi.f64.f64	%fd3827, %fd3790;
	setp.neu.f64	%p465, %fd3827, 0d401C000000000000;
	selp.f64	%fd6008, 0dFFF8000000000000, %fd6008, %p465;

BB8_330:
	add.f64 	%fd6009, %fd308, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r727}, %fd6009;
	}
	and.b32  	%r728, %r727, 2146435072;
	setp.ne.s32	%p468, %r728, 2146435072;
	@%p468 bra 	BB8_331;

	setp.gtu.f64	%p469, %fd309, 0d7FF0000000000000;
	@%p469 bra 	BB8_340;

	and.b32  	%r729, %r54, 2147483647;
	setp.ne.s32	%p470, %r729, 2146435072;
	@%p470 bra 	BB8_335;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r730, %temp}, %fd3790;
	}
	setp.eq.s32	%p471, %r730, 0;
	@%p471 bra 	BB8_339;
	bra.uni 	BB8_335;

BB8_339:
	setp.gt.f64	%p474, %fd309, 0d3FF0000000000000;
	selp.b32	%r739, 2146435072, 0, %p474;
	xor.b32  	%r740, %r739, 2146435072;
	setp.lt.s32	%p475, %r54, 0;
	selp.b32	%r741, %r740, %r739, %p475;
	setp.eq.f64	%p476, %fd308, 0dBFF0000000000000;
	selp.b32	%r742, 1072693248, %r741, %p476;
	mov.u32 	%r743, 0;
	mov.b64 	%fd6009, {%r743, %r742};
	bra.uni 	BB8_340;

BB8_331:
	mov.f64 	%fd6009, %fd6008;

BB8_340:
	selp.f64	%fd3829, 0d3FF0000000000000, %fd6009, %p460;
	mul.f64 	%fd3830, %fd32, %fd3829;
	fma.rn.f64 	%fd331, %fd320, 0dC0A9230000000000, %fd3830;
	// Callseq Start 411
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd309;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3796;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6011, [retval0+0];
	
	//{
	}// Callseq End 411
	and.pred  	%p17, %p444, %p410;
	@!%p17 bra 	BB8_342;
	bra.uni 	BB8_341;

BB8_341:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r744}, %fd6011;
	}
	xor.b32  	%r745, %r744, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r746, %temp}, %fd6011;
	}
	mov.b64 	%fd6011, {%r746, %r745};

BB8_342:
	@%p446 bra 	BB8_345;
	bra.uni 	BB8_343;

BB8_345:
	selp.b32	%r747, %r57, 0, %p410;
	or.b32  	%r748, %r747, 2146435072;
	setp.lt.s32	%p484, %r55, 0;
	selp.b32	%r749, %r748, %r747, %p484;
	mov.u32 	%r750, 0;
	mov.b64 	%fd6011, {%r750, %r749};
	bra.uni 	BB8_346;

BB8_343:
	setp.gt.s32	%p481, %r57, -1;
	@%p481 bra 	BB8_346;

	cvt.rzi.f64.f64	%fd3833, %fd3796;
	setp.neu.f64	%p482, %fd3833, 0d4018000000000000;
	selp.f64	%fd6011, 0dFFF8000000000000, %fd6011, %p482;

BB8_346:
	add.f64 	%fd6012, %fd308, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r751}, %fd6012;
	}
	and.b32  	%r752, %r751, 2146435072;
	setp.ne.s32	%p485, %r752, 2146435072;
	@%p485 bra 	BB8_347;

	setp.gtu.f64	%p486, %fd309, 0d7FF0000000000000;
	@%p486 bra 	BB8_356;

	and.b32  	%r753, %r55, 2147483647;
	setp.ne.s32	%p487, %r753, 2146435072;
	@%p487 bra 	BB8_351;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r754, %temp}, %fd3796;
	}
	setp.eq.s32	%p488, %r754, 0;
	@%p488 bra 	BB8_355;
	bra.uni 	BB8_351;

BB8_355:
	setp.gt.f64	%p491, %fd309, 0d3FF0000000000000;
	selp.b32	%r763, 2146435072, 0, %p491;
	xor.b32  	%r764, %r763, 2146435072;
	setp.lt.s32	%p492, %r55, 0;
	selp.b32	%r765, %r764, %r763, %p492;
	setp.eq.f64	%p493, %fd308, 0dBFF0000000000000;
	selp.b32	%r766, 1072693248, %r765, %p493;
	mov.u32 	%r767, 0;
	mov.b64 	%fd6012, {%r767, %r766};
	bra.uni 	BB8_356;

BB8_347:
	mov.f64 	%fd6012, %fd6011;

BB8_356:
	selp.f64	%fd3835, 0d3FF0000000000000, %fd6012, %p460;
	mul.f64 	%fd3836, %fd33, %fd3835;
	sub.f64 	%fd342, %fd331, %fd3836;
	// Callseq Start 412
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd309;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3802;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6014, [retval0+0];
	
	//{
	}// Callseq End 412
	and.pred  	%p18, %p444, %p427;
	@!%p18 bra 	BB8_358;
	bra.uni 	BB8_357;

BB8_357:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r768}, %fd6014;
	}
	xor.b32  	%r769, %r768, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r770, %temp}, %fd6014;
	}
	mov.b64 	%fd6014, {%r770, %r769};

BB8_358:
	@%p446 bra 	BB8_361;
	bra.uni 	BB8_359;

BB8_361:
	selp.b32	%r771, %r57, 0, %p427;
	or.b32  	%r772, %r771, 2146435072;
	setp.lt.s32	%p501, %r56, 0;
	selp.b32	%r773, %r772, %r771, %p501;
	mov.u32 	%r774, 0;
	mov.b64 	%fd6014, {%r774, %r773};
	bra.uni 	BB8_362;

BB8_359:
	setp.gt.s32	%p498, %r57, -1;
	@%p498 bra 	BB8_362;

	cvt.rzi.f64.f64	%fd3839, %fd3802;
	setp.neu.f64	%p499, %fd3839, 0d4014000000000000;
	selp.f64	%fd6014, 0dFFF8000000000000, %fd6014, %p499;

BB8_362:
	add.f64 	%fd6015, %fd308, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r775}, %fd6015;
	}
	and.b32  	%r776, %r775, 2146435072;
	setp.ne.s32	%p502, %r776, 2146435072;
	@%p502 bra 	BB8_363;

	setp.gtu.f64	%p503, %fd309, 0d7FF0000000000000;
	@%p503 bra 	BB8_372;

	and.b32  	%r777, %r56, 2147483647;
	setp.ne.s32	%p504, %r777, 2146435072;
	@%p504 bra 	BB8_367;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r778, %temp}, %fd3802;
	}
	setp.eq.s32	%p505, %r778, 0;
	@%p505 bra 	BB8_371;
	bra.uni 	BB8_367;

BB8_371:
	setp.gt.f64	%p508, %fd309, 0d3FF0000000000000;
	selp.b32	%r787, 2146435072, 0, %p508;
	xor.b32  	%r788, %r787, 2146435072;
	setp.lt.s32	%p509, %r56, 0;
	selp.b32	%r789, %r788, %r787, %p509;
	setp.eq.f64	%p510, %fd308, 0dBFF0000000000000;
	selp.b32	%r790, 1072693248, %r789, %p510;
	mov.u32 	%r791, 0;
	mov.b64 	%fd6015, {%r791, %r790};
	bra.uni 	BB8_372;

BB8_363:
	mov.f64 	%fd6015, %fd6014;

BB8_372:
	selp.f64	%fd3841, 0d3FF0000000000000, %fd6015, %p460;
	fma.rn.f64 	%fd3842, %fd34, %fd3841, %fd342;
	mul.f64 	%fd3843, %fd35, %fd308;
	mul.f64 	%fd3844, %fd308, %fd3843;
	mul.f64 	%fd3845, %fd308, %fd3844;
	mul.f64 	%fd3846, %fd308, %fd3845;
	sub.f64 	%fd3847, %fd3842, %fd3846;
	mul.f64 	%fd3848, %fd36, %fd308;
	mul.f64 	%fd3849, %fd308, %fd3848;
	fma.rn.f64 	%fd3850, %fd308, %fd3849, %fd3847;
	mul.f64 	%fd3851, %fd37, %fd308;
	mul.f64 	%fd3852, %fd308, %fd3851;
	sub.f64 	%fd3853, %fd3850, %fd3852;
	fma.rn.f64 	%fd3854, %fd38, %fd308, %fd3853;
	sub.f64 	%fd3855, %fd3854, %fd39;
	mul.f64 	%fd3856, %fd320, %fd3855;
	sub.f64 	%fd6373, %fd307, %fd3856;

BB8_373:
	@!%p7 bra 	BB8_391;
	bra.uni 	BB8_374;

BB8_374:
	mov.f64 	%fd3858, 0d3FF0000000000000;
	sub.f64 	%fd3859, %fd3858, %fd6;
	add.f64 	%fd3860, %fd3859, %fd228;
	mul.f64 	%fd355, %fd229, %fd3860;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd355;
	}
	mov.f64 	%fd3861, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd3861;
	}
	bfe.u32 	%r792, %r59, 20, 11;
	add.s32 	%r793, %r792, -1012;
	mov.u64 	%rd133, 4618441417868443648;
	shl.b64 	%rd20, %rd133, %r793;
	setp.eq.s64	%p512, %rd20, -9223372036854775808;
	abs.f64 	%fd356, %fd355;
	// Callseq Start 413
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd356;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3861;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6018, [retval0+0];
	
	//{
	}// Callseq End 413
	setp.lt.s32	%p513, %r58, 0;
	and.pred  	%p19, %p513, %p512;
	@!%p19 bra 	BB8_376;
	bra.uni 	BB8_375;

BB8_375:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r794}, %fd6018;
	}
	xor.b32  	%r795, %r794, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r796, %temp}, %fd6018;
	}
	mov.b64 	%fd6018, {%r796, %r795};

BB8_376:
	setp.eq.f64	%p514, %fd355, 0d0000000000000000;
	@%p514 bra 	BB8_379;
	bra.uni 	BB8_377;

BB8_379:
	selp.b32	%r797, %r58, 0, %p512;
	or.b32  	%r798, %r797, 2146435072;
	setp.lt.s32	%p518, %r59, 0;
	selp.b32	%r799, %r798, %r797, %p518;
	mov.u32 	%r800, 0;
	mov.b64 	%fd6018, {%r800, %r799};
	bra.uni 	BB8_380;

BB8_377:
	setp.gt.s32	%p515, %r58, -1;
	@%p515 bra 	BB8_380;

	cvt.rzi.f64.f64	%fd3863, %fd3861;
	setp.neu.f64	%p516, %fd3863, 0d4018000000000000;
	selp.f64	%fd6018, 0dFFF8000000000000, %fd6018, %p516;

BB8_380:
	add.f64 	%fd6019, %fd355, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r801}, %fd6019;
	}
	and.b32  	%r802, %r801, 2146435072;
	setp.ne.s32	%p519, %r802, 2146435072;
	@%p519 bra 	BB8_381;

	setp.gtu.f64	%p520, %fd356, 0d7FF0000000000000;
	@%p520 bra 	BB8_390;

	and.b32  	%r803, %r59, 2147483647;
	setp.ne.s32	%p521, %r803, 2146435072;
	@%p521 bra 	BB8_385;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r804, %temp}, %fd3861;
	}
	setp.eq.s32	%p522, %r804, 0;
	@%p522 bra 	BB8_389;
	bra.uni 	BB8_385;

BB8_389:
	setp.gt.f64	%p525, %fd356, 0d3FF0000000000000;
	selp.b32	%r813, 2146435072, 0, %p525;
	xor.b32  	%r814, %r813, 2146435072;
	setp.lt.s32	%p526, %r59, 0;
	selp.b32	%r815, %r814, %r813, %p526;
	setp.eq.f64	%p527, %fd355, 0dBFF0000000000000;
	selp.b32	%r816, 1072693248, %r815, %p527;
	mov.u32 	%r817, 0;
	mov.b64 	%fd6019, {%r817, %r816};
	bra.uni 	BB8_390;

BB8_381:
	mov.f64 	%fd6019, %fd6018;

BB8_390:
	setp.eq.f64	%p528, %fd355, 0d3FF0000000000000;
	selp.f64	%fd3865, 0d3FF0000000000000, %fd6019, %p528;
	fma.rn.f64 	%fd3866, %fd229, 0dC000000000000000, 0d3FF0000000000000;
	mul.f64 	%fd3867, %fd3866, 0d4115FEA000000000;
	mul.f64 	%fd6020, %fd3867, %fd3865;

BB8_391:
	mov.f64 	%fd3868, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd3868;
	}
	bfe.u32 	%r818, %r60, 20, 11;
	add.s32 	%r819, %r818, -1012;
	mov.u64 	%rd134, 4613937818241073152;
	shl.b64 	%rd21, %rd134, %r819;
	setp.eq.s64	%p529, %rd21, -9223372036854775808;
	abs.f64 	%fd369, %fd7;
	// Callseq Start 414
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd369;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3868;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6022, [retval0+0];
	
	//{
	}// Callseq End 414
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd7;
	}
	setp.lt.s32	%p530, %r61, 0;
	and.pred  	%p20, %p530, %p529;
	@!%p20 bra 	BB8_393;
	bra.uni 	BB8_392;

BB8_392:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r820}, %fd6022;
	}
	xor.b32  	%r821, %r820, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r822, %temp}, %fd6022;
	}
	mov.b64 	%fd6022, {%r822, %r821};

BB8_393:
	setp.eq.f64	%p531, %fd7, 0d0000000000000000;
	@%p531 bra 	BB8_396;
	bra.uni 	BB8_394;

BB8_396:
	selp.b32	%r823, %r61, 0, %p529;
	or.b32  	%r824, %r823, 2146435072;
	setp.lt.s32	%p535, %r60, 0;
	selp.b32	%r825, %r824, %r823, %p535;
	mov.u32 	%r826, 0;
	mov.b64 	%fd6022, {%r826, %r825};
	bra.uni 	BB8_397;

BB8_394:
	setp.gt.s32	%p532, %r61, -1;
	@%p532 bra 	BB8_397;

	cvt.rzi.f64.f64	%fd3870, %fd3868;
	setp.neu.f64	%p533, %fd3870, 0d4008000000000000;
	selp.f64	%fd6022, 0dFFF8000000000000, %fd6022, %p533;

BB8_397:
	add.f64 	%fd6023, %fd7, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r827}, %fd6023;
	}
	and.b32  	%r828, %r827, 2146435072;
	setp.ne.s32	%p536, %r828, 2146435072;
	@%p536 bra 	BB8_398;

	setp.gtu.f64	%p537, %fd369, 0d7FF0000000000000;
	@%p537 bra 	BB8_407;

	and.b32  	%r829, %r60, 2147483647;
	setp.ne.s32	%p538, %r829, 2146435072;
	@%p538 bra 	BB8_402;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r830, %temp}, %fd3868;
	}
	setp.eq.s32	%p539, %r830, 0;
	@%p539 bra 	BB8_406;
	bra.uni 	BB8_402;

BB8_406:
	setp.eq.f64	%p542, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p543, %fd369, 0d3FF0000000000000;
	selp.b32	%r839, 2146435072, 0, %p543;
	xor.b32  	%r840, %r839, 2146435072;
	setp.lt.s32	%p544, %r60, 0;
	selp.b32	%r841, %r840, %r839, %p544;
	selp.b32	%r842, 1072693248, %r841, %p542;
	mov.u32 	%r843, 0;
	mov.b64 	%fd6023, {%r843, %r842};
	bra.uni 	BB8_407;

BB8_398:
	mov.f64 	%fd6023, %fd6022;

BB8_407:
	setp.eq.f64	%p545, %fd7, 0d3FF0000000000000;
	selp.f64	%fd3874, 0d3FF0000000000000, %fd6023, %p545;
	div.rn.f64 	%fd380, %fd6020, %fd3874;
	mov.f64 	%fd6027, 0d0000000000000000;
	@!%p9 bra 	BB8_425;
	bra.uni 	BB8_408;

BB8_408:
	mov.f64 	%fd3875, 0d3FF0000000000000;
	sub.f64 	%fd3876, %fd3875, %fd6;
	add.f64 	%fd3877, %fd3876, %fd244;
	mul.f64 	%fd381, %fd245, %fd3877;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd381;
	}
	mov.f64 	%fd3878, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd3878;
	}
	bfe.u32 	%r844, %r63, 20, 11;
	add.s32 	%r845, %r844, -1012;
	mov.u64 	%rd135, 4618441417868443648;
	shl.b64 	%rd22, %rd135, %r845;
	setp.eq.s64	%p546, %rd22, -9223372036854775808;
	abs.f64 	%fd382, %fd381;
	// Callseq Start 415
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd382;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3878;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6025, [retval0+0];
	
	//{
	}// Callseq End 415
	setp.lt.s32	%p547, %r62, 0;
	and.pred  	%p21, %p547, %p546;
	@!%p21 bra 	BB8_410;
	bra.uni 	BB8_409;

BB8_409:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r846}, %fd6025;
	}
	xor.b32  	%r847, %r846, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r848, %temp}, %fd6025;
	}
	mov.b64 	%fd6025, {%r848, %r847};

BB8_410:
	setp.eq.f64	%p548, %fd381, 0d0000000000000000;
	@%p548 bra 	BB8_413;
	bra.uni 	BB8_411;

BB8_413:
	selp.b32	%r849, %r62, 0, %p546;
	or.b32  	%r850, %r849, 2146435072;
	setp.lt.s32	%p552, %r63, 0;
	selp.b32	%r851, %r850, %r849, %p552;
	mov.u32 	%r852, 0;
	mov.b64 	%fd6025, {%r852, %r851};
	bra.uni 	BB8_414;

BB8_411:
	setp.gt.s32	%p549, %r62, -1;
	@%p549 bra 	BB8_414;

	cvt.rzi.f64.f64	%fd3880, %fd3878;
	setp.neu.f64	%p550, %fd3880, 0d4018000000000000;
	selp.f64	%fd6025, 0dFFF8000000000000, %fd6025, %p550;

BB8_414:
	add.f64 	%fd6026, %fd381, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r853}, %fd6026;
	}
	and.b32  	%r854, %r853, 2146435072;
	setp.ne.s32	%p553, %r854, 2146435072;
	@%p553 bra 	BB8_415;

	setp.gtu.f64	%p554, %fd382, 0d7FF0000000000000;
	@%p554 bra 	BB8_424;

	and.b32  	%r855, %r63, 2147483647;
	setp.ne.s32	%p555, %r855, 2146435072;
	@%p555 bra 	BB8_419;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r856, %temp}, %fd3878;
	}
	setp.eq.s32	%p556, %r856, 0;
	@%p556 bra 	BB8_423;
	bra.uni 	BB8_419;

BB8_423:
	setp.gt.f64	%p559, %fd382, 0d3FF0000000000000;
	selp.b32	%r865, 2146435072, 0, %p559;
	xor.b32  	%r866, %r865, 2146435072;
	setp.lt.s32	%p560, %r63, 0;
	selp.b32	%r867, %r866, %r865, %p560;
	setp.eq.f64	%p561, %fd381, 0dBFF0000000000000;
	selp.b32	%r868, 1072693248, %r867, %p561;
	mov.u32 	%r869, 0;
	mov.b64 	%fd6026, {%r869, %r868};
	bra.uni 	BB8_424;

BB8_415:
	mov.f64 	%fd6026, %fd6025;

BB8_424:
	setp.eq.f64	%p562, %fd381, 0d3FF0000000000000;
	selp.f64	%fd3882, 0d3FF0000000000000, %fd6026, %p562;
	fma.rn.f64 	%fd3883, %fd245, 0dC000000000000000, 0d3FF0000000000000;
	mul.f64 	%fd3884, %fd3883, 0d4115FEA000000000;
	mul.f64 	%fd6027, %fd3884, %fd3882;

BB8_425:
	abs.f64 	%fd395, %fd8;
	// Callseq Start 416
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd395;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd3868;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6029, [retval0+0];
	
	//{
	}// Callseq End 416
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd8;
	}
	setp.lt.s32	%p563, %r64, 0;
	and.pred  	%p22, %p563, %p529;
	@!%p22 bra 	BB8_427;
	bra.uni 	BB8_426;

BB8_426:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r870}, %fd6029;
	}
	xor.b32  	%r871, %r870, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r872, %temp}, %fd6029;
	}
	mov.b64 	%fd6029, {%r872, %r871};

BB8_427:
	setp.eq.f64	%p565, %fd8, 0d0000000000000000;
	@%p565 bra 	BB8_430;
	bra.uni 	BB8_428;

BB8_430:
	selp.b32	%r873, %r64, 0, %p529;
	or.b32  	%r874, %r873, 2146435072;
	setp.lt.s32	%p569, %r60, 0;
	selp.b32	%r875, %r874, %r873, %p569;
	mov.u32 	%r876, 0;
	mov.b64 	%fd6029, {%r876, %r875};
	bra.uni 	BB8_431;

BB8_428:
	setp.gt.s32	%p566, %r64, -1;
	@%p566 bra 	BB8_431;

	cvt.rzi.f64.f64	%fd3887, %fd3868;
	setp.neu.f64	%p567, %fd3887, 0d4008000000000000;
	selp.f64	%fd6029, 0dFFF8000000000000, %fd6029, %p567;

BB8_431:
	add.f64 	%fd6030, %fd8, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r877}, %fd6030;
	}
	and.b32  	%r878, %r877, 2146435072;
	setp.ne.s32	%p570, %r878, 2146435072;
	@%p570 bra 	BB8_432;

	setp.gtu.f64	%p571, %fd395, 0d7FF0000000000000;
	@%p571 bra 	BB8_441;

	and.b32  	%r879, %r60, 2147483647;
	setp.ne.s32	%p572, %r879, 2146435072;
	@%p572 bra 	BB8_436;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r880, %temp}, %fd3868;
	}
	setp.eq.s32	%p573, %r880, 0;
	@%p573 bra 	BB8_440;
	bra.uni 	BB8_436;

BB8_440:
	setp.eq.f64	%p576, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p577, %fd395, 0d3FF0000000000000;
	selp.b32	%r889, 2146435072, 0, %p577;
	xor.b32  	%r890, %r889, 2146435072;
	setp.lt.s32	%p578, %r60, 0;
	selp.b32	%r891, %r890, %r889, %p578;
	selp.b32	%r892, 1072693248, %r891, %p576;
	mov.u32 	%r893, 0;
	mov.b64 	%fd6030, {%r893, %r892};
	bra.uni 	BB8_441;

BB8_432:
	mov.f64 	%fd6030, %fd6029;

BB8_441:
	setp.eq.f64	%p579, %fd8, 0d3FF0000000000000;
	selp.f64	%fd3890, 0d3FF0000000000000, %fd6030, %p579;
	div.rn.f64 	%fd3891, %fd6027, %fd3890;
	div.rn.f64 	%fd6375, %fd3891, %fd76;
	div.rn.f64 	%fd6374, %fd380, %fd76;

BB8_2223:
	mul.f64 	%fd1665, %fd74, 0d4008000000000000;
	mul.f64 	%fd1666, %fd74, %fd1665;
	mov.f64 	%fd4626, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd4626;
	}
	bfe.u32 	%r3626, %r159, 20, 11;
	add.s32 	%r3627, %r3626, -1012;
	mov.u64 	%rd200, 4617315517961601024;
	shl.b64 	%rd87, %rd200, %r3627;
	setp.eq.s64	%p2434, %rd87, -9223372036854775808;
	abs.f64 	%fd1667, %fd76;
	// Callseq Start 515
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1667;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4626;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6377, [retval0+0];
	
	//{
	}// Callseq End 515
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd76;
	}
	setp.lt.s32	%p2435, %r160, 0;
	and.pred  	%p125, %p2435, %p2434;
	@!%p125 bra 	BB8_2225;
	bra.uni 	BB8_2224;

BB8_2224:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3628}, %fd6377;
	}
	xor.b32  	%r3629, %r3628, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3630, %temp}, %fd6377;
	}
	mov.b64 	%fd6377, {%r3630, %r3629};

BB8_2225:
	setp.eq.f64	%p2436, %fd76, 0d0000000000000000;
	@%p2436 bra 	BB8_2228;
	bra.uni 	BB8_2226;

BB8_2228:
	selp.b32	%r3631, %r160, 0, %p2434;
	or.b32  	%r3632, %r3631, 2146435072;
	setp.lt.s32	%p2440, %r159, 0;
	selp.b32	%r3633, %r3632, %r3631, %p2440;
	mov.u32 	%r3634, 0;
	mov.b64 	%fd6377, {%r3634, %r3633};
	bra.uni 	BB8_2229;

BB8_2226:
	setp.gt.s32	%p2437, %r160, -1;
	@%p2437 bra 	BB8_2229;

	cvt.rzi.f64.f64	%fd4628, %fd4626;
	setp.neu.f64	%p2438, %fd4628, 0d4014000000000000;
	selp.f64	%fd6377, 0dFFF8000000000000, %fd6377, %p2438;

BB8_2229:
	add.f64 	%fd6378, %fd76, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3635}, %fd6378;
	}
	and.b32  	%r3636, %r3635, 2146435072;
	setp.ne.s32	%p2441, %r3636, 2146435072;
	@%p2441 bra 	BB8_2230;

	setp.gtu.f64	%p2442, %fd1667, 0d7FF0000000000000;
	@%p2442 bra 	BB8_2239;

	and.b32  	%r3637, %r159, 2147483647;
	setp.ne.s32	%p2443, %r3637, 2146435072;
	@%p2443 bra 	BB8_2234;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3638, %temp}, %fd4626;
	}
	setp.eq.s32	%p2444, %r3638, 0;
	@%p2444 bra 	BB8_2238;
	bra.uni 	BB8_2234;

BB8_2238:
	setp.gt.f64	%p2447, %fd1667, 0d3FF0000000000000;
	selp.b32	%r3647, 2146435072, 0, %p2447;
	xor.b32  	%r3648, %r3647, 2146435072;
	setp.lt.s32	%p2448, %r159, 0;
	selp.b32	%r3649, %r3648, %r3647, %p2448;
	setp.eq.f64	%p2449, %fd76, 0dBFF0000000000000;
	selp.b32	%r3650, 1072693248, %r3649, %p2449;
	mov.u32 	%r3651, 0;
	mov.b64 	%fd6378, {%r3651, %r3650};
	bra.uni 	BB8_2239;

BB8_2230:
	mov.f64 	%fd6378, %fd6377;

BB8_2239:
	setp.eq.f64	%p2450, %fd76, 0d3FF0000000000000;
	selp.f64	%fd1678, 0d3FF0000000000000, %fd6378, %p2450;
	mov.f64 	%fd4630, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd4630;
	}
	bfe.u32 	%r3652, %r161, 20, 11;
	add.s32 	%r3653, %r3652, -1012;
	mov.u64 	%rd201, 4611686018427387904;
	shl.b64 	%rd88, %rd201, %r3653;
	setp.eq.s64	%p2451, %rd88, -9223372036854775808;
	abs.f64 	%fd1679, %fd7;
	// Callseq Start 516
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1679;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4630;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6875, [retval0+0];
	
	//{
	}// Callseq End 516
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd7;
	}
	setp.lt.s32	%p2452, %r162, 0;
	and.pred  	%p126, %p2452, %p2451;
	mov.f64 	%fd6380, %fd6875;
	@!%p126 bra 	BB8_2241;
	bra.uni 	BB8_2240;

BB8_2240:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3654}, %fd6875;
	}
	xor.b32  	%r3655, %r3654, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3656, %temp}, %fd6875;
	}
	mov.b64 	%fd6380, {%r3656, %r3655};

BB8_2241:
	setp.eq.f64	%p2453, %fd7, 0d0000000000000000;
	@%p2453 bra 	BB8_2244;
	bra.uni 	BB8_2242;

BB8_2244:
	selp.b32	%r3657, %r162, 0, %p2451;
	or.b32  	%r3658, %r3657, 2146435072;
	setp.lt.s32	%p2457, %r161, 0;
	selp.b32	%r3659, %r3658, %r3657, %p2457;
	mov.u32 	%r3660, 0;
	mov.b64 	%fd6380, {%r3660, %r3659};
	bra.uni 	BB8_2245;

BB8_2242:
	setp.gt.s32	%p2454, %r162, -1;
	@%p2454 bra 	BB8_2245;

	cvt.rzi.f64.f64	%fd4632, %fd4630;
	setp.neu.f64	%p2455, %fd4632, 0d4000000000000000;
	selp.f64	%fd6380, 0dFFF8000000000000, %fd6380, %p2455;

BB8_2245:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3661}, %fd19;
	}
	and.b32  	%r163, %r3661, 2146435072;
	setp.ne.s32	%p2458, %r163, 2146435072;
	@%p2458 bra 	BB8_2246;

	setp.gtu.f64	%p2459, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6381, %fd19;
	@%p2459 bra 	BB8_2255;

	and.b32  	%r3662, %r161, 2147483647;
	setp.ne.s32	%p2460, %r3662, 2146435072;
	@%p2460 bra 	BB8_2250;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3663, %temp}, %fd4630;
	}
	setp.eq.s32	%p2461, %r3663, 0;
	@%p2461 bra 	BB8_2254;
	bra.uni 	BB8_2250;

BB8_2254:
	setp.eq.f64	%p2464, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2465, %fd1679, 0d3FF0000000000000;
	selp.b32	%r3672, 2146435072, 0, %p2465;
	xor.b32  	%r3673, %r3672, 2146435072;
	setp.lt.s32	%p2466, %r161, 0;
	selp.b32	%r3674, %r3673, %r3672, %p2466;
	selp.b32	%r3675, 1072693248, %r3674, %p2464;
	mov.u32 	%r3676, 0;
	mov.b64 	%fd6381, {%r3676, %r3675};
	bra.uni 	BB8_2255;

BB8_2246:
	mov.f64 	%fd6381, %fd6380;

BB8_2255:
	setp.eq.f64	%p2467, %fd7, 0d3FF0000000000000;
	selp.f64	%fd1689, 0d3FF0000000000000, %fd6381, %p2467;
	abs.f64 	%fd1690, %fd8;
	// Callseq Start 517
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1690;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4630;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6878, [retval0+0];
	
	//{
	}// Callseq End 517
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd8;
	}
	setp.lt.s32	%p2468, %r164, 0;
	and.pred  	%p127, %p2468, %p2451;
	mov.f64 	%fd6383, %fd6878;
	@!%p127 bra 	BB8_2257;
	bra.uni 	BB8_2256;

BB8_2256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3677}, %fd6878;
	}
	xor.b32  	%r3678, %r3677, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3679, %temp}, %fd6878;
	}
	mov.b64 	%fd6383, {%r3679, %r3678};

BB8_2257:
	setp.eq.f64	%p2470, %fd8, 0d0000000000000000;
	@%p2470 bra 	BB8_2260;
	bra.uni 	BB8_2258;

BB8_2260:
	selp.b32	%r3680, %r164, 0, %p2451;
	or.b32  	%r3681, %r3680, 2146435072;
	setp.lt.s32	%p2474, %r161, 0;
	selp.b32	%r3682, %r3681, %r3680, %p2474;
	mov.u32 	%r3683, 0;
	mov.b64 	%fd6383, {%r3683, %r3682};
	bra.uni 	BB8_2261;

BB8_2258:
	setp.gt.s32	%p2471, %r164, -1;
	@%p2471 bra 	BB8_2261;

	cvt.rzi.f64.f64	%fd4636, %fd4630;
	setp.neu.f64	%p2472, %fd4636, 0d4000000000000000;
	selp.f64	%fd6383, 0dFFF8000000000000, %fd6383, %p2472;

BB8_2261:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3684}, %fd20;
	}
	and.b32  	%r165, %r3684, 2146435072;
	setp.ne.s32	%p2475, %r165, 2146435072;
	@%p2475 bra 	BB8_2262;

	setp.gtu.f64	%p2476, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6384, %fd20;
	@%p2476 bra 	BB8_2271;

	and.b32  	%r3685, %r161, 2147483647;
	setp.ne.s32	%p2477, %r3685, 2146435072;
	@%p2477 bra 	BB8_2266;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3686, %temp}, %fd4630;
	}
	setp.eq.s32	%p2478, %r3686, 0;
	@%p2478 bra 	BB8_2270;
	bra.uni 	BB8_2266;

BB8_2270:
	setp.eq.f64	%p2481, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2482, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3695, 2146435072, 0, %p2482;
	xor.b32  	%r3696, %r3695, 2146435072;
	setp.lt.s32	%p2483, %r161, 0;
	selp.b32	%r3697, %r3696, %r3695, %p2483;
	selp.b32	%r3698, 1072693248, %r3697, %p2481;
	mov.u32 	%r3699, 0;
	mov.b64 	%fd6384, {%r3699, %r3698};
	bra.uni 	BB8_2271;

BB8_2262:
	mov.f64 	%fd6384, %fd6383;

BB8_2271:
	setp.eq.f64	%p2484, %fd8, 0d3FF0000000000000;
	selp.f64	%fd4638, 0d3FF0000000000000, %fd6384, %p2484;
	div.rn.f64 	%fd4639, %fd6372, %fd4638;
	div.rn.f64 	%fd4640, %fd6371, %fd1689;
	sub.f64 	%fd1700, %fd4640, %fd4639;
	mov.f64 	%fd4641, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd4641;
	}
	bfe.u32 	%r3700, %r166, 20, 11;
	add.s32 	%r3701, %r3700, -1012;
	mov.u64 	%rd202, 4613937818241073152;
	shl.b64 	%rd89, %rd202, %r3701;
	setp.eq.s64	%p2485, %rd89, -9223372036854775808;
	// Callseq Start 518
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1667;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6386, [retval0+0];
	
	//{
	}// Callseq End 518
	and.pred  	%p128, %p2435, %p2485;
	@!%p128 bra 	BB8_2273;
	bra.uni 	BB8_2272;

BB8_2272:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3702}, %fd6386;
	}
	xor.b32  	%r3703, %r3702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3704, %temp}, %fd6386;
	}
	mov.b64 	%fd6386, {%r3704, %r3703};

BB8_2273:
	@%p2436 bra 	BB8_2276;
	bra.uni 	BB8_2274;

BB8_2276:
	selp.b32	%r3705, %r160, 0, %p2485;
	or.b32  	%r3706, %r3705, 2146435072;
	setp.lt.s32	%p2491, %r166, 0;
	selp.b32	%r3707, %r3706, %r3705, %p2491;
	mov.u32 	%r3708, 0;
	mov.b64 	%fd6386, {%r3708, %r3707};
	bra.uni 	BB8_2277;

BB8_2274:
	setp.gt.s32	%p2488, %r160, -1;
	@%p2488 bra 	BB8_2277;

	cvt.rzi.f64.f64	%fd4643, %fd4641;
	setp.neu.f64	%p2489, %fd4643, 0d4008000000000000;
	selp.f64	%fd6386, 0dFFF8000000000000, %fd6386, %p2489;

BB8_2277:
	add.f64 	%fd6387, %fd76, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3709}, %fd6387;
	}
	and.b32  	%r3710, %r3709, 2146435072;
	setp.ne.s32	%p2492, %r3710, 2146435072;
	@%p2492 bra 	BB8_2278;

	setp.gtu.f64	%p2493, %fd1667, 0d7FF0000000000000;
	@%p2493 bra 	BB8_2287;

	and.b32  	%r3711, %r166, 2147483647;
	setp.ne.s32	%p2494, %r3711, 2146435072;
	@%p2494 bra 	BB8_2282;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3712, %temp}, %fd4641;
	}
	setp.eq.s32	%p2495, %r3712, 0;
	@%p2495 bra 	BB8_2286;
	bra.uni 	BB8_2282;

BB8_2286:
	setp.gt.f64	%p2498, %fd1667, 0d3FF0000000000000;
	selp.b32	%r3721, 2146435072, 0, %p2498;
	xor.b32  	%r3722, %r3721, 2146435072;
	setp.lt.s32	%p2499, %r166, 0;
	selp.b32	%r3723, %r3722, %r3721, %p2499;
	setp.eq.f64	%p2500, %fd76, 0dBFF0000000000000;
	selp.b32	%r3724, 1072693248, %r3723, %p2500;
	mov.u32 	%r3725, 0;
	mov.b64 	%fd6387, {%r3725, %r3724};
	bra.uni 	BB8_2287;

BB8_2278:
	mov.f64 	%fd6387, %fd6386;

BB8_2287:
	selp.f64	%fd1711, 0d3FF0000000000000, %fd6387, %p2450;
	mov.f64 	%fd6389, %fd6875;
	@!%p126 bra 	BB8_2289;
	bra.uni 	BB8_2288;

BB8_2288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3726}, %fd6875;
	}
	xor.b32  	%r3727, %r3726, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3728, %temp}, %fd6875;
	}
	mov.b64 	%fd6389, {%r3728, %r3727};

BB8_2289:
	@%p2453 bra 	BB8_2292;
	bra.uni 	BB8_2290;

BB8_2292:
	selp.b32	%r3729, %r162, 0, %p2451;
	or.b32  	%r3730, %r3729, 2146435072;
	setp.lt.s32	%p2506, %r161, 0;
	selp.b32	%r3731, %r3730, %r3729, %p2506;
	mov.u32 	%r3732, 0;
	mov.b64 	%fd6389, {%r3732, %r3731};
	bra.uni 	BB8_2293;

BB8_2290:
	setp.gt.s32	%p2503, %r162, -1;
	@%p2503 bra 	BB8_2293;

	cvt.rzi.f64.f64	%fd4646, %fd4630;
	setp.neu.f64	%p2504, %fd4646, 0d4000000000000000;
	selp.f64	%fd6389, 0dFFF8000000000000, %fd6389, %p2504;

BB8_2293:
	@%p2458 bra 	BB8_2294;

	setp.gtu.f64	%p2508, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6390, %fd19;
	@%p2508 bra 	BB8_2303;

	and.b32  	%r3733, %r161, 2147483647;
	setp.ne.s32	%p2509, %r3733, 2146435072;
	@%p2509 bra 	BB8_2298;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3734, %temp}, %fd4630;
	}
	setp.eq.s32	%p2510, %r3734, 0;
	@%p2510 bra 	BB8_2302;
	bra.uni 	BB8_2298;

BB8_2302:
	setp.eq.f64	%p2513, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2514, %fd1679, 0d3FF0000000000000;
	selp.b32	%r3743, 2146435072, 0, %p2514;
	xor.b32  	%r3744, %r3743, 2146435072;
	setp.lt.s32	%p2515, %r161, 0;
	selp.b32	%r3745, %r3744, %r3743, %p2515;
	selp.b32	%r3746, 1072693248, %r3745, %p2513;
	mov.u32 	%r3747, 0;
	mov.b64 	%fd6390, {%r3747, %r3746};
	bra.uni 	BB8_2303;

BB8_2294:
	mov.f64 	%fd6390, %fd6389;

BB8_2303:
	selp.f64	%fd1720, 0d3FF0000000000000, %fd6390, %p2467;
	mov.f64 	%fd6392, %fd6878;
	@!%p127 bra 	BB8_2305;
	bra.uni 	BB8_2304;

BB8_2304:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3748}, %fd6878;
	}
	xor.b32  	%r3749, %r3748, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3750, %temp}, %fd6878;
	}
	mov.b64 	%fd6392, {%r3750, %r3749};

BB8_2305:
	@%p2470 bra 	BB8_2308;
	bra.uni 	BB8_2306;

BB8_2308:
	selp.b32	%r3751, %r164, 0, %p2451;
	or.b32  	%r3752, %r3751, 2146435072;
	setp.lt.s32	%p2521, %r161, 0;
	selp.b32	%r3753, %r3752, %r3751, %p2521;
	mov.u32 	%r3754, 0;
	mov.b64 	%fd6392, {%r3754, %r3753};
	bra.uni 	BB8_2309;

BB8_2306:
	setp.gt.s32	%p2518, %r164, -1;
	@%p2518 bra 	BB8_2309;

	cvt.rzi.f64.f64	%fd4649, %fd4630;
	setp.neu.f64	%p2519, %fd4649, 0d4000000000000000;
	selp.f64	%fd6392, 0dFFF8000000000000, %fd6392, %p2519;

BB8_2309:
	@%p2475 bra 	BB8_2310;

	setp.gtu.f64	%p2523, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6393, %fd20;
	@%p2523 bra 	BB8_2319;

	and.b32  	%r3755, %r161, 2147483647;
	setp.ne.s32	%p2524, %r3755, 2146435072;
	@%p2524 bra 	BB8_2314;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3756, %temp}, %fd4630;
	}
	setp.eq.s32	%p2525, %r3756, 0;
	@%p2525 bra 	BB8_2318;
	bra.uni 	BB8_2314;

BB8_2318:
	setp.eq.f64	%p2528, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2529, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3765, 2146435072, 0, %p2529;
	xor.b32  	%r3766, %r3765, 2146435072;
	setp.lt.s32	%p2530, %r161, 0;
	selp.b32	%r3767, %r3766, %r3765, %p2530;
	selp.b32	%r3768, 1072693248, %r3767, %p2528;
	mov.u32 	%r3769, 0;
	mov.b64 	%fd6393, {%r3769, %r3768};
	bra.uni 	BB8_2319;

BB8_2310:
	mov.f64 	%fd6393, %fd6392;

BB8_2319:
	selp.f64	%fd4651, 0d3FF0000000000000, %fd6393, %p2484;
	div.rn.f64 	%fd4652, %fd6372, %fd4651;
	div.rn.f64 	%fd4653, %fd6371, %fd1720;
	sub.f64 	%fd4654, %fd4653, %fd4652;
	mul.f64 	%fd4655, %fd74, 0dC000000000000000;
	div.rn.f64 	%fd4656, %fd4655, %fd1711;
	mul.f64 	%fd4657, %fd4656, %fd4654;
	mul.f64 	%fd4658, %fd74, %fd1666;
	div.rn.f64 	%fd4659, %fd4658, %fd1678;
	fma.rn.f64 	%fd1729, %fd4659, %fd1700, %fd4657;
	div.rn.f64 	%fd1730, %fd1666, %fd1678;
	mul.f64 	%fd1731, %fd74, %fd6371;
	mov.f64 	%fd6395, %fd6875;
	@!%p126 bra 	BB8_2321;
	bra.uni 	BB8_2320;

BB8_2320:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3770}, %fd6875;
	}
	xor.b32  	%r3771, %r3770, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3772, %temp}, %fd6875;
	}
	mov.b64 	%fd6395, {%r3772, %r3771};

BB8_2321:
	@%p2453 bra 	BB8_2324;
	bra.uni 	BB8_2322;

BB8_2324:
	selp.b32	%r3773, %r162, 0, %p2451;
	or.b32  	%r3774, %r3773, 2146435072;
	setp.lt.s32	%p2536, %r161, 0;
	selp.b32	%r3775, %r3774, %r3773, %p2536;
	mov.u32 	%r3776, 0;
	mov.b64 	%fd6395, {%r3776, %r3775};
	bra.uni 	BB8_2325;

BB8_2322:
	setp.gt.s32	%p2533, %r162, -1;
	@%p2533 bra 	BB8_2325;

	cvt.rzi.f64.f64	%fd4661, %fd4630;
	setp.neu.f64	%p2534, %fd4661, 0d4000000000000000;
	selp.f64	%fd6395, 0dFFF8000000000000, %fd6395, %p2534;

BB8_2325:
	@%p2458 bra 	BB8_2326;

	setp.gtu.f64	%p2538, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6396, %fd19;
	@%p2538 bra 	BB8_2335;

	and.b32  	%r3777, %r161, 2147483647;
	setp.ne.s32	%p2539, %r3777, 2146435072;
	@%p2539 bra 	BB8_2330;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3778, %temp}, %fd4630;
	}
	setp.eq.s32	%p2540, %r3778, 0;
	@%p2540 bra 	BB8_2334;
	bra.uni 	BB8_2330;

BB8_2334:
	setp.eq.f64	%p2543, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2544, %fd1679, 0d3FF0000000000000;
	selp.b32	%r3787, 2146435072, 0, %p2544;
	xor.b32  	%r3788, %r3787, 2146435072;
	setp.lt.s32	%p2545, %r161, 0;
	selp.b32	%r3789, %r3788, %r3787, %p2545;
	selp.b32	%r3790, 1072693248, %r3789, %p2543;
	mov.u32 	%r3791, 0;
	mov.b64 	%fd6396, {%r3791, %r3790};
	bra.uni 	BB8_2335;

BB8_2326:
	mov.f64 	%fd6396, %fd6395;

BB8_2335:
	selp.f64	%fd1740, 0d3FF0000000000000, %fd6396, %p2467;
	mul.f64 	%fd1741, %fd74, %fd6372;
	mov.f64 	%fd6398, %fd6878;
	@!%p127 bra 	BB8_2337;
	bra.uni 	BB8_2336;

BB8_2336:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3792}, %fd6878;
	}
	xor.b32  	%r3793, %r3792, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3794, %temp}, %fd6878;
	}
	mov.b64 	%fd6398, {%r3794, %r3793};

BB8_2337:
	@%p2470 bra 	BB8_2340;
	bra.uni 	BB8_2338;

BB8_2340:
	selp.b32	%r3795, %r164, 0, %p2451;
	or.b32  	%r3796, %r3795, 2146435072;
	setp.lt.s32	%p2551, %r161, 0;
	selp.b32	%r3797, %r3796, %r3795, %p2551;
	mov.u32 	%r3798, 0;
	mov.b64 	%fd6398, {%r3798, %r3797};
	bra.uni 	BB8_2341;

BB8_2338:
	setp.gt.s32	%p2548, %r164, -1;
	@%p2548 bra 	BB8_2341;

	cvt.rzi.f64.f64	%fd4664, %fd4630;
	setp.neu.f64	%p2549, %fd4664, 0d4000000000000000;
	selp.f64	%fd6398, 0dFFF8000000000000, %fd6398, %p2549;

BB8_2341:
	@%p2475 bra 	BB8_2342;

	setp.gtu.f64	%p2553, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6399, %fd20;
	@%p2553 bra 	BB8_2351;

	and.b32  	%r3799, %r161, 2147483647;
	setp.ne.s32	%p2554, %r3799, 2146435072;
	@%p2554 bra 	BB8_2346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3800, %temp}, %fd4630;
	}
	setp.eq.s32	%p2555, %r3800, 0;
	@%p2555 bra 	BB8_2350;
	bra.uni 	BB8_2346;

BB8_2350:
	setp.eq.f64	%p2558, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2559, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3809, 2146435072, 0, %p2559;
	xor.b32  	%r3810, %r3809, 2146435072;
	setp.lt.s32	%p2560, %r161, 0;
	selp.b32	%r3811, %r3810, %r3809, %p2560;
	selp.b32	%r3812, 1072693248, %r3811, %p2558;
	mov.u32 	%r3813, 0;
	mov.b64 	%fd6399, {%r3813, %r3812};
	bra.uni 	BB8_2351;

BB8_2342:
	mov.f64 	%fd6399, %fd6398;

BB8_2351:
	selp.f64	%fd4666, 0d3FF0000000000000, %fd6399, %p2484;
	div.rn.f64 	%fd4667, %fd1741, %fd4666;
	div.rn.f64 	%fd4668, %fd1731, %fd1740;
	sub.f64 	%fd4669, %fd4668, %fd4667;
	fma.rn.f64 	%fd1750, %fd1730, %fd4669, %fd1729;
	mul.f64 	%fd1751, %fd74, 0d402E000000000000;
	mul.f64 	%fd1752, %fd74, %fd1751;
	mov.f64 	%fd4670, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd4670;
	}
	bfe.u32 	%r3814, %r167, 20, 11;
	add.s32 	%r3815, %r3814, -1012;
	mov.u64 	%rd203, 4619567317775286272;
	shl.b64 	%rd90, %rd203, %r3815;
	setp.eq.s64	%p2562, %rd90, -9223372036854775808;
	// Callseq Start 519
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1667;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd4670;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd6401, [retval0+0];
	
	//{
	}// Callseq End 519
	and.pred  	%p129, %p2435, %p2562;
	@!%p129 bra 	BB8_2353;
	bra.uni 	BB8_2352;

BB8_2352:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3816}, %fd6401;
	}
	xor.b32  	%r3817, %r3816, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3818, %temp}, %fd6401;
	}
	mov.b64 	%fd6401, {%r3818, %r3817};

BB8_2353:
	@%p2436 bra 	BB8_2356;
	bra.uni 	BB8_2354;

BB8_2356:
	selp.b32	%r3819, %r160, 0, %p2562;
	or.b32  	%r3820, %r3819, 2146435072;
	setp.lt.s32	%p2568, %r167, 0;
	selp.b32	%r3821, %r3820, %r3819, %p2568;
	mov.u32 	%r3822, 0;
	mov.b64 	%fd6401, {%r3822, %r3821};
	bra.uni 	BB8_2357;

BB8_2354:
	setp.gt.s32	%p2565, %r160, -1;
	@%p2565 bra 	BB8_2357;

	cvt.rzi.f64.f64	%fd4672, %fd4670;
	setp.neu.f64	%p2566, %fd4672, 0d401C000000000000;
	selp.f64	%fd6401, 0dFFF8000000000000, %fd6401, %p2566;

BB8_2357:
	add.f64 	%fd6402, %fd76, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3823}, %fd6402;
	}
	and.b32  	%r3824, %r3823, 2146435072;
	setp.ne.s32	%p2569, %r3824, 2146435072;
	@%p2569 bra 	BB8_2358;

	setp.gtu.f64	%p2570, %fd1667, 0d7FF0000000000000;
	@%p2570 bra 	BB8_2367;

	and.b32  	%r3825, %r167, 2147483647;
	setp.ne.s32	%p2571, %r3825, 2146435072;
	@%p2571 bra 	BB8_2362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3826, %temp}, %fd4670;
	}
	setp.eq.s32	%p2572, %r3826, 0;
	@%p2572 bra 	BB8_2366;
	bra.uni 	BB8_2362;

BB8_2366:
	setp.gt.f64	%p2575, %fd1667, 0d3FF0000000000000;
	selp.b32	%r3835, 2146435072, 0, %p2575;
	xor.b32  	%r3836, %r3835, 2146435072;
	setp.lt.s32	%p2576, %r167, 0;
	selp.b32	%r3837, %r3836, %r3835, %p2576;
	setp.eq.f64	%p2577, %fd76, 0dBFF0000000000000;
	selp.b32	%r3838, 1072693248, %r3837, %p2577;
	mov.u32 	%r3839, 0;
	mov.b64 	%fd6402, {%r3839, %r3838};
	bra.uni 	BB8_2367;

BB8_2358:
	mov.f64 	%fd6402, %fd6401;

BB8_2367:
	mul.f64 	%fd5650, %fd74, %fd74;
	selp.f64	%fd1763, 0d3FF0000000000000, %fd6402, %p2450;
	mul.f64 	%fd4674, %fd74, %fd1752;
	div.rn.f64 	%fd4675, %fd4674, %fd1763;
	mul.f64 	%fd4676, %fd74, 0dC018000000000000;
	div.rn.f64 	%fd4677, %fd4676, %fd1678;
	add.f64 	%fd4678, %fd4675, %fd4677;
	fma.rn.f64 	%fd4679, %fd6373, %fd4678, %fd1750;
	mul.f64 	%fd4680, %fd74, %fd6375;
	mul.f64 	%fd4681, %fd74, %fd6374;
	sub.f64 	%fd1764, %fd4681, %fd4680;
	div.rn.f64 	%fd1765, %fd5650, %fd1711;
	fma.rn.f64 	%fd1766, %fd1764, %fd1765, %fd4679;
	rcp.rn.f64 	%fd1767, %fd1711;
	mov.f64 	%fd6404, %fd6875;
	@!%p126 bra 	BB8_2369;
	bra.uni 	BB8_2368;

BB8_2368:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3840}, %fd6875;
	}
	xor.b32  	%r3841, %r3840, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3842, %temp}, %fd6875;
	}
	mov.b64 	%fd6404, {%r3842, %r3841};

BB8_2369:
	@%p2453 bra 	BB8_2372;
	bra.uni 	BB8_2370;

BB8_2372:
	selp.b32	%r3843, %r162, 0, %p2451;
	or.b32  	%r3844, %r3843, 2146435072;
	setp.lt.s32	%p2583, %r161, 0;
	selp.b32	%r3845, %r3844, %r3843, %p2583;
	mov.u32 	%r3846, 0;
	mov.b64 	%fd6404, {%r3846, %r3845};
	bra.uni 	BB8_2373;

BB8_2370:
	setp.gt.s32	%p2580, %r162, -1;
	@%p2580 bra 	BB8_2373;

	cvt.rzi.f64.f64	%fd4683, %fd4630;
	setp.neu.f64	%p2581, %fd4683, 0d4000000000000000;
	selp.f64	%fd6404, 0dFFF8000000000000, %fd6404, %p2581;

BB8_2373:
	@%p2458 bra 	BB8_2374;

	setp.gtu.f64	%p2585, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6405, %fd19;
	@%p2585 bra 	BB8_2383;

	and.b32  	%r3847, %r161, 2147483647;
	setp.ne.s32	%p2586, %r3847, 2146435072;
	@%p2586 bra 	BB8_2378;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3848, %temp}, %fd4630;
	}
	setp.eq.s32	%p2587, %r3848, 0;
	@%p2587 bra 	BB8_2382;
	bra.uni 	BB8_2378;

BB8_2382:
	setp.eq.f64	%p2590, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2591, %fd1679, 0d3FF0000000000000;
	selp.b32	%r3857, 2146435072, 0, %p2591;
	xor.b32  	%r3858, %r3857, 2146435072;
	setp.lt.s32	%p2592, %r161, 0;
	selp.b32	%r3859, %r3858, %r3857, %p2592;
	selp.b32	%r3860, 1072693248, %r3859, %p2590;
	mov.u32 	%r3861, 0;
	mov.b64 	%fd6405, {%r3861, %r3860};
	bra.uni 	BB8_2383;

BB8_2374:
	mov.f64 	%fd6405, %fd6404;

BB8_2383:
	selp.f64	%fd1776, 0d3FF0000000000000, %fd6405, %p2467;
	mov.f64 	%fd6407, %fd6878;
	@!%p127 bra 	BB8_2385;
	bra.uni 	BB8_2384;

BB8_2384:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3862}, %fd6878;
	}
	xor.b32  	%r3863, %r3862, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3864, %temp}, %fd6878;
	}
	mov.b64 	%fd6407, {%r3864, %r3863};

BB8_2385:
	@%p2470 bra 	BB8_2388;
	bra.uni 	BB8_2386;

BB8_2388:
	selp.b32	%r3865, %r164, 0, %p2451;
	or.b32  	%r3866, %r3865, 2146435072;
	setp.lt.s32	%p2598, %r161, 0;
	selp.b32	%r3867, %r3866, %r3865, %p2598;
	mov.u32 	%r3868, 0;
	mov.b64 	%fd6407, {%r3868, %r3867};
	bra.uni 	BB8_2389;

BB8_2386:
	setp.gt.s32	%p2595, %r164, -1;
	@%p2595 bra 	BB8_2389;

	cvt.rzi.f64.f64	%fd4686, %fd4630;
	setp.neu.f64	%p2596, %fd4686, 0d4000000000000000;
	selp.f64	%fd6407, 0dFFF8000000000000, %fd6407, %p2596;

BB8_2389:
	@%p2475 bra 	BB8_2390;

	setp.gtu.f64	%p2600, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6408, %fd20;
	@%p2600 bra 	BB8_2399;

	and.b32  	%r3869, %r161, 2147483647;
	setp.ne.s32	%p2601, %r3869, 2146435072;
	@%p2601 bra 	BB8_2394;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3870, %temp}, %fd4630;
	}
	setp.eq.s32	%p2602, %r3870, 0;
	@%p2602 bra 	BB8_2398;
	bra.uni 	BB8_2394;

BB8_2398:
	setp.eq.f64	%p2605, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2606, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3879, 2146435072, 0, %p2606;
	xor.b32  	%r3880, %r3879, 2146435072;
	setp.lt.s32	%p2607, %r161, 0;
	selp.b32	%r3881, %r3880, %r3879, %p2607;
	selp.b32	%r3882, 1072693248, %r3881, %p2605;
	mov.u32 	%r3883, 0;
	mov.b64 	%fd6408, {%r3883, %r3882};
	bra.uni 	BB8_2399;

BB8_2390:
	mov.f64 	%fd6408, %fd6407;

BB8_2399:
	selp.f64	%fd4688, 0d3FF0000000000000, %fd6408, %p2484;
	div.rn.f64 	%fd4689, %fd1741, %fd4688;
	div.rn.f64 	%fd4690, %fd1731, %fd1776;
	sub.f64 	%fd4691, %fd4690, %fd4689;
	mul.f64 	%fd4692, %fd1767, %fd4691;
	sub.f64 	%fd1785, %fd1766, %fd4692;
	div.rn.f64 	%fd1786, %fd1665, %fd1678;
	mul.f64 	%fd1787, %fd6373, %fd1786;
	mov.f64 	%fd6410, %fd6878;
	@!%p127 bra 	BB8_2401;
	bra.uni 	BB8_2400;

BB8_2400:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3884}, %fd6878;
	}
	xor.b32  	%r3885, %r3884, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3886, %temp}, %fd6878;
	}
	mov.b64 	%fd6410, {%r3886, %r3885};

BB8_2401:
	@%p2470 bra 	BB8_2404;
	bra.uni 	BB8_2402;

BB8_2404:
	selp.b32	%r3887, %r164, 0, %p2451;
	or.b32  	%r3888, %r3887, 2146435072;
	setp.lt.s32	%p2613, %r161, 0;
	selp.b32	%r3889, %r3888, %r3887, %p2613;
	mov.u32 	%r3890, 0;
	mov.b64 	%fd6410, {%r3890, %r3889};
	bra.uni 	BB8_2405;

BB8_2402:
	setp.gt.s32	%p2610, %r164, -1;
	@%p2610 bra 	BB8_2405;

	cvt.rzi.f64.f64	%fd4694, %fd4630;
	setp.neu.f64	%p2611, %fd4694, 0d4000000000000000;
	selp.f64	%fd6410, 0dFFF8000000000000, %fd6410, %p2611;

BB8_2405:
	@%p2475 bra 	BB8_2406;

	setp.gtu.f64	%p2615, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6411, %fd20;
	@%p2615 bra 	BB8_2415;

	and.b32  	%r3891, %r161, 2147483647;
	setp.ne.s32	%p2616, %r3891, 2146435072;
	@%p2616 bra 	BB8_2410;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3892, %temp}, %fd4630;
	}
	setp.eq.s32	%p2617, %r3892, 0;
	@%p2617 bra 	BB8_2414;
	bra.uni 	BB8_2410;

BB8_2414:
	setp.eq.f64	%p2620, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2621, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3901, 2146435072, 0, %p2621;
	xor.b32  	%r3902, %r3901, 2146435072;
	setp.lt.s32	%p2622, %r161, 0;
	selp.b32	%r3903, %r3902, %r3901, %p2622;
	selp.b32	%r3904, 1072693248, %r3903, %p2620;
	mov.u32 	%r3905, 0;
	mov.b64 	%fd6411, {%r3905, %r3904};
	bra.uni 	BB8_2415;

BB8_2406:
	mov.f64 	%fd6411, %fd6410;

BB8_2415:
	selp.f64	%fd4696, 0d3FF0000000000000, %fd6411, %p2484;
	mul.f64 	%fd4697, %fd1711, %fd4696;
	div.rn.f64 	%fd4698, %fd74, %fd4697;
	sub.f64 	%fd4699, %fd1785, %fd1787;
	fma.rn.f64 	%fd4700, %fd6372, %fd4698, %fd4699;
	rcp.rn.f64 	%fd1796, %fd76;
	mul.f64 	%fd4701, %fd74, %fd1796;
	mul.f64 	%fd1797, %fd6375, %fd4701;
	add.f64 	%fd4702, %fd4700, %fd1797;
	fma.rn.f64 	%fd1798, %fd18, %fd4702, 0d0000000000000000;
	st.global.f64 	[%rd11], %fd1798;
	mul.f64 	%fd1799, %fd55, %fd1665;
	mul.f64 	%fd4703, %fd55, %fd1799;
	div.rn.f64 	%fd1800, %fd4703, %fd1678;
	mov.f64 	%fd6413, %fd6875;
	@!%p126 bra 	BB8_2417;
	bra.uni 	BB8_2416;

BB8_2416:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3906}, %fd6875;
	}
	xor.b32  	%r3907, %r3906, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3908, %temp}, %fd6875;
	}
	mov.b64 	%fd6413, {%r3908, %r3907};

BB8_2417:
	@%p2453 bra 	BB8_2420;
	bra.uni 	BB8_2418;

BB8_2420:
	selp.b32	%r3909, %r162, 0, %p2451;
	or.b32  	%r3910, %r3909, 2146435072;
	setp.lt.s32	%p2628, %r161, 0;
	selp.b32	%r3911, %r3910, %r3909, %p2628;
	mov.u32 	%r3912, 0;
	mov.b64 	%fd6413, {%r3912, %r3911};
	bra.uni 	BB8_2421;

BB8_2418:
	setp.gt.s32	%p2625, %r162, -1;
	@%p2625 bra 	BB8_2421;

	cvt.rzi.f64.f64	%fd4705, %fd4630;
	setp.neu.f64	%p2626, %fd4705, 0d4000000000000000;
	selp.f64	%fd6413, 0dFFF8000000000000, %fd6413, %p2626;

BB8_2421:
	@%p2458 bra 	BB8_2422;

	setp.gtu.f64	%p2630, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6414, %fd19;
	@%p2630 bra 	BB8_2431;

	and.b32  	%r3913, %r161, 2147483647;
	setp.ne.s32	%p2631, %r3913, 2146435072;
	@%p2631 bra 	BB8_2426;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3914, %temp}, %fd4630;
	}
	setp.eq.s32	%p2632, %r3914, 0;
	@%p2632 bra 	BB8_2430;
	bra.uni 	BB8_2426;

BB8_2430:
	setp.eq.f64	%p2635, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2636, %fd1679, 0d3FF0000000000000;
	selp.b32	%r3923, 2146435072, 0, %p2636;
	xor.b32  	%r3924, %r3923, 2146435072;
	setp.lt.s32	%p2637, %r161, 0;
	selp.b32	%r3925, %r3924, %r3923, %p2637;
	selp.b32	%r3926, 1072693248, %r3925, %p2635;
	mov.u32 	%r3927, 0;
	mov.b64 	%fd6414, {%r3927, %r3926};
	bra.uni 	BB8_2431;

BB8_2422:
	mov.f64 	%fd6414, %fd6413;

BB8_2431:
	selp.f64	%fd1809, 0d3FF0000000000000, %fd6414, %p2467;
	mov.f64 	%fd6416, %fd6878;
	@!%p127 bra 	BB8_2433;
	bra.uni 	BB8_2432;

BB8_2432:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3928}, %fd6878;
	}
	xor.b32  	%r3929, %r3928, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3930, %temp}, %fd6878;
	}
	mov.b64 	%fd6416, {%r3930, %r3929};

BB8_2433:
	@%p2470 bra 	BB8_2436;
	bra.uni 	BB8_2434;

BB8_2436:
	selp.b32	%r3931, %r164, 0, %p2451;
	or.b32  	%r3932, %r3931, 2146435072;
	setp.lt.s32	%p2643, %r161, 0;
	selp.b32	%r3933, %r3932, %r3931, %p2643;
	mov.u32 	%r3934, 0;
	mov.b64 	%fd6416, {%r3934, %r3933};
	bra.uni 	BB8_2437;

BB8_2434:
	setp.gt.s32	%p2640, %r164, -1;
	@%p2640 bra 	BB8_2437;

	cvt.rzi.f64.f64	%fd4708, %fd4630;
	setp.neu.f64	%p2641, %fd4708, 0d4000000000000000;
	selp.f64	%fd6416, 0dFFF8000000000000, %fd6416, %p2641;

BB8_2437:
	@%p2475 bra 	BB8_2438;

	setp.gtu.f64	%p2645, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6417, %fd20;
	@%p2645 bra 	BB8_2447;

	and.b32  	%r3935, %r161, 2147483647;
	setp.ne.s32	%p2646, %r3935, 2146435072;
	@%p2646 bra 	BB8_2442;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3936, %temp}, %fd4630;
	}
	setp.eq.s32	%p2647, %r3936, 0;
	@%p2647 bra 	BB8_2446;
	bra.uni 	BB8_2442;

BB8_2446:
	setp.eq.f64	%p2650, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2651, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3945, 2146435072, 0, %p2651;
	xor.b32  	%r3946, %r3945, 2146435072;
	setp.lt.s32	%p2652, %r161, 0;
	selp.b32	%r3947, %r3946, %r3945, %p2652;
	selp.b32	%r3948, 1072693248, %r3947, %p2650;
	mov.u32 	%r3949, 0;
	mov.b64 	%fd6417, {%r3949, %r3948};
	bra.uni 	BB8_2447;

BB8_2438:
	mov.f64 	%fd6417, %fd6416;

BB8_2447:
	selp.f64	%fd4710, 0d3FF0000000000000, %fd6417, %p2484;
	div.rn.f64 	%fd4711, %fd6372, %fd4710;
	div.rn.f64 	%fd4712, %fd6371, %fd1809;
	sub.f64 	%fd1818, %fd4712, %fd4711;
	div.rn.f64 	%fd1819, %fd74, %fd1711;
	mov.f64 	%fd6419, %fd6875;
	@!%p126 bra 	BB8_2449;
	bra.uni 	BB8_2448;

BB8_2448:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3950}, %fd6875;
	}
	xor.b32  	%r3951, %r3950, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3952, %temp}, %fd6875;
	}
	mov.b64 	%fd6419, {%r3952, %r3951};

BB8_2449:
	@%p2453 bra 	BB8_2452;
	bra.uni 	BB8_2450;

BB8_2452:
	selp.b32	%r3953, %r162, 0, %p2451;
	or.b32  	%r3954, %r3953, 2146435072;
	setp.lt.s32	%p2658, %r161, 0;
	selp.b32	%r3955, %r3954, %r3953, %p2658;
	mov.u32 	%r3956, 0;
	mov.b64 	%fd6419, {%r3956, %r3955};
	bra.uni 	BB8_2453;

BB8_2450:
	setp.gt.s32	%p2655, %r162, -1;
	@%p2655 bra 	BB8_2453;

	cvt.rzi.f64.f64	%fd4714, %fd4630;
	setp.neu.f64	%p2656, %fd4714, 0d4000000000000000;
	selp.f64	%fd6419, 0dFFF8000000000000, %fd6419, %p2656;

BB8_2453:
	@%p2458 bra 	BB8_2454;

	setp.gtu.f64	%p2660, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6420, %fd19;
	@%p2660 bra 	BB8_2463;

	and.b32  	%r3957, %r161, 2147483647;
	setp.ne.s32	%p2661, %r3957, 2146435072;
	@%p2661 bra 	BB8_2458;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3958, %temp}, %fd4630;
	}
	setp.eq.s32	%p2662, %r3958, 0;
	@%p2662 bra 	BB8_2462;
	bra.uni 	BB8_2458;

BB8_2462:
	setp.eq.f64	%p2665, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2666, %fd1679, 0d3FF0000000000000;
	selp.b32	%r3967, 2146435072, 0, %p2666;
	xor.b32  	%r3968, %r3967, 2146435072;
	setp.lt.s32	%p2667, %r161, 0;
	selp.b32	%r3969, %r3968, %r3967, %p2667;
	selp.b32	%r3970, 1072693248, %r3969, %p2665;
	mov.u32 	%r3971, 0;
	mov.b64 	%fd6420, {%r3971, %r3970};
	bra.uni 	BB8_2463;

BB8_2454:
	mov.f64 	%fd6420, %fd6419;

BB8_2463:
	selp.f64	%fd1828, 0d3FF0000000000000, %fd6420, %p2467;
	mov.f64 	%fd6422, %fd6878;
	@!%p127 bra 	BB8_2465;
	bra.uni 	BB8_2464;

BB8_2464:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3972}, %fd6878;
	}
	xor.b32  	%r3973, %r3972, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3974, %temp}, %fd6878;
	}
	mov.b64 	%fd6422, {%r3974, %r3973};

BB8_2465:
	@%p2470 bra 	BB8_2468;
	bra.uni 	BB8_2466;

BB8_2468:
	selp.b32	%r3975, %r164, 0, %p2451;
	or.b32  	%r3976, %r3975, 2146435072;
	setp.lt.s32	%p2673, %r161, 0;
	selp.b32	%r3977, %r3976, %r3975, %p2673;
	mov.u32 	%r3978, 0;
	mov.b64 	%fd6422, {%r3978, %r3977};
	bra.uni 	BB8_2469;

BB8_2466:
	setp.gt.s32	%p2670, %r164, -1;
	@%p2670 bra 	BB8_2469;

	cvt.rzi.f64.f64	%fd4717, %fd4630;
	setp.neu.f64	%p2671, %fd4717, 0d4000000000000000;
	selp.f64	%fd6422, 0dFFF8000000000000, %fd6422, %p2671;

BB8_2469:
	@%p2475 bra 	BB8_2470;

	setp.gtu.f64	%p2675, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6423, %fd20;
	@%p2675 bra 	BB8_2479;

	and.b32  	%r3979, %r161, 2147483647;
	setp.ne.s32	%p2676, %r3979, 2146435072;
	@%p2676 bra 	BB8_2474;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r3980, %temp}, %fd4630;
	}
	setp.eq.s32	%p2677, %r3980, 0;
	@%p2677 bra 	BB8_2478;
	bra.uni 	BB8_2474;

BB8_2478:
	setp.eq.f64	%p2680, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2681, %fd1690, 0d3FF0000000000000;
	selp.b32	%r3989, 2146435072, 0, %p2681;
	xor.b32  	%r3990, %r3989, 2146435072;
	setp.lt.s32	%p2682, %r161, 0;
	selp.b32	%r3991, %r3990, %r3989, %p2682;
	selp.b32	%r3992, 1072693248, %r3991, %p2680;
	mov.u32 	%r3993, 0;
	mov.b64 	%fd6423, {%r3993, %r3992};
	bra.uni 	BB8_2479;

BB8_2470:
	mov.f64 	%fd6423, %fd6422;

BB8_2479:
	selp.f64	%fd4719, 0d3FF0000000000000, %fd6423, %p2484;
	div.rn.f64 	%fd4720, %fd6372, %fd4719;
	div.rn.f64 	%fd4721, %fd6371, %fd1828;
	sub.f64 	%fd4722, %fd4721, %fd4720;
	mul.f64 	%fd4723, %fd1819, %fd4722;
	mul.f64 	%fd4724, %fd1800, %fd1818;
	sub.f64 	%fd4725, %fd4724, %fd4723;
	mul.f64 	%fd4726, %fd55, %fd74;
	div.rn.f64 	%fd1837, %fd4726, %fd1711;
	mul.f64 	%fd4727, %fd55, %fd6375;
	mul.f64 	%fd4728, %fd55, %fd6374;
	sub.f64 	%fd1838, %fd4728, %fd4727;
	mul.f64 	%fd1839, %fd1838, %fd1837;
	add.f64 	%fd1840, %fd1839, %fd4725;
	div.rn.f64 	%fd1841, %fd1799, %fd1678;
	mul.f64 	%fd1842, %fd55, %fd6371;
	mov.f64 	%fd6425, %fd6875;
	@!%p126 bra 	BB8_2481;
	bra.uni 	BB8_2480;

BB8_2480:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3994}, %fd6875;
	}
	xor.b32  	%r3995, %r3994, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3996, %temp}, %fd6875;
	}
	mov.b64 	%fd6425, {%r3996, %r3995};

BB8_2481:
	@%p2453 bra 	BB8_2484;
	bra.uni 	BB8_2482;

BB8_2484:
	selp.b32	%r3997, %r162, 0, %p2451;
	or.b32  	%r3998, %r3997, 2146435072;
	setp.lt.s32	%p2688, %r161, 0;
	selp.b32	%r3999, %r3998, %r3997, %p2688;
	mov.u32 	%r4000, 0;
	mov.b64 	%fd6425, {%r4000, %r3999};
	bra.uni 	BB8_2485;

BB8_2482:
	setp.gt.s32	%p2685, %r162, -1;
	@%p2685 bra 	BB8_2485;

	cvt.rzi.f64.f64	%fd4730, %fd4630;
	setp.neu.f64	%p2686, %fd4730, 0d4000000000000000;
	selp.f64	%fd6425, 0dFFF8000000000000, %fd6425, %p2686;

BB8_2485:
	@%p2458 bra 	BB8_2486;

	setp.gtu.f64	%p2690, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6426, %fd19;
	@%p2690 bra 	BB8_2495;

	and.b32  	%r4001, %r161, 2147483647;
	setp.ne.s32	%p2691, %r4001, 2146435072;
	@%p2691 bra 	BB8_2490;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4002, %temp}, %fd4630;
	}
	setp.eq.s32	%p2692, %r4002, 0;
	@%p2692 bra 	BB8_2494;
	bra.uni 	BB8_2490;

BB8_2494:
	setp.eq.f64	%p2695, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2696, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4011, 2146435072, 0, %p2696;
	xor.b32  	%r4012, %r4011, 2146435072;
	setp.lt.s32	%p2697, %r161, 0;
	selp.b32	%r4013, %r4012, %r4011, %p2697;
	selp.b32	%r4014, 1072693248, %r4013, %p2695;
	mov.u32 	%r4015, 0;
	mov.b64 	%fd6426, {%r4015, %r4014};
	bra.uni 	BB8_2495;

BB8_2486:
	mov.f64 	%fd6426, %fd6425;

BB8_2495:
	selp.f64	%fd1851, 0d3FF0000000000000, %fd6426, %p2467;
	mul.f64 	%fd1852, %fd55, %fd6372;
	mov.f64 	%fd6428, %fd6878;
	@!%p127 bra 	BB8_2497;
	bra.uni 	BB8_2496;

BB8_2496:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4016}, %fd6878;
	}
	xor.b32  	%r4017, %r4016, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4018, %temp}, %fd6878;
	}
	mov.b64 	%fd6428, {%r4018, %r4017};

BB8_2497:
	@%p2470 bra 	BB8_2500;
	bra.uni 	BB8_2498;

BB8_2500:
	selp.b32	%r4019, %r164, 0, %p2451;
	or.b32  	%r4020, %r4019, 2146435072;
	setp.lt.s32	%p2703, %r161, 0;
	selp.b32	%r4021, %r4020, %r4019, %p2703;
	mov.u32 	%r4022, 0;
	mov.b64 	%fd6428, {%r4022, %r4021};
	bra.uni 	BB8_2501;

BB8_2498:
	setp.gt.s32	%p2700, %r164, -1;
	@%p2700 bra 	BB8_2501;

	cvt.rzi.f64.f64	%fd4733, %fd4630;
	setp.neu.f64	%p2701, %fd4733, 0d4000000000000000;
	selp.f64	%fd6428, 0dFFF8000000000000, %fd6428, %p2701;

BB8_2501:
	@%p2475 bra 	BB8_2502;

	setp.gtu.f64	%p2705, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6429, %fd20;
	@%p2705 bra 	BB8_2511;

	and.b32  	%r4023, %r161, 2147483647;
	setp.ne.s32	%p2706, %r4023, 2146435072;
	@%p2706 bra 	BB8_2506;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4024, %temp}, %fd4630;
	}
	setp.eq.s32	%p2707, %r4024, 0;
	@%p2707 bra 	BB8_2510;
	bra.uni 	BB8_2506;

BB8_2510:
	setp.eq.f64	%p2710, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2711, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4033, 2146435072, 0, %p2711;
	xor.b32  	%r4034, %r4033, 2146435072;
	setp.lt.s32	%p2712, %r161, 0;
	selp.b32	%r4035, %r4034, %r4033, %p2712;
	selp.b32	%r4036, 1072693248, %r4035, %p2710;
	mov.u32 	%r4037, 0;
	mov.b64 	%fd6429, {%r4037, %r4036};
	bra.uni 	BB8_2511;

BB8_2502:
	mov.f64 	%fd6429, %fd6428;

BB8_2511:
	selp.f64	%fd4735, 0d3FF0000000000000, %fd6429, %p2484;
	div.rn.f64 	%fd4736, %fd1852, %fd4735;
	div.rn.f64 	%fd4737, %fd1842, %fd1851;
	sub.f64 	%fd4738, %fd4737, %fd4736;
	fma.rn.f64 	%fd4739, %fd1841, %fd4738, %fd1840;
	mul.f64 	%fd1861, %fd55, %fd1751;
	mul.f64 	%fd4740, %fd55, %fd1861;
	div.rn.f64 	%fd1862, %fd4740, %fd1763;
	sub.f64 	%fd4741, %fd1862, %fd1786;
	mul.f64 	%fd1863, %fd6373, %fd4741;
	add.f64 	%fd4742, %fd4739, %fd1863;
	fma.rn.f64 	%fd1864, %fd21, %fd4742, %fd1798;
	st.global.f64 	[%rd11], %fd1864;
	mul.f64 	%fd1865, %fd45, %fd1665;
	mul.f64 	%fd4743, %fd45, %fd1865;
	div.rn.f64 	%fd1866, %fd4743, %fd1678;
	mov.f64 	%fd6431, %fd6875;
	@!%p126 bra 	BB8_2513;
	bra.uni 	BB8_2512;

BB8_2512:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4038}, %fd6875;
	}
	xor.b32  	%r4039, %r4038, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4040, %temp}, %fd6875;
	}
	mov.b64 	%fd6431, {%r4040, %r4039};

BB8_2513:
	@%p2453 bra 	BB8_2516;
	bra.uni 	BB8_2514;

BB8_2516:
	selp.b32	%r4041, %r162, 0, %p2451;
	or.b32  	%r4042, %r4041, 2146435072;
	setp.lt.s32	%p2718, %r161, 0;
	selp.b32	%r4043, %r4042, %r4041, %p2718;
	mov.u32 	%r4044, 0;
	mov.b64 	%fd6431, {%r4044, %r4043};
	bra.uni 	BB8_2517;

BB8_2514:
	setp.gt.s32	%p2715, %r162, -1;
	@%p2715 bra 	BB8_2517;

	cvt.rzi.f64.f64	%fd4745, %fd4630;
	setp.neu.f64	%p2716, %fd4745, 0d4000000000000000;
	selp.f64	%fd6431, 0dFFF8000000000000, %fd6431, %p2716;

BB8_2517:
	@%p2458 bra 	BB8_2518;

	setp.gtu.f64	%p2720, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6432, %fd19;
	@%p2720 bra 	BB8_2527;

	and.b32  	%r4045, %r161, 2147483647;
	setp.ne.s32	%p2721, %r4045, 2146435072;
	@%p2721 bra 	BB8_2522;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4046, %temp}, %fd4630;
	}
	setp.eq.s32	%p2722, %r4046, 0;
	@%p2722 bra 	BB8_2526;
	bra.uni 	BB8_2522;

BB8_2526:
	setp.eq.f64	%p2725, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2726, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4055, 2146435072, 0, %p2726;
	xor.b32  	%r4056, %r4055, 2146435072;
	setp.lt.s32	%p2727, %r161, 0;
	selp.b32	%r4057, %r4056, %r4055, %p2727;
	selp.b32	%r4058, 1072693248, %r4057, %p2725;
	mov.u32 	%r4059, 0;
	mov.b64 	%fd6432, {%r4059, %r4058};
	bra.uni 	BB8_2527;

BB8_2518:
	mov.f64 	%fd6432, %fd6431;

BB8_2527:
	selp.f64	%fd1875, 0d3FF0000000000000, %fd6432, %p2467;
	mov.f64 	%fd6434, %fd6878;
	@!%p127 bra 	BB8_2529;
	bra.uni 	BB8_2528;

BB8_2528:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4060}, %fd6878;
	}
	xor.b32  	%r4061, %r4060, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4062, %temp}, %fd6878;
	}
	mov.b64 	%fd6434, {%r4062, %r4061};

BB8_2529:
	@%p2470 bra 	BB8_2532;
	bra.uni 	BB8_2530;

BB8_2532:
	selp.b32	%r4063, %r164, 0, %p2451;
	or.b32  	%r4064, %r4063, 2146435072;
	setp.lt.s32	%p2733, %r161, 0;
	selp.b32	%r4065, %r4064, %r4063, %p2733;
	mov.u32 	%r4066, 0;
	mov.b64 	%fd6434, {%r4066, %r4065};
	bra.uni 	BB8_2533;

BB8_2530:
	setp.gt.s32	%p2730, %r164, -1;
	@%p2730 bra 	BB8_2533;

	cvt.rzi.f64.f64	%fd4748, %fd4630;
	setp.neu.f64	%p2731, %fd4748, 0d4000000000000000;
	selp.f64	%fd6434, 0dFFF8000000000000, %fd6434, %p2731;

BB8_2533:
	@%p2475 bra 	BB8_2534;

	setp.gtu.f64	%p2735, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6435, %fd20;
	@%p2735 bra 	BB8_2543;

	and.b32  	%r4067, %r161, 2147483647;
	setp.ne.s32	%p2736, %r4067, 2146435072;
	@%p2736 bra 	BB8_2538;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4068, %temp}, %fd4630;
	}
	setp.eq.s32	%p2737, %r4068, 0;
	@%p2737 bra 	BB8_2542;
	bra.uni 	BB8_2538;

BB8_2542:
	setp.eq.f64	%p2740, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2741, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4077, 2146435072, 0, %p2741;
	xor.b32  	%r4078, %r4077, 2146435072;
	setp.lt.s32	%p2742, %r161, 0;
	selp.b32	%r4079, %r4078, %r4077, %p2742;
	selp.b32	%r4080, 1072693248, %r4079, %p2740;
	mov.u32 	%r4081, 0;
	mov.b64 	%fd6435, {%r4081, %r4080};
	bra.uni 	BB8_2543;

BB8_2534:
	mov.f64 	%fd6435, %fd6434;

BB8_2543:
	selp.f64	%fd4750, 0d3FF0000000000000, %fd6435, %p2484;
	div.rn.f64 	%fd4751, %fd6372, %fd4750;
	div.rn.f64 	%fd4752, %fd6371, %fd1875;
	sub.f64 	%fd1884, %fd4752, %fd4751;
	mov.f64 	%fd6437, %fd6875;
	@!%p126 bra 	BB8_2545;
	bra.uni 	BB8_2544;

BB8_2544:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4082}, %fd6875;
	}
	xor.b32  	%r4083, %r4082, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4084, %temp}, %fd6875;
	}
	mov.b64 	%fd6437, {%r4084, %r4083};

BB8_2545:
	@%p2453 bra 	BB8_2548;
	bra.uni 	BB8_2546;

BB8_2548:
	selp.b32	%r4085, %r162, 0, %p2451;
	or.b32  	%r4086, %r4085, 2146435072;
	setp.lt.s32	%p2748, %r161, 0;
	selp.b32	%r4087, %r4086, %r4085, %p2748;
	mov.u32 	%r4088, 0;
	mov.b64 	%fd6437, {%r4088, %r4087};
	bra.uni 	BB8_2549;

BB8_2546:
	setp.gt.s32	%p2745, %r162, -1;
	@%p2745 bra 	BB8_2549;

	cvt.rzi.f64.f64	%fd4754, %fd4630;
	setp.neu.f64	%p2746, %fd4754, 0d4000000000000000;
	selp.f64	%fd6437, 0dFFF8000000000000, %fd6437, %p2746;

BB8_2549:
	@%p2458 bra 	BB8_2550;

	setp.gtu.f64	%p2750, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6438, %fd19;
	@%p2750 bra 	BB8_2559;

	and.b32  	%r4089, %r161, 2147483647;
	setp.ne.s32	%p2751, %r4089, 2146435072;
	@%p2751 bra 	BB8_2554;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4090, %temp}, %fd4630;
	}
	setp.eq.s32	%p2752, %r4090, 0;
	@%p2752 bra 	BB8_2558;
	bra.uni 	BB8_2554;

BB8_2558:
	setp.eq.f64	%p2755, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2756, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4099, 2146435072, 0, %p2756;
	xor.b32  	%r4100, %r4099, 2146435072;
	setp.lt.s32	%p2757, %r161, 0;
	selp.b32	%r4101, %r4100, %r4099, %p2757;
	selp.b32	%r4102, 1072693248, %r4101, %p2755;
	mov.u32 	%r4103, 0;
	mov.b64 	%fd6438, {%r4103, %r4102};
	bra.uni 	BB8_2559;

BB8_2550:
	mov.f64 	%fd6438, %fd6437;

BB8_2559:
	selp.f64	%fd1893, 0d3FF0000000000000, %fd6438, %p2467;
	mov.f64 	%fd6440, %fd6878;
	@!%p127 bra 	BB8_2561;
	bra.uni 	BB8_2560;

BB8_2560:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4104}, %fd6878;
	}
	xor.b32  	%r4105, %r4104, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4106, %temp}, %fd6878;
	}
	mov.b64 	%fd6440, {%r4106, %r4105};

BB8_2561:
	@%p2470 bra 	BB8_2564;
	bra.uni 	BB8_2562;

BB8_2564:
	selp.b32	%r4107, %r164, 0, %p2451;
	or.b32  	%r4108, %r4107, 2146435072;
	setp.lt.s32	%p2763, %r161, 0;
	selp.b32	%r4109, %r4108, %r4107, %p2763;
	mov.u32 	%r4110, 0;
	mov.b64 	%fd6440, {%r4110, %r4109};
	bra.uni 	BB8_2565;

BB8_2562:
	setp.gt.s32	%p2760, %r164, -1;
	@%p2760 bra 	BB8_2565;

	cvt.rzi.f64.f64	%fd4757, %fd4630;
	setp.neu.f64	%p2761, %fd4757, 0d4000000000000000;
	selp.f64	%fd6440, 0dFFF8000000000000, %fd6440, %p2761;

BB8_2565:
	@%p2475 bra 	BB8_2566;

	setp.gtu.f64	%p2765, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6441, %fd20;
	@%p2765 bra 	BB8_2575;

	and.b32  	%r4111, %r161, 2147483647;
	setp.ne.s32	%p2766, %r4111, 2146435072;
	@%p2766 bra 	BB8_2570;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4112, %temp}, %fd4630;
	}
	setp.eq.s32	%p2767, %r4112, 0;
	@%p2767 bra 	BB8_2574;
	bra.uni 	BB8_2570;

BB8_2574:
	setp.eq.f64	%p2770, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2771, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4121, 2146435072, 0, %p2771;
	xor.b32  	%r4122, %r4121, 2146435072;
	setp.lt.s32	%p2772, %r161, 0;
	selp.b32	%r4123, %r4122, %r4121, %p2772;
	selp.b32	%r4124, 1072693248, %r4123, %p2770;
	mov.u32 	%r4125, 0;
	mov.b64 	%fd6441, {%r4125, %r4124};
	bra.uni 	BB8_2575;

BB8_2566:
	mov.f64 	%fd6441, %fd6440;

BB8_2575:
	mul.f64 	%fd5943, %fd74, 0d4008000000000000;
	mul.f64 	%fd5942, %fd45, %fd5943;
	selp.f64	%fd4759, 0d3FF0000000000000, %fd6441, %p2484;
	div.rn.f64 	%fd4760, %fd6372, %fd4759;
	div.rn.f64 	%fd4761, %fd6371, %fd1893;
	sub.f64 	%fd4762, %fd4761, %fd4760;
	mul.f64 	%fd4763, %fd1819, %fd4762;
	mul.f64 	%fd4764, %fd1866, %fd1884;
	sub.f64 	%fd4765, %fd4764, %fd4763;
	mul.f64 	%fd4766, %fd45, %fd74;
	div.rn.f64 	%fd1902, %fd4766, %fd1711;
	mul.f64 	%fd4767, %fd45, %fd6375;
	mul.f64 	%fd4768, %fd45, %fd6374;
	sub.f64 	%fd1903, %fd4768, %fd4767;
	mul.f64 	%fd1904, %fd1903, %fd1902;
	add.f64 	%fd1905, %fd1904, %fd4765;
	div.rn.f64 	%fd1906, %fd5942, %fd1678;
	mul.f64 	%fd1907, %fd45, %fd6371;
	mov.f64 	%fd6443, %fd6875;
	@!%p126 bra 	BB8_2577;
	bra.uni 	BB8_2576;

BB8_2576:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4126}, %fd6875;
	}
	xor.b32  	%r4127, %r4126, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4128, %temp}, %fd6875;
	}
	mov.b64 	%fd6443, {%r4128, %r4127};

BB8_2577:
	@%p2453 bra 	BB8_2580;
	bra.uni 	BB8_2578;

BB8_2580:
	selp.b32	%r4129, %r162, 0, %p2451;
	or.b32  	%r4130, %r4129, 2146435072;
	setp.lt.s32	%p2778, %r161, 0;
	selp.b32	%r4131, %r4130, %r4129, %p2778;
	mov.u32 	%r4132, 0;
	mov.b64 	%fd6443, {%r4132, %r4131};
	bra.uni 	BB8_2581;

BB8_2578:
	setp.gt.s32	%p2775, %r162, -1;
	@%p2775 bra 	BB8_2581;

	cvt.rzi.f64.f64	%fd4770, %fd4630;
	setp.neu.f64	%p2776, %fd4770, 0d4000000000000000;
	selp.f64	%fd6443, 0dFFF8000000000000, %fd6443, %p2776;

BB8_2581:
	@%p2458 bra 	BB8_2582;

	setp.gtu.f64	%p2780, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6444, %fd19;
	@%p2780 bra 	BB8_2591;

	and.b32  	%r4133, %r161, 2147483647;
	setp.ne.s32	%p2781, %r4133, 2146435072;
	@%p2781 bra 	BB8_2586;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4134, %temp}, %fd4630;
	}
	setp.eq.s32	%p2782, %r4134, 0;
	@%p2782 bra 	BB8_2590;
	bra.uni 	BB8_2586;

BB8_2590:
	setp.eq.f64	%p2785, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2786, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4143, 2146435072, 0, %p2786;
	xor.b32  	%r4144, %r4143, 2146435072;
	setp.lt.s32	%p2787, %r161, 0;
	selp.b32	%r4145, %r4144, %r4143, %p2787;
	selp.b32	%r4146, 1072693248, %r4145, %p2785;
	mov.u32 	%r4147, 0;
	mov.b64 	%fd6444, {%r4147, %r4146};
	bra.uni 	BB8_2591;

BB8_2582:
	mov.f64 	%fd6444, %fd6443;

BB8_2591:
	selp.f64	%fd1916, 0d3FF0000000000000, %fd6444, %p2467;
	mul.f64 	%fd1917, %fd45, %fd6372;
	mov.f64 	%fd6446, %fd6878;
	@!%p127 bra 	BB8_2593;
	bra.uni 	BB8_2592;

BB8_2592:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4148}, %fd6878;
	}
	xor.b32  	%r4149, %r4148, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4150, %temp}, %fd6878;
	}
	mov.b64 	%fd6446, {%r4150, %r4149};

BB8_2593:
	@%p2470 bra 	BB8_2596;
	bra.uni 	BB8_2594;

BB8_2596:
	selp.b32	%r4151, %r164, 0, %p2451;
	or.b32  	%r4152, %r4151, 2146435072;
	setp.lt.s32	%p2793, %r161, 0;
	selp.b32	%r4153, %r4152, %r4151, %p2793;
	mov.u32 	%r4154, 0;
	mov.b64 	%fd6446, {%r4154, %r4153};
	bra.uni 	BB8_2597;

BB8_2594:
	setp.gt.s32	%p2790, %r164, -1;
	@%p2790 bra 	BB8_2597;

	cvt.rzi.f64.f64	%fd4773, %fd4630;
	setp.neu.f64	%p2791, %fd4773, 0d4000000000000000;
	selp.f64	%fd6446, 0dFFF8000000000000, %fd6446, %p2791;

BB8_2597:
	@%p2475 bra 	BB8_2598;

	setp.gtu.f64	%p2795, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6447, %fd20;
	@%p2795 bra 	BB8_2607;

	and.b32  	%r4155, %r161, 2147483647;
	setp.ne.s32	%p2796, %r4155, 2146435072;
	@%p2796 bra 	BB8_2602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4156, %temp}, %fd4630;
	}
	setp.eq.s32	%p2797, %r4156, 0;
	@%p2797 bra 	BB8_2606;
	bra.uni 	BB8_2602;

BB8_2606:
	setp.eq.f64	%p2800, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2801, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4165, 2146435072, 0, %p2801;
	xor.b32  	%r4166, %r4165, 2146435072;
	setp.lt.s32	%p2802, %r161, 0;
	selp.b32	%r4167, %r4166, %r4165, %p2802;
	selp.b32	%r4168, 1072693248, %r4167, %p2800;
	mov.u32 	%r4169, 0;
	mov.b64 	%fd6447, {%r4169, %r4168};
	bra.uni 	BB8_2607;

BB8_2598:
	mov.f64 	%fd6447, %fd6446;

BB8_2607:
	mul.f64 	%fd5944, %fd74, 0d402E000000000000;
	selp.f64	%fd4775, 0d3FF0000000000000, %fd6447, %p2484;
	div.rn.f64 	%fd4776, %fd1917, %fd4775;
	div.rn.f64 	%fd4777, %fd1907, %fd1916;
	sub.f64 	%fd4778, %fd4777, %fd4776;
	fma.rn.f64 	%fd4779, %fd1906, %fd4778, %fd1905;
	mul.f64 	%fd4780, %fd45, %fd5944;
	mul.f64 	%fd4781, %fd45, %fd4780;
	div.rn.f64 	%fd1926, %fd4781, %fd1763;
	sub.f64 	%fd4782, %fd1926, %fd1786;
	mul.f64 	%fd1927, %fd6373, %fd4782;
	add.f64 	%fd4783, %fd4779, %fd1927;
	fma.rn.f64 	%fd1928, %fd22, %fd4783, %fd1864;
	st.global.f64 	[%rd11], %fd1928;
	mul.f64 	%fd4784, %fd55, %fd1666;
	div.rn.f64 	%fd1929, %fd4784, %fd1678;
	mov.f64 	%fd6449, %fd6875;
	@!%p126 bra 	BB8_2609;
	bra.uni 	BB8_2608;

BB8_2608:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4170}, %fd6875;
	}
	xor.b32  	%r4171, %r4170, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4172, %temp}, %fd6875;
	}
	mov.b64 	%fd6449, {%r4172, %r4171};

BB8_2609:
	@%p2453 bra 	BB8_2612;
	bra.uni 	BB8_2610;

BB8_2612:
	selp.b32	%r4173, %r162, 0, %p2451;
	or.b32  	%r4174, %r4173, 2146435072;
	setp.lt.s32	%p2808, %r161, 0;
	selp.b32	%r4175, %r4174, %r4173, %p2808;
	mov.u32 	%r4176, 0;
	mov.b64 	%fd6449, {%r4176, %r4175};
	bra.uni 	BB8_2613;

BB8_2610:
	setp.gt.s32	%p2805, %r162, -1;
	@%p2805 bra 	BB8_2613;

	cvt.rzi.f64.f64	%fd4786, %fd4630;
	setp.neu.f64	%p2806, %fd4786, 0d4000000000000000;
	selp.f64	%fd6449, 0dFFF8000000000000, %fd6449, %p2806;

BB8_2613:
	@%p2458 bra 	BB8_2614;

	setp.gtu.f64	%p2810, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6450, %fd19;
	@%p2810 bra 	BB8_2623;

	and.b32  	%r4177, %r161, 2147483647;
	setp.ne.s32	%p2811, %r4177, 2146435072;
	@%p2811 bra 	BB8_2618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4178, %temp}, %fd4630;
	}
	setp.eq.s32	%p2812, %r4178, 0;
	@%p2812 bra 	BB8_2622;
	bra.uni 	BB8_2618;

BB8_2622:
	setp.eq.f64	%p2815, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2816, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4187, 2146435072, 0, %p2816;
	xor.b32  	%r4188, %r4187, 2146435072;
	setp.lt.s32	%p2817, %r161, 0;
	selp.b32	%r4189, %r4188, %r4187, %p2817;
	selp.b32	%r4190, 1072693248, %r4189, %p2815;
	mov.u32 	%r4191, 0;
	mov.b64 	%fd6450, {%r4191, %r4190};
	bra.uni 	BB8_2623;

BB8_2614:
	mov.f64 	%fd6450, %fd6449;

BB8_2623:
	selp.f64	%fd1938, 0d3FF0000000000000, %fd6450, %p2467;
	mov.f64 	%fd6452, %fd6878;
	@!%p127 bra 	BB8_2625;
	bra.uni 	BB8_2624;

BB8_2624:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4192}, %fd6878;
	}
	xor.b32  	%r4193, %r4192, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4194, %temp}, %fd6878;
	}
	mov.b64 	%fd6452, {%r4194, %r4193};

BB8_2625:
	@%p2470 bra 	BB8_2628;
	bra.uni 	BB8_2626;

BB8_2628:
	selp.b32	%r4195, %r164, 0, %p2451;
	or.b32  	%r4196, %r4195, 2146435072;
	setp.lt.s32	%p2823, %r161, 0;
	selp.b32	%r4197, %r4196, %r4195, %p2823;
	mov.u32 	%r4198, 0;
	mov.b64 	%fd6452, {%r4198, %r4197};
	bra.uni 	BB8_2629;

BB8_2626:
	setp.gt.s32	%p2820, %r164, -1;
	@%p2820 bra 	BB8_2629;

	cvt.rzi.f64.f64	%fd4789, %fd4630;
	setp.neu.f64	%p2821, %fd4789, 0d4000000000000000;
	selp.f64	%fd6452, 0dFFF8000000000000, %fd6452, %p2821;

BB8_2629:
	@%p2475 bra 	BB8_2630;

	setp.gtu.f64	%p2825, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6453, %fd20;
	@%p2825 bra 	BB8_2639;

	and.b32  	%r4199, %r161, 2147483647;
	setp.ne.s32	%p2826, %r4199, 2146435072;
	@%p2826 bra 	BB8_2634;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4200, %temp}, %fd4630;
	}
	setp.eq.s32	%p2827, %r4200, 0;
	@%p2827 bra 	BB8_2638;
	bra.uni 	BB8_2634;

BB8_2638:
	setp.eq.f64	%p2830, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2831, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4209, 2146435072, 0, %p2831;
	xor.b32  	%r4210, %r4209, 2146435072;
	setp.lt.s32	%p2832, %r161, 0;
	selp.b32	%r4211, %r4210, %r4209, %p2832;
	selp.b32	%r4212, 1072693248, %r4211, %p2830;
	mov.u32 	%r4213, 0;
	mov.b64 	%fd6453, {%r4213, %r4212};
	bra.uni 	BB8_2639;

BB8_2630:
	mov.f64 	%fd6453, %fd6452;

BB8_2639:
	selp.f64	%fd4791, 0d3FF0000000000000, %fd6453, %p2484;
	div.rn.f64 	%fd4792, %fd6372, %fd4791;
	div.rn.f64 	%fd4793, %fd6371, %fd1938;
	sub.f64 	%fd1947, %fd4793, %fd4792;
	div.rn.f64 	%fd1948, %fd55, %fd1711;
	mov.f64 	%fd6455, %fd6875;
	@!%p126 bra 	BB8_2641;
	bra.uni 	BB8_2640;

BB8_2640:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4214}, %fd6875;
	}
	xor.b32  	%r4215, %r4214, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4216, %temp}, %fd6875;
	}
	mov.b64 	%fd6455, {%r4216, %r4215};

BB8_2641:
	@%p2453 bra 	BB8_2644;
	bra.uni 	BB8_2642;

BB8_2644:
	selp.b32	%r4217, %r162, 0, %p2451;
	or.b32  	%r4218, %r4217, 2146435072;
	setp.lt.s32	%p2838, %r161, 0;
	selp.b32	%r4219, %r4218, %r4217, %p2838;
	mov.u32 	%r4220, 0;
	mov.b64 	%fd6455, {%r4220, %r4219};
	bra.uni 	BB8_2645;

BB8_2642:
	setp.gt.s32	%p2835, %r162, -1;
	@%p2835 bra 	BB8_2645;

	cvt.rzi.f64.f64	%fd4795, %fd4630;
	setp.neu.f64	%p2836, %fd4795, 0d4000000000000000;
	selp.f64	%fd6455, 0dFFF8000000000000, %fd6455, %p2836;

BB8_2645:
	@%p2458 bra 	BB8_2646;

	setp.gtu.f64	%p2840, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6456, %fd19;
	@%p2840 bra 	BB8_2655;

	and.b32  	%r4221, %r161, 2147483647;
	setp.ne.s32	%p2841, %r4221, 2146435072;
	@%p2841 bra 	BB8_2650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4222, %temp}, %fd4630;
	}
	setp.eq.s32	%p2842, %r4222, 0;
	@%p2842 bra 	BB8_2654;
	bra.uni 	BB8_2650;

BB8_2654:
	setp.eq.f64	%p2845, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2846, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4231, 2146435072, 0, %p2846;
	xor.b32  	%r4232, %r4231, 2146435072;
	setp.lt.s32	%p2847, %r161, 0;
	selp.b32	%r4233, %r4232, %r4231, %p2847;
	selp.b32	%r4234, 1072693248, %r4233, %p2845;
	mov.u32 	%r4235, 0;
	mov.b64 	%fd6456, {%r4235, %r4234};
	bra.uni 	BB8_2655;

BB8_2646:
	mov.f64 	%fd6456, %fd6455;

BB8_2655:
	selp.f64	%fd1957, 0d3FF0000000000000, %fd6456, %p2467;
	mov.f64 	%fd6458, %fd6878;
	@!%p127 bra 	BB8_2657;
	bra.uni 	BB8_2656;

BB8_2656:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4236}, %fd6878;
	}
	xor.b32  	%r4237, %r4236, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4238, %temp}, %fd6878;
	}
	mov.b64 	%fd6458, {%r4238, %r4237};

BB8_2657:
	@%p2470 bra 	BB8_2660;
	bra.uni 	BB8_2658;

BB8_2660:
	selp.b32	%r4239, %r164, 0, %p2451;
	or.b32  	%r4240, %r4239, 2146435072;
	setp.lt.s32	%p2853, %r161, 0;
	selp.b32	%r4241, %r4240, %r4239, %p2853;
	mov.u32 	%r4242, 0;
	mov.b64 	%fd6458, {%r4242, %r4241};
	bra.uni 	BB8_2661;

BB8_2658:
	setp.gt.s32	%p2850, %r164, -1;
	@%p2850 bra 	BB8_2661;

	cvt.rzi.f64.f64	%fd4798, %fd4630;
	setp.neu.f64	%p2851, %fd4798, 0d4000000000000000;
	selp.f64	%fd6458, 0dFFF8000000000000, %fd6458, %p2851;

BB8_2661:
	@%p2475 bra 	BB8_2662;

	setp.gtu.f64	%p2855, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6459, %fd20;
	@%p2855 bra 	BB8_2671;

	and.b32  	%r4243, %r161, 2147483647;
	setp.ne.s32	%p2856, %r4243, 2146435072;
	@%p2856 bra 	BB8_2666;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4244, %temp}, %fd4630;
	}
	setp.eq.s32	%p2857, %r4244, 0;
	@%p2857 bra 	BB8_2670;
	bra.uni 	BB8_2666;

BB8_2670:
	setp.eq.f64	%p2860, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2861, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4253, 2146435072, 0, %p2861;
	xor.b32  	%r4254, %r4253, 2146435072;
	setp.lt.s32	%p2862, %r161, 0;
	selp.b32	%r4255, %r4254, %r4253, %p2862;
	selp.b32	%r4256, 1072693248, %r4255, %p2860;
	mov.u32 	%r4257, 0;
	mov.b64 	%fd6459, {%r4257, %r4256};
	bra.uni 	BB8_2671;

BB8_2662:
	mov.f64 	%fd6459, %fd6458;

BB8_2671:
	selp.f64	%fd4800, 0d3FF0000000000000, %fd6459, %p2484;
	div.rn.f64 	%fd4801, %fd6372, %fd4800;
	div.rn.f64 	%fd4802, %fd6371, %fd1957;
	sub.f64 	%fd4803, %fd4802, %fd4801;
	mul.f64 	%fd4804, %fd1948, %fd4803;
	mul.f64 	%fd4805, %fd1929, %fd1947;
	sub.f64 	%fd4806, %fd4805, %fd4804;
	mul.f64 	%fd1966, %fd1764, %fd1837;
	add.f64 	%fd1967, %fd1966, %fd4806;
	mov.f64 	%fd6461, %fd6875;
	@!%p126 bra 	BB8_2673;
	bra.uni 	BB8_2672;

BB8_2672:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4258}, %fd6875;
	}
	xor.b32  	%r4259, %r4258, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4260, %temp}, %fd6875;
	}
	mov.b64 	%fd6461, {%r4260, %r4259};

BB8_2673:
	@%p2453 bra 	BB8_2676;
	bra.uni 	BB8_2674;

BB8_2676:
	selp.b32	%r4261, %r162, 0, %p2451;
	or.b32  	%r4262, %r4261, 2146435072;
	setp.lt.s32	%p2868, %r161, 0;
	selp.b32	%r4263, %r4262, %r4261, %p2868;
	mov.u32 	%r4264, 0;
	mov.b64 	%fd6461, {%r4264, %r4263};
	bra.uni 	BB8_2677;

BB8_2674:
	setp.gt.s32	%p2865, %r162, -1;
	@%p2865 bra 	BB8_2677;

	cvt.rzi.f64.f64	%fd4808, %fd4630;
	setp.neu.f64	%p2866, %fd4808, 0d4000000000000000;
	selp.f64	%fd6461, 0dFFF8000000000000, %fd6461, %p2866;

BB8_2677:
	@%p2458 bra 	BB8_2678;

	setp.gtu.f64	%p2870, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6462, %fd19;
	@%p2870 bra 	BB8_2687;

	and.b32  	%r4265, %r161, 2147483647;
	setp.ne.s32	%p2871, %r4265, 2146435072;
	@%p2871 bra 	BB8_2682;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4266, %temp}, %fd4630;
	}
	setp.eq.s32	%p2872, %r4266, 0;
	@%p2872 bra 	BB8_2686;
	bra.uni 	BB8_2682;

BB8_2686:
	setp.eq.f64	%p2875, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2876, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4275, 2146435072, 0, %p2876;
	xor.b32  	%r4276, %r4275, 2146435072;
	setp.lt.s32	%p2877, %r161, 0;
	selp.b32	%r4277, %r4276, %r4275, %p2877;
	selp.b32	%r4278, 1072693248, %r4277, %p2875;
	mov.u32 	%r4279, 0;
	mov.b64 	%fd6462, {%r4279, %r4278};
	bra.uni 	BB8_2687;

BB8_2678:
	mov.f64 	%fd6462, %fd6461;

BB8_2687:
	selp.f64	%fd1976, 0d3FF0000000000000, %fd6462, %p2467;
	mov.f64 	%fd6464, %fd6878;
	@!%p127 bra 	BB8_2689;
	bra.uni 	BB8_2688;

BB8_2688:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4280}, %fd6878;
	}
	xor.b32  	%r4281, %r4280, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4282, %temp}, %fd6878;
	}
	mov.b64 	%fd6464, {%r4282, %r4281};

BB8_2689:
	@%p2470 bra 	BB8_2692;
	bra.uni 	BB8_2690;

BB8_2692:
	selp.b32	%r4283, %r164, 0, %p2451;
	or.b32  	%r4284, %r4283, 2146435072;
	setp.lt.s32	%p2883, %r161, 0;
	selp.b32	%r4285, %r4284, %r4283, %p2883;
	mov.u32 	%r4286, 0;
	mov.b64 	%fd6464, {%r4286, %r4285};
	bra.uni 	BB8_2693;

BB8_2690:
	setp.gt.s32	%p2880, %r164, -1;
	@%p2880 bra 	BB8_2693;

	cvt.rzi.f64.f64	%fd4811, %fd4630;
	setp.neu.f64	%p2881, %fd4811, 0d4000000000000000;
	selp.f64	%fd6464, 0dFFF8000000000000, %fd6464, %p2881;

BB8_2693:
	@%p2475 bra 	BB8_2694;

	setp.gtu.f64	%p2885, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6465, %fd20;
	@%p2885 bra 	BB8_2703;

	and.b32  	%r4287, %r161, 2147483647;
	setp.ne.s32	%p2886, %r4287, 2146435072;
	@%p2886 bra 	BB8_2698;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4288, %temp}, %fd4630;
	}
	setp.eq.s32	%p2887, %r4288, 0;
	@%p2887 bra 	BB8_2702;
	bra.uni 	BB8_2698;

BB8_2702:
	setp.eq.f64	%p2890, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2891, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4297, 2146435072, 0, %p2891;
	xor.b32  	%r4298, %r4297, 2146435072;
	setp.lt.s32	%p2892, %r161, 0;
	selp.b32	%r4299, %r4298, %r4297, %p2892;
	selp.b32	%r4300, 1072693248, %r4299, %p2890;
	mov.u32 	%r4301, 0;
	mov.b64 	%fd6465, {%r4301, %r4300};
	bra.uni 	BB8_2703;

BB8_2694:
	mov.f64 	%fd6465, %fd6464;

BB8_2703:
	mul.f64 	%fd5651, %fd55, 0d4008000000000000;
	selp.f64	%fd4813, 0d3FF0000000000000, %fd6465, %p2484;
	div.rn.f64 	%fd4814, %fd1741, %fd4813;
	div.rn.f64 	%fd4815, %fd1731, %fd1976;
	sub.f64 	%fd4816, %fd4815, %fd4814;
	fma.rn.f64 	%fd4817, %fd1841, %fd4816, %fd1967;
	mul.f64 	%fd4818, %fd55, %fd1752;
	div.rn.f64 	%fd1985, %fd4818, %fd1763;
	div.rn.f64 	%fd1986, %fd5651, %fd1678;
	sub.f64 	%fd4819, %fd1985, %fd1986;
	mul.f64 	%fd1987, %fd6373, %fd4819;
	add.f64 	%fd4820, %fd4817, %fd1987;
	fma.rn.f64 	%fd1988, %fd23, %fd4820, %fd1928;
	st.global.f64 	[%rd11], %fd1988;
	mov.f64 	%fd6467, %fd6875;
	@!%p126 bra 	BB8_2705;
	bra.uni 	BB8_2704;

BB8_2704:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4302}, %fd6875;
	}
	xor.b32  	%r4303, %r4302, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4304, %temp}, %fd6875;
	}
	mov.b64 	%fd6467, {%r4304, %r4303};

BB8_2705:
	@%p2453 bra 	BB8_2708;
	bra.uni 	BB8_2706;

BB8_2708:
	selp.b32	%r4305, %r162, 0, %p2451;
	or.b32  	%r4306, %r4305, 2146435072;
	setp.lt.s32	%p2898, %r161, 0;
	selp.b32	%r4307, %r4306, %r4305, %p2898;
	mov.u32 	%r4308, 0;
	mov.b64 	%fd6467, {%r4308, %r4307};
	bra.uni 	BB8_2709;

BB8_2706:
	setp.gt.s32	%p2895, %r162, -1;
	@%p2895 bra 	BB8_2709;

	cvt.rzi.f64.f64	%fd4822, %fd4630;
	setp.neu.f64	%p2896, %fd4822, 0d4000000000000000;
	selp.f64	%fd6467, 0dFFF8000000000000, %fd6467, %p2896;

BB8_2709:
	@%p2458 bra 	BB8_2710;

	setp.gtu.f64	%p2900, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6468, %fd19;
	@%p2900 bra 	BB8_2719;

	and.b32  	%r4309, %r161, 2147483647;
	setp.ne.s32	%p2901, %r4309, 2146435072;
	@%p2901 bra 	BB8_2714;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4310, %temp}, %fd4630;
	}
	setp.eq.s32	%p2902, %r4310, 0;
	@%p2902 bra 	BB8_2718;
	bra.uni 	BB8_2714;

BB8_2718:
	setp.eq.f64	%p2905, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2906, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4319, 2146435072, 0, %p2906;
	xor.b32  	%r4320, %r4319, 2146435072;
	setp.lt.s32	%p2907, %r161, 0;
	selp.b32	%r4321, %r4320, %r4319, %p2907;
	selp.b32	%r4322, 1072693248, %r4321, %p2905;
	mov.u32 	%r4323, 0;
	mov.b64 	%fd6468, {%r4323, %r4322};
	bra.uni 	BB8_2719;

BB8_2710:
	mov.f64 	%fd6468, %fd6467;

BB8_2719:
	selp.f64	%fd1997, 0d3FF0000000000000, %fd6468, %p2467;
	mov.f64 	%fd6470, %fd6878;
	@!%p127 bra 	BB8_2721;
	bra.uni 	BB8_2720;

BB8_2720:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4324}, %fd6878;
	}
	xor.b32  	%r4325, %r4324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4326, %temp}, %fd6878;
	}
	mov.b64 	%fd6470, {%r4326, %r4325};

BB8_2721:
	@%p2470 bra 	BB8_2724;
	bra.uni 	BB8_2722;

BB8_2724:
	selp.b32	%r4327, %r164, 0, %p2451;
	or.b32  	%r4328, %r4327, 2146435072;
	setp.lt.s32	%p2913, %r161, 0;
	selp.b32	%r4329, %r4328, %r4327, %p2913;
	mov.u32 	%r4330, 0;
	mov.b64 	%fd6470, {%r4330, %r4329};
	bra.uni 	BB8_2725;

BB8_2722:
	setp.gt.s32	%p2910, %r164, -1;
	@%p2910 bra 	BB8_2725;

	cvt.rzi.f64.f64	%fd4825, %fd4630;
	setp.neu.f64	%p2911, %fd4825, 0d4000000000000000;
	selp.f64	%fd6470, 0dFFF8000000000000, %fd6470, %p2911;

BB8_2725:
	@%p2475 bra 	BB8_2726;

	setp.gtu.f64	%p2915, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6471, %fd20;
	@%p2915 bra 	BB8_2735;

	and.b32  	%r4331, %r161, 2147483647;
	setp.ne.s32	%p2916, %r4331, 2146435072;
	@%p2916 bra 	BB8_2730;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4332, %temp}, %fd4630;
	}
	setp.eq.s32	%p2917, %r4332, 0;
	@%p2917 bra 	BB8_2734;
	bra.uni 	BB8_2730;

BB8_2734:
	setp.eq.f64	%p2920, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2921, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4341, 2146435072, 0, %p2921;
	xor.b32  	%r4342, %r4341, 2146435072;
	setp.lt.s32	%p2922, %r161, 0;
	selp.b32	%r4343, %r4342, %r4341, %p2922;
	selp.b32	%r4344, 1072693248, %r4343, %p2920;
	mov.u32 	%r4345, 0;
	mov.b64 	%fd6471, {%r4345, %r4344};
	bra.uni 	BB8_2735;

BB8_2726:
	mov.f64 	%fd6471, %fd6470;

BB8_2735:
	selp.f64	%fd4827, 0d3FF0000000000000, %fd6471, %p2484;
	div.rn.f64 	%fd4828, %fd6372, %fd4827;
	div.rn.f64 	%fd4829, %fd6371, %fd1997;
	sub.f64 	%fd2006, %fd4829, %fd4828;
	mov.f64 	%fd6473, %fd6875;
	@!%p126 bra 	BB8_2737;
	bra.uni 	BB8_2736;

BB8_2736:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4346}, %fd6875;
	}
	xor.b32  	%r4347, %r4346, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4348, %temp}, %fd6875;
	}
	mov.b64 	%fd6473, {%r4348, %r4347};

BB8_2737:
	@%p2453 bra 	BB8_2740;
	bra.uni 	BB8_2738;

BB8_2740:
	selp.b32	%r4349, %r162, 0, %p2451;
	or.b32  	%r4350, %r4349, 2146435072;
	setp.lt.s32	%p2928, %r161, 0;
	selp.b32	%r4351, %r4350, %r4349, %p2928;
	mov.u32 	%r4352, 0;
	mov.b64 	%fd6473, {%r4352, %r4351};
	bra.uni 	BB8_2741;

BB8_2738:
	setp.gt.s32	%p2925, %r162, -1;
	@%p2925 bra 	BB8_2741;

	cvt.rzi.f64.f64	%fd4831, %fd4630;
	setp.neu.f64	%p2926, %fd4831, 0d4000000000000000;
	selp.f64	%fd6473, 0dFFF8000000000000, %fd6473, %p2926;

BB8_2741:
	@%p2458 bra 	BB8_2742;

	setp.gtu.f64	%p2930, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6474, %fd19;
	@%p2930 bra 	BB8_2751;

	and.b32  	%r4353, %r161, 2147483647;
	setp.ne.s32	%p2931, %r4353, 2146435072;
	@%p2931 bra 	BB8_2746;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4354, %temp}, %fd4630;
	}
	setp.eq.s32	%p2932, %r4354, 0;
	@%p2932 bra 	BB8_2750;
	bra.uni 	BB8_2746;

BB8_2750:
	setp.eq.f64	%p2935, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2936, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4363, 2146435072, 0, %p2936;
	xor.b32  	%r4364, %r4363, 2146435072;
	setp.lt.s32	%p2937, %r161, 0;
	selp.b32	%r4365, %r4364, %r4363, %p2937;
	selp.b32	%r4366, 1072693248, %r4365, %p2935;
	mov.u32 	%r4367, 0;
	mov.b64 	%fd6474, {%r4367, %r4366};
	bra.uni 	BB8_2751;

BB8_2742:
	mov.f64 	%fd6474, %fd6473;

BB8_2751:
	selp.f64	%fd2015, 0d3FF0000000000000, %fd6474, %p2467;
	mov.f64 	%fd6476, %fd6878;
	@!%p127 bra 	BB8_2753;
	bra.uni 	BB8_2752;

BB8_2752:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4368}, %fd6878;
	}
	xor.b32  	%r4369, %r4368, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4370, %temp}, %fd6878;
	}
	mov.b64 	%fd6476, {%r4370, %r4369};

BB8_2753:
	@%p2470 bra 	BB8_2756;
	bra.uni 	BB8_2754;

BB8_2756:
	selp.b32	%r4371, %r164, 0, %p2451;
	or.b32  	%r4372, %r4371, 2146435072;
	setp.lt.s32	%p2943, %r161, 0;
	selp.b32	%r4373, %r4372, %r4371, %p2943;
	mov.u32 	%r4374, 0;
	mov.b64 	%fd6476, {%r4374, %r4373};
	bra.uni 	BB8_2757;

BB8_2754:
	setp.gt.s32	%p2940, %r164, -1;
	@%p2940 bra 	BB8_2757;

	cvt.rzi.f64.f64	%fd4834, %fd4630;
	setp.neu.f64	%p2941, %fd4834, 0d4000000000000000;
	selp.f64	%fd6476, 0dFFF8000000000000, %fd6476, %p2941;

BB8_2757:
	@%p2475 bra 	BB8_2758;

	setp.gtu.f64	%p2945, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6477, %fd20;
	@%p2945 bra 	BB8_2767;

	and.b32  	%r4375, %r161, 2147483647;
	setp.ne.s32	%p2946, %r4375, 2146435072;
	@%p2946 bra 	BB8_2762;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4376, %temp}, %fd4630;
	}
	setp.eq.s32	%p2947, %r4376, 0;
	@%p2947 bra 	BB8_2766;
	bra.uni 	BB8_2762;

BB8_2766:
	setp.eq.f64	%p2950, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2951, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4385, 2146435072, 0, %p2951;
	xor.b32  	%r4386, %r4385, 2146435072;
	setp.lt.s32	%p2952, %r161, 0;
	selp.b32	%r4387, %r4386, %r4385, %p2952;
	selp.b32	%r4388, 1072693248, %r4387, %p2950;
	mov.u32 	%r4389, 0;
	mov.b64 	%fd6477, {%r4389, %r4388};
	bra.uni 	BB8_2767;

BB8_2758:
	mov.f64 	%fd6477, %fd6476;

BB8_2767:
	selp.f64	%fd4836, 0d3FF0000000000000, %fd6477, %p2484;
	div.rn.f64 	%fd4837, %fd1852, %fd4836;
	div.rn.f64 	%fd4838, %fd1842, %fd2015;
	sub.f64 	%fd4839, %fd4838, %fd4837;
	mul.f64 	%fd4840, %fd1730, %fd4839;
	fma.rn.f64 	%fd4841, %fd1929, %fd2006, %fd4840;
	fma.rn.f64 	%fd4842, %fd6373, %fd1985, %fd4841;
	fma.rn.f64 	%fd2024, %fd1838, %fd1765, %fd4842;
	mov.f64 	%fd6479, %fd6875;
	@!%p126 bra 	BB8_2769;
	bra.uni 	BB8_2768;

BB8_2768:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4390}, %fd6875;
	}
	xor.b32  	%r4391, %r4390, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4392, %temp}, %fd6875;
	}
	mov.b64 	%fd6479, {%r4392, %r4391};

BB8_2769:
	@%p2453 bra 	BB8_2772;
	bra.uni 	BB8_2770;

BB8_2772:
	selp.b32	%r4393, %r162, 0, %p2451;
	or.b32  	%r4394, %r4393, 2146435072;
	setp.lt.s32	%p2958, %r161, 0;
	selp.b32	%r4395, %r4394, %r4393, %p2958;
	mov.u32 	%r4396, 0;
	mov.b64 	%fd6479, {%r4396, %r4395};
	bra.uni 	BB8_2773;

BB8_2770:
	setp.gt.s32	%p2955, %r162, -1;
	@%p2955 bra 	BB8_2773;

	cvt.rzi.f64.f64	%fd4844, %fd4630;
	setp.neu.f64	%p2956, %fd4844, 0d4000000000000000;
	selp.f64	%fd6479, 0dFFF8000000000000, %fd6479, %p2956;

BB8_2773:
	@%p2458 bra 	BB8_2774;

	setp.gtu.f64	%p2960, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6480, %fd19;
	@%p2960 bra 	BB8_2783;

	and.b32  	%r4397, %r161, 2147483647;
	setp.ne.s32	%p2961, %r4397, 2146435072;
	@%p2961 bra 	BB8_2778;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4398, %temp}, %fd4630;
	}
	setp.eq.s32	%p2962, %r4398, 0;
	@%p2962 bra 	BB8_2782;
	bra.uni 	BB8_2778;

BB8_2782:
	setp.eq.f64	%p2965, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p2966, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4407, 2146435072, 0, %p2966;
	xor.b32  	%r4408, %r4407, 2146435072;
	setp.lt.s32	%p2967, %r161, 0;
	selp.b32	%r4409, %r4408, %r4407, %p2967;
	selp.b32	%r4410, 1072693248, %r4409, %p2965;
	mov.u32 	%r4411, 0;
	mov.b64 	%fd6480, {%r4411, %r4410};
	bra.uni 	BB8_2783;

BB8_2774:
	mov.f64 	%fd6480, %fd6479;

BB8_2783:
	selp.f64	%fd2033, 0d3FF0000000000000, %fd6480, %p2467;
	mov.f64 	%fd6482, %fd6878;
	@!%p127 bra 	BB8_2785;
	bra.uni 	BB8_2784;

BB8_2784:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4412}, %fd6878;
	}
	xor.b32  	%r4413, %r4412, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4414, %temp}, %fd6878;
	}
	mov.b64 	%fd6482, {%r4414, %r4413};

BB8_2785:
	@%p2470 bra 	BB8_2788;
	bra.uni 	BB8_2786;

BB8_2788:
	selp.b32	%r4415, %r164, 0, %p2451;
	or.b32  	%r4416, %r4415, 2146435072;
	setp.lt.s32	%p2973, %r161, 0;
	selp.b32	%r4417, %r4416, %r4415, %p2973;
	mov.u32 	%r4418, 0;
	mov.b64 	%fd6482, {%r4418, %r4417};
	bra.uni 	BB8_2789;

BB8_2786:
	setp.gt.s32	%p2970, %r164, -1;
	@%p2970 bra 	BB8_2789;

	cvt.rzi.f64.f64	%fd4847, %fd4630;
	setp.neu.f64	%p2971, %fd4847, 0d4000000000000000;
	selp.f64	%fd6482, 0dFFF8000000000000, %fd6482, %p2971;

BB8_2789:
	@%p2475 bra 	BB8_2790;

	setp.gtu.f64	%p2975, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6483, %fd20;
	@%p2975 bra 	BB8_2799;

	and.b32  	%r4419, %r161, 2147483647;
	setp.ne.s32	%p2976, %r4419, 2146435072;
	@%p2976 bra 	BB8_2794;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4420, %temp}, %fd4630;
	}
	setp.eq.s32	%p2977, %r4420, 0;
	@%p2977 bra 	BB8_2798;
	bra.uni 	BB8_2794;

BB8_2798:
	setp.eq.f64	%p2980, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2981, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4429, 2146435072, 0, %p2981;
	xor.b32  	%r4430, %r4429, 2146435072;
	setp.lt.s32	%p2982, %r161, 0;
	selp.b32	%r4431, %r4430, %r4429, %p2982;
	selp.b32	%r4432, 1072693248, %r4431, %p2980;
	mov.u32 	%r4433, 0;
	mov.b64 	%fd6483, {%r4433, %r4432};
	bra.uni 	BB8_2799;

BB8_2790:
	mov.f64 	%fd6483, %fd6482;

BB8_2799:
	selp.f64	%fd4849, 0d3FF0000000000000, %fd6483, %p2484;
	div.rn.f64 	%fd4850, %fd1852, %fd4849;
	div.rn.f64 	%fd4851, %fd1842, %fd2033;
	sub.f64 	%fd4852, %fd4851, %fd4850;
	mul.f64 	%fd4853, %fd1767, %fd4852;
	sub.f64 	%fd2042, %fd2024, %fd4853;
	mul.f64 	%fd2043, %fd6373, %fd1986;
	mov.f64 	%fd6485, %fd6878;
	@!%p127 bra 	BB8_2801;
	bra.uni 	BB8_2800;

BB8_2800:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4434}, %fd6878;
	}
	xor.b32  	%r4435, %r4434, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4436, %temp}, %fd6878;
	}
	mov.b64 	%fd6485, {%r4436, %r4435};

BB8_2801:
	@%p2470 bra 	BB8_2804;
	bra.uni 	BB8_2802;

BB8_2804:
	selp.b32	%r4437, %r164, 0, %p2451;
	or.b32  	%r4438, %r4437, 2146435072;
	setp.lt.s32	%p2988, %r161, 0;
	selp.b32	%r4439, %r4438, %r4437, %p2988;
	mov.u32 	%r4440, 0;
	mov.b64 	%fd6485, {%r4440, %r4439};
	bra.uni 	BB8_2805;

BB8_2802:
	setp.gt.s32	%p2985, %r164, -1;
	@%p2985 bra 	BB8_2805;

	cvt.rzi.f64.f64	%fd4855, %fd4630;
	setp.neu.f64	%p2986, %fd4855, 0d4000000000000000;
	selp.f64	%fd6485, 0dFFF8000000000000, %fd6485, %p2986;

BB8_2805:
	@%p2475 bra 	BB8_2806;

	setp.gtu.f64	%p2990, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6486, %fd20;
	@%p2990 bra 	BB8_2815;

	and.b32  	%r4441, %r161, 2147483647;
	setp.ne.s32	%p2991, %r4441, 2146435072;
	@%p2991 bra 	BB8_2810;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4442, %temp}, %fd4630;
	}
	setp.eq.s32	%p2992, %r4442, 0;
	@%p2992 bra 	BB8_2814;
	bra.uni 	BB8_2810;

BB8_2814:
	setp.eq.f64	%p2995, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p2996, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4451, 2146435072, 0, %p2996;
	xor.b32  	%r4452, %r4451, 2146435072;
	setp.lt.s32	%p2997, %r161, 0;
	selp.b32	%r4453, %r4452, %r4451, %p2997;
	selp.b32	%r4454, 1072693248, %r4453, %p2995;
	mov.u32 	%r4455, 0;
	mov.b64 	%fd6486, {%r4455, %r4454};
	bra.uni 	BB8_2815;

BB8_2806:
	mov.f64 	%fd6486, %fd6485;

BB8_2815:
	selp.f64	%fd4857, 0d3FF0000000000000, %fd6486, %p2484;
	mul.f64 	%fd4858, %fd1711, %fd4857;
	div.rn.f64 	%fd4859, %fd55, %fd4858;
	sub.f64 	%fd4860, %fd2042, %fd2043;
	fma.rn.f64 	%fd4861, %fd6372, %fd4859, %fd4860;
	mul.f64 	%fd4862, %fd55, %fd1796;
	mul.f64 	%fd2052, %fd6375, %fd4862;
	add.f64 	%fd4863, %fd2052, %fd4861;
	fma.rn.f64 	%fd2053, %fd23, %fd4863, %fd1988;
	st.global.f64 	[%rd11], %fd2053;
	mul.f64 	%fd4864, %fd45, %fd1666;
	div.rn.f64 	%fd2054, %fd4864, %fd1678;
	mov.f64 	%fd6488, %fd6875;
	@!%p126 bra 	BB8_2817;
	bra.uni 	BB8_2816;

BB8_2816:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4456}, %fd6875;
	}
	xor.b32  	%r4457, %r4456, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4458, %temp}, %fd6875;
	}
	mov.b64 	%fd6488, {%r4458, %r4457};

BB8_2817:
	@%p2453 bra 	BB8_2820;
	bra.uni 	BB8_2818;

BB8_2820:
	selp.b32	%r4459, %r162, 0, %p2451;
	or.b32  	%r4460, %r4459, 2146435072;
	setp.lt.s32	%p3003, %r161, 0;
	selp.b32	%r4461, %r4460, %r4459, %p3003;
	mov.u32 	%r4462, 0;
	mov.b64 	%fd6488, {%r4462, %r4461};
	bra.uni 	BB8_2821;

BB8_2818:
	setp.gt.s32	%p3000, %r162, -1;
	@%p3000 bra 	BB8_2821;

	cvt.rzi.f64.f64	%fd4866, %fd4630;
	setp.neu.f64	%p3001, %fd4866, 0d4000000000000000;
	selp.f64	%fd6488, 0dFFF8000000000000, %fd6488, %p3001;

BB8_2821:
	@%p2458 bra 	BB8_2822;

	setp.gtu.f64	%p3005, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6489, %fd19;
	@%p3005 bra 	BB8_2831;

	and.b32  	%r4463, %r161, 2147483647;
	setp.ne.s32	%p3006, %r4463, 2146435072;
	@%p3006 bra 	BB8_2826;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4464, %temp}, %fd4630;
	}
	setp.eq.s32	%p3007, %r4464, 0;
	@%p3007 bra 	BB8_2830;
	bra.uni 	BB8_2826;

BB8_2830:
	setp.eq.f64	%p3010, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3011, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4473, 2146435072, 0, %p3011;
	xor.b32  	%r4474, %r4473, 2146435072;
	setp.lt.s32	%p3012, %r161, 0;
	selp.b32	%r4475, %r4474, %r4473, %p3012;
	selp.b32	%r4476, 1072693248, %r4475, %p3010;
	mov.u32 	%r4477, 0;
	mov.b64 	%fd6489, {%r4477, %r4476};
	bra.uni 	BB8_2831;

BB8_2822:
	mov.f64 	%fd6489, %fd6488;

BB8_2831:
	selp.f64	%fd2063, 0d3FF0000000000000, %fd6489, %p2467;
	mov.f64 	%fd6491, %fd6878;
	@!%p127 bra 	BB8_2833;
	bra.uni 	BB8_2832;

BB8_2832:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4478}, %fd6878;
	}
	xor.b32  	%r4479, %r4478, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4480, %temp}, %fd6878;
	}
	mov.b64 	%fd6491, {%r4480, %r4479};

BB8_2833:
	@%p2470 bra 	BB8_2836;
	bra.uni 	BB8_2834;

BB8_2836:
	selp.b32	%r4481, %r164, 0, %p2451;
	or.b32  	%r4482, %r4481, 2146435072;
	setp.lt.s32	%p3018, %r161, 0;
	selp.b32	%r4483, %r4482, %r4481, %p3018;
	mov.u32 	%r4484, 0;
	mov.b64 	%fd6491, {%r4484, %r4483};
	bra.uni 	BB8_2837;

BB8_2834:
	setp.gt.s32	%p3015, %r164, -1;
	@%p3015 bra 	BB8_2837;

	cvt.rzi.f64.f64	%fd4869, %fd4630;
	setp.neu.f64	%p3016, %fd4869, 0d4000000000000000;
	selp.f64	%fd6491, 0dFFF8000000000000, %fd6491, %p3016;

BB8_2837:
	@%p2475 bra 	BB8_2838;

	setp.gtu.f64	%p3020, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6492, %fd20;
	@%p3020 bra 	BB8_2847;

	and.b32  	%r4485, %r161, 2147483647;
	setp.ne.s32	%p3021, %r4485, 2146435072;
	@%p3021 bra 	BB8_2842;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4486, %temp}, %fd4630;
	}
	setp.eq.s32	%p3022, %r4486, 0;
	@%p3022 bra 	BB8_2846;
	bra.uni 	BB8_2842;

BB8_2846:
	setp.eq.f64	%p3025, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3026, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4495, 2146435072, 0, %p3026;
	xor.b32  	%r4496, %r4495, 2146435072;
	setp.lt.s32	%p3027, %r161, 0;
	selp.b32	%r4497, %r4496, %r4495, %p3027;
	selp.b32	%r4498, 1072693248, %r4497, %p3025;
	mov.u32 	%r4499, 0;
	mov.b64 	%fd6492, {%r4499, %r4498};
	bra.uni 	BB8_2847;

BB8_2838:
	mov.f64 	%fd6492, %fd6491;

BB8_2847:
	selp.f64	%fd4871, 0d3FF0000000000000, %fd6492, %p2484;
	div.rn.f64 	%fd4872, %fd6372, %fd4871;
	div.rn.f64 	%fd4873, %fd6371, %fd2063;
	sub.f64 	%fd2072, %fd4873, %fd4872;
	div.rn.f64 	%fd2073, %fd45, %fd1711;
	mov.f64 	%fd6494, %fd6875;
	@!%p126 bra 	BB8_2849;
	bra.uni 	BB8_2848;

BB8_2848:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4500}, %fd6875;
	}
	xor.b32  	%r4501, %r4500, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4502, %temp}, %fd6875;
	}
	mov.b64 	%fd6494, {%r4502, %r4501};

BB8_2849:
	@%p2453 bra 	BB8_2852;
	bra.uni 	BB8_2850;

BB8_2852:
	selp.b32	%r4503, %r162, 0, %p2451;
	or.b32  	%r4504, %r4503, 2146435072;
	setp.lt.s32	%p3033, %r161, 0;
	selp.b32	%r4505, %r4504, %r4503, %p3033;
	mov.u32 	%r4506, 0;
	mov.b64 	%fd6494, {%r4506, %r4505};
	bra.uni 	BB8_2853;

BB8_2850:
	setp.gt.s32	%p3030, %r162, -1;
	@%p3030 bra 	BB8_2853;

	cvt.rzi.f64.f64	%fd4875, %fd4630;
	setp.neu.f64	%p3031, %fd4875, 0d4000000000000000;
	selp.f64	%fd6494, 0dFFF8000000000000, %fd6494, %p3031;

BB8_2853:
	@%p2458 bra 	BB8_2854;

	setp.gtu.f64	%p3035, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6495, %fd19;
	@%p3035 bra 	BB8_2863;

	and.b32  	%r4507, %r161, 2147483647;
	setp.ne.s32	%p3036, %r4507, 2146435072;
	@%p3036 bra 	BB8_2858;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4508, %temp}, %fd4630;
	}
	setp.eq.s32	%p3037, %r4508, 0;
	@%p3037 bra 	BB8_2862;
	bra.uni 	BB8_2858;

BB8_2862:
	setp.eq.f64	%p3040, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3041, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4517, 2146435072, 0, %p3041;
	xor.b32  	%r4518, %r4517, 2146435072;
	setp.lt.s32	%p3042, %r161, 0;
	selp.b32	%r4519, %r4518, %r4517, %p3042;
	selp.b32	%r4520, 1072693248, %r4519, %p3040;
	mov.u32 	%r4521, 0;
	mov.b64 	%fd6495, {%r4521, %r4520};
	bra.uni 	BB8_2863;

BB8_2854:
	mov.f64 	%fd6495, %fd6494;

BB8_2863:
	selp.f64	%fd2082, 0d3FF0000000000000, %fd6495, %p2467;
	mov.f64 	%fd6497, %fd6878;
	@!%p127 bra 	BB8_2865;
	bra.uni 	BB8_2864;

BB8_2864:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4522}, %fd6878;
	}
	xor.b32  	%r4523, %r4522, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4524, %temp}, %fd6878;
	}
	mov.b64 	%fd6497, {%r4524, %r4523};

BB8_2865:
	@%p2470 bra 	BB8_2868;
	bra.uni 	BB8_2866;

BB8_2868:
	selp.b32	%r4525, %r164, 0, %p2451;
	or.b32  	%r4526, %r4525, 2146435072;
	setp.lt.s32	%p3048, %r161, 0;
	selp.b32	%r4527, %r4526, %r4525, %p3048;
	mov.u32 	%r4528, 0;
	mov.b64 	%fd6497, {%r4528, %r4527};
	bra.uni 	BB8_2869;

BB8_2866:
	setp.gt.s32	%p3045, %r164, -1;
	@%p3045 bra 	BB8_2869;

	cvt.rzi.f64.f64	%fd4878, %fd4630;
	setp.neu.f64	%p3046, %fd4878, 0d4000000000000000;
	selp.f64	%fd6497, 0dFFF8000000000000, %fd6497, %p3046;

BB8_2869:
	@%p2475 bra 	BB8_2870;

	setp.gtu.f64	%p3050, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6498, %fd20;
	@%p3050 bra 	BB8_2879;

	and.b32  	%r4529, %r161, 2147483647;
	setp.ne.s32	%p3051, %r4529, 2146435072;
	@%p3051 bra 	BB8_2874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4530, %temp}, %fd4630;
	}
	setp.eq.s32	%p3052, %r4530, 0;
	@%p3052 bra 	BB8_2878;
	bra.uni 	BB8_2874;

BB8_2878:
	setp.eq.f64	%p3055, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3056, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4539, 2146435072, 0, %p3056;
	xor.b32  	%r4540, %r4539, 2146435072;
	setp.lt.s32	%p3057, %r161, 0;
	selp.b32	%r4541, %r4540, %r4539, %p3057;
	selp.b32	%r4542, 1072693248, %r4541, %p3055;
	mov.u32 	%r4543, 0;
	mov.b64 	%fd6498, {%r4543, %r4542};
	bra.uni 	BB8_2879;

BB8_2870:
	mov.f64 	%fd6498, %fd6497;

BB8_2879:
	selp.f64	%fd4880, 0d3FF0000000000000, %fd6498, %p2484;
	div.rn.f64 	%fd4881, %fd6372, %fd4880;
	div.rn.f64 	%fd4882, %fd6371, %fd2082;
	sub.f64 	%fd4883, %fd4882, %fd4881;
	mul.f64 	%fd4884, %fd2073, %fd4883;
	mul.f64 	%fd4885, %fd2054, %fd2072;
	sub.f64 	%fd4886, %fd4885, %fd4884;
	mul.f64 	%fd2091, %fd1764, %fd1902;
	add.f64 	%fd2092, %fd2091, %fd4886;
	mov.f64 	%fd6500, %fd6875;
	@!%p126 bra 	BB8_2881;
	bra.uni 	BB8_2880;

BB8_2880:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4544}, %fd6875;
	}
	xor.b32  	%r4545, %r4544, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4546, %temp}, %fd6875;
	}
	mov.b64 	%fd6500, {%r4546, %r4545};

BB8_2881:
	@%p2453 bra 	BB8_2884;
	bra.uni 	BB8_2882;

BB8_2884:
	selp.b32	%r4547, %r162, 0, %p2451;
	or.b32  	%r4548, %r4547, 2146435072;
	setp.lt.s32	%p3063, %r161, 0;
	selp.b32	%r4549, %r4548, %r4547, %p3063;
	mov.u32 	%r4550, 0;
	mov.b64 	%fd6500, {%r4550, %r4549};
	bra.uni 	BB8_2885;

BB8_2882:
	setp.gt.s32	%p3060, %r162, -1;
	@%p3060 bra 	BB8_2885;

	cvt.rzi.f64.f64	%fd4888, %fd4630;
	setp.neu.f64	%p3061, %fd4888, 0d4000000000000000;
	selp.f64	%fd6500, 0dFFF8000000000000, %fd6500, %p3061;

BB8_2885:
	@%p2458 bra 	BB8_2886;

	setp.gtu.f64	%p3065, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6501, %fd19;
	@%p3065 bra 	BB8_2895;

	and.b32  	%r4551, %r161, 2147483647;
	setp.ne.s32	%p3066, %r4551, 2146435072;
	@%p3066 bra 	BB8_2890;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4552, %temp}, %fd4630;
	}
	setp.eq.s32	%p3067, %r4552, 0;
	@%p3067 bra 	BB8_2894;
	bra.uni 	BB8_2890;

BB8_2894:
	setp.eq.f64	%p3070, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3071, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4561, 2146435072, 0, %p3071;
	xor.b32  	%r4562, %r4561, 2146435072;
	setp.lt.s32	%p3072, %r161, 0;
	selp.b32	%r4563, %r4562, %r4561, %p3072;
	selp.b32	%r4564, 1072693248, %r4563, %p3070;
	mov.u32 	%r4565, 0;
	mov.b64 	%fd6501, {%r4565, %r4564};
	bra.uni 	BB8_2895;

BB8_2886:
	mov.f64 	%fd6501, %fd6500;

BB8_2895:
	selp.f64	%fd2101, 0d3FF0000000000000, %fd6501, %p2467;
	mov.f64 	%fd6503, %fd6878;
	@!%p127 bra 	BB8_2897;
	bra.uni 	BB8_2896;

BB8_2896:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4566}, %fd6878;
	}
	xor.b32  	%r4567, %r4566, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4568, %temp}, %fd6878;
	}
	mov.b64 	%fd6503, {%r4568, %r4567};

BB8_2897:
	@%p2470 bra 	BB8_2900;
	bra.uni 	BB8_2898;

BB8_2900:
	selp.b32	%r4569, %r164, 0, %p2451;
	or.b32  	%r4570, %r4569, 2146435072;
	setp.lt.s32	%p3078, %r161, 0;
	selp.b32	%r4571, %r4570, %r4569, %p3078;
	mov.u32 	%r4572, 0;
	mov.b64 	%fd6503, {%r4572, %r4571};
	bra.uni 	BB8_2901;

BB8_2898:
	setp.gt.s32	%p3075, %r164, -1;
	@%p3075 bra 	BB8_2901;

	cvt.rzi.f64.f64	%fd4891, %fd4630;
	setp.neu.f64	%p3076, %fd4891, 0d4000000000000000;
	selp.f64	%fd6503, 0dFFF8000000000000, %fd6503, %p3076;

BB8_2901:
	@%p2475 bra 	BB8_2902;

	setp.gtu.f64	%p3080, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6504, %fd20;
	@%p3080 bra 	BB8_2911;

	and.b32  	%r4573, %r161, 2147483647;
	setp.ne.s32	%p3081, %r4573, 2146435072;
	@%p3081 bra 	BB8_2906;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4574, %temp}, %fd4630;
	}
	setp.eq.s32	%p3082, %r4574, 0;
	@%p3082 bra 	BB8_2910;
	bra.uni 	BB8_2906;

BB8_2910:
	setp.eq.f64	%p3085, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3086, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4583, 2146435072, 0, %p3086;
	xor.b32  	%r4584, %r4583, 2146435072;
	setp.lt.s32	%p3087, %r161, 0;
	selp.b32	%r4585, %r4584, %r4583, %p3087;
	selp.b32	%r4586, 1072693248, %r4585, %p3085;
	mov.u32 	%r4587, 0;
	mov.b64 	%fd6504, {%r4587, %r4586};
	bra.uni 	BB8_2911;

BB8_2902:
	mov.f64 	%fd6504, %fd6503;

BB8_2911:
	mul.f64 	%fd5652, %fd45, 0d4008000000000000;
	selp.f64	%fd4893, 0d3FF0000000000000, %fd6504, %p2484;
	div.rn.f64 	%fd4894, %fd1741, %fd4893;
	div.rn.f64 	%fd4895, %fd1731, %fd2101;
	sub.f64 	%fd4896, %fd4895, %fd4894;
	fma.rn.f64 	%fd4897, %fd1906, %fd4896, %fd2092;
	mul.f64 	%fd4898, %fd45, %fd1752;
	div.rn.f64 	%fd2110, %fd4898, %fd1763;
	div.rn.f64 	%fd2111, %fd5652, %fd1678;
	sub.f64 	%fd4899, %fd2110, %fd2111;
	mul.f64 	%fd2112, %fd6373, %fd4899;
	add.f64 	%fd4900, %fd4897, %fd2112;
	fma.rn.f64 	%fd2113, %fd24, %fd4900, %fd2053;
	st.global.f64 	[%rd11], %fd2113;
	mul.f64 	%fd4901, %fd45, %fd1799;
	div.rn.f64 	%fd2114, %fd4901, %fd1678;
	mov.f64 	%fd6506, %fd6875;
	@!%p126 bra 	BB8_2913;
	bra.uni 	BB8_2912;

BB8_2912:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4588}, %fd6875;
	}
	xor.b32  	%r4589, %r4588, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4590, %temp}, %fd6875;
	}
	mov.b64 	%fd6506, {%r4590, %r4589};

BB8_2913:
	@%p2453 bra 	BB8_2916;
	bra.uni 	BB8_2914;

BB8_2916:
	selp.b32	%r4591, %r162, 0, %p2451;
	or.b32  	%r4592, %r4591, 2146435072;
	setp.lt.s32	%p3093, %r161, 0;
	selp.b32	%r4593, %r4592, %r4591, %p3093;
	mov.u32 	%r4594, 0;
	mov.b64 	%fd6506, {%r4594, %r4593};
	bra.uni 	BB8_2917;

BB8_2914:
	setp.gt.s32	%p3090, %r162, -1;
	@%p3090 bra 	BB8_2917;

	cvt.rzi.f64.f64	%fd4903, %fd4630;
	setp.neu.f64	%p3091, %fd4903, 0d4000000000000000;
	selp.f64	%fd6506, 0dFFF8000000000000, %fd6506, %p3091;

BB8_2917:
	@%p2458 bra 	BB8_2918;

	setp.gtu.f64	%p3095, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6507, %fd19;
	@%p3095 bra 	BB8_2927;

	and.b32  	%r4595, %r161, 2147483647;
	setp.ne.s32	%p3096, %r4595, 2146435072;
	@%p3096 bra 	BB8_2922;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4596, %temp}, %fd4630;
	}
	setp.eq.s32	%p3097, %r4596, 0;
	@%p3097 bra 	BB8_2926;
	bra.uni 	BB8_2922;

BB8_2926:
	setp.eq.f64	%p3100, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3101, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4605, 2146435072, 0, %p3101;
	xor.b32  	%r4606, %r4605, 2146435072;
	setp.lt.s32	%p3102, %r161, 0;
	selp.b32	%r4607, %r4606, %r4605, %p3102;
	selp.b32	%r4608, 1072693248, %r4607, %p3100;
	mov.u32 	%r4609, 0;
	mov.b64 	%fd6507, {%r4609, %r4608};
	bra.uni 	BB8_2927;

BB8_2918:
	mov.f64 	%fd6507, %fd6506;

BB8_2927:
	selp.f64	%fd2123, 0d3FF0000000000000, %fd6507, %p2467;
	mov.f64 	%fd6509, %fd6878;
	@!%p127 bra 	BB8_2929;
	bra.uni 	BB8_2928;

BB8_2928:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4610}, %fd6878;
	}
	xor.b32  	%r4611, %r4610, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4612, %temp}, %fd6878;
	}
	mov.b64 	%fd6509, {%r4612, %r4611};

BB8_2929:
	@%p2470 bra 	BB8_2932;
	bra.uni 	BB8_2930;

BB8_2932:
	selp.b32	%r4613, %r164, 0, %p2451;
	or.b32  	%r4614, %r4613, 2146435072;
	setp.lt.s32	%p3108, %r161, 0;
	selp.b32	%r4615, %r4614, %r4613, %p3108;
	mov.u32 	%r4616, 0;
	mov.b64 	%fd6509, {%r4616, %r4615};
	bra.uni 	BB8_2933;

BB8_2930:
	setp.gt.s32	%p3105, %r164, -1;
	@%p3105 bra 	BB8_2933;

	cvt.rzi.f64.f64	%fd4906, %fd4630;
	setp.neu.f64	%p3106, %fd4906, 0d4000000000000000;
	selp.f64	%fd6509, 0dFFF8000000000000, %fd6509, %p3106;

BB8_2933:
	@%p2475 bra 	BB8_2934;

	setp.gtu.f64	%p3110, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6510, %fd20;
	@%p3110 bra 	BB8_2943;

	and.b32  	%r4617, %r161, 2147483647;
	setp.ne.s32	%p3111, %r4617, 2146435072;
	@%p3111 bra 	BB8_2938;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4618, %temp}, %fd4630;
	}
	setp.eq.s32	%p3112, %r4618, 0;
	@%p3112 bra 	BB8_2942;
	bra.uni 	BB8_2938;

BB8_2942:
	setp.eq.f64	%p3115, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3116, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4627, 2146435072, 0, %p3116;
	xor.b32  	%r4628, %r4627, 2146435072;
	setp.lt.s32	%p3117, %r161, 0;
	selp.b32	%r4629, %r4628, %r4627, %p3117;
	selp.b32	%r4630, 1072693248, %r4629, %p3115;
	mov.u32 	%r4631, 0;
	mov.b64 	%fd6510, {%r4631, %r4630};
	bra.uni 	BB8_2943;

BB8_2934:
	mov.f64 	%fd6510, %fd6509;

BB8_2943:
	selp.f64	%fd4908, 0d3FF0000000000000, %fd6510, %p2484;
	div.rn.f64 	%fd4909, %fd6372, %fd4908;
	div.rn.f64 	%fd4910, %fd6371, %fd2123;
	sub.f64 	%fd4911, %fd4910, %fd4909;
	mul.f64 	%fd2132, %fd1838, %fd1902;
	fma.rn.f64 	%fd2133, %fd2114, %fd4911, %fd2132;
	mov.f64 	%fd6512, %fd6875;
	@!%p126 bra 	BB8_2945;
	bra.uni 	BB8_2944;

BB8_2944:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4632}, %fd6875;
	}
	xor.b32  	%r4633, %r4632, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4634, %temp}, %fd6875;
	}
	mov.b64 	%fd6512, {%r4634, %r4633};

BB8_2945:
	@%p2453 bra 	BB8_2948;
	bra.uni 	BB8_2946;

BB8_2948:
	selp.b32	%r4635, %r162, 0, %p2451;
	or.b32  	%r4636, %r4635, 2146435072;
	setp.lt.s32	%p3123, %r161, 0;
	selp.b32	%r4637, %r4636, %r4635, %p3123;
	mov.u32 	%r4638, 0;
	mov.b64 	%fd6512, {%r4638, %r4637};
	bra.uni 	BB8_2949;

BB8_2946:
	setp.gt.s32	%p3120, %r162, -1;
	@%p3120 bra 	BB8_2949;

	cvt.rzi.f64.f64	%fd4913, %fd4630;
	setp.neu.f64	%p3121, %fd4913, 0d4000000000000000;
	selp.f64	%fd6512, 0dFFF8000000000000, %fd6512, %p3121;

BB8_2949:
	@%p2458 bra 	BB8_2950;

	setp.gtu.f64	%p3125, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6513, %fd19;
	@%p3125 bra 	BB8_2959;

	and.b32  	%r4639, %r161, 2147483647;
	setp.ne.s32	%p3126, %r4639, 2146435072;
	@%p3126 bra 	BB8_2954;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4640, %temp}, %fd4630;
	}
	setp.eq.s32	%p3127, %r4640, 0;
	@%p3127 bra 	BB8_2958;
	bra.uni 	BB8_2954;

BB8_2958:
	setp.eq.f64	%p3130, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3131, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4649, 2146435072, 0, %p3131;
	xor.b32  	%r4650, %r4649, 2146435072;
	setp.lt.s32	%p3132, %r161, 0;
	selp.b32	%r4651, %r4650, %r4649, %p3132;
	selp.b32	%r4652, 1072693248, %r4651, %p3130;
	mov.u32 	%r4653, 0;
	mov.b64 	%fd6513, {%r4653, %r4652};
	bra.uni 	BB8_2959;

BB8_2950:
	mov.f64 	%fd6513, %fd6512;

BB8_2959:
	selp.f64	%fd2142, 0d3FF0000000000000, %fd6513, %p2467;
	mov.f64 	%fd6515, %fd6878;
	@!%p127 bra 	BB8_2961;
	bra.uni 	BB8_2960;

BB8_2960:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4654}, %fd6878;
	}
	xor.b32  	%r4655, %r4654, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4656, %temp}, %fd6878;
	}
	mov.b64 	%fd6515, {%r4656, %r4655};

BB8_2961:
	@%p2470 bra 	BB8_2964;
	bra.uni 	BB8_2962;

BB8_2964:
	selp.b32	%r4657, %r164, 0, %p2451;
	or.b32  	%r4658, %r4657, 2146435072;
	setp.lt.s32	%p3138, %r161, 0;
	selp.b32	%r4659, %r4658, %r4657, %p3138;
	mov.u32 	%r4660, 0;
	mov.b64 	%fd6515, {%r4660, %r4659};
	bra.uni 	BB8_2965;

BB8_2962:
	setp.gt.s32	%p3135, %r164, -1;
	@%p3135 bra 	BB8_2965;

	cvt.rzi.f64.f64	%fd4916, %fd4630;
	setp.neu.f64	%p3136, %fd4916, 0d4000000000000000;
	selp.f64	%fd6515, 0dFFF8000000000000, %fd6515, %p3136;

BB8_2965:
	@%p2475 bra 	BB8_2966;

	setp.gtu.f64	%p3140, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6516, %fd20;
	@%p3140 bra 	BB8_2975;

	and.b32  	%r4661, %r161, 2147483647;
	setp.ne.s32	%p3141, %r4661, 2146435072;
	@%p3141 bra 	BB8_2970;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4662, %temp}, %fd4630;
	}
	setp.eq.s32	%p3142, %r4662, 0;
	@%p3142 bra 	BB8_2974;
	bra.uni 	BB8_2970;

BB8_2974:
	setp.eq.f64	%p3145, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3146, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4671, 2146435072, 0, %p3146;
	xor.b32  	%r4672, %r4671, 2146435072;
	setp.lt.s32	%p3147, %r161, 0;
	selp.b32	%r4673, %r4672, %r4671, %p3147;
	selp.b32	%r4674, 1072693248, %r4673, %p3145;
	mov.u32 	%r4675, 0;
	mov.b64 	%fd6516, {%r4675, %r4674};
	bra.uni 	BB8_2975;

BB8_2966:
	mov.f64 	%fd6516, %fd6515;

BB8_2975:
	mul.f64 	%fd5809, %fd74, 0d402E000000000000;
	mul.f64 	%fd5808, %fd55, %fd5809;
	selp.f64	%fd4918, 0d3FF0000000000000, %fd6516, %p2484;
	div.rn.f64 	%fd4919, %fd1852, %fd4918;
	div.rn.f64 	%fd4920, %fd1842, %fd2142;
	sub.f64 	%fd4921, %fd4920, %fd4919;
	fma.rn.f64 	%fd4922, %fd1906, %fd4921, %fd2133;
	mul.f64 	%fd4923, %fd45, %fd5808;
	div.rn.f64 	%fd4924, %fd4923, %fd1763;
	mul.f64 	%fd2151, %fd6373, %fd4924;
	add.f64 	%fd4925, %fd2151, %fd4922;
	fma.rn.f64 	%fd2152, %fd25, %fd4925, %fd2113;
	st.global.f64 	[%rd11], %fd2152;
	mov.f64 	%fd6518, %fd6875;
	@!%p126 bra 	BB8_2977;
	bra.uni 	BB8_2976;

BB8_2976:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4676}, %fd6875;
	}
	xor.b32  	%r4677, %r4676, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4678, %temp}, %fd6875;
	}
	mov.b64 	%fd6518, {%r4678, %r4677};

BB8_2977:
	@%p2453 bra 	BB8_2980;
	bra.uni 	BB8_2978;

BB8_2980:
	selp.b32	%r4679, %r162, 0, %p2451;
	or.b32  	%r4680, %r4679, 2146435072;
	setp.lt.s32	%p3153, %r161, 0;
	selp.b32	%r4681, %r4680, %r4679, %p3153;
	mov.u32 	%r4682, 0;
	mov.b64 	%fd6518, {%r4682, %r4681};
	bra.uni 	BB8_2981;

BB8_2978:
	setp.gt.s32	%p3150, %r162, -1;
	@%p3150 bra 	BB8_2981;

	cvt.rzi.f64.f64	%fd4927, %fd4630;
	setp.neu.f64	%p3151, %fd4927, 0d4000000000000000;
	selp.f64	%fd6518, 0dFFF8000000000000, %fd6518, %p3151;

BB8_2981:
	@%p2458 bra 	BB8_2982;

	setp.gtu.f64	%p3155, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6519, %fd19;
	@%p3155 bra 	BB8_2991;

	and.b32  	%r4683, %r161, 2147483647;
	setp.ne.s32	%p3156, %r4683, 2146435072;
	@%p3156 bra 	BB8_2986;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4684, %temp}, %fd4630;
	}
	setp.eq.s32	%p3157, %r4684, 0;
	@%p3157 bra 	BB8_2990;
	bra.uni 	BB8_2986;

BB8_2990:
	setp.eq.f64	%p3160, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3161, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4693, 2146435072, 0, %p3161;
	xor.b32  	%r4694, %r4693, 2146435072;
	setp.lt.s32	%p3162, %r161, 0;
	selp.b32	%r4695, %r4694, %r4693, %p3162;
	selp.b32	%r4696, 1072693248, %r4695, %p3160;
	mov.u32 	%r4697, 0;
	mov.b64 	%fd6519, {%r4697, %r4696};
	bra.uni 	BB8_2991;

BB8_2982:
	mov.f64 	%fd6519, %fd6518;

BB8_2991:
	selp.f64	%fd2161, 0d3FF0000000000000, %fd6519, %p2467;
	mov.f64 	%fd6521, %fd6878;
	@!%p127 bra 	BB8_2993;
	bra.uni 	BB8_2992;

BB8_2992:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4698}, %fd6878;
	}
	xor.b32  	%r4699, %r4698, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4700, %temp}, %fd6878;
	}
	mov.b64 	%fd6521, {%r4700, %r4699};

BB8_2993:
	@%p2470 bra 	BB8_2996;
	bra.uni 	BB8_2994;

BB8_2996:
	selp.b32	%r4701, %r164, 0, %p2451;
	or.b32  	%r4702, %r4701, 2146435072;
	setp.lt.s32	%p3168, %r161, 0;
	selp.b32	%r4703, %r4702, %r4701, %p3168;
	mov.u32 	%r4704, 0;
	mov.b64 	%fd6521, {%r4704, %r4703};
	bra.uni 	BB8_2997;

BB8_2994:
	setp.gt.s32	%p3165, %r164, -1;
	@%p3165 bra 	BB8_2997;

	cvt.rzi.f64.f64	%fd4930, %fd4630;
	setp.neu.f64	%p3166, %fd4930, 0d4000000000000000;
	selp.f64	%fd6521, 0dFFF8000000000000, %fd6521, %p3166;

BB8_2997:
	@%p2475 bra 	BB8_2998;

	setp.gtu.f64	%p3170, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6522, %fd20;
	@%p3170 bra 	BB8_3007;

	and.b32  	%r4705, %r161, 2147483647;
	setp.ne.s32	%p3171, %r4705, 2146435072;
	@%p3171 bra 	BB8_3002;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4706, %temp}, %fd4630;
	}
	setp.eq.s32	%p3172, %r4706, 0;
	@%p3172 bra 	BB8_3006;
	bra.uni 	BB8_3002;

BB8_3006:
	setp.eq.f64	%p3175, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3176, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4715, 2146435072, 0, %p3176;
	xor.b32  	%r4716, %r4715, 2146435072;
	setp.lt.s32	%p3177, %r161, 0;
	selp.b32	%r4717, %r4716, %r4715, %p3177;
	selp.b32	%r4718, 1072693248, %r4717, %p3175;
	mov.u32 	%r4719, 0;
	mov.b64 	%fd6522, {%r4719, %r4718};
	bra.uni 	BB8_3007;

BB8_2998:
	mov.f64 	%fd6522, %fd6521;

BB8_3007:
	selp.f64	%fd4932, 0d3FF0000000000000, %fd6522, %p2484;
	div.rn.f64 	%fd4933, %fd6372, %fd4932;
	div.rn.f64 	%fd4934, %fd6371, %fd2161;
	sub.f64 	%fd2170, %fd4934, %fd4933;
	mov.f64 	%fd6524, %fd6875;
	@!%p126 bra 	BB8_3009;
	bra.uni 	BB8_3008;

BB8_3008:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4720}, %fd6875;
	}
	xor.b32  	%r4721, %r4720, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4722, %temp}, %fd6875;
	}
	mov.b64 	%fd6524, {%r4722, %r4721};

BB8_3009:
	@%p2453 bra 	BB8_3012;
	bra.uni 	BB8_3010;

BB8_3012:
	selp.b32	%r4723, %r162, 0, %p2451;
	or.b32  	%r4724, %r4723, 2146435072;
	setp.lt.s32	%p3183, %r161, 0;
	selp.b32	%r4725, %r4724, %r4723, %p3183;
	mov.u32 	%r4726, 0;
	mov.b64 	%fd6524, {%r4726, %r4725};
	bra.uni 	BB8_3013;

BB8_3010:
	setp.gt.s32	%p3180, %r162, -1;
	@%p3180 bra 	BB8_3013;

	cvt.rzi.f64.f64	%fd4936, %fd4630;
	setp.neu.f64	%p3181, %fd4936, 0d4000000000000000;
	selp.f64	%fd6524, 0dFFF8000000000000, %fd6524, %p3181;

BB8_3013:
	@%p2458 bra 	BB8_3014;

	setp.gtu.f64	%p3185, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6525, %fd19;
	@%p3185 bra 	BB8_3023;

	and.b32  	%r4727, %r161, 2147483647;
	setp.ne.s32	%p3186, %r4727, 2146435072;
	@%p3186 bra 	BB8_3018;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4728, %temp}, %fd4630;
	}
	setp.eq.s32	%p3187, %r4728, 0;
	@%p3187 bra 	BB8_3022;
	bra.uni 	BB8_3018;

BB8_3022:
	setp.eq.f64	%p3190, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3191, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4737, 2146435072, 0, %p3191;
	xor.b32  	%r4738, %r4737, 2146435072;
	setp.lt.s32	%p3192, %r161, 0;
	selp.b32	%r4739, %r4738, %r4737, %p3192;
	selp.b32	%r4740, 1072693248, %r4739, %p3190;
	mov.u32 	%r4741, 0;
	mov.b64 	%fd6525, {%r4741, %r4740};
	bra.uni 	BB8_3023;

BB8_3014:
	mov.f64 	%fd6525, %fd6524;

BB8_3023:
	selp.f64	%fd2179, 0d3FF0000000000000, %fd6525, %p2467;
	mov.f64 	%fd6527, %fd6878;
	@!%p127 bra 	BB8_3025;
	bra.uni 	BB8_3024;

BB8_3024:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4742}, %fd6878;
	}
	xor.b32  	%r4743, %r4742, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4744, %temp}, %fd6878;
	}
	mov.b64 	%fd6527, {%r4744, %r4743};

BB8_3025:
	@%p2470 bra 	BB8_3028;
	bra.uni 	BB8_3026;

BB8_3028:
	selp.b32	%r4745, %r164, 0, %p2451;
	or.b32  	%r4746, %r4745, 2146435072;
	setp.lt.s32	%p3198, %r161, 0;
	selp.b32	%r4747, %r4746, %r4745, %p3198;
	mov.u32 	%r4748, 0;
	mov.b64 	%fd6527, {%r4748, %r4747};
	bra.uni 	BB8_3029;

BB8_3026:
	setp.gt.s32	%p3195, %r164, -1;
	@%p3195 bra 	BB8_3029;

	cvt.rzi.f64.f64	%fd4939, %fd4630;
	setp.neu.f64	%p3196, %fd4939, 0d4000000000000000;
	selp.f64	%fd6527, 0dFFF8000000000000, %fd6527, %p3196;

BB8_3029:
	@%p2475 bra 	BB8_3030;

	setp.gtu.f64	%p3200, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6528, %fd20;
	@%p3200 bra 	BB8_3039;

	and.b32  	%r4749, %r161, 2147483647;
	setp.ne.s32	%p3201, %r4749, 2146435072;
	@%p3201 bra 	BB8_3034;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4750, %temp}, %fd4630;
	}
	setp.eq.s32	%p3202, %r4750, 0;
	@%p3202 bra 	BB8_3038;
	bra.uni 	BB8_3034;

BB8_3038:
	setp.eq.f64	%p3205, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3206, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4759, 2146435072, 0, %p3206;
	xor.b32  	%r4760, %r4759, 2146435072;
	setp.lt.s32	%p3207, %r161, 0;
	selp.b32	%r4761, %r4760, %r4759, %p3207;
	selp.b32	%r4762, 1072693248, %r4761, %p3205;
	mov.u32 	%r4763, 0;
	mov.b64 	%fd6528, {%r4763, %r4762};
	bra.uni 	BB8_3039;

BB8_3030:
	mov.f64 	%fd6528, %fd6527;

BB8_3039:
	selp.f64	%fd4941, 0d3FF0000000000000, %fd6528, %p2484;
	div.rn.f64 	%fd4942, %fd1917, %fd4941;
	div.rn.f64 	%fd4943, %fd1907, %fd2179;
	sub.f64 	%fd4944, %fd4943, %fd4942;
	mul.f64 	%fd4945, %fd1730, %fd4944;
	fma.rn.f64 	%fd4946, %fd2054, %fd2170, %fd4945;
	fma.rn.f64 	%fd4947, %fd6373, %fd2110, %fd4946;
	fma.rn.f64 	%fd2188, %fd1903, %fd1765, %fd4947;
	mov.f64 	%fd6530, %fd6875;
	@!%p126 bra 	BB8_3041;
	bra.uni 	BB8_3040;

BB8_3040:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4764}, %fd6875;
	}
	xor.b32  	%r4765, %r4764, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4766, %temp}, %fd6875;
	}
	mov.b64 	%fd6530, {%r4766, %r4765};

BB8_3041:
	@%p2453 bra 	BB8_3044;
	bra.uni 	BB8_3042;

BB8_3044:
	selp.b32	%r4767, %r162, 0, %p2451;
	or.b32  	%r4768, %r4767, 2146435072;
	setp.lt.s32	%p3213, %r161, 0;
	selp.b32	%r4769, %r4768, %r4767, %p3213;
	mov.u32 	%r4770, 0;
	mov.b64 	%fd6530, {%r4770, %r4769};
	bra.uni 	BB8_3045;

BB8_3042:
	setp.gt.s32	%p3210, %r162, -1;
	@%p3210 bra 	BB8_3045;

	cvt.rzi.f64.f64	%fd4949, %fd4630;
	setp.neu.f64	%p3211, %fd4949, 0d4000000000000000;
	selp.f64	%fd6530, 0dFFF8000000000000, %fd6530, %p3211;

BB8_3045:
	@%p2458 bra 	BB8_3046;

	setp.gtu.f64	%p3215, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6531, %fd19;
	@%p3215 bra 	BB8_3055;

	and.b32  	%r4771, %r161, 2147483647;
	setp.ne.s32	%p3216, %r4771, 2146435072;
	@%p3216 bra 	BB8_3050;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4772, %temp}, %fd4630;
	}
	setp.eq.s32	%p3217, %r4772, 0;
	@%p3217 bra 	BB8_3054;
	bra.uni 	BB8_3050;

BB8_3054:
	setp.eq.f64	%p3220, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3221, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4781, 2146435072, 0, %p3221;
	xor.b32  	%r4782, %r4781, 2146435072;
	setp.lt.s32	%p3222, %r161, 0;
	selp.b32	%r4783, %r4782, %r4781, %p3222;
	selp.b32	%r4784, 1072693248, %r4783, %p3220;
	mov.u32 	%r4785, 0;
	mov.b64 	%fd6531, {%r4785, %r4784};
	bra.uni 	BB8_3055;

BB8_3046:
	mov.f64 	%fd6531, %fd6530;

BB8_3055:
	selp.f64	%fd2197, 0d3FF0000000000000, %fd6531, %p2467;
	mov.f64 	%fd6533, %fd6878;
	@!%p127 bra 	BB8_3057;
	bra.uni 	BB8_3056;

BB8_3056:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4786}, %fd6878;
	}
	xor.b32  	%r4787, %r4786, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4788, %temp}, %fd6878;
	}
	mov.b64 	%fd6533, {%r4788, %r4787};

BB8_3057:
	@%p2470 bra 	BB8_3060;
	bra.uni 	BB8_3058;

BB8_3060:
	selp.b32	%r4789, %r164, 0, %p2451;
	or.b32  	%r4790, %r4789, 2146435072;
	setp.lt.s32	%p3228, %r161, 0;
	selp.b32	%r4791, %r4790, %r4789, %p3228;
	mov.u32 	%r4792, 0;
	mov.b64 	%fd6533, {%r4792, %r4791};
	bra.uni 	BB8_3061;

BB8_3058:
	setp.gt.s32	%p3225, %r164, -1;
	@%p3225 bra 	BB8_3061;

	cvt.rzi.f64.f64	%fd4952, %fd4630;
	setp.neu.f64	%p3226, %fd4952, 0d4000000000000000;
	selp.f64	%fd6533, 0dFFF8000000000000, %fd6533, %p3226;

BB8_3061:
	@%p2475 bra 	BB8_3062;

	setp.gtu.f64	%p3230, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6534, %fd20;
	@%p3230 bra 	BB8_3071;

	and.b32  	%r4793, %r161, 2147483647;
	setp.ne.s32	%p3231, %r4793, 2146435072;
	@%p3231 bra 	BB8_3066;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4794, %temp}, %fd4630;
	}
	setp.eq.s32	%p3232, %r4794, 0;
	@%p3232 bra 	BB8_3070;
	bra.uni 	BB8_3066;

BB8_3070:
	setp.eq.f64	%p3235, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3236, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4803, 2146435072, 0, %p3236;
	xor.b32  	%r4804, %r4803, 2146435072;
	setp.lt.s32	%p3237, %r161, 0;
	selp.b32	%r4805, %r4804, %r4803, %p3237;
	selp.b32	%r4806, 1072693248, %r4805, %p3235;
	mov.u32 	%r4807, 0;
	mov.b64 	%fd6534, {%r4807, %r4806};
	bra.uni 	BB8_3071;

BB8_3062:
	mov.f64 	%fd6534, %fd6533;

BB8_3071:
	selp.f64	%fd4954, 0d3FF0000000000000, %fd6534, %p2484;
	div.rn.f64 	%fd4955, %fd1917, %fd4954;
	div.rn.f64 	%fd4956, %fd1907, %fd2197;
	sub.f64 	%fd4957, %fd4956, %fd4955;
	mul.f64 	%fd4958, %fd1767, %fd4957;
	sub.f64 	%fd2206, %fd2188, %fd4958;
	mov.f64 	%fd6536, %fd6878;
	@!%p127 bra 	BB8_3073;
	bra.uni 	BB8_3072;

BB8_3072:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4808}, %fd6878;
	}
	xor.b32  	%r4809, %r4808, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4810, %temp}, %fd6878;
	}
	mov.b64 	%fd6536, {%r4810, %r4809};

BB8_3073:
	@%p2470 bra 	BB8_3076;
	bra.uni 	BB8_3074;

BB8_3076:
	selp.b32	%r4811, %r164, 0, %p2451;
	or.b32  	%r4812, %r4811, 2146435072;
	setp.lt.s32	%p3243, %r161, 0;
	selp.b32	%r4813, %r4812, %r4811, %p3243;
	mov.u32 	%r4814, 0;
	mov.b64 	%fd6536, {%r4814, %r4813};
	bra.uni 	BB8_3077;

BB8_3074:
	setp.gt.s32	%p3240, %r164, -1;
	@%p3240 bra 	BB8_3077;

	cvt.rzi.f64.f64	%fd4960, %fd4630;
	setp.neu.f64	%p3241, %fd4960, 0d4000000000000000;
	selp.f64	%fd6536, 0dFFF8000000000000, %fd6536, %p3241;

BB8_3077:
	@%p2475 bra 	BB8_3078;

	setp.gtu.f64	%p3245, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6537, %fd20;
	@%p3245 bra 	BB8_3087;

	and.b32  	%r4815, %r161, 2147483647;
	setp.ne.s32	%p3246, %r4815, 2146435072;
	@%p3246 bra 	BB8_3082;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4816, %temp}, %fd4630;
	}
	setp.eq.s32	%p3247, %r4816, 0;
	@%p3247 bra 	BB8_3086;
	bra.uni 	BB8_3082;

BB8_3086:
	setp.eq.f64	%p3250, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3251, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4825, 2146435072, 0, %p3251;
	xor.b32  	%r4826, %r4825, 2146435072;
	setp.lt.s32	%p3252, %r161, 0;
	selp.b32	%r4827, %r4826, %r4825, %p3252;
	selp.b32	%r4828, 1072693248, %r4827, %p3250;
	mov.u32 	%r4829, 0;
	mov.b64 	%fd6537, {%r4829, %r4828};
	bra.uni 	BB8_3087;

BB8_3078:
	mov.f64 	%fd6537, %fd6536;

BB8_3087:
	mul.f64 	%fd5945, %fd6373, %fd2111;
	selp.f64	%fd4962, 0d3FF0000000000000, %fd6537, %p2484;
	mul.f64 	%fd4963, %fd1711, %fd4962;
	div.rn.f64 	%fd4964, %fd45, %fd4963;
	sub.f64 	%fd4965, %fd2206, %fd5945;
	fma.rn.f64 	%fd4966, %fd6372, %fd4964, %fd4965;
	mul.f64 	%fd4967, %fd45, %fd1796;
	mul.f64 	%fd2216, %fd6375, %fd4967;
	add.f64 	%fd4968, %fd2216, %fd4966;
	fma.rn.f64 	%fd2217, %fd24, %fd4968, %fd2152;
	st.global.f64 	[%rd11], %fd2217;
	mov.f64 	%fd6539, %fd6875;
	@!%p126 bra 	BB8_3089;
	bra.uni 	BB8_3088;

BB8_3088:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4830}, %fd6875;
	}
	xor.b32  	%r4831, %r4830, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4832, %temp}, %fd6875;
	}
	mov.b64 	%fd6539, {%r4832, %r4831};

BB8_3089:
	@%p2453 bra 	BB8_3092;
	bra.uni 	BB8_3090;

BB8_3092:
	selp.b32	%r4833, %r162, 0, %p2451;
	or.b32  	%r4834, %r4833, 2146435072;
	setp.lt.s32	%p3258, %r161, 0;
	selp.b32	%r4835, %r4834, %r4833, %p3258;
	mov.u32 	%r4836, 0;
	mov.b64 	%fd6539, {%r4836, %r4835};
	bra.uni 	BB8_3093;

BB8_3090:
	setp.gt.s32	%p3255, %r162, -1;
	@%p3255 bra 	BB8_3093;

	cvt.rzi.f64.f64	%fd4970, %fd4630;
	setp.neu.f64	%p3256, %fd4970, 0d4000000000000000;
	selp.f64	%fd6539, 0dFFF8000000000000, %fd6539, %p3256;

BB8_3093:
	@%p2458 bra 	BB8_3094;

	setp.gtu.f64	%p3260, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6540, %fd19;
	@%p3260 bra 	BB8_3103;

	and.b32  	%r4837, %r161, 2147483647;
	setp.ne.s32	%p3261, %r4837, 2146435072;
	@%p3261 bra 	BB8_3098;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4838, %temp}, %fd4630;
	}
	setp.eq.s32	%p3262, %r4838, 0;
	@%p3262 bra 	BB8_3102;
	bra.uni 	BB8_3098;

BB8_3102:
	setp.eq.f64	%p3265, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3266, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4847, 2146435072, 0, %p3266;
	xor.b32  	%r4848, %r4847, 2146435072;
	setp.lt.s32	%p3267, %r161, 0;
	selp.b32	%r4849, %r4848, %r4847, %p3267;
	selp.b32	%r4850, 1072693248, %r4849, %p3265;
	mov.u32 	%r4851, 0;
	mov.b64 	%fd6540, {%r4851, %r4850};
	bra.uni 	BB8_3103;

BB8_3094:
	mov.f64 	%fd6540, %fd6539;

BB8_3103:
	selp.f64	%fd2226, 0d3FF0000000000000, %fd6540, %p2467;
	mov.f64 	%fd6542, %fd6878;
	@!%p127 bra 	BB8_3105;
	bra.uni 	BB8_3104;

BB8_3104:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4852}, %fd6878;
	}
	xor.b32  	%r4853, %r4852, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4854, %temp}, %fd6878;
	}
	mov.b64 	%fd6542, {%r4854, %r4853};

BB8_3105:
	@%p2470 bra 	BB8_3108;
	bra.uni 	BB8_3106;

BB8_3108:
	selp.b32	%r4855, %r164, 0, %p2451;
	or.b32  	%r4856, %r4855, 2146435072;
	setp.lt.s32	%p3273, %r161, 0;
	selp.b32	%r4857, %r4856, %r4855, %p3273;
	mov.u32 	%r4858, 0;
	mov.b64 	%fd6542, {%r4858, %r4857};
	bra.uni 	BB8_3109;

BB8_3106:
	setp.gt.s32	%p3270, %r164, -1;
	@%p3270 bra 	BB8_3109;

	cvt.rzi.f64.f64	%fd4973, %fd4630;
	setp.neu.f64	%p3271, %fd4973, 0d4000000000000000;
	selp.f64	%fd6542, 0dFFF8000000000000, %fd6542, %p3271;

BB8_3109:
	@%p2475 bra 	BB8_3110;

	setp.gtu.f64	%p3275, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6543, %fd20;
	@%p3275 bra 	BB8_3119;

	and.b32  	%r4859, %r161, 2147483647;
	setp.ne.s32	%p3276, %r4859, 2146435072;
	@%p3276 bra 	BB8_3114;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4860, %temp}, %fd4630;
	}
	setp.eq.s32	%p3277, %r4860, 0;
	@%p3277 bra 	BB8_3118;
	bra.uni 	BB8_3114;

BB8_3118:
	setp.eq.f64	%p3280, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3281, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4869, 2146435072, 0, %p3281;
	xor.b32  	%r4870, %r4869, 2146435072;
	setp.lt.s32	%p3282, %r161, 0;
	selp.b32	%r4871, %r4870, %r4869, %p3282;
	selp.b32	%r4872, 1072693248, %r4871, %p3280;
	mov.u32 	%r4873, 0;
	mov.b64 	%fd6543, {%r4873, %r4872};
	bra.uni 	BB8_3119;

BB8_3110:
	mov.f64 	%fd6543, %fd6542;

BB8_3119:
	selp.f64	%fd4975, 0d3FF0000000000000, %fd6543, %p2484;
	div.rn.f64 	%fd4976, %fd6372, %fd4975;
	div.rn.f64 	%fd4977, %fd6371, %fd2226;
	sub.f64 	%fd4978, %fd4977, %fd4976;
	mul.f64 	%fd2235, %fd1903, %fd1837;
	fma.rn.f64 	%fd2236, %fd2114, %fd4978, %fd2235;
	mov.f64 	%fd6545, %fd6875;
	@!%p126 bra 	BB8_3121;
	bra.uni 	BB8_3120;

BB8_3120:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4874}, %fd6875;
	}
	xor.b32  	%r4875, %r4874, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4876, %temp}, %fd6875;
	}
	mov.b64 	%fd6545, {%r4876, %r4875};

BB8_3121:
	@%p2453 bra 	BB8_3124;
	bra.uni 	BB8_3122;

BB8_3124:
	selp.b32	%r4877, %r162, 0, %p2451;
	or.b32  	%r4878, %r4877, 2146435072;
	setp.lt.s32	%p3288, %r161, 0;
	selp.b32	%r4879, %r4878, %r4877, %p3288;
	mov.u32 	%r4880, 0;
	mov.b64 	%fd6545, {%r4880, %r4879};
	bra.uni 	BB8_3125;

BB8_3122:
	setp.gt.s32	%p3285, %r162, -1;
	@%p3285 bra 	BB8_3125;

	cvt.rzi.f64.f64	%fd4980, %fd4630;
	setp.neu.f64	%p3286, %fd4980, 0d4000000000000000;
	selp.f64	%fd6545, 0dFFF8000000000000, %fd6545, %p3286;

BB8_3125:
	@%p2458 bra 	BB8_3126;

	setp.gtu.f64	%p3290, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6546, %fd19;
	@%p3290 bra 	BB8_3135;

	and.b32  	%r4881, %r161, 2147483647;
	setp.ne.s32	%p3291, %r4881, 2146435072;
	@%p3291 bra 	BB8_3130;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4882, %temp}, %fd4630;
	}
	setp.eq.s32	%p3292, %r4882, 0;
	@%p3292 bra 	BB8_3134;
	bra.uni 	BB8_3130;

BB8_3134:
	setp.eq.f64	%p3295, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3296, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4891, 2146435072, 0, %p3296;
	xor.b32  	%r4892, %r4891, 2146435072;
	setp.lt.s32	%p3297, %r161, 0;
	selp.b32	%r4893, %r4892, %r4891, %p3297;
	selp.b32	%r4894, 1072693248, %r4893, %p3295;
	mov.u32 	%r4895, 0;
	mov.b64 	%fd6546, {%r4895, %r4894};
	bra.uni 	BB8_3135;

BB8_3126:
	mov.f64 	%fd6546, %fd6545;

BB8_3135:
	selp.f64	%fd2245, 0d3FF0000000000000, %fd6546, %p2467;
	mov.f64 	%fd6548, %fd6878;
	@!%p127 bra 	BB8_3137;
	bra.uni 	BB8_3136;

BB8_3136:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4896}, %fd6878;
	}
	xor.b32  	%r4897, %r4896, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4898, %temp}, %fd6878;
	}
	mov.b64 	%fd6548, {%r4898, %r4897};

BB8_3137:
	@%p2470 bra 	BB8_3140;
	bra.uni 	BB8_3138;

BB8_3140:
	selp.b32	%r4899, %r164, 0, %p2451;
	or.b32  	%r4900, %r4899, 2146435072;
	setp.lt.s32	%p3303, %r161, 0;
	selp.b32	%r4901, %r4900, %r4899, %p3303;
	mov.u32 	%r4902, 0;
	mov.b64 	%fd6548, {%r4902, %r4901};
	bra.uni 	BB8_3141;

BB8_3138:
	setp.gt.s32	%p3300, %r164, -1;
	@%p3300 bra 	BB8_3141;

	cvt.rzi.f64.f64	%fd4983, %fd4630;
	setp.neu.f64	%p3301, %fd4983, 0d4000000000000000;
	selp.f64	%fd6548, 0dFFF8000000000000, %fd6548, %p3301;

BB8_3141:
	@%p2475 bra 	BB8_3142;

	setp.gtu.f64	%p3305, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6549, %fd20;
	@%p3305 bra 	BB8_3151;

	and.b32  	%r4903, %r161, 2147483647;
	setp.ne.s32	%p3306, %r4903, 2146435072;
	@%p3306 bra 	BB8_3146;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4904, %temp}, %fd4630;
	}
	setp.eq.s32	%p3307, %r4904, 0;
	@%p3307 bra 	BB8_3150;
	bra.uni 	BB8_3146;

BB8_3150:
	setp.eq.f64	%p3310, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3311, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4913, 2146435072, 0, %p3311;
	xor.b32  	%r4914, %r4913, 2146435072;
	setp.lt.s32	%p3312, %r161, 0;
	selp.b32	%r4915, %r4914, %r4913, %p3312;
	selp.b32	%r4916, 1072693248, %r4915, %p3310;
	mov.u32 	%r4917, 0;
	mov.b64 	%fd6549, {%r4917, %r4916};
	bra.uni 	BB8_3151;

BB8_3142:
	mov.f64 	%fd6549, %fd6548;

BB8_3151:
	selp.f64	%fd4985, 0d3FF0000000000000, %fd6549, %p2484;
	div.rn.f64 	%fd4986, %fd1917, %fd4985;
	div.rn.f64 	%fd4987, %fd1907, %fd2245;
	sub.f64 	%fd4988, %fd4987, %fd4986;
	fma.rn.f64 	%fd4989, %fd1841, %fd4988, %fd2236;
	add.f64 	%fd4990, %fd2151, %fd4989;
	fma.rn.f64 	%fd4991, %fd25, %fd4990, %fd2217;
	st.global.f64 	[%rd11], %fd4991;
	mov.f64 	%fd6551, %fd6875;
	@!%p126 bra 	BB8_3153;
	bra.uni 	BB8_3152;

BB8_3152:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4918}, %fd6875;
	}
	xor.b32  	%r4919, %r4918, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4920, %temp}, %fd6875;
	}
	mov.b64 	%fd6551, {%r4920, %r4919};

BB8_3153:
	@%p2453 bra 	BB8_3156;
	bra.uni 	BB8_3154;

BB8_3156:
	selp.b32	%r4921, %r162, 0, %p2451;
	or.b32  	%r4922, %r4921, 2146435072;
	setp.lt.s32	%p3318, %r161, 0;
	selp.b32	%r4923, %r4922, %r4921, %p3318;
	mov.u32 	%r4924, 0;
	mov.b64 	%fd6551, {%r4924, %r4923};
	bra.uni 	BB8_3157;

BB8_3154:
	setp.gt.s32	%p3315, %r162, -1;
	@%p3315 bra 	BB8_3157;

	cvt.rzi.f64.f64	%fd4993, %fd4630;
	setp.neu.f64	%p3316, %fd4993, 0d4000000000000000;
	selp.f64	%fd6551, 0dFFF8000000000000, %fd6551, %p3316;

BB8_3157:
	@%p2458 bra 	BB8_3158;

	setp.gtu.f64	%p3320, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6552, %fd19;
	@%p3320 bra 	BB8_3167;

	and.b32  	%r4925, %r161, 2147483647;
	setp.ne.s32	%p3321, %r4925, 2146435072;
	@%p3321 bra 	BB8_3162;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4926, %temp}, %fd4630;
	}
	setp.eq.s32	%p3322, %r4926, 0;
	@%p3322 bra 	BB8_3166;
	bra.uni 	BB8_3162;

BB8_3166:
	setp.eq.f64	%p3325, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3326, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4935, 2146435072, 0, %p3326;
	xor.b32  	%r4936, %r4935, 2146435072;
	setp.lt.s32	%p3327, %r161, 0;
	selp.b32	%r4937, %r4936, %r4935, %p3327;
	selp.b32	%r4938, 1072693248, %r4937, %p3325;
	mov.u32 	%r4939, 0;
	mov.b64 	%fd6552, {%r4939, %r4938};
	bra.uni 	BB8_3167;

BB8_3158:
	mov.f64 	%fd6552, %fd6551;

BB8_3167:
	selp.f64	%fd2262, 0d3FF0000000000000, %fd6552, %p2467;
	mov.f64 	%fd6554, %fd6878;
	@!%p127 bra 	BB8_3169;
	bra.uni 	BB8_3168;

BB8_3168:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4940}, %fd6878;
	}
	xor.b32  	%r4941, %r4940, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4942, %temp}, %fd6878;
	}
	mov.b64 	%fd6554, {%r4942, %r4941};

BB8_3169:
	@%p2470 bra 	BB8_3172;
	bra.uni 	BB8_3170;

BB8_3172:
	selp.b32	%r4943, %r164, 0, %p2451;
	or.b32  	%r4944, %r4943, 2146435072;
	setp.lt.s32	%p3333, %r161, 0;
	selp.b32	%r4945, %r4944, %r4943, %p3333;
	mov.u32 	%r4946, 0;
	mov.b64 	%fd6554, {%r4946, %r4945};
	bra.uni 	BB8_3173;

BB8_3170:
	setp.gt.s32	%p3330, %r164, -1;
	@%p3330 bra 	BB8_3173;

	cvt.rzi.f64.f64	%fd4996, %fd4630;
	setp.neu.f64	%p3331, %fd4996, 0d4000000000000000;
	selp.f64	%fd6554, 0dFFF8000000000000, %fd6554, %p3331;

BB8_3173:
	@%p2475 bra 	BB8_3174;

	setp.gtu.f64	%p3335, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6555, %fd20;
	@%p3335 bra 	BB8_3183;

	and.b32  	%r4947, %r161, 2147483647;
	setp.ne.s32	%p3336, %r4947, 2146435072;
	@%p3336 bra 	BB8_3178;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4948, %temp}, %fd4630;
	}
	setp.eq.s32	%p3337, %r4948, 0;
	@%p3337 bra 	BB8_3182;
	bra.uni 	BB8_3178;

BB8_3182:
	setp.eq.f64	%p3340, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3341, %fd1690, 0d3FF0000000000000;
	selp.b32	%r4957, 2146435072, 0, %p3341;
	xor.b32  	%r4958, %r4957, 2146435072;
	setp.lt.s32	%p3342, %r161, 0;
	selp.b32	%r4959, %r4958, %r4957, %p3342;
	selp.b32	%r4960, 1072693248, %r4959, %p3340;
	mov.u32 	%r4961, 0;
	mov.b64 	%fd6555, {%r4961, %r4960};
	bra.uni 	BB8_3183;

BB8_3174:
	mov.f64 	%fd6555, %fd6554;

BB8_3183:
	selp.f64	%fd4998, 0d3FF0000000000000, %fd6555, %p2484;
	div.rn.f64 	%fd4999, %fd6372, %fd4998;
	div.rn.f64 	%fd5000, %fd6371, %fd2262;
	sub.f64 	%fd5001, %fd5000, %fd4999;
	mul.f64 	%fd2271, %fd1929, %fd5001;
	mov.f64 	%fd6557, %fd6875;
	@!%p126 bra 	BB8_3185;
	bra.uni 	BB8_3184;

BB8_3184:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4962}, %fd6875;
	}
	xor.b32  	%r4963, %r4962, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4964, %temp}, %fd6875;
	}
	mov.b64 	%fd6557, {%r4964, %r4963};

BB8_3185:
	@%p2453 bra 	BB8_3188;
	bra.uni 	BB8_3186;

BB8_3188:
	selp.b32	%r4965, %r162, 0, %p2451;
	or.b32  	%r4966, %r4965, 2146435072;
	setp.lt.s32	%p3348, %r161, 0;
	selp.b32	%r4967, %r4966, %r4965, %p3348;
	mov.u32 	%r4968, 0;
	mov.b64 	%fd6557, {%r4968, %r4967};
	bra.uni 	BB8_3189;

BB8_3186:
	setp.gt.s32	%p3345, %r162, -1;
	@%p3345 bra 	BB8_3189;

	cvt.rzi.f64.f64	%fd5003, %fd4630;
	setp.neu.f64	%p3346, %fd5003, 0d4000000000000000;
	selp.f64	%fd6557, 0dFFF8000000000000, %fd6557, %p3346;

BB8_3189:
	@%p2458 bra 	BB8_3190;

	setp.gtu.f64	%p3350, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6558, %fd19;
	@%p3350 bra 	BB8_3199;

	and.b32  	%r4969, %r161, 2147483647;
	setp.ne.s32	%p3351, %r4969, 2146435072;
	@%p3351 bra 	BB8_3194;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4970, %temp}, %fd4630;
	}
	setp.eq.s32	%p3352, %r4970, 0;
	@%p3352 bra 	BB8_3198;
	bra.uni 	BB8_3194;

BB8_3198:
	setp.eq.f64	%p3355, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3356, %fd1679, 0d3FF0000000000000;
	selp.b32	%r4979, 2146435072, 0, %p3356;
	xor.b32  	%r4980, %r4979, 2146435072;
	setp.lt.s32	%p3357, %r161, 0;
	selp.b32	%r4981, %r4980, %r4979, %p3357;
	selp.b32	%r4982, 1072693248, %r4981, %p3355;
	mov.u32 	%r4983, 0;
	mov.b64 	%fd6558, {%r4983, %r4982};
	bra.uni 	BB8_3199;

BB8_3190:
	mov.f64 	%fd6558, %fd6557;

BB8_3199:
	selp.f64	%fd2280, 0d3FF0000000000000, %fd6558, %p2467;
	mov.f64 	%fd6560, %fd6878;
	@!%p127 bra 	BB8_3201;
	bra.uni 	BB8_3200;

BB8_3200:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4984}, %fd6878;
	}
	xor.b32  	%r4985, %r4984, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4986, %temp}, %fd6878;
	}
	mov.b64 	%fd6560, {%r4986, %r4985};

BB8_3201:
	@%p2470 bra 	BB8_3204;
	bra.uni 	BB8_3202;

BB8_3204:
	selp.b32	%r4987, %r164, 0, %p2451;
	or.b32  	%r4988, %r4987, 2146435072;
	setp.lt.s32	%p3363, %r161, 0;
	selp.b32	%r4989, %r4988, %r4987, %p3363;
	mov.u32 	%r4990, 0;
	mov.b64 	%fd6560, {%r4990, %r4989};
	bra.uni 	BB8_3205;

BB8_3202:
	setp.gt.s32	%p3360, %r164, -1;
	@%p3360 bra 	BB8_3205;

	cvt.rzi.f64.f64	%fd5006, %fd4630;
	setp.neu.f64	%p3361, %fd5006, 0d4000000000000000;
	selp.f64	%fd6560, 0dFFF8000000000000, %fd6560, %p3361;

BB8_3205:
	@%p2475 bra 	BB8_3206;

	setp.gtu.f64	%p3365, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6561, %fd20;
	@%p3365 bra 	BB8_3215;

	and.b32  	%r4991, %r161, 2147483647;
	setp.ne.s32	%p3366, %r4991, 2146435072;
	@%p3366 bra 	BB8_3210;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r4992, %temp}, %fd4630;
	}
	setp.eq.s32	%p3367, %r4992, 0;
	@%p3367 bra 	BB8_3214;
	bra.uni 	BB8_3210;

BB8_3214:
	setp.eq.f64	%p3370, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3371, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5001, 2146435072, 0, %p3371;
	xor.b32  	%r5002, %r5001, 2146435072;
	setp.lt.s32	%p3372, %r161, 0;
	selp.b32	%r5003, %r5002, %r5001, %p3372;
	selp.b32	%r5004, 1072693248, %r5003, %p3370;
	mov.u32 	%r5005, 0;
	mov.b64 	%fd6561, {%r5005, %r5004};
	bra.uni 	BB8_3215;

BB8_3206:
	mov.f64 	%fd6561, %fd6560;

BB8_3215:
	mul.f64 	%fd5902, %fd1764, %fd1837;
	selp.f64	%fd5008, 0d3FF0000000000000, %fd6561, %p2484;
	div.rn.f64 	%fd5009, %fd6372, %fd5008;
	div.rn.f64 	%fd5010, %fd6371, %fd2280;
	sub.f64 	%fd5011, %fd5010, %fd5009;
	mul.f64 	%fd5012, %fd1948, %fd5011;
	sub.f64 	%fd5013, %fd2271, %fd5012;
	add.f64 	%fd2289, %fd5902, %fd5013;
	mov.f64 	%fd6563, %fd6875;
	@!%p126 bra 	BB8_3217;
	bra.uni 	BB8_3216;

BB8_3216:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5006}, %fd6875;
	}
	xor.b32  	%r5007, %r5006, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5008, %temp}, %fd6875;
	}
	mov.b64 	%fd6563, {%r5008, %r5007};

BB8_3217:
	@%p2453 bra 	BB8_3220;
	bra.uni 	BB8_3218;

BB8_3220:
	selp.b32	%r5009, %r162, 0, %p2451;
	or.b32  	%r5010, %r5009, 2146435072;
	setp.lt.s32	%p3378, %r161, 0;
	selp.b32	%r5011, %r5010, %r5009, %p3378;
	mov.u32 	%r5012, 0;
	mov.b64 	%fd6563, {%r5012, %r5011};
	bra.uni 	BB8_3221;

BB8_3218:
	setp.gt.s32	%p3375, %r162, -1;
	@%p3375 bra 	BB8_3221;

	cvt.rzi.f64.f64	%fd5015, %fd4630;
	setp.neu.f64	%p3376, %fd5015, 0d4000000000000000;
	selp.f64	%fd6563, 0dFFF8000000000000, %fd6563, %p3376;

BB8_3221:
	@%p2458 bra 	BB8_3222;

	setp.gtu.f64	%p3380, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6564, %fd19;
	@%p3380 bra 	BB8_3231;

	and.b32  	%r5013, %r161, 2147483647;
	setp.ne.s32	%p3381, %r5013, 2146435072;
	@%p3381 bra 	BB8_3226;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5014, %temp}, %fd4630;
	}
	setp.eq.s32	%p3382, %r5014, 0;
	@%p3382 bra 	BB8_3230;
	bra.uni 	BB8_3226;

BB8_3230:
	setp.eq.f64	%p3385, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3386, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5023, 2146435072, 0, %p3386;
	xor.b32  	%r5024, %r5023, 2146435072;
	setp.lt.s32	%p3387, %r161, 0;
	selp.b32	%r5025, %r5024, %r5023, %p3387;
	selp.b32	%r5026, 1072693248, %r5025, %p3385;
	mov.u32 	%r5027, 0;
	mov.b64 	%fd6564, {%r5027, %r5026};
	bra.uni 	BB8_3231;

BB8_3222:
	mov.f64 	%fd6564, %fd6563;

BB8_3231:
	selp.f64	%fd2298, 0d3FF0000000000000, %fd6564, %p2467;
	mov.f64 	%fd6566, %fd6878;
	@!%p127 bra 	BB8_3233;
	bra.uni 	BB8_3232;

BB8_3232:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5028}, %fd6878;
	}
	xor.b32  	%r5029, %r5028, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5030, %temp}, %fd6878;
	}
	mov.b64 	%fd6566, {%r5030, %r5029};

BB8_3233:
	@%p2470 bra 	BB8_3236;
	bra.uni 	BB8_3234;

BB8_3236:
	selp.b32	%r5031, %r164, 0, %p2451;
	or.b32  	%r5032, %r5031, 2146435072;
	setp.lt.s32	%p3393, %r161, 0;
	selp.b32	%r5033, %r5032, %r5031, %p3393;
	mov.u32 	%r5034, 0;
	mov.b64 	%fd6566, {%r5034, %r5033};
	bra.uni 	BB8_3237;

BB8_3234:
	setp.gt.s32	%p3390, %r164, -1;
	@%p3390 bra 	BB8_3237;

	cvt.rzi.f64.f64	%fd5018, %fd4630;
	setp.neu.f64	%p3391, %fd5018, 0d4000000000000000;
	selp.f64	%fd6566, 0dFFF8000000000000, %fd6566, %p3391;

BB8_3237:
	@%p2475 bra 	BB8_3238;

	setp.gtu.f64	%p3395, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6567, %fd20;
	@%p3395 bra 	BB8_3247;

	and.b32  	%r5035, %r161, 2147483647;
	setp.ne.s32	%p3396, %r5035, 2146435072;
	@%p3396 bra 	BB8_3242;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5036, %temp}, %fd4630;
	}
	setp.eq.s32	%p3397, %r5036, 0;
	@%p3397 bra 	BB8_3246;
	bra.uni 	BB8_3242;

BB8_3246:
	setp.eq.f64	%p3400, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3401, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5045, 2146435072, 0, %p3401;
	xor.b32  	%r5046, %r5045, 2146435072;
	setp.lt.s32	%p3402, %r161, 0;
	selp.b32	%r5047, %r5046, %r5045, %p3402;
	selp.b32	%r5048, 1072693248, %r5047, %p3400;
	mov.u32 	%r5049, 0;
	mov.b64 	%fd6567, {%r5049, %r5048};
	bra.uni 	BB8_3247;

BB8_3238:
	mov.f64 	%fd6567, %fd6566;

BB8_3247:
	sub.f64 	%fd5901, %fd1985, %fd1986;
	mul.f64 	%fd5900, %fd6373, %fd5901;
	selp.f64	%fd5020, 0d3FF0000000000000, %fd6567, %p2484;
	div.rn.f64 	%fd5021, %fd1741, %fd5020;
	div.rn.f64 	%fd5022, %fd1731, %fd2298;
	sub.f64 	%fd5023, %fd5022, %fd5021;
	fma.rn.f64 	%fd5024, %fd1841, %fd5023, %fd2289;
	add.f64 	%fd5025, %fd5024, %fd5900;
	fma.rn.f64 	%fd2307, %fd18, %fd5025, 0d0000000000000000;
	st.global.f64 	[%rd11+8], %fd2307;
	mov.f64 	%fd6569, %fd6875;
	@!%p126 bra 	BB8_3249;
	bra.uni 	BB8_3248;

BB8_3248:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5050}, %fd6875;
	}
	xor.b32  	%r5051, %r5050, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5052, %temp}, %fd6875;
	}
	mov.b64 	%fd6569, {%r5052, %r5051};

BB8_3249:
	@%p2453 bra 	BB8_3252;
	bra.uni 	BB8_3250;

BB8_3252:
	selp.b32	%r5053, %r162, 0, %p2451;
	or.b32  	%r5054, %r5053, 2146435072;
	setp.lt.s32	%p3408, %r161, 0;
	selp.b32	%r5055, %r5054, %r5053, %p3408;
	mov.u32 	%r5056, 0;
	mov.b64 	%fd6569, {%r5056, %r5055};
	bra.uni 	BB8_3253;

BB8_3250:
	setp.gt.s32	%p3405, %r162, -1;
	@%p3405 bra 	BB8_3253;

	cvt.rzi.f64.f64	%fd5027, %fd4630;
	setp.neu.f64	%p3406, %fd5027, 0d4000000000000000;
	selp.f64	%fd6569, 0dFFF8000000000000, %fd6569, %p3406;

BB8_3253:
	@%p2458 bra 	BB8_3254;

	setp.gtu.f64	%p3410, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6570, %fd19;
	@%p3410 bra 	BB8_3263;

	and.b32  	%r5057, %r161, 2147483647;
	setp.ne.s32	%p3411, %r5057, 2146435072;
	@%p3411 bra 	BB8_3258;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5058, %temp}, %fd4630;
	}
	setp.eq.s32	%p3412, %r5058, 0;
	@%p3412 bra 	BB8_3262;
	bra.uni 	BB8_3258;

BB8_3262:
	setp.eq.f64	%p3415, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3416, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5067, 2146435072, 0, %p3416;
	xor.b32  	%r5068, %r5067, 2146435072;
	setp.lt.s32	%p3417, %r161, 0;
	selp.b32	%r5069, %r5068, %r5067, %p3417;
	selp.b32	%r5070, 1072693248, %r5069, %p3415;
	mov.u32 	%r5071, 0;
	mov.b64 	%fd6570, {%r5071, %r5070};
	bra.uni 	BB8_3263;

BB8_3254:
	mov.f64 	%fd6570, %fd6569;

BB8_3263:
	selp.f64	%fd2316, 0d3FF0000000000000, %fd6570, %p2467;
	mov.f64 	%fd6572, %fd6878;
	@!%p127 bra 	BB8_3265;
	bra.uni 	BB8_3264;

BB8_3264:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5072}, %fd6878;
	}
	xor.b32  	%r5073, %r5072, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5074, %temp}, %fd6878;
	}
	mov.b64 	%fd6572, {%r5074, %r5073};

BB8_3265:
	@%p2470 bra 	BB8_3268;
	bra.uni 	BB8_3266;

BB8_3268:
	selp.b32	%r5075, %r164, 0, %p2451;
	or.b32  	%r5076, %r5075, 2146435072;
	setp.lt.s32	%p3423, %r161, 0;
	selp.b32	%r5077, %r5076, %r5075, %p3423;
	mov.u32 	%r5078, 0;
	mov.b64 	%fd6572, {%r5078, %r5077};
	bra.uni 	BB8_3269;

BB8_3266:
	setp.gt.s32	%p3420, %r164, -1;
	@%p3420 bra 	BB8_3269;

	cvt.rzi.f64.f64	%fd5030, %fd4630;
	setp.neu.f64	%p3421, %fd5030, 0d4000000000000000;
	selp.f64	%fd6572, 0dFFF8000000000000, %fd6572, %p3421;

BB8_3269:
	@%p2475 bra 	BB8_3270;

	setp.gtu.f64	%p3425, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6573, %fd20;
	@%p3425 bra 	BB8_3279;

	and.b32  	%r5079, %r161, 2147483647;
	setp.ne.s32	%p3426, %r5079, 2146435072;
	@%p3426 bra 	BB8_3274;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5080, %temp}, %fd4630;
	}
	setp.eq.s32	%p3427, %r5080, 0;
	@%p3427 bra 	BB8_3278;
	bra.uni 	BB8_3274;

BB8_3278:
	setp.eq.f64	%p3430, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3431, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5089, 2146435072, 0, %p3431;
	xor.b32  	%r5090, %r5089, 2146435072;
	setp.lt.s32	%p3432, %r161, 0;
	selp.b32	%r5091, %r5090, %r5089, %p3432;
	selp.b32	%r5092, 1072693248, %r5091, %p3430;
	mov.u32 	%r5093, 0;
	mov.b64 	%fd6573, {%r5093, %r5092};
	bra.uni 	BB8_3279;

BB8_3270:
	mov.f64 	%fd6573, %fd6572;

BB8_3279:
	selp.f64	%fd5032, 0d3FF0000000000000, %fd6573, %p2484;
	div.rn.f64 	%fd5033, %fd6372, %fd5032;
	div.rn.f64 	%fd5034, %fd6371, %fd2316;
	sub.f64 	%fd2325, %fd5034, %fd5033;
	mov.f64 	%fd6575, %fd6875;
	@!%p126 bra 	BB8_3281;
	bra.uni 	BB8_3280;

BB8_3280:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5094}, %fd6875;
	}
	xor.b32  	%r5095, %r5094, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5096, %temp}, %fd6875;
	}
	mov.b64 	%fd6575, {%r5096, %r5095};

BB8_3281:
	@%p2453 bra 	BB8_3284;
	bra.uni 	BB8_3282;

BB8_3284:
	selp.b32	%r5097, %r162, 0, %p2451;
	or.b32  	%r5098, %r5097, 2146435072;
	setp.lt.s32	%p3438, %r161, 0;
	selp.b32	%r5099, %r5098, %r5097, %p3438;
	mov.u32 	%r5100, 0;
	mov.b64 	%fd6575, {%r5100, %r5099};
	bra.uni 	BB8_3285;

BB8_3282:
	setp.gt.s32	%p3435, %r162, -1;
	@%p3435 bra 	BB8_3285;

	cvt.rzi.f64.f64	%fd5036, %fd4630;
	setp.neu.f64	%p3436, %fd5036, 0d4000000000000000;
	selp.f64	%fd6575, 0dFFF8000000000000, %fd6575, %p3436;

BB8_3285:
	@%p2458 bra 	BB8_3286;

	setp.gtu.f64	%p3440, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6576, %fd19;
	@%p3440 bra 	BB8_3295;

	and.b32  	%r5101, %r161, 2147483647;
	setp.ne.s32	%p3441, %r5101, 2146435072;
	@%p3441 bra 	BB8_3290;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5102, %temp}, %fd4630;
	}
	setp.eq.s32	%p3442, %r5102, 0;
	@%p3442 bra 	BB8_3294;
	bra.uni 	BB8_3290;

BB8_3294:
	setp.eq.f64	%p3445, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3446, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5111, 2146435072, 0, %p3446;
	xor.b32  	%r5112, %r5111, 2146435072;
	setp.lt.s32	%p3447, %r161, 0;
	selp.b32	%r5113, %r5112, %r5111, %p3447;
	selp.b32	%r5114, 1072693248, %r5113, %p3445;
	mov.u32 	%r5115, 0;
	mov.b64 	%fd6576, {%r5115, %r5114};
	bra.uni 	BB8_3295;

BB8_3286:
	mov.f64 	%fd6576, %fd6575;

BB8_3295:
	selp.f64	%fd2334, 0d3FF0000000000000, %fd6576, %p2467;
	mov.f64 	%fd6578, %fd6878;
	@!%p127 bra 	BB8_3297;
	bra.uni 	BB8_3296;

BB8_3296:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5116}, %fd6878;
	}
	xor.b32  	%r5117, %r5116, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5118, %temp}, %fd6878;
	}
	mov.b64 	%fd6578, {%r5118, %r5117};

BB8_3297:
	@%p2470 bra 	BB8_3300;
	bra.uni 	BB8_3298;

BB8_3300:
	selp.b32	%r5119, %r164, 0, %p2451;
	or.b32  	%r5120, %r5119, 2146435072;
	setp.lt.s32	%p3453, %r161, 0;
	selp.b32	%r5121, %r5120, %r5119, %p3453;
	mov.u32 	%r5122, 0;
	mov.b64 	%fd6578, {%r5122, %r5121};
	bra.uni 	BB8_3301;

BB8_3298:
	setp.gt.s32	%p3450, %r164, -1;
	@%p3450 bra 	BB8_3301;

	cvt.rzi.f64.f64	%fd5039, %fd4630;
	setp.neu.f64	%p3451, %fd5039, 0d4000000000000000;
	selp.f64	%fd6578, 0dFFF8000000000000, %fd6578, %p3451;

BB8_3301:
	@%p2475 bra 	BB8_3302;

	setp.gtu.f64	%p3455, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6579, %fd20;
	@%p3455 bra 	BB8_3311;

	and.b32  	%r5123, %r161, 2147483647;
	setp.ne.s32	%p3456, %r5123, 2146435072;
	@%p3456 bra 	BB8_3306;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5124, %temp}, %fd4630;
	}
	setp.eq.s32	%p3457, %r5124, 0;
	@%p3457 bra 	BB8_3310;
	bra.uni 	BB8_3306;

BB8_3310:
	setp.eq.f64	%p3460, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3461, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5133, 2146435072, 0, %p3461;
	xor.b32  	%r5134, %r5133, 2146435072;
	setp.lt.s32	%p3462, %r161, 0;
	selp.b32	%r5135, %r5134, %r5133, %p3462;
	selp.b32	%r5136, 1072693248, %r5135, %p3460;
	mov.u32 	%r5137, 0;
	mov.b64 	%fd6579, {%r5137, %r5136};
	bra.uni 	BB8_3311;

BB8_3302:
	mov.f64 	%fd6579, %fd6578;

BB8_3311:
	mul.f64 	%fd5656, %fd55, 0d4008000000000000;
	mul.f64 	%fd5655, %fd55, %fd5656;
	mul.f64 	%fd5654, %fd55, %fd5655;
	add.f64 	%fd5653, %fd55, %fd55;
	selp.f64	%fd5041, 0d3FF0000000000000, %fd6579, %p2484;
	div.rn.f64 	%fd5042, %fd6372, %fd5041;
	div.rn.f64 	%fd5043, %fd6371, %fd2334;
	sub.f64 	%fd5044, %fd5043, %fd5042;
	div.rn.f64 	%fd5045, %fd5653, %fd1711;
	mul.f64 	%fd5046, %fd5045, %fd5044;
	div.rn.f64 	%fd5047, %fd5654, %fd1678;
	mul.f64 	%fd5048, %fd5047, %fd2325;
	sub.f64 	%fd2343, %fd5048, %fd5046;
	div.rn.f64 	%fd2344, %fd5655, %fd1678;
	mov.f64 	%fd6581, %fd6875;
	@!%p126 bra 	BB8_3313;
	bra.uni 	BB8_3312;

BB8_3312:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5138}, %fd6875;
	}
	xor.b32  	%r5139, %r5138, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5140, %temp}, %fd6875;
	}
	mov.b64 	%fd6581, {%r5140, %r5139};

BB8_3313:
	@%p2453 bra 	BB8_3316;
	bra.uni 	BB8_3314;

BB8_3316:
	selp.b32	%r5141, %r162, 0, %p2451;
	or.b32  	%r5142, %r5141, 2146435072;
	setp.lt.s32	%p3468, %r161, 0;
	selp.b32	%r5143, %r5142, %r5141, %p3468;
	mov.u32 	%r5144, 0;
	mov.b64 	%fd6581, {%r5144, %r5143};
	bra.uni 	BB8_3317;

BB8_3314:
	setp.gt.s32	%p3465, %r162, -1;
	@%p3465 bra 	BB8_3317;

	cvt.rzi.f64.f64	%fd5050, %fd4630;
	setp.neu.f64	%p3466, %fd5050, 0d4000000000000000;
	selp.f64	%fd6581, 0dFFF8000000000000, %fd6581, %p3466;

BB8_3317:
	@%p2458 bra 	BB8_3318;

	setp.gtu.f64	%p3470, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6582, %fd19;
	@%p3470 bra 	BB8_3327;

	and.b32  	%r5145, %r161, 2147483647;
	setp.ne.s32	%p3471, %r5145, 2146435072;
	@%p3471 bra 	BB8_3322;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5146, %temp}, %fd4630;
	}
	setp.eq.s32	%p3472, %r5146, 0;
	@%p3472 bra 	BB8_3326;
	bra.uni 	BB8_3322;

BB8_3326:
	setp.eq.f64	%p3475, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3476, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5155, 2146435072, 0, %p3476;
	xor.b32  	%r5156, %r5155, 2146435072;
	setp.lt.s32	%p3477, %r161, 0;
	selp.b32	%r5157, %r5156, %r5155, %p3477;
	selp.b32	%r5158, 1072693248, %r5157, %p3475;
	mov.u32 	%r5159, 0;
	mov.b64 	%fd6582, {%r5159, %r5158};
	bra.uni 	BB8_3327;

BB8_3318:
	mov.f64 	%fd6582, %fd6581;

BB8_3327:
	selp.f64	%fd2353, 0d3FF0000000000000, %fd6582, %p2467;
	mov.f64 	%fd6584, %fd6878;
	@!%p127 bra 	BB8_3329;
	bra.uni 	BB8_3328;

BB8_3328:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5160}, %fd6878;
	}
	xor.b32  	%r5161, %r5160, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5162, %temp}, %fd6878;
	}
	mov.b64 	%fd6584, {%r5162, %r5161};

BB8_3329:
	@%p2470 bra 	BB8_3332;
	bra.uni 	BB8_3330;

BB8_3332:
	selp.b32	%r5163, %r164, 0, %p2451;
	or.b32  	%r5164, %r5163, 2146435072;
	setp.lt.s32	%p3483, %r161, 0;
	selp.b32	%r5165, %r5164, %r5163, %p3483;
	mov.u32 	%r5166, 0;
	mov.b64 	%fd6584, {%r5166, %r5165};
	bra.uni 	BB8_3333;

BB8_3330:
	setp.gt.s32	%p3480, %r164, -1;
	@%p3480 bra 	BB8_3333;

	cvt.rzi.f64.f64	%fd5053, %fd4630;
	setp.neu.f64	%p3481, %fd5053, 0d4000000000000000;
	selp.f64	%fd6584, 0dFFF8000000000000, %fd6584, %p3481;

BB8_3333:
	@%p2475 bra 	BB8_3334;

	setp.gtu.f64	%p3485, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6585, %fd20;
	@%p3485 bra 	BB8_3343;

	and.b32  	%r5167, %r161, 2147483647;
	setp.ne.s32	%p3486, %r5167, 2146435072;
	@%p3486 bra 	BB8_3338;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5168, %temp}, %fd4630;
	}
	setp.eq.s32	%p3487, %r5168, 0;
	@%p3487 bra 	BB8_3342;
	bra.uni 	BB8_3338;

BB8_3342:
	setp.eq.f64	%p3490, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3491, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5177, 2146435072, 0, %p3491;
	xor.b32  	%r5178, %r5177, 2146435072;
	setp.lt.s32	%p3492, %r161, 0;
	selp.b32	%r5179, %r5178, %r5177, %p3492;
	selp.b32	%r5180, 1072693248, %r5179, %p3490;
	mov.u32 	%r5181, 0;
	mov.b64 	%fd6585, {%r5181, %r5180};
	bra.uni 	BB8_3343;

BB8_3334:
	mov.f64 	%fd6585, %fd6584;

BB8_3343:
	mul.f64 	%fd5661, %fd55, 0d402E000000000000;
	mul.f64 	%fd5660, %fd55, %fd5661;
	mul.f64 	%fd5659, %fd55, %fd5660;
	mul.f64 	%fd5658, %fd55, 0d4018000000000000;
	selp.f64	%fd5055, 0d3FF0000000000000, %fd6585, %p2484;
	div.rn.f64 	%fd5056, %fd1852, %fd5055;
	div.rn.f64 	%fd5057, %fd1842, %fd2353;
	sub.f64 	%fd5058, %fd5057, %fd5056;
	fma.rn.f64 	%fd5059, %fd2344, %fd5058, %fd2343;
	div.rn.f64 	%fd5060, %fd5658, %fd1678;
	div.rn.f64 	%fd5061, %fd5659, %fd1763;
	sub.f64 	%fd5062, %fd5061, %fd5060;
	fma.rn.f64 	%fd5063, %fd6373, %fd5062, %fd5059;
	div.rn.f64 	%fd2362, %fd56, %fd1711;
	fma.rn.f64 	%fd2363, %fd1838, %fd2362, %fd5063;
	mov.f64 	%fd6587, %fd6875;
	@!%p126 bra 	BB8_3345;
	bra.uni 	BB8_3344;

BB8_3344:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5182}, %fd6875;
	}
	xor.b32  	%r5183, %r5182, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5184, %temp}, %fd6875;
	}
	mov.b64 	%fd6587, {%r5184, %r5183};

BB8_3345:
	@%p2453 bra 	BB8_3348;
	bra.uni 	BB8_3346;

BB8_3348:
	selp.b32	%r5185, %r162, 0, %p2451;
	or.b32  	%r5186, %r5185, 2146435072;
	setp.lt.s32	%p3498, %r161, 0;
	selp.b32	%r5187, %r5186, %r5185, %p3498;
	mov.u32 	%r5188, 0;
	mov.b64 	%fd6587, {%r5188, %r5187};
	bra.uni 	BB8_3349;

BB8_3346:
	setp.gt.s32	%p3495, %r162, -1;
	@%p3495 bra 	BB8_3349;

	cvt.rzi.f64.f64	%fd5065, %fd4630;
	setp.neu.f64	%p3496, %fd5065, 0d4000000000000000;
	selp.f64	%fd6587, 0dFFF8000000000000, %fd6587, %p3496;

BB8_3349:
	@%p2458 bra 	BB8_3350;

	setp.gtu.f64	%p3500, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6588, %fd19;
	@%p3500 bra 	BB8_3359;

	and.b32  	%r5189, %r161, 2147483647;
	setp.ne.s32	%p3501, %r5189, 2146435072;
	@%p3501 bra 	BB8_3354;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5190, %temp}, %fd4630;
	}
	setp.eq.s32	%p3502, %r5190, 0;
	@%p3502 bra 	BB8_3358;
	bra.uni 	BB8_3354;

BB8_3358:
	setp.eq.f64	%p3505, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3506, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5199, 2146435072, 0, %p3506;
	xor.b32  	%r5200, %r5199, 2146435072;
	setp.lt.s32	%p3507, %r161, 0;
	selp.b32	%r5201, %r5200, %r5199, %p3507;
	selp.b32	%r5202, 1072693248, %r5201, %p3505;
	mov.u32 	%r5203, 0;
	mov.b64 	%fd6588, {%r5203, %r5202};
	bra.uni 	BB8_3359;

BB8_3350:
	mov.f64 	%fd6588, %fd6587;

BB8_3359:
	selp.f64	%fd2372, 0d3FF0000000000000, %fd6588, %p2467;
	mov.f64 	%fd6590, %fd6878;
	@!%p127 bra 	BB8_3361;
	bra.uni 	BB8_3360;

BB8_3360:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5204}, %fd6878;
	}
	xor.b32  	%r5205, %r5204, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5206, %temp}, %fd6878;
	}
	mov.b64 	%fd6590, {%r5206, %r5205};

BB8_3361:
	@%p2470 bra 	BB8_3364;
	bra.uni 	BB8_3362;

BB8_3364:
	selp.b32	%r5207, %r164, 0, %p2451;
	or.b32  	%r5208, %r5207, 2146435072;
	setp.lt.s32	%p3513, %r161, 0;
	selp.b32	%r5209, %r5208, %r5207, %p3513;
	mov.u32 	%r5210, 0;
	mov.b64 	%fd6590, {%r5210, %r5209};
	bra.uni 	BB8_3365;

BB8_3362:
	setp.gt.s32	%p3510, %r164, -1;
	@%p3510 bra 	BB8_3365;

	cvt.rzi.f64.f64	%fd5068, %fd4630;
	setp.neu.f64	%p3511, %fd5068, 0d4000000000000000;
	selp.f64	%fd6590, 0dFFF8000000000000, %fd6590, %p3511;

BB8_3365:
	@%p2475 bra 	BB8_3366;

	setp.gtu.f64	%p3515, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6591, %fd20;
	@%p3515 bra 	BB8_3375;

	and.b32  	%r5211, %r161, 2147483647;
	setp.ne.s32	%p3516, %r5211, 2146435072;
	@%p3516 bra 	BB8_3370;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5212, %temp}, %fd4630;
	}
	setp.eq.s32	%p3517, %r5212, 0;
	@%p3517 bra 	BB8_3374;
	bra.uni 	BB8_3370;

BB8_3374:
	setp.eq.f64	%p3520, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3521, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5221, 2146435072, 0, %p3521;
	xor.b32  	%r5222, %r5221, 2146435072;
	setp.lt.s32	%p3522, %r161, 0;
	selp.b32	%r5223, %r5222, %r5221, %p3522;
	selp.b32	%r5224, 1072693248, %r5223, %p3520;
	mov.u32 	%r5225, 0;
	mov.b64 	%fd6591, {%r5225, %r5224};
	bra.uni 	BB8_3375;

BB8_3366:
	mov.f64 	%fd6591, %fd6590;

BB8_3375:
	selp.f64	%fd5070, 0d3FF0000000000000, %fd6591, %p2484;
	div.rn.f64 	%fd5071, %fd1852, %fd5070;
	div.rn.f64 	%fd5072, %fd1842, %fd2372;
	sub.f64 	%fd5073, %fd5072, %fd5071;
	mul.f64 	%fd5074, %fd1767, %fd5073;
	sub.f64 	%fd2381, %fd2363, %fd5074;
	mov.f64 	%fd6593, %fd6878;
	@!%p127 bra 	BB8_3377;
	bra.uni 	BB8_3376;

BB8_3376:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5226}, %fd6878;
	}
	xor.b32  	%r5227, %r5226, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5228, %temp}, %fd6878;
	}
	mov.b64 	%fd6593, {%r5228, %r5227};

BB8_3377:
	@%p2470 bra 	BB8_3380;
	bra.uni 	BB8_3378;

BB8_3380:
	selp.b32	%r5229, %r164, 0, %p2451;
	or.b32  	%r5230, %r5229, 2146435072;
	setp.lt.s32	%p3528, %r161, 0;
	selp.b32	%r5231, %r5230, %r5229, %p3528;
	mov.u32 	%r5232, 0;
	mov.b64 	%fd6593, {%r5232, %r5231};
	bra.uni 	BB8_3381;

BB8_3378:
	setp.gt.s32	%p3525, %r164, -1;
	@%p3525 bra 	BB8_3381;

	cvt.rzi.f64.f64	%fd5076, %fd4630;
	setp.neu.f64	%p3526, %fd5076, 0d4000000000000000;
	selp.f64	%fd6593, 0dFFF8000000000000, %fd6593, %p3526;

BB8_3381:
	@%p2475 bra 	BB8_3382;

	setp.gtu.f64	%p3530, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6594, %fd20;
	@%p3530 bra 	BB8_3391;

	and.b32  	%r5233, %r161, 2147483647;
	setp.ne.s32	%p3531, %r5233, 2146435072;
	@%p3531 bra 	BB8_3386;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5234, %temp}, %fd4630;
	}
	setp.eq.s32	%p3532, %r5234, 0;
	@%p3532 bra 	BB8_3390;
	bra.uni 	BB8_3386;

BB8_3390:
	setp.eq.f64	%p3535, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3536, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5243, 2146435072, 0, %p3536;
	xor.b32  	%r5244, %r5243, 2146435072;
	setp.lt.s32	%p3537, %r161, 0;
	selp.b32	%r5245, %r5244, %r5243, %p3537;
	selp.b32	%r5246, 1072693248, %r5245, %p3535;
	mov.u32 	%r5247, 0;
	mov.b64 	%fd6594, {%r5247, %r5246};
	bra.uni 	BB8_3391;

BB8_3382:
	mov.f64 	%fd6594, %fd6593;

BB8_3391:
	mul.f64 	%fd5810, %fd6373, %fd1986;
	mul.f64 	%fd5662, %fd55, %fd48;
	selp.f64	%fd5078, 0d3FF0000000000000, %fd6594, %p2484;
	mul.f64 	%fd5079, %fd1711, %fd5078;
	div.rn.f64 	%fd5080, %fd55, %fd5079;
	sub.f64 	%fd5081, %fd2381, %fd5810;
	fma.rn.f64 	%fd5082, %fd6372, %fd5080, %fd5081;
	add.f64 	%fd5083, %fd2052, %fd5082;
	fma.rn.f64 	%fd2390, %fd21, %fd5083, %fd2307;
	st.global.f64 	[%rd11+8], %fd2390;
	div.rn.f64 	%fd2391, %fd5662, %fd1678;
	mov.f64 	%fd6596, %fd6875;
	@!%p126 bra 	BB8_3393;
	bra.uni 	BB8_3392;

BB8_3392:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5248}, %fd6875;
	}
	xor.b32  	%r5249, %r5248, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5250, %temp}, %fd6875;
	}
	mov.b64 	%fd6596, {%r5250, %r5249};

BB8_3393:
	@%p2453 bra 	BB8_3396;
	bra.uni 	BB8_3394;

BB8_3396:
	selp.b32	%r5251, %r162, 0, %p2451;
	or.b32  	%r5252, %r5251, 2146435072;
	setp.lt.s32	%p3543, %r161, 0;
	selp.b32	%r5253, %r5252, %r5251, %p3543;
	mov.u32 	%r5254, 0;
	mov.b64 	%fd6596, {%r5254, %r5253};
	bra.uni 	BB8_3397;

BB8_3394:
	setp.gt.s32	%p3540, %r162, -1;
	@%p3540 bra 	BB8_3397;

	cvt.rzi.f64.f64	%fd5085, %fd4630;
	setp.neu.f64	%p3541, %fd5085, 0d4000000000000000;
	selp.f64	%fd6596, 0dFFF8000000000000, %fd6596, %p3541;

BB8_3397:
	@%p2458 bra 	BB8_3398;

	setp.gtu.f64	%p3545, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6597, %fd19;
	@%p3545 bra 	BB8_3407;

	and.b32  	%r5255, %r161, 2147483647;
	setp.ne.s32	%p3546, %r5255, 2146435072;
	@%p3546 bra 	BB8_3402;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5256, %temp}, %fd4630;
	}
	setp.eq.s32	%p3547, %r5256, 0;
	@%p3547 bra 	BB8_3406;
	bra.uni 	BB8_3402;

BB8_3406:
	setp.eq.f64	%p3550, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3551, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5265, 2146435072, 0, %p3551;
	xor.b32  	%r5266, %r5265, 2146435072;
	setp.lt.s32	%p3552, %r161, 0;
	selp.b32	%r5267, %r5266, %r5265, %p3552;
	selp.b32	%r5268, 1072693248, %r5267, %p3550;
	mov.u32 	%r5269, 0;
	mov.b64 	%fd6597, {%r5269, %r5268};
	bra.uni 	BB8_3407;

BB8_3398:
	mov.f64 	%fd6597, %fd6596;

BB8_3407:
	selp.f64	%fd2400, 0d3FF0000000000000, %fd6597, %p2467;
	mov.f64 	%fd6599, %fd6878;
	@!%p127 bra 	BB8_3409;
	bra.uni 	BB8_3408;

BB8_3408:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5270}, %fd6878;
	}
	xor.b32  	%r5271, %r5270, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5272, %temp}, %fd6878;
	}
	mov.b64 	%fd6599, {%r5272, %r5271};

BB8_3409:
	@%p2470 bra 	BB8_3412;
	bra.uni 	BB8_3410;

BB8_3412:
	selp.b32	%r5273, %r164, 0, %p2451;
	or.b32  	%r5274, %r5273, 2146435072;
	setp.lt.s32	%p3558, %r161, 0;
	selp.b32	%r5275, %r5274, %r5273, %p3558;
	mov.u32 	%r5276, 0;
	mov.b64 	%fd6599, {%r5276, %r5275};
	bra.uni 	BB8_3413;

BB8_3410:
	setp.gt.s32	%p3555, %r164, -1;
	@%p3555 bra 	BB8_3413;

	cvt.rzi.f64.f64	%fd5088, %fd4630;
	setp.neu.f64	%p3556, %fd5088, 0d4000000000000000;
	selp.f64	%fd6599, 0dFFF8000000000000, %fd6599, %p3556;

BB8_3413:
	@%p2475 bra 	BB8_3414;

	setp.gtu.f64	%p3560, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6600, %fd20;
	@%p3560 bra 	BB8_3423;

	and.b32  	%r5277, %r161, 2147483647;
	setp.ne.s32	%p3561, %r5277, 2146435072;
	@%p3561 bra 	BB8_3418;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5278, %temp}, %fd4630;
	}
	setp.eq.s32	%p3562, %r5278, 0;
	@%p3562 bra 	BB8_3422;
	bra.uni 	BB8_3418;

BB8_3422:
	setp.eq.f64	%p3565, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3566, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5287, 2146435072, 0, %p3566;
	xor.b32  	%r5288, %r5287, 2146435072;
	setp.lt.s32	%p3567, %r161, 0;
	selp.b32	%r5289, %r5288, %r5287, %p3567;
	selp.b32	%r5290, 1072693248, %r5289, %p3565;
	mov.u32 	%r5291, 0;
	mov.b64 	%fd6600, {%r5291, %r5290};
	bra.uni 	BB8_3423;

BB8_3414:
	mov.f64 	%fd6600, %fd6599;

BB8_3423:
	selp.f64	%fd5090, 0d3FF0000000000000, %fd6600, %p2484;
	div.rn.f64 	%fd5091, %fd6372, %fd5090;
	div.rn.f64 	%fd5092, %fd6371, %fd2400;
	sub.f64 	%fd2409, %fd5092, %fd5091;
	mov.f64 	%fd6602, %fd6875;
	@!%p126 bra 	BB8_3425;
	bra.uni 	BB8_3424;

BB8_3424:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5292}, %fd6875;
	}
	xor.b32  	%r5293, %r5292, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5294, %temp}, %fd6875;
	}
	mov.b64 	%fd6602, {%r5294, %r5293};

BB8_3425:
	@%p2453 bra 	BB8_3428;
	bra.uni 	BB8_3426;

BB8_3428:
	selp.b32	%r5295, %r162, 0, %p2451;
	or.b32  	%r5296, %r5295, 2146435072;
	setp.lt.s32	%p3573, %r161, 0;
	selp.b32	%r5297, %r5296, %r5295, %p3573;
	mov.u32 	%r5298, 0;
	mov.b64 	%fd6602, {%r5298, %r5297};
	bra.uni 	BB8_3429;

BB8_3426:
	setp.gt.s32	%p3570, %r162, -1;
	@%p3570 bra 	BB8_3429;

	cvt.rzi.f64.f64	%fd5094, %fd4630;
	setp.neu.f64	%p3571, %fd5094, 0d4000000000000000;
	selp.f64	%fd6602, 0dFFF8000000000000, %fd6602, %p3571;

BB8_3429:
	@%p2458 bra 	BB8_3430;

	setp.gtu.f64	%p3575, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6603, %fd19;
	@%p3575 bra 	BB8_3439;

	and.b32  	%r5299, %r161, 2147483647;
	setp.ne.s32	%p3576, %r5299, 2146435072;
	@%p3576 bra 	BB8_3434;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5300, %temp}, %fd4630;
	}
	setp.eq.s32	%p3577, %r5300, 0;
	@%p3577 bra 	BB8_3438;
	bra.uni 	BB8_3434;

BB8_3438:
	setp.eq.f64	%p3580, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3581, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5309, 2146435072, 0, %p3581;
	xor.b32  	%r5310, %r5309, 2146435072;
	setp.lt.s32	%p3582, %r161, 0;
	selp.b32	%r5311, %r5310, %r5309, %p3582;
	selp.b32	%r5312, 1072693248, %r5311, %p3580;
	mov.u32 	%r5313, 0;
	mov.b64 	%fd6603, {%r5313, %r5312};
	bra.uni 	BB8_3439;

BB8_3430:
	mov.f64 	%fd6603, %fd6602;

BB8_3439:
	selp.f64	%fd2418, 0d3FF0000000000000, %fd6603, %p2467;
	mov.f64 	%fd6605, %fd6878;
	@!%p127 bra 	BB8_3441;
	bra.uni 	BB8_3440;

BB8_3440:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5314}, %fd6878;
	}
	xor.b32  	%r5315, %r5314, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5316, %temp}, %fd6878;
	}
	mov.b64 	%fd6605, {%r5316, %r5315};

BB8_3441:
	@%p2470 bra 	BB8_3444;
	bra.uni 	BB8_3442;

BB8_3444:
	selp.b32	%r5317, %r164, 0, %p2451;
	or.b32  	%r5318, %r5317, 2146435072;
	setp.lt.s32	%p3588, %r161, 0;
	selp.b32	%r5319, %r5318, %r5317, %p3588;
	mov.u32 	%r5320, 0;
	mov.b64 	%fd6605, {%r5320, %r5319};
	bra.uni 	BB8_3445;

BB8_3442:
	setp.gt.s32	%p3585, %r164, -1;
	@%p3585 bra 	BB8_3445;

	cvt.rzi.f64.f64	%fd5097, %fd4630;
	setp.neu.f64	%p3586, %fd5097, 0d4000000000000000;
	selp.f64	%fd6605, 0dFFF8000000000000, %fd6605, %p3586;

BB8_3445:
	@%p2475 bra 	BB8_3446;

	setp.gtu.f64	%p3590, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6606, %fd20;
	@%p3590 bra 	BB8_3455;

	and.b32  	%r5321, %r161, 2147483647;
	setp.ne.s32	%p3591, %r5321, 2146435072;
	@%p3591 bra 	BB8_3450;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5322, %temp}, %fd4630;
	}
	setp.eq.s32	%p3592, %r5322, 0;
	@%p3592 bra 	BB8_3454;
	bra.uni 	BB8_3450;

BB8_3454:
	setp.eq.f64	%p3595, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3596, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5331, 2146435072, 0, %p3596;
	xor.b32  	%r5332, %r5331, 2146435072;
	setp.lt.s32	%p3597, %r161, 0;
	selp.b32	%r5333, %r5332, %r5331, %p3597;
	selp.b32	%r5334, 1072693248, %r5333, %p3595;
	mov.u32 	%r5335, 0;
	mov.b64 	%fd6606, {%r5335, %r5334};
	bra.uni 	BB8_3455;

BB8_3446:
	mov.f64 	%fd6606, %fd6605;

BB8_3455:
	mul.f64 	%fd5665, %fd45, 0d4008000000000000;
	mul.f64 	%fd5664, %fd55, %fd5665;
	mul.f64 	%fd5663, %fd45, %fd55;
	selp.f64	%fd5099, 0d3FF0000000000000, %fd6606, %p2484;
	div.rn.f64 	%fd5100, %fd6372, %fd5099;
	div.rn.f64 	%fd5101, %fd6371, %fd2418;
	sub.f64 	%fd5102, %fd5101, %fd5100;
	mul.f64 	%fd5103, %fd1948, %fd5102;
	mul.f64 	%fd5104, %fd2391, %fd2409;
	sub.f64 	%fd5105, %fd5104, %fd5103;
	div.rn.f64 	%fd2427, %fd5663, %fd1711;
	mul.f64 	%fd2428, %fd1903, %fd2427;
	add.f64 	%fd2429, %fd2428, %fd5105;
	div.rn.f64 	%fd2430, %fd5664, %fd1678;
	mov.f64 	%fd6608, %fd6875;
	@!%p126 bra 	BB8_3457;
	bra.uni 	BB8_3456;

BB8_3456:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5336}, %fd6875;
	}
	xor.b32  	%r5337, %r5336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5338, %temp}, %fd6875;
	}
	mov.b64 	%fd6608, {%r5338, %r5337};

BB8_3457:
	@%p2453 bra 	BB8_3460;
	bra.uni 	BB8_3458;

BB8_3460:
	selp.b32	%r5339, %r162, 0, %p2451;
	or.b32  	%r5340, %r5339, 2146435072;
	setp.lt.s32	%p3603, %r161, 0;
	selp.b32	%r5341, %r5340, %r5339, %p3603;
	mov.u32 	%r5342, 0;
	mov.b64 	%fd6608, {%r5342, %r5341};
	bra.uni 	BB8_3461;

BB8_3458:
	setp.gt.s32	%p3600, %r162, -1;
	@%p3600 bra 	BB8_3461;

	cvt.rzi.f64.f64	%fd5107, %fd4630;
	setp.neu.f64	%p3601, %fd5107, 0d4000000000000000;
	selp.f64	%fd6608, 0dFFF8000000000000, %fd6608, %p3601;

BB8_3461:
	@%p2458 bra 	BB8_3462;

	setp.gtu.f64	%p3605, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6609, %fd19;
	@%p3605 bra 	BB8_3471;

	and.b32  	%r5343, %r161, 2147483647;
	setp.ne.s32	%p3606, %r5343, 2146435072;
	@%p3606 bra 	BB8_3466;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5344, %temp}, %fd4630;
	}
	setp.eq.s32	%p3607, %r5344, 0;
	@%p3607 bra 	BB8_3470;
	bra.uni 	BB8_3466;

BB8_3470:
	setp.eq.f64	%p3610, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3611, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5353, 2146435072, 0, %p3611;
	xor.b32  	%r5354, %r5353, 2146435072;
	setp.lt.s32	%p3612, %r161, 0;
	selp.b32	%r5355, %r5354, %r5353, %p3612;
	selp.b32	%r5356, 1072693248, %r5355, %p3610;
	mov.u32 	%r5357, 0;
	mov.b64 	%fd6609, {%r5357, %r5356};
	bra.uni 	BB8_3471;

BB8_3462:
	mov.f64 	%fd6609, %fd6608;

BB8_3471:
	selp.f64	%fd2439, 0d3FF0000000000000, %fd6609, %p2467;
	mov.f64 	%fd6611, %fd6878;
	@!%p127 bra 	BB8_3473;
	bra.uni 	BB8_3472;

BB8_3472:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5358}, %fd6878;
	}
	xor.b32  	%r5359, %r5358, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5360, %temp}, %fd6878;
	}
	mov.b64 	%fd6611, {%r5360, %r5359};

BB8_3473:
	@%p2470 bra 	BB8_3476;
	bra.uni 	BB8_3474;

BB8_3476:
	selp.b32	%r5361, %r164, 0, %p2451;
	or.b32  	%r5362, %r5361, 2146435072;
	setp.lt.s32	%p3618, %r161, 0;
	selp.b32	%r5363, %r5362, %r5361, %p3618;
	mov.u32 	%r5364, 0;
	mov.b64 	%fd6611, {%r5364, %r5363};
	bra.uni 	BB8_3477;

BB8_3474:
	setp.gt.s32	%p3615, %r164, -1;
	@%p3615 bra 	BB8_3477;

	cvt.rzi.f64.f64	%fd5110, %fd4630;
	setp.neu.f64	%p3616, %fd5110, 0d4000000000000000;
	selp.f64	%fd6611, 0dFFF8000000000000, %fd6611, %p3616;

BB8_3477:
	@%p2475 bra 	BB8_3478;

	setp.gtu.f64	%p3620, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6612, %fd20;
	@%p3620 bra 	BB8_3487;

	and.b32  	%r5365, %r161, 2147483647;
	setp.ne.s32	%p3621, %r5365, 2146435072;
	@%p3621 bra 	BB8_3482;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5366, %temp}, %fd4630;
	}
	setp.eq.s32	%p3622, %r5366, 0;
	@%p3622 bra 	BB8_3486;
	bra.uni 	BB8_3482;

BB8_3486:
	setp.eq.f64	%p3625, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3626, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5375, 2146435072, 0, %p3626;
	xor.b32  	%r5376, %r5375, 2146435072;
	setp.lt.s32	%p3627, %r161, 0;
	selp.b32	%r5377, %r5376, %r5375, %p3627;
	selp.b32	%r5378, 1072693248, %r5377, %p3625;
	mov.u32 	%r5379, 0;
	mov.b64 	%fd6612, {%r5379, %r5378};
	bra.uni 	BB8_3487;

BB8_3478:
	mov.f64 	%fd6612, %fd6611;

BB8_3487:
	mul.f64 	%fd5668, %fd45, 0d402E000000000000;
	mul.f64 	%fd5667, %fd45, %fd5668;
	mul.f64 	%fd5666, %fd55, %fd5667;
	selp.f64	%fd5112, 0d3FF0000000000000, %fd6612, %p2484;
	div.rn.f64 	%fd5113, %fd1917, %fd5112;
	div.rn.f64 	%fd5114, %fd1907, %fd2439;
	sub.f64 	%fd5115, %fd5114, %fd5113;
	fma.rn.f64 	%fd5116, %fd2430, %fd5115, %fd2429;
	div.rn.f64 	%fd5117, %fd5666, %fd1763;
	sub.f64 	%fd5118, %fd5117, %fd1986;
	mul.f64 	%fd2448, %fd6373, %fd5118;
	add.f64 	%fd5119, %fd5116, %fd2448;
	fma.rn.f64 	%fd2449, %fd22, %fd5119, %fd2390;
	st.global.f64 	[%rd11+8], %fd2449;
	mov.f64 	%fd6614, %fd6875;
	@!%p126 bra 	BB8_3489;
	bra.uni 	BB8_3488;

BB8_3488:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5380}, %fd6875;
	}
	xor.b32  	%r5381, %r5380, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5382, %temp}, %fd6875;
	}
	mov.b64 	%fd6614, {%r5382, %r5381};

BB8_3489:
	@%p2453 bra 	BB8_3492;
	bra.uni 	BB8_3490;

BB8_3492:
	selp.b32	%r5383, %r162, 0, %p2451;
	or.b32  	%r5384, %r5383, 2146435072;
	setp.lt.s32	%p3633, %r161, 0;
	selp.b32	%r5385, %r5384, %r5383, %p3633;
	mov.u32 	%r5386, 0;
	mov.b64 	%fd6614, {%r5386, %r5385};
	bra.uni 	BB8_3493;

BB8_3490:
	setp.gt.s32	%p3630, %r162, -1;
	@%p3630 bra 	BB8_3493;

	cvt.rzi.f64.f64	%fd5121, %fd4630;
	setp.neu.f64	%p3631, %fd5121, 0d4000000000000000;
	selp.f64	%fd6614, 0dFFF8000000000000, %fd6614, %p3631;

BB8_3493:
	@%p2458 bra 	BB8_3494;

	setp.gtu.f64	%p3635, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6615, %fd19;
	@%p3635 bra 	BB8_3503;

	and.b32  	%r5387, %r161, 2147483647;
	setp.ne.s32	%p3636, %r5387, 2146435072;
	@%p3636 bra 	BB8_3498;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5388, %temp}, %fd4630;
	}
	setp.eq.s32	%p3637, %r5388, 0;
	@%p3637 bra 	BB8_3502;
	bra.uni 	BB8_3498;

BB8_3502:
	setp.eq.f64	%p3640, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3641, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5397, 2146435072, 0, %p3641;
	xor.b32  	%r5398, %r5397, 2146435072;
	setp.lt.s32	%p3642, %r161, 0;
	selp.b32	%r5399, %r5398, %r5397, %p3642;
	selp.b32	%r5400, 1072693248, %r5399, %p3640;
	mov.u32 	%r5401, 0;
	mov.b64 	%fd6615, {%r5401, %r5400};
	bra.uni 	BB8_3503;

BB8_3494:
	mov.f64 	%fd6615, %fd6614;

BB8_3503:
	selp.f64	%fd2458, 0d3FF0000000000000, %fd6615, %p2467;
	mov.f64 	%fd6617, %fd6878;
	@!%p127 bra 	BB8_3505;
	bra.uni 	BB8_3504;

BB8_3504:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5402}, %fd6878;
	}
	xor.b32  	%r5403, %r5402, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5404, %temp}, %fd6878;
	}
	mov.b64 	%fd6617, {%r5404, %r5403};

BB8_3505:
	@%p2470 bra 	BB8_3508;
	bra.uni 	BB8_3506;

BB8_3508:
	selp.b32	%r5405, %r164, 0, %p2451;
	or.b32  	%r5406, %r5405, 2146435072;
	setp.lt.s32	%p3648, %r161, 0;
	selp.b32	%r5407, %r5406, %r5405, %p3648;
	mov.u32 	%r5408, 0;
	mov.b64 	%fd6617, {%r5408, %r5407};
	bra.uni 	BB8_3509;

BB8_3506:
	setp.gt.s32	%p3645, %r164, -1;
	@%p3645 bra 	BB8_3509;

	cvt.rzi.f64.f64	%fd5124, %fd4630;
	setp.neu.f64	%p3646, %fd5124, 0d4000000000000000;
	selp.f64	%fd6617, 0dFFF8000000000000, %fd6617, %p3646;

BB8_3509:
	@%p2475 bra 	BB8_3510;

	setp.gtu.f64	%p3650, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6618, %fd20;
	@%p3650 bra 	BB8_3519;

	and.b32  	%r5409, %r161, 2147483647;
	setp.ne.s32	%p3651, %r5409, 2146435072;
	@%p3651 bra 	BB8_3514;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5410, %temp}, %fd4630;
	}
	setp.eq.s32	%p3652, %r5410, 0;
	@%p3652 bra 	BB8_3518;
	bra.uni 	BB8_3514;

BB8_3518:
	setp.eq.f64	%p3655, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3656, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5419, 2146435072, 0, %p3656;
	xor.b32  	%r5420, %r5419, 2146435072;
	setp.lt.s32	%p3657, %r161, 0;
	selp.b32	%r5421, %r5420, %r5419, %p3657;
	selp.b32	%r5422, 1072693248, %r5421, %p3655;
	mov.u32 	%r5423, 0;
	mov.b64 	%fd6618, {%r5423, %r5422};
	bra.uni 	BB8_3519;

BB8_3510:
	mov.f64 	%fd6618, %fd6617;

BB8_3519:
	selp.f64	%fd5126, 0d3FF0000000000000, %fd6618, %p2484;
	div.rn.f64 	%fd5127, %fd6372, %fd5126;
	div.rn.f64 	%fd5128, %fd6371, %fd2458;
	sub.f64 	%fd2467, %fd5128, %fd5127;
	mov.f64 	%fd6620, %fd6875;
	@!%p126 bra 	BB8_3521;
	bra.uni 	BB8_3520;

BB8_3520:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5424}, %fd6875;
	}
	xor.b32  	%r5425, %r5424, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5426, %temp}, %fd6875;
	}
	mov.b64 	%fd6620, {%r5426, %r5425};

BB8_3521:
	@%p2453 bra 	BB8_3524;
	bra.uni 	BB8_3522;

BB8_3524:
	selp.b32	%r5427, %r162, 0, %p2451;
	or.b32  	%r5428, %r5427, 2146435072;
	setp.lt.s32	%p3663, %r161, 0;
	selp.b32	%r5429, %r5428, %r5427, %p3663;
	mov.u32 	%r5430, 0;
	mov.b64 	%fd6620, {%r5430, %r5429};
	bra.uni 	BB8_3525;

BB8_3522:
	setp.gt.s32	%p3660, %r162, -1;
	@%p3660 bra 	BB8_3525;

	cvt.rzi.f64.f64	%fd5130, %fd4630;
	setp.neu.f64	%p3661, %fd5130, 0d4000000000000000;
	selp.f64	%fd6620, 0dFFF8000000000000, %fd6620, %p3661;

BB8_3525:
	@%p2458 bra 	BB8_3526;

	setp.gtu.f64	%p3665, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6621, %fd19;
	@%p3665 bra 	BB8_3535;

	and.b32  	%r5431, %r161, 2147483647;
	setp.ne.s32	%p3666, %r5431, 2146435072;
	@%p3666 bra 	BB8_3530;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5432, %temp}, %fd4630;
	}
	setp.eq.s32	%p3667, %r5432, 0;
	@%p3667 bra 	BB8_3534;
	bra.uni 	BB8_3530;

BB8_3534:
	setp.eq.f64	%p3670, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3671, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5441, 2146435072, 0, %p3671;
	xor.b32  	%r5442, %r5441, 2146435072;
	setp.lt.s32	%p3672, %r161, 0;
	selp.b32	%r5443, %r5442, %r5441, %p3672;
	selp.b32	%r5444, 1072693248, %r5443, %p3670;
	mov.u32 	%r5445, 0;
	mov.b64 	%fd6621, {%r5445, %r5444};
	bra.uni 	BB8_3535;

BB8_3526:
	mov.f64 	%fd6621, %fd6620;

BB8_3535:
	selp.f64	%fd2476, 0d3FF0000000000000, %fd6621, %p2467;
	mov.f64 	%fd6623, %fd6878;
	@!%p127 bra 	BB8_3537;
	bra.uni 	BB8_3536;

BB8_3536:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5446}, %fd6878;
	}
	xor.b32  	%r5447, %r5446, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5448, %temp}, %fd6878;
	}
	mov.b64 	%fd6623, {%r5448, %r5447};

BB8_3537:
	@%p2470 bra 	BB8_3540;
	bra.uni 	BB8_3538;

BB8_3540:
	selp.b32	%r5449, %r164, 0, %p2451;
	or.b32  	%r5450, %r5449, 2146435072;
	setp.lt.s32	%p3678, %r161, 0;
	selp.b32	%r5451, %r5450, %r5449, %p3678;
	mov.u32 	%r5452, 0;
	mov.b64 	%fd6623, {%r5452, %r5451};
	bra.uni 	BB8_3541;

BB8_3538:
	setp.gt.s32	%p3675, %r164, -1;
	@%p3675 bra 	BB8_3541;

	cvt.rzi.f64.f64	%fd5133, %fd4630;
	setp.neu.f64	%p3676, %fd5133, 0d4000000000000000;
	selp.f64	%fd6623, 0dFFF8000000000000, %fd6623, %p3676;

BB8_3541:
	@%p2475 bra 	BB8_3542;

	setp.gtu.f64	%p3680, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6624, %fd20;
	@%p3680 bra 	BB8_3551;

	and.b32  	%r5453, %r161, 2147483647;
	setp.ne.s32	%p3681, %r5453, 2146435072;
	@%p3681 bra 	BB8_3546;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5454, %temp}, %fd4630;
	}
	setp.eq.s32	%p3682, %r5454, 0;
	@%p3682 bra 	BB8_3550;
	bra.uni 	BB8_3546;

BB8_3550:
	setp.eq.f64	%p3685, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3686, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5463, 2146435072, 0, %p3686;
	xor.b32  	%r5464, %r5463, 2146435072;
	setp.lt.s32	%p3687, %r161, 0;
	selp.b32	%r5465, %r5464, %r5463, %p3687;
	selp.b32	%r5466, 1072693248, %r5465, %p3685;
	mov.u32 	%r5467, 0;
	mov.b64 	%fd6624, {%r5467, %r5466};
	bra.uni 	BB8_3551;

BB8_3542:
	mov.f64 	%fd6624, %fd6623;

BB8_3551:
	selp.f64	%fd5135, 0d3FF0000000000000, %fd6624, %p2484;
	div.rn.f64 	%fd5136, %fd1741, %fd5135;
	div.rn.f64 	%fd5137, %fd1731, %fd2476;
	sub.f64 	%fd5138, %fd5137, %fd5136;
	mul.f64 	%fd5139, %fd2344, %fd5138;
	fma.rn.f64 	%fd5140, %fd1800, %fd2467, %fd5139;
	fma.rn.f64 	%fd5141, %fd6373, %fd1862, %fd5140;
	fma.rn.f64 	%fd2485, %fd1764, %fd2362, %fd5141;
	mov.f64 	%fd6626, %fd6875;
	@!%p126 bra 	BB8_3553;
	bra.uni 	BB8_3552;

BB8_3552:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5468}, %fd6875;
	}
	xor.b32  	%r5469, %r5468, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5470, %temp}, %fd6875;
	}
	mov.b64 	%fd6626, {%r5470, %r5469};

BB8_3553:
	@%p2453 bra 	BB8_3556;
	bra.uni 	BB8_3554;

BB8_3556:
	selp.b32	%r5471, %r162, 0, %p2451;
	or.b32  	%r5472, %r5471, 2146435072;
	setp.lt.s32	%p3693, %r161, 0;
	selp.b32	%r5473, %r5472, %r5471, %p3693;
	mov.u32 	%r5474, 0;
	mov.b64 	%fd6626, {%r5474, %r5473};
	bra.uni 	BB8_3557;

BB8_3554:
	setp.gt.s32	%p3690, %r162, -1;
	@%p3690 bra 	BB8_3557;

	cvt.rzi.f64.f64	%fd5143, %fd4630;
	setp.neu.f64	%p3691, %fd5143, 0d4000000000000000;
	selp.f64	%fd6626, 0dFFF8000000000000, %fd6626, %p3691;

BB8_3557:
	@%p2458 bra 	BB8_3558;

	setp.gtu.f64	%p3695, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6627, %fd19;
	@%p3695 bra 	BB8_3567;

	and.b32  	%r5475, %r161, 2147483647;
	setp.ne.s32	%p3696, %r5475, 2146435072;
	@%p3696 bra 	BB8_3562;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5476, %temp}, %fd4630;
	}
	setp.eq.s32	%p3697, %r5476, 0;
	@%p3697 bra 	BB8_3566;
	bra.uni 	BB8_3562;

BB8_3566:
	setp.eq.f64	%p3700, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3701, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5485, 2146435072, 0, %p3701;
	xor.b32  	%r5486, %r5485, 2146435072;
	setp.lt.s32	%p3702, %r161, 0;
	selp.b32	%r5487, %r5486, %r5485, %p3702;
	selp.b32	%r5488, 1072693248, %r5487, %p3700;
	mov.u32 	%r5489, 0;
	mov.b64 	%fd6627, {%r5489, %r5488};
	bra.uni 	BB8_3567;

BB8_3558:
	mov.f64 	%fd6627, %fd6626;

BB8_3567:
	selp.f64	%fd2494, 0d3FF0000000000000, %fd6627, %p2467;
	mov.f64 	%fd6629, %fd6878;
	@!%p127 bra 	BB8_3569;
	bra.uni 	BB8_3568;

BB8_3568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5490}, %fd6878;
	}
	xor.b32  	%r5491, %r5490, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5492, %temp}, %fd6878;
	}
	mov.b64 	%fd6629, {%r5492, %r5491};

BB8_3569:
	@%p2470 bra 	BB8_3572;
	bra.uni 	BB8_3570;

BB8_3572:
	selp.b32	%r5493, %r164, 0, %p2451;
	or.b32  	%r5494, %r5493, 2146435072;
	setp.lt.s32	%p3708, %r161, 0;
	selp.b32	%r5495, %r5494, %r5493, %p3708;
	mov.u32 	%r5496, 0;
	mov.b64 	%fd6629, {%r5496, %r5495};
	bra.uni 	BB8_3573;

BB8_3570:
	setp.gt.s32	%p3705, %r164, -1;
	@%p3705 bra 	BB8_3573;

	cvt.rzi.f64.f64	%fd5146, %fd4630;
	setp.neu.f64	%p3706, %fd5146, 0d4000000000000000;
	selp.f64	%fd6629, 0dFFF8000000000000, %fd6629, %p3706;

BB8_3573:
	@%p2475 bra 	BB8_3574;

	setp.gtu.f64	%p3710, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6630, %fd20;
	@%p3710 bra 	BB8_3583;

	and.b32  	%r5497, %r161, 2147483647;
	setp.ne.s32	%p3711, %r5497, 2146435072;
	@%p3711 bra 	BB8_3578;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5498, %temp}, %fd4630;
	}
	setp.eq.s32	%p3712, %r5498, 0;
	@%p3712 bra 	BB8_3582;
	bra.uni 	BB8_3578;

BB8_3582:
	setp.eq.f64	%p3715, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3716, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5507, 2146435072, 0, %p3716;
	xor.b32  	%r5508, %r5507, 2146435072;
	setp.lt.s32	%p3717, %r161, 0;
	selp.b32	%r5509, %r5508, %r5507, %p3717;
	selp.b32	%r5510, 1072693248, %r5509, %p3715;
	mov.u32 	%r5511, 0;
	mov.b64 	%fd6630, {%r5511, %r5510};
	bra.uni 	BB8_3583;

BB8_3574:
	mov.f64 	%fd6630, %fd6629;

BB8_3583:
	selp.f64	%fd5148, 0d3FF0000000000000, %fd6630, %p2484;
	div.rn.f64 	%fd5149, %fd1741, %fd5148;
	div.rn.f64 	%fd5150, %fd1731, %fd2494;
	sub.f64 	%fd5151, %fd5150, %fd5149;
	mul.f64 	%fd5152, %fd1767, %fd5151;
	sub.f64 	%fd2503, %fd2485, %fd5152;
	mov.f64 	%fd6632, %fd6878;
	@!%p127 bra 	BB8_3585;
	bra.uni 	BB8_3584;

BB8_3584:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5512}, %fd6878;
	}
	xor.b32  	%r5513, %r5512, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5514, %temp}, %fd6878;
	}
	mov.b64 	%fd6632, {%r5514, %r5513};

BB8_3585:
	@%p2470 bra 	BB8_3588;
	bra.uni 	BB8_3586;

BB8_3588:
	selp.b32	%r5515, %r164, 0, %p2451;
	or.b32  	%r5516, %r5515, 2146435072;
	setp.lt.s32	%p3723, %r161, 0;
	selp.b32	%r5517, %r5516, %r5515, %p3723;
	mov.u32 	%r5518, 0;
	mov.b64 	%fd6632, {%r5518, %r5517};
	bra.uni 	BB8_3589;

BB8_3586:
	setp.gt.s32	%p3720, %r164, -1;
	@%p3720 bra 	BB8_3589;

	cvt.rzi.f64.f64	%fd5154, %fd4630;
	setp.neu.f64	%p3721, %fd5154, 0d4000000000000000;
	selp.f64	%fd6632, 0dFFF8000000000000, %fd6632, %p3721;

BB8_3589:
	@%p2475 bra 	BB8_3590;

	setp.gtu.f64	%p3725, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6633, %fd20;
	@%p3725 bra 	BB8_3599;

	and.b32  	%r5519, %r161, 2147483647;
	setp.ne.s32	%p3726, %r5519, 2146435072;
	@%p3726 bra 	BB8_3594;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5520, %temp}, %fd4630;
	}
	setp.eq.s32	%p3727, %r5520, 0;
	@%p3727 bra 	BB8_3598;
	bra.uni 	BB8_3594;

BB8_3598:
	setp.eq.f64	%p3730, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3731, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5529, 2146435072, 0, %p3731;
	xor.b32  	%r5530, %r5529, 2146435072;
	setp.lt.s32	%p3732, %r161, 0;
	selp.b32	%r5531, %r5530, %r5529, %p3732;
	selp.b32	%r5532, 1072693248, %r5531, %p3730;
	mov.u32 	%r5533, 0;
	mov.b64 	%fd6633, {%r5533, %r5532};
	bra.uni 	BB8_3599;

BB8_3590:
	mov.f64 	%fd6633, %fd6632;

BB8_3599:
	mul.f64 	%fd5811, %fd6373, %fd1786;
	selp.f64	%fd5156, 0d3FF0000000000000, %fd6633, %p2484;
	mul.f64 	%fd5157, %fd1711, %fd5156;
	div.rn.f64 	%fd5158, %fd74, %fd5157;
	sub.f64 	%fd5159, %fd2503, %fd5811;
	fma.rn.f64 	%fd5160, %fd6372, %fd5158, %fd5159;
	add.f64 	%fd5161, %fd1797, %fd5160;
	fma.rn.f64 	%fd2512, %fd23, %fd5161, %fd2449;
	st.global.f64 	[%rd11+8], %fd2512;
	mov.f64 	%fd6635, %fd6875;
	@!%p126 bra 	BB8_3601;
	bra.uni 	BB8_3600;

BB8_3600:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5534}, %fd6875;
	}
	xor.b32  	%r5535, %r5534, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5536, %temp}, %fd6875;
	}
	mov.b64 	%fd6635, {%r5536, %r5535};

BB8_3601:
	@%p2453 bra 	BB8_3604;
	bra.uni 	BB8_3602;

BB8_3604:
	selp.b32	%r5537, %r162, 0, %p2451;
	or.b32  	%r5538, %r5537, 2146435072;
	setp.lt.s32	%p3738, %r161, 0;
	selp.b32	%r5539, %r5538, %r5537, %p3738;
	mov.u32 	%r5540, 0;
	mov.b64 	%fd6635, {%r5540, %r5539};
	bra.uni 	BB8_3605;

BB8_3602:
	setp.gt.s32	%p3735, %r162, -1;
	@%p3735 bra 	BB8_3605;

	cvt.rzi.f64.f64	%fd5163, %fd4630;
	setp.neu.f64	%p3736, %fd5163, 0d4000000000000000;
	selp.f64	%fd6635, 0dFFF8000000000000, %fd6635, %p3736;

BB8_3605:
	@%p2458 bra 	BB8_3606;

	setp.gtu.f64	%p3740, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6636, %fd19;
	@%p3740 bra 	BB8_3615;

	and.b32  	%r5541, %r161, 2147483647;
	setp.ne.s32	%p3741, %r5541, 2146435072;
	@%p3741 bra 	BB8_3610;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5542, %temp}, %fd4630;
	}
	setp.eq.s32	%p3742, %r5542, 0;
	@%p3742 bra 	BB8_3614;
	bra.uni 	BB8_3610;

BB8_3614:
	setp.eq.f64	%p3745, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3746, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5551, 2146435072, 0, %p3746;
	xor.b32  	%r5552, %r5551, 2146435072;
	setp.lt.s32	%p3747, %r161, 0;
	selp.b32	%r5553, %r5552, %r5551, %p3747;
	selp.b32	%r5554, 1072693248, %r5553, %p3745;
	mov.u32 	%r5555, 0;
	mov.b64 	%fd6636, {%r5555, %r5554};
	bra.uni 	BB8_3615;

BB8_3606:
	mov.f64 	%fd6636, %fd6635;

BB8_3615:
	selp.f64	%fd2521, 0d3FF0000000000000, %fd6636, %p2467;
	mov.f64 	%fd6638, %fd6878;
	@!%p127 bra 	BB8_3617;
	bra.uni 	BB8_3616;

BB8_3616:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5556}, %fd6878;
	}
	xor.b32  	%r5557, %r5556, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5558, %temp}, %fd6878;
	}
	mov.b64 	%fd6638, {%r5558, %r5557};

BB8_3617:
	@%p2470 bra 	BB8_3620;
	bra.uni 	BB8_3618;

BB8_3620:
	selp.b32	%r5559, %r164, 0, %p2451;
	or.b32  	%r5560, %r5559, 2146435072;
	setp.lt.s32	%p3753, %r161, 0;
	selp.b32	%r5561, %r5560, %r5559, %p3753;
	mov.u32 	%r5562, 0;
	mov.b64 	%fd6638, {%r5562, %r5561};
	bra.uni 	BB8_3621;

BB8_3618:
	setp.gt.s32	%p3750, %r164, -1;
	@%p3750 bra 	BB8_3621;

	cvt.rzi.f64.f64	%fd5166, %fd4630;
	setp.neu.f64	%p3751, %fd5166, 0d4000000000000000;
	selp.f64	%fd6638, 0dFFF8000000000000, %fd6638, %p3751;

BB8_3621:
	@%p2475 bra 	BB8_3622;

	setp.gtu.f64	%p3755, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6639, %fd20;
	@%p3755 bra 	BB8_3631;

	and.b32  	%r5563, %r161, 2147483647;
	setp.ne.s32	%p3756, %r5563, 2146435072;
	@%p3756 bra 	BB8_3626;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5564, %temp}, %fd4630;
	}
	setp.eq.s32	%p3757, %r5564, 0;
	@%p3757 bra 	BB8_3630;
	bra.uni 	BB8_3626;

BB8_3630:
	setp.eq.f64	%p3760, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3761, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5573, 2146435072, 0, %p3761;
	xor.b32  	%r5574, %r5573, 2146435072;
	setp.lt.s32	%p3762, %r161, 0;
	selp.b32	%r5575, %r5574, %r5573, %p3762;
	selp.b32	%r5576, 1072693248, %r5575, %p3760;
	mov.u32 	%r5577, 0;
	mov.b64 	%fd6639, {%r5577, %r5576};
	bra.uni 	BB8_3631;

BB8_3622:
	mov.f64 	%fd6639, %fd6638;

BB8_3631:
	mul.f64 	%fd5670, %fd55, 0d4008000000000000;
	mul.f64 	%fd5669, %fd45, %fd5670;
	selp.f64	%fd5168, 0d3FF0000000000000, %fd6639, %p2484;
	div.rn.f64 	%fd5169, %fd6372, %fd5168;
	div.rn.f64 	%fd5170, %fd6371, %fd2521;
	sub.f64 	%fd5171, %fd5170, %fd5169;
	mul.f64 	%fd2530, %fd1764, %fd2427;
	fma.rn.f64 	%fd2531, %fd2114, %fd5171, %fd2530;
	div.rn.f64 	%fd2532, %fd5669, %fd1678;
	mov.f64 	%fd6641, %fd6875;
	@!%p126 bra 	BB8_3633;
	bra.uni 	BB8_3632;

BB8_3632:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5578}, %fd6875;
	}
	xor.b32  	%r5579, %r5578, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5580, %temp}, %fd6875;
	}
	mov.b64 	%fd6641, {%r5580, %r5579};

BB8_3633:
	@%p2453 bra 	BB8_3636;
	bra.uni 	BB8_3634;

BB8_3636:
	selp.b32	%r5581, %r162, 0, %p2451;
	or.b32  	%r5582, %r5581, 2146435072;
	setp.lt.s32	%p3768, %r161, 0;
	selp.b32	%r5583, %r5582, %r5581, %p3768;
	mov.u32 	%r5584, 0;
	mov.b64 	%fd6641, {%r5584, %r5583};
	bra.uni 	BB8_3637;

BB8_3634:
	setp.gt.s32	%p3765, %r162, -1;
	@%p3765 bra 	BB8_3637;

	cvt.rzi.f64.f64	%fd5173, %fd4630;
	setp.neu.f64	%p3766, %fd5173, 0d4000000000000000;
	selp.f64	%fd6641, 0dFFF8000000000000, %fd6641, %p3766;

BB8_3637:
	@%p2458 bra 	BB8_3638;

	setp.gtu.f64	%p3770, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6642, %fd19;
	@%p3770 bra 	BB8_3647;

	and.b32  	%r5585, %r161, 2147483647;
	setp.ne.s32	%p3771, %r5585, 2146435072;
	@%p3771 bra 	BB8_3642;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5586, %temp}, %fd4630;
	}
	setp.eq.s32	%p3772, %r5586, 0;
	@%p3772 bra 	BB8_3646;
	bra.uni 	BB8_3642;

BB8_3646:
	setp.eq.f64	%p3775, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3776, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5595, 2146435072, 0, %p3776;
	xor.b32  	%r5596, %r5595, 2146435072;
	setp.lt.s32	%p3777, %r161, 0;
	selp.b32	%r5597, %r5596, %r5595, %p3777;
	selp.b32	%r5598, 1072693248, %r5597, %p3775;
	mov.u32 	%r5599, 0;
	mov.b64 	%fd6642, {%r5599, %r5598};
	bra.uni 	BB8_3647;

BB8_3638:
	mov.f64 	%fd6642, %fd6641;

BB8_3647:
	selp.f64	%fd2541, 0d3FF0000000000000, %fd6642, %p2467;
	mov.f64 	%fd6644, %fd6878;
	@!%p127 bra 	BB8_3649;
	bra.uni 	BB8_3648;

BB8_3648:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5600}, %fd6878;
	}
	xor.b32  	%r5601, %r5600, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5602, %temp}, %fd6878;
	}
	mov.b64 	%fd6644, {%r5602, %r5601};

BB8_3649:
	@%p2470 bra 	BB8_3652;
	bra.uni 	BB8_3650;

BB8_3652:
	selp.b32	%r5603, %r164, 0, %p2451;
	or.b32  	%r5604, %r5603, 2146435072;
	setp.lt.s32	%p3783, %r161, 0;
	selp.b32	%r5605, %r5604, %r5603, %p3783;
	mov.u32 	%r5606, 0;
	mov.b64 	%fd6644, {%r5606, %r5605};
	bra.uni 	BB8_3653;

BB8_3650:
	setp.gt.s32	%p3780, %r164, -1;
	@%p3780 bra 	BB8_3653;

	cvt.rzi.f64.f64	%fd5176, %fd4630;
	setp.neu.f64	%p3781, %fd5176, 0d4000000000000000;
	selp.f64	%fd6644, 0dFFF8000000000000, %fd6644, %p3781;

BB8_3653:
	@%p2475 bra 	BB8_3654;

	setp.gtu.f64	%p3785, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6645, %fd20;
	@%p3785 bra 	BB8_3663;

	and.b32  	%r5607, %r161, 2147483647;
	setp.ne.s32	%p3786, %r5607, 2146435072;
	@%p3786 bra 	BB8_3658;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5608, %temp}, %fd4630;
	}
	setp.eq.s32	%p3787, %r5608, 0;
	@%p3787 bra 	BB8_3662;
	bra.uni 	BB8_3658;

BB8_3662:
	setp.eq.f64	%p3790, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3791, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5617, 2146435072, 0, %p3791;
	xor.b32  	%r5618, %r5617, 2146435072;
	setp.lt.s32	%p3792, %r161, 0;
	selp.b32	%r5619, %r5618, %r5617, %p3792;
	selp.b32	%r5620, 1072693248, %r5619, %p3790;
	mov.u32 	%r5621, 0;
	mov.b64 	%fd6645, {%r5621, %r5620};
	bra.uni 	BB8_3663;

BB8_3654:
	mov.f64 	%fd6645, %fd6644;

BB8_3663:
	selp.f64	%fd5178, 0d3FF0000000000000, %fd6645, %p2484;
	div.rn.f64 	%fd5179, %fd1741, %fd5178;
	div.rn.f64 	%fd5180, %fd1731, %fd2541;
	sub.f64 	%fd5181, %fd5180, %fd5179;
	fma.rn.f64 	%fd5182, %fd2532, %fd5181, %fd2531;
	add.f64 	%fd5183, %fd2151, %fd5182;
	fma.rn.f64 	%fd2550, %fd24, %fd5183, %fd2512;
	st.global.f64 	[%rd11+8], %fd2550;
	mov.f64 	%fd6647, %fd6875;
	@!%p126 bra 	BB8_3665;
	bra.uni 	BB8_3664;

BB8_3664:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5622}, %fd6875;
	}
	xor.b32  	%r5623, %r5622, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5624, %temp}, %fd6875;
	}
	mov.b64 	%fd6647, {%r5624, %r5623};

BB8_3665:
	@%p2453 bra 	BB8_3668;
	bra.uni 	BB8_3666;

BB8_3668:
	selp.b32	%r5625, %r162, 0, %p2451;
	or.b32  	%r5626, %r5625, 2146435072;
	setp.lt.s32	%p3798, %r161, 0;
	selp.b32	%r5627, %r5626, %r5625, %p3798;
	mov.u32 	%r5628, 0;
	mov.b64 	%fd6647, {%r5628, %r5627};
	bra.uni 	BB8_3669;

BB8_3666:
	setp.gt.s32	%p3795, %r162, -1;
	@%p3795 bra 	BB8_3669;

	cvt.rzi.f64.f64	%fd5185, %fd4630;
	setp.neu.f64	%p3796, %fd5185, 0d4000000000000000;
	selp.f64	%fd6647, 0dFFF8000000000000, %fd6647, %p3796;

BB8_3669:
	@%p2458 bra 	BB8_3670;

	setp.gtu.f64	%p3800, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6648, %fd19;
	@%p3800 bra 	BB8_3679;

	and.b32  	%r5629, %r161, 2147483647;
	setp.ne.s32	%p3801, %r5629, 2146435072;
	@%p3801 bra 	BB8_3674;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5630, %temp}, %fd4630;
	}
	setp.eq.s32	%p3802, %r5630, 0;
	@%p3802 bra 	BB8_3678;
	bra.uni 	BB8_3674;

BB8_3678:
	setp.eq.f64	%p3805, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3806, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5639, 2146435072, 0, %p3806;
	xor.b32  	%r5640, %r5639, 2146435072;
	setp.lt.s32	%p3807, %r161, 0;
	selp.b32	%r5641, %r5640, %r5639, %p3807;
	selp.b32	%r5642, 1072693248, %r5641, %p3805;
	mov.u32 	%r5643, 0;
	mov.b64 	%fd6648, {%r5643, %r5642};
	bra.uni 	BB8_3679;

BB8_3670:
	mov.f64 	%fd6648, %fd6647;

BB8_3679:
	selp.f64	%fd2559, 0d3FF0000000000000, %fd6648, %p2467;
	mov.f64 	%fd6650, %fd6878;
	@!%p127 bra 	BB8_3681;
	bra.uni 	BB8_3680;

BB8_3680:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5644}, %fd6878;
	}
	xor.b32  	%r5645, %r5644, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5646, %temp}, %fd6878;
	}
	mov.b64 	%fd6650, {%r5646, %r5645};

BB8_3681:
	@%p2470 bra 	BB8_3684;
	bra.uni 	BB8_3682;

BB8_3684:
	selp.b32	%r5647, %r164, 0, %p2451;
	or.b32  	%r5648, %r5647, 2146435072;
	setp.lt.s32	%p3813, %r161, 0;
	selp.b32	%r5649, %r5648, %r5647, %p3813;
	mov.u32 	%r5650, 0;
	mov.b64 	%fd6650, {%r5650, %r5649};
	bra.uni 	BB8_3685;

BB8_3682:
	setp.gt.s32	%p3810, %r164, -1;
	@%p3810 bra 	BB8_3685;

	cvt.rzi.f64.f64	%fd5188, %fd4630;
	setp.neu.f64	%p3811, %fd5188, 0d4000000000000000;
	selp.f64	%fd6650, 0dFFF8000000000000, %fd6650, %p3811;

BB8_3685:
	@%p2475 bra 	BB8_3686;

	setp.gtu.f64	%p3815, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6651, %fd20;
	@%p3815 bra 	BB8_3695;

	and.b32  	%r5651, %r161, 2147483647;
	setp.ne.s32	%p3816, %r5651, 2146435072;
	@%p3816 bra 	BB8_3690;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5652, %temp}, %fd4630;
	}
	setp.eq.s32	%p3817, %r5652, 0;
	@%p3817 bra 	BB8_3694;
	bra.uni 	BB8_3690;

BB8_3694:
	setp.eq.f64	%p3820, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3821, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5661, 2146435072, 0, %p3821;
	xor.b32  	%r5662, %r5661, 2146435072;
	setp.lt.s32	%p3822, %r161, 0;
	selp.b32	%r5663, %r5662, %r5661, %p3822;
	selp.b32	%r5664, 1072693248, %r5663, %p3820;
	mov.u32 	%r5665, 0;
	mov.b64 	%fd6651, {%r5665, %r5664};
	bra.uni 	BB8_3695;

BB8_3686:
	mov.f64 	%fd6651, %fd6650;

BB8_3695:
	selp.f64	%fd5190, 0d3FF0000000000000, %fd6651, %p2484;
	div.rn.f64 	%fd5191, %fd6372, %fd5190;
	div.rn.f64 	%fd5192, %fd6371, %fd2559;
	sub.f64 	%fd5193, %fd5192, %fd5191;
	mul.f64 	%fd2568, %fd1800, %fd5193;
	mov.f64 	%fd6653, %fd6875;
	@!%p126 bra 	BB8_3697;
	bra.uni 	BB8_3696;

BB8_3696:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5666}, %fd6875;
	}
	xor.b32  	%r5667, %r5666, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5668, %temp}, %fd6875;
	}
	mov.b64 	%fd6653, {%r5668, %r5667};

BB8_3697:
	@%p2453 bra 	BB8_3700;
	bra.uni 	BB8_3698;

BB8_3700:
	selp.b32	%r5669, %r162, 0, %p2451;
	or.b32  	%r5670, %r5669, 2146435072;
	setp.lt.s32	%p3828, %r161, 0;
	selp.b32	%r5671, %r5670, %r5669, %p3828;
	mov.u32 	%r5672, 0;
	mov.b64 	%fd6653, {%r5672, %r5671};
	bra.uni 	BB8_3701;

BB8_3698:
	setp.gt.s32	%p3825, %r162, -1;
	@%p3825 bra 	BB8_3701;

	cvt.rzi.f64.f64	%fd5195, %fd4630;
	setp.neu.f64	%p3826, %fd5195, 0d4000000000000000;
	selp.f64	%fd6653, 0dFFF8000000000000, %fd6653, %p3826;

BB8_3701:
	@%p2458 bra 	BB8_3702;

	setp.gtu.f64	%p3830, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6654, %fd19;
	@%p3830 bra 	BB8_3711;

	and.b32  	%r5673, %r161, 2147483647;
	setp.ne.s32	%p3831, %r5673, 2146435072;
	@%p3831 bra 	BB8_3706;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5674, %temp}, %fd4630;
	}
	setp.eq.s32	%p3832, %r5674, 0;
	@%p3832 bra 	BB8_3710;
	bra.uni 	BB8_3706;

BB8_3710:
	setp.eq.f64	%p3835, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3836, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5683, 2146435072, 0, %p3836;
	xor.b32  	%r5684, %r5683, 2146435072;
	setp.lt.s32	%p3837, %r161, 0;
	selp.b32	%r5685, %r5684, %r5683, %p3837;
	selp.b32	%r5686, 1072693248, %r5685, %p3835;
	mov.u32 	%r5687, 0;
	mov.b64 	%fd6654, {%r5687, %r5686};
	bra.uni 	BB8_3711;

BB8_3702:
	mov.f64 	%fd6654, %fd6653;

BB8_3711:
	selp.f64	%fd2577, 0d3FF0000000000000, %fd6654, %p2467;
	mov.f64 	%fd6656, %fd6878;
	@!%p127 bra 	BB8_3713;
	bra.uni 	BB8_3712;

BB8_3712:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5688}, %fd6878;
	}
	xor.b32  	%r5689, %r5688, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5690, %temp}, %fd6878;
	}
	mov.b64 	%fd6656, {%r5690, %r5689};

BB8_3713:
	@%p2470 bra 	BB8_3716;
	bra.uni 	BB8_3714;

BB8_3716:
	selp.b32	%r5691, %r164, 0, %p2451;
	or.b32  	%r5692, %r5691, 2146435072;
	setp.lt.s32	%p3843, %r161, 0;
	selp.b32	%r5693, %r5692, %r5691, %p3843;
	mov.u32 	%r5694, 0;
	mov.b64 	%fd6656, {%r5694, %r5693};
	bra.uni 	BB8_3717;

BB8_3714:
	setp.gt.s32	%p3840, %r164, -1;
	@%p3840 bra 	BB8_3717;

	cvt.rzi.f64.f64	%fd5198, %fd4630;
	setp.neu.f64	%p3841, %fd5198, 0d4000000000000000;
	selp.f64	%fd6656, 0dFFF8000000000000, %fd6656, %p3841;

BB8_3717:
	@%p2475 bra 	BB8_3718;

	setp.gtu.f64	%p3845, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6657, %fd20;
	@%p3845 bra 	BB8_3727;

	and.b32  	%r5695, %r161, 2147483647;
	setp.ne.s32	%p3846, %r5695, 2146435072;
	@%p3846 bra 	BB8_3722;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5696, %temp}, %fd4630;
	}
	setp.eq.s32	%p3847, %r5696, 0;
	@%p3847 bra 	BB8_3726;
	bra.uni 	BB8_3722;

BB8_3726:
	setp.eq.f64	%p3850, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3851, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5705, 2146435072, 0, %p3851;
	xor.b32  	%r5706, %r5705, 2146435072;
	setp.lt.s32	%p3852, %r161, 0;
	selp.b32	%r5707, %r5706, %r5705, %p3852;
	selp.b32	%r5708, 1072693248, %r5707, %p3850;
	mov.u32 	%r5709, 0;
	mov.b64 	%fd6657, {%r5709, %r5708};
	bra.uni 	BB8_3727;

BB8_3718:
	mov.f64 	%fd6657, %fd6656;

BB8_3727:
	mul.f64 	%fd5903, %fd1838, %fd1837;
	selp.f64	%fd5200, 0d3FF0000000000000, %fd6657, %p2484;
	div.rn.f64 	%fd5201, %fd6372, %fd5200;
	div.rn.f64 	%fd5202, %fd6371, %fd2577;
	sub.f64 	%fd5203, %fd5202, %fd5201;
	mul.f64 	%fd5204, %fd1819, %fd5203;
	sub.f64 	%fd5205, %fd2568, %fd5204;
	add.f64 	%fd2586, %fd5903, %fd5205;
	mov.f64 	%fd6659, %fd6875;
	@!%p126 bra 	BB8_3729;
	bra.uni 	BB8_3728;

BB8_3728:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5710}, %fd6875;
	}
	xor.b32  	%r5711, %r5710, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5712, %temp}, %fd6875;
	}
	mov.b64 	%fd6659, {%r5712, %r5711};

BB8_3729:
	@%p2453 bra 	BB8_3732;
	bra.uni 	BB8_3730;

BB8_3732:
	selp.b32	%r5713, %r162, 0, %p2451;
	or.b32  	%r5714, %r5713, 2146435072;
	setp.lt.s32	%p3858, %r161, 0;
	selp.b32	%r5715, %r5714, %r5713, %p3858;
	mov.u32 	%r5716, 0;
	mov.b64 	%fd6659, {%r5716, %r5715};
	bra.uni 	BB8_3733;

BB8_3730:
	setp.gt.s32	%p3855, %r162, -1;
	@%p3855 bra 	BB8_3733;

	cvt.rzi.f64.f64	%fd5207, %fd4630;
	setp.neu.f64	%p3856, %fd5207, 0d4000000000000000;
	selp.f64	%fd6659, 0dFFF8000000000000, %fd6659, %p3856;

BB8_3733:
	@%p2458 bra 	BB8_3734;

	setp.gtu.f64	%p3860, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6660, %fd19;
	@%p3860 bra 	BB8_3743;

	and.b32  	%r5717, %r161, 2147483647;
	setp.ne.s32	%p3861, %r5717, 2146435072;
	@%p3861 bra 	BB8_3738;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5718, %temp}, %fd4630;
	}
	setp.eq.s32	%p3862, %r5718, 0;
	@%p3862 bra 	BB8_3742;
	bra.uni 	BB8_3738;

BB8_3742:
	setp.eq.f64	%p3865, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3866, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5727, 2146435072, 0, %p3866;
	xor.b32  	%r5728, %r5727, 2146435072;
	setp.lt.s32	%p3867, %r161, 0;
	selp.b32	%r5729, %r5728, %r5727, %p3867;
	selp.b32	%r5730, 1072693248, %r5729, %p3865;
	mov.u32 	%r5731, 0;
	mov.b64 	%fd6660, {%r5731, %r5730};
	bra.uni 	BB8_3743;

BB8_3734:
	mov.f64 	%fd6660, %fd6659;

BB8_3743:
	selp.f64	%fd2595, 0d3FF0000000000000, %fd6660, %p2467;
	mov.f64 	%fd6662, %fd6878;
	@!%p127 bra 	BB8_3745;
	bra.uni 	BB8_3744;

BB8_3744:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5732}, %fd6878;
	}
	xor.b32  	%r5733, %r5732, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5734, %temp}, %fd6878;
	}
	mov.b64 	%fd6662, {%r5734, %r5733};

BB8_3745:
	@%p2470 bra 	BB8_3748;
	bra.uni 	BB8_3746;

BB8_3748:
	selp.b32	%r5735, %r164, 0, %p2451;
	or.b32  	%r5736, %r5735, 2146435072;
	setp.lt.s32	%p3873, %r161, 0;
	selp.b32	%r5737, %r5736, %r5735, %p3873;
	mov.u32 	%r5738, 0;
	mov.b64 	%fd6662, {%r5738, %r5737};
	bra.uni 	BB8_3749;

BB8_3746:
	setp.gt.s32	%p3870, %r164, -1;
	@%p3870 bra 	BB8_3749;

	cvt.rzi.f64.f64	%fd5210, %fd4630;
	setp.neu.f64	%p3871, %fd5210, 0d4000000000000000;
	selp.f64	%fd6662, 0dFFF8000000000000, %fd6662, %p3871;

BB8_3749:
	@%p2475 bra 	BB8_3750;

	setp.gtu.f64	%p3875, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6663, %fd20;
	@%p3875 bra 	BB8_3759;

	and.b32  	%r5739, %r161, 2147483647;
	setp.ne.s32	%p3876, %r5739, 2146435072;
	@%p3876 bra 	BB8_3754;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5740, %temp}, %fd4630;
	}
	setp.eq.s32	%p3877, %r5740, 0;
	@%p3877 bra 	BB8_3758;
	bra.uni 	BB8_3754;

BB8_3758:
	setp.eq.f64	%p3880, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3881, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5749, 2146435072, 0, %p3881;
	xor.b32  	%r5750, %r5749, 2146435072;
	setp.lt.s32	%p3882, %r161, 0;
	selp.b32	%r5751, %r5750, %r5749, %p3882;
	selp.b32	%r5752, 1072693248, %r5751, %p3880;
	mov.u32 	%r5753, 0;
	mov.b64 	%fd6663, {%r5753, %r5752};
	bra.uni 	BB8_3759;

BB8_3750:
	mov.f64 	%fd6663, %fd6662;

BB8_3759:
	sub.f64 	%fd5813, %fd1862, %fd1786;
	mul.f64 	%fd5812, %fd6373, %fd5813;
	mul.f64 	%fd5673, %fd45, 0d4008000000000000;
	mul.f64 	%fd5672, %fd55, %fd5673;
	mul.f64 	%fd5671, %fd55, %fd5672;
	selp.f64	%fd5212, 0d3FF0000000000000, %fd6663, %p2484;
	div.rn.f64 	%fd5213, %fd1852, %fd5212;
	div.rn.f64 	%fd5214, %fd1842, %fd2595;
	sub.f64 	%fd5215, %fd5214, %fd5213;
	fma.rn.f64 	%fd5216, %fd1841, %fd5215, %fd2586;
	add.f64 	%fd5217, %fd5216, %fd5812;
	fma.rn.f64 	%fd2604, %fd23, %fd5217, %fd2550;
	st.global.f64 	[%rd11+8], %fd2604;
	div.rn.f64 	%fd2605, %fd5671, %fd1678;
	mov.f64 	%fd6665, %fd6875;
	@!%p126 bra 	BB8_3761;
	bra.uni 	BB8_3760;

BB8_3760:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5754}, %fd6875;
	}
	xor.b32  	%r5755, %r5754, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5756, %temp}, %fd6875;
	}
	mov.b64 	%fd6665, {%r5756, %r5755};

BB8_3761:
	@%p2453 bra 	BB8_3764;
	bra.uni 	BB8_3762;

BB8_3764:
	selp.b32	%r5757, %r162, 0, %p2451;
	or.b32  	%r5758, %r5757, 2146435072;
	setp.lt.s32	%p3888, %r161, 0;
	selp.b32	%r5759, %r5758, %r5757, %p3888;
	mov.u32 	%r5760, 0;
	mov.b64 	%fd6665, {%r5760, %r5759};
	bra.uni 	BB8_3765;

BB8_3762:
	setp.gt.s32	%p3885, %r162, -1;
	@%p3885 bra 	BB8_3765;

	cvt.rzi.f64.f64	%fd5219, %fd4630;
	setp.neu.f64	%p3886, %fd5219, 0d4000000000000000;
	selp.f64	%fd6665, 0dFFF8000000000000, %fd6665, %p3886;

BB8_3765:
	@%p2458 bra 	BB8_3766;

	setp.gtu.f64	%p3890, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6666, %fd19;
	@%p3890 bra 	BB8_3775;

	and.b32  	%r5761, %r161, 2147483647;
	setp.ne.s32	%p3891, %r5761, 2146435072;
	@%p3891 bra 	BB8_3770;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5762, %temp}, %fd4630;
	}
	setp.eq.s32	%p3892, %r5762, 0;
	@%p3892 bra 	BB8_3774;
	bra.uni 	BB8_3770;

BB8_3774:
	setp.eq.f64	%p3895, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3896, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5771, 2146435072, 0, %p3896;
	xor.b32  	%r5772, %r5771, 2146435072;
	setp.lt.s32	%p3897, %r161, 0;
	selp.b32	%r5773, %r5772, %r5771, %p3897;
	selp.b32	%r5774, 1072693248, %r5773, %p3895;
	mov.u32 	%r5775, 0;
	mov.b64 	%fd6666, {%r5775, %r5774};
	bra.uni 	BB8_3775;

BB8_3766:
	mov.f64 	%fd6666, %fd6665;

BB8_3775:
	selp.f64	%fd2614, 0d3FF0000000000000, %fd6666, %p2467;
	mov.f64 	%fd6668, %fd6878;
	@!%p127 bra 	BB8_3777;
	bra.uni 	BB8_3776;

BB8_3776:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5776}, %fd6878;
	}
	xor.b32  	%r5777, %r5776, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5778, %temp}, %fd6878;
	}
	mov.b64 	%fd6668, {%r5778, %r5777};

BB8_3777:
	@%p2470 bra 	BB8_3780;
	bra.uni 	BB8_3778;

BB8_3780:
	selp.b32	%r5779, %r164, 0, %p2451;
	or.b32  	%r5780, %r5779, 2146435072;
	setp.lt.s32	%p3903, %r161, 0;
	selp.b32	%r5781, %r5780, %r5779, %p3903;
	mov.u32 	%r5782, 0;
	mov.b64 	%fd6668, {%r5782, %r5781};
	bra.uni 	BB8_3781;

BB8_3778:
	setp.gt.s32	%p3900, %r164, -1;
	@%p3900 bra 	BB8_3781;

	cvt.rzi.f64.f64	%fd5222, %fd4630;
	setp.neu.f64	%p3901, %fd5222, 0d4000000000000000;
	selp.f64	%fd6668, 0dFFF8000000000000, %fd6668, %p3901;

BB8_3781:
	@%p2475 bra 	BB8_3782;

	setp.gtu.f64	%p3905, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6669, %fd20;
	@%p3905 bra 	BB8_3791;

	and.b32  	%r5783, %r161, 2147483647;
	setp.ne.s32	%p3906, %r5783, 2146435072;
	@%p3906 bra 	BB8_3786;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5784, %temp}, %fd4630;
	}
	setp.eq.s32	%p3907, %r5784, 0;
	@%p3907 bra 	BB8_3790;
	bra.uni 	BB8_3786;

BB8_3790:
	setp.eq.f64	%p3910, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3911, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5793, 2146435072, 0, %p3911;
	xor.b32  	%r5794, %r5793, 2146435072;
	setp.lt.s32	%p3912, %r161, 0;
	selp.b32	%r5795, %r5794, %r5793, %p3912;
	selp.b32	%r5796, 1072693248, %r5795, %p3910;
	mov.u32 	%r5797, 0;
	mov.b64 	%fd6669, {%r5797, %r5796};
	bra.uni 	BB8_3791;

BB8_3782:
	mov.f64 	%fd6669, %fd6668;

BB8_3791:
	selp.f64	%fd5224, 0d3FF0000000000000, %fd6669, %p2484;
	div.rn.f64 	%fd5225, %fd6372, %fd5224;
	div.rn.f64 	%fd5226, %fd6371, %fd2614;
	sub.f64 	%fd2623, %fd5226, %fd5225;
	mov.f64 	%fd6671, %fd6875;
	@!%p126 bra 	BB8_3793;
	bra.uni 	BB8_3792;

BB8_3792:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5798}, %fd6875;
	}
	xor.b32  	%r5799, %r5798, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5800, %temp}, %fd6875;
	}
	mov.b64 	%fd6671, {%r5800, %r5799};

BB8_3793:
	@%p2453 bra 	BB8_3796;
	bra.uni 	BB8_3794;

BB8_3796:
	selp.b32	%r5801, %r162, 0, %p2451;
	or.b32  	%r5802, %r5801, 2146435072;
	setp.lt.s32	%p3918, %r161, 0;
	selp.b32	%r5803, %r5802, %r5801, %p3918;
	mov.u32 	%r5804, 0;
	mov.b64 	%fd6671, {%r5804, %r5803};
	bra.uni 	BB8_3797;

BB8_3794:
	setp.gt.s32	%p3915, %r162, -1;
	@%p3915 bra 	BB8_3797;

	cvt.rzi.f64.f64	%fd5228, %fd4630;
	setp.neu.f64	%p3916, %fd5228, 0d4000000000000000;
	selp.f64	%fd6671, 0dFFF8000000000000, %fd6671, %p3916;

BB8_3797:
	@%p2458 bra 	BB8_3798;

	setp.gtu.f64	%p3920, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6672, %fd19;
	@%p3920 bra 	BB8_3807;

	and.b32  	%r5805, %r161, 2147483647;
	setp.ne.s32	%p3921, %r5805, 2146435072;
	@%p3921 bra 	BB8_3802;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5806, %temp}, %fd4630;
	}
	setp.eq.s32	%p3922, %r5806, 0;
	@%p3922 bra 	BB8_3806;
	bra.uni 	BB8_3802;

BB8_3806:
	setp.eq.f64	%p3925, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3926, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5815, 2146435072, 0, %p3926;
	xor.b32  	%r5816, %r5815, 2146435072;
	setp.lt.s32	%p3927, %r161, 0;
	selp.b32	%r5817, %r5816, %r5815, %p3927;
	selp.b32	%r5818, 1072693248, %r5817, %p3925;
	mov.u32 	%r5819, 0;
	mov.b64 	%fd6672, {%r5819, %r5818};
	bra.uni 	BB8_3807;

BB8_3798:
	mov.f64 	%fd6672, %fd6671;

BB8_3807:
	selp.f64	%fd2632, 0d3FF0000000000000, %fd6672, %p2467;
	mov.f64 	%fd6674, %fd6878;
	@!%p127 bra 	BB8_3809;
	bra.uni 	BB8_3808;

BB8_3808:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5820}, %fd6878;
	}
	xor.b32  	%r5821, %r5820, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5822, %temp}, %fd6878;
	}
	mov.b64 	%fd6674, {%r5822, %r5821};

BB8_3809:
	@%p2470 bra 	BB8_3812;
	bra.uni 	BB8_3810;

BB8_3812:
	selp.b32	%r5823, %r164, 0, %p2451;
	or.b32  	%r5824, %r5823, 2146435072;
	setp.lt.s32	%p3933, %r161, 0;
	selp.b32	%r5825, %r5824, %r5823, %p3933;
	mov.u32 	%r5826, 0;
	mov.b64 	%fd6674, {%r5826, %r5825};
	bra.uni 	BB8_3813;

BB8_3810:
	setp.gt.s32	%p3930, %r164, -1;
	@%p3930 bra 	BB8_3813;

	cvt.rzi.f64.f64	%fd5231, %fd4630;
	setp.neu.f64	%p3931, %fd5231, 0d4000000000000000;
	selp.f64	%fd6674, 0dFFF8000000000000, %fd6674, %p3931;

BB8_3813:
	@%p2475 bra 	BB8_3814;

	setp.gtu.f64	%p3935, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6675, %fd20;
	@%p3935 bra 	BB8_3823;

	and.b32  	%r5827, %r161, 2147483647;
	setp.ne.s32	%p3936, %r5827, 2146435072;
	@%p3936 bra 	BB8_3818;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5828, %temp}, %fd4630;
	}
	setp.eq.s32	%p3937, %r5828, 0;
	@%p3937 bra 	BB8_3822;
	bra.uni 	BB8_3818;

BB8_3822:
	setp.eq.f64	%p3940, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3941, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5837, 2146435072, 0, %p3941;
	xor.b32  	%r5838, %r5837, 2146435072;
	setp.lt.s32	%p3942, %r161, 0;
	selp.b32	%r5839, %r5838, %r5837, %p3942;
	selp.b32	%r5840, 1072693248, %r5839, %p3940;
	mov.u32 	%r5841, 0;
	mov.b64 	%fd6675, {%r5841, %r5840};
	bra.uni 	BB8_3823;

BB8_3814:
	mov.f64 	%fd6675, %fd6674;

BB8_3823:
	selp.f64	%fd5233, 0d3FF0000000000000, %fd6675, %p2484;
	div.rn.f64 	%fd5234, %fd6372, %fd5233;
	div.rn.f64 	%fd5235, %fd6371, %fd2632;
	sub.f64 	%fd5236, %fd5235, %fd5234;
	mul.f64 	%fd5237, %fd2073, %fd5236;
	mul.f64 	%fd5238, %fd2605, %fd2623;
	sub.f64 	%fd5239, %fd5238, %fd5237;
	mul.f64 	%fd2641, %fd1838, %fd2427;
	add.f64 	%fd2642, %fd2641, %fd5239;
	mov.f64 	%fd6677, %fd6875;
	@!%p126 bra 	BB8_3825;
	bra.uni 	BB8_3824;

BB8_3824:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5842}, %fd6875;
	}
	xor.b32  	%r5843, %r5842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5844, %temp}, %fd6875;
	}
	mov.b64 	%fd6677, {%r5844, %r5843};

BB8_3825:
	@%p2453 bra 	BB8_3828;
	bra.uni 	BB8_3826;

BB8_3828:
	selp.b32	%r5845, %r162, 0, %p2451;
	or.b32  	%r5846, %r5845, 2146435072;
	setp.lt.s32	%p3948, %r161, 0;
	selp.b32	%r5847, %r5846, %r5845, %p3948;
	mov.u32 	%r5848, 0;
	mov.b64 	%fd6677, {%r5848, %r5847};
	bra.uni 	BB8_3829;

BB8_3826:
	setp.gt.s32	%p3945, %r162, -1;
	@%p3945 bra 	BB8_3829;

	cvt.rzi.f64.f64	%fd5241, %fd4630;
	setp.neu.f64	%p3946, %fd5241, 0d4000000000000000;
	selp.f64	%fd6677, 0dFFF8000000000000, %fd6677, %p3946;

BB8_3829:
	@%p2458 bra 	BB8_3830;

	setp.gtu.f64	%p3950, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6678, %fd19;
	@%p3950 bra 	BB8_3839;

	and.b32  	%r5849, %r161, 2147483647;
	setp.ne.s32	%p3951, %r5849, 2146435072;
	@%p3951 bra 	BB8_3834;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5850, %temp}, %fd4630;
	}
	setp.eq.s32	%p3952, %r5850, 0;
	@%p3952 bra 	BB8_3838;
	bra.uni 	BB8_3834;

BB8_3838:
	setp.eq.f64	%p3955, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3956, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5859, 2146435072, 0, %p3956;
	xor.b32  	%r5860, %r5859, 2146435072;
	setp.lt.s32	%p3957, %r161, 0;
	selp.b32	%r5861, %r5860, %r5859, %p3957;
	selp.b32	%r5862, 1072693248, %r5861, %p3955;
	mov.u32 	%r5863, 0;
	mov.b64 	%fd6678, {%r5863, %r5862};
	bra.uni 	BB8_3839;

BB8_3830:
	mov.f64 	%fd6678, %fd6677;

BB8_3839:
	selp.f64	%fd2651, 0d3FF0000000000000, %fd6678, %p2467;
	mov.f64 	%fd6680, %fd6878;
	@!%p127 bra 	BB8_3841;
	bra.uni 	BB8_3840;

BB8_3840:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5864}, %fd6878;
	}
	xor.b32  	%r5865, %r5864, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5866, %temp}, %fd6878;
	}
	mov.b64 	%fd6680, {%r5866, %r5865};

BB8_3841:
	@%p2470 bra 	BB8_3844;
	bra.uni 	BB8_3842;

BB8_3844:
	selp.b32	%r5867, %r164, 0, %p2451;
	or.b32  	%r5868, %r5867, 2146435072;
	setp.lt.s32	%p3963, %r161, 0;
	selp.b32	%r5869, %r5868, %r5867, %p3963;
	mov.u32 	%r5870, 0;
	mov.b64 	%fd6680, {%r5870, %r5869};
	bra.uni 	BB8_3845;

BB8_3842:
	setp.gt.s32	%p3960, %r164, -1;
	@%p3960 bra 	BB8_3845;

	cvt.rzi.f64.f64	%fd5244, %fd4630;
	setp.neu.f64	%p3961, %fd5244, 0d4000000000000000;
	selp.f64	%fd6680, 0dFFF8000000000000, %fd6680, %p3961;

BB8_3845:
	@%p2475 bra 	BB8_3846;

	setp.gtu.f64	%p3965, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6681, %fd20;
	@%p3965 bra 	BB8_3855;

	and.b32  	%r5871, %r161, 2147483647;
	setp.ne.s32	%p3966, %r5871, 2146435072;
	@%p3966 bra 	BB8_3850;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5872, %temp}, %fd4630;
	}
	setp.eq.s32	%p3967, %r5872, 0;
	@%p3967 bra 	BB8_3854;
	bra.uni 	BB8_3850;

BB8_3854:
	setp.eq.f64	%p3970, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p3971, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5881, 2146435072, 0, %p3971;
	xor.b32  	%r5882, %r5881, 2146435072;
	setp.lt.s32	%p3972, %r161, 0;
	selp.b32	%r5883, %r5882, %r5881, %p3972;
	selp.b32	%r5884, 1072693248, %r5883, %p3970;
	mov.u32 	%r5885, 0;
	mov.b64 	%fd6681, {%r5885, %r5884};
	bra.uni 	BB8_3855;

BB8_3846:
	mov.f64 	%fd6681, %fd6680;

BB8_3855:
	mul.f64 	%fd5676, %fd45, 0d402E000000000000;
	mul.f64 	%fd5675, %fd55, %fd5676;
	mul.f64 	%fd5674, %fd55, %fd5675;
	selp.f64	%fd5246, 0d3FF0000000000000, %fd6681, %p2484;
	div.rn.f64 	%fd5247, %fd1852, %fd5246;
	div.rn.f64 	%fd5248, %fd1842, %fd2651;
	sub.f64 	%fd5249, %fd5248, %fd5247;
	fma.rn.f64 	%fd5250, %fd2430, %fd5249, %fd2642;
	div.rn.f64 	%fd2660, %fd5674, %fd1763;
	sub.f64 	%fd5251, %fd2660, %fd2111;
	fma.rn.f64 	%fd5252, %fd6373, %fd5251, %fd5250;
	fma.rn.f64 	%fd2661, %fd25, %fd5252, %fd2604;
	st.global.f64 	[%rd11+8], %fd2661;
	mov.f64 	%fd6683, %fd6875;
	@!%p126 bra 	BB8_3857;
	bra.uni 	BB8_3856;

BB8_3856:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5886}, %fd6875;
	}
	xor.b32  	%r5887, %r5886, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5888, %temp}, %fd6875;
	}
	mov.b64 	%fd6683, {%r5888, %r5887};

BB8_3857:
	@%p2453 bra 	BB8_3860;
	bra.uni 	BB8_3858;

BB8_3860:
	selp.b32	%r5889, %r162, 0, %p2451;
	or.b32  	%r5890, %r5889, 2146435072;
	setp.lt.s32	%p3978, %r161, 0;
	selp.b32	%r5891, %r5890, %r5889, %p3978;
	mov.u32 	%r5892, 0;
	mov.b64 	%fd6683, {%r5892, %r5891};
	bra.uni 	BB8_3861;

BB8_3858:
	setp.gt.s32	%p3975, %r162, -1;
	@%p3975 bra 	BB8_3861;

	cvt.rzi.f64.f64	%fd5254, %fd4630;
	setp.neu.f64	%p3976, %fd5254, 0d4000000000000000;
	selp.f64	%fd6683, 0dFFF8000000000000, %fd6683, %p3976;

BB8_3861:
	@%p2458 bra 	BB8_3862;

	setp.gtu.f64	%p3980, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6684, %fd19;
	@%p3980 bra 	BB8_3871;

	and.b32  	%r5893, %r161, 2147483647;
	setp.ne.s32	%p3981, %r5893, 2146435072;
	@%p3981 bra 	BB8_3866;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5894, %temp}, %fd4630;
	}
	setp.eq.s32	%p3982, %r5894, 0;
	@%p3982 bra 	BB8_3870;
	bra.uni 	BB8_3866;

BB8_3870:
	setp.eq.f64	%p3985, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p3986, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5903, 2146435072, 0, %p3986;
	xor.b32  	%r5904, %r5903, 2146435072;
	setp.lt.s32	%p3987, %r161, 0;
	selp.b32	%r5905, %r5904, %r5903, %p3987;
	selp.b32	%r5906, 1072693248, %r5905, %p3985;
	mov.u32 	%r5907, 0;
	mov.b64 	%fd6684, {%r5907, %r5906};
	bra.uni 	BB8_3871;

BB8_3862:
	mov.f64 	%fd6684, %fd6683;

BB8_3871:
	selp.f64	%fd2670, 0d3FF0000000000000, %fd6684, %p2467;
	mov.f64 	%fd6686, %fd6878;
	@!%p127 bra 	BB8_3873;
	bra.uni 	BB8_3872;

BB8_3872:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5908}, %fd6878;
	}
	xor.b32  	%r5909, %r5908, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5910, %temp}, %fd6878;
	}
	mov.b64 	%fd6686, {%r5910, %r5909};

BB8_3873:
	@%p2470 bra 	BB8_3876;
	bra.uni 	BB8_3874;

BB8_3876:
	selp.b32	%r5911, %r164, 0, %p2451;
	or.b32  	%r5912, %r5911, 2146435072;
	setp.lt.s32	%p3993, %r161, 0;
	selp.b32	%r5913, %r5912, %r5911, %p3993;
	mov.u32 	%r5914, 0;
	mov.b64 	%fd6686, {%r5914, %r5913};
	bra.uni 	BB8_3877;

BB8_3874:
	setp.gt.s32	%p3990, %r164, -1;
	@%p3990 bra 	BB8_3877;

	cvt.rzi.f64.f64	%fd5257, %fd4630;
	setp.neu.f64	%p3991, %fd5257, 0d4000000000000000;
	selp.f64	%fd6686, 0dFFF8000000000000, %fd6686, %p3991;

BB8_3877:
	@%p2475 bra 	BB8_3878;

	setp.gtu.f64	%p3995, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6687, %fd20;
	@%p3995 bra 	BB8_3887;

	and.b32  	%r5915, %r161, 2147483647;
	setp.ne.s32	%p3996, %r5915, 2146435072;
	@%p3996 bra 	BB8_3882;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5916, %temp}, %fd4630;
	}
	setp.eq.s32	%p3997, %r5916, 0;
	@%p3997 bra 	BB8_3886;
	bra.uni 	BB8_3882;

BB8_3886:
	setp.eq.f64	%p4000, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4001, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5925, 2146435072, 0, %p4001;
	xor.b32  	%r5926, %r5925, 2146435072;
	setp.lt.s32	%p4002, %r161, 0;
	selp.b32	%r5927, %r5926, %r5925, %p4002;
	selp.b32	%r5928, 1072693248, %r5927, %p4000;
	mov.u32 	%r5929, 0;
	mov.b64 	%fd6687, {%r5929, %r5928};
	bra.uni 	BB8_3887;

BB8_3878:
	mov.f64 	%fd6687, %fd6686;

BB8_3887:
	selp.f64	%fd5259, 0d3FF0000000000000, %fd6687, %p2484;
	div.rn.f64 	%fd5260, %fd6372, %fd5259;
	div.rn.f64 	%fd5261, %fd6371, %fd2670;
	sub.f64 	%fd5262, %fd5261, %fd5260;
	fma.rn.f64 	%fd2679, %fd2114, %fd5262, %fd2235;
	mov.f64 	%fd6689, %fd6875;
	@!%p126 bra 	BB8_3889;
	bra.uni 	BB8_3888;

BB8_3888:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5930}, %fd6875;
	}
	xor.b32  	%r5931, %r5930, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5932, %temp}, %fd6875;
	}
	mov.b64 	%fd6689, {%r5932, %r5931};

BB8_3889:
	@%p2453 bra 	BB8_3892;
	bra.uni 	BB8_3890;

BB8_3892:
	selp.b32	%r5933, %r162, 0, %p2451;
	or.b32  	%r5934, %r5933, 2146435072;
	setp.lt.s32	%p4008, %r161, 0;
	selp.b32	%r5935, %r5934, %r5933, %p4008;
	mov.u32 	%r5936, 0;
	mov.b64 	%fd6689, {%r5936, %r5935};
	bra.uni 	BB8_3893;

BB8_3890:
	setp.gt.s32	%p4005, %r162, -1;
	@%p4005 bra 	BB8_3893;

	cvt.rzi.f64.f64	%fd5264, %fd4630;
	setp.neu.f64	%p4006, %fd5264, 0d4000000000000000;
	selp.f64	%fd6689, 0dFFF8000000000000, %fd6689, %p4006;

BB8_3893:
	@%p2458 bra 	BB8_3894;

	setp.gtu.f64	%p4010, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6690, %fd19;
	@%p4010 bra 	BB8_3903;

	and.b32  	%r5937, %r161, 2147483647;
	setp.ne.s32	%p4011, %r5937, 2146435072;
	@%p4011 bra 	BB8_3898;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5938, %temp}, %fd4630;
	}
	setp.eq.s32	%p4012, %r5938, 0;
	@%p4012 bra 	BB8_3902;
	bra.uni 	BB8_3898;

BB8_3902:
	setp.eq.f64	%p4015, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4016, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5947, 2146435072, 0, %p4016;
	xor.b32  	%r5948, %r5947, 2146435072;
	setp.lt.s32	%p4017, %r161, 0;
	selp.b32	%r5949, %r5948, %r5947, %p4017;
	selp.b32	%r5950, 1072693248, %r5949, %p4015;
	mov.u32 	%r5951, 0;
	mov.b64 	%fd6690, {%r5951, %r5950};
	bra.uni 	BB8_3903;

BB8_3894:
	mov.f64 	%fd6690, %fd6689;

BB8_3903:
	selp.f64	%fd2688, 0d3FF0000000000000, %fd6690, %p2467;
	mov.f64 	%fd6692, %fd6878;
	@!%p127 bra 	BB8_3905;
	bra.uni 	BB8_3904;

BB8_3904:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5952}, %fd6878;
	}
	xor.b32  	%r5953, %r5952, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5954, %temp}, %fd6878;
	}
	mov.b64 	%fd6692, {%r5954, %r5953};

BB8_3905:
	@%p2470 bra 	BB8_3908;
	bra.uni 	BB8_3906;

BB8_3908:
	selp.b32	%r5955, %r164, 0, %p2451;
	or.b32  	%r5956, %r5955, 2146435072;
	setp.lt.s32	%p4023, %r161, 0;
	selp.b32	%r5957, %r5956, %r5955, %p4023;
	mov.u32 	%r5958, 0;
	mov.b64 	%fd6692, {%r5958, %r5957};
	bra.uni 	BB8_3909;

BB8_3906:
	setp.gt.s32	%p4020, %r164, -1;
	@%p4020 bra 	BB8_3909;

	cvt.rzi.f64.f64	%fd5267, %fd4630;
	setp.neu.f64	%p4021, %fd5267, 0d4000000000000000;
	selp.f64	%fd6692, 0dFFF8000000000000, %fd6692, %p4021;

BB8_3909:
	@%p2475 bra 	BB8_3910;

	setp.gtu.f64	%p4025, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6693, %fd20;
	@%p4025 bra 	BB8_3919;

	and.b32  	%r5959, %r161, 2147483647;
	setp.ne.s32	%p4026, %r5959, 2146435072;
	@%p4026 bra 	BB8_3914;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5960, %temp}, %fd4630;
	}
	setp.eq.s32	%p4027, %r5960, 0;
	@%p4027 bra 	BB8_3918;
	bra.uni 	BB8_3914;

BB8_3918:
	setp.eq.f64	%p4030, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4031, %fd1690, 0d3FF0000000000000;
	selp.b32	%r5969, 2146435072, 0, %p4031;
	xor.b32  	%r5970, %r5969, 2146435072;
	setp.lt.s32	%p4032, %r161, 0;
	selp.b32	%r5971, %r5970, %r5969, %p4032;
	selp.b32	%r5972, 1072693248, %r5971, %p4030;
	mov.u32 	%r5973, 0;
	mov.b64 	%fd6693, {%r5973, %r5972};
	bra.uni 	BB8_3919;

BB8_3910:
	mov.f64 	%fd6693, %fd6692;

BB8_3919:
	selp.f64	%fd5269, 0d3FF0000000000000, %fd6693, %p2484;
	div.rn.f64 	%fd5270, %fd1917, %fd5269;
	div.rn.f64 	%fd5271, %fd1907, %fd2688;
	sub.f64 	%fd5272, %fd5271, %fd5270;
	fma.rn.f64 	%fd5273, %fd1841, %fd5272, %fd2679;
	add.f64 	%fd5274, %fd2151, %fd5273;
	fma.rn.f64 	%fd2697, %fd24, %fd5274, %fd2661;
	st.global.f64 	[%rd11+8], %fd2697;
	mov.f64 	%fd6695, %fd6875;
	@!%p126 bra 	BB8_3921;
	bra.uni 	BB8_3920;

BB8_3920:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5974}, %fd6875;
	}
	xor.b32  	%r5975, %r5974, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5976, %temp}, %fd6875;
	}
	mov.b64 	%fd6695, {%r5976, %r5975};

BB8_3921:
	@%p2453 bra 	BB8_3924;
	bra.uni 	BB8_3922;

BB8_3924:
	selp.b32	%r5977, %r162, 0, %p2451;
	or.b32  	%r5978, %r5977, 2146435072;
	setp.lt.s32	%p4038, %r161, 0;
	selp.b32	%r5979, %r5978, %r5977, %p4038;
	mov.u32 	%r5980, 0;
	mov.b64 	%fd6695, {%r5980, %r5979};
	bra.uni 	BB8_3925;

BB8_3922:
	setp.gt.s32	%p4035, %r162, -1;
	@%p4035 bra 	BB8_3925;

	cvt.rzi.f64.f64	%fd5276, %fd4630;
	setp.neu.f64	%p4036, %fd5276, 0d4000000000000000;
	selp.f64	%fd6695, 0dFFF8000000000000, %fd6695, %p4036;

BB8_3925:
	@%p2458 bra 	BB8_3926;

	setp.gtu.f64	%p4040, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6696, %fd19;
	@%p4040 bra 	BB8_3935;

	and.b32  	%r5981, %r161, 2147483647;
	setp.ne.s32	%p4041, %r5981, 2146435072;
	@%p4041 bra 	BB8_3930;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r5982, %temp}, %fd4630;
	}
	setp.eq.s32	%p4042, %r5982, 0;
	@%p4042 bra 	BB8_3934;
	bra.uni 	BB8_3930;

BB8_3934:
	setp.eq.f64	%p4045, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4046, %fd1679, 0d3FF0000000000000;
	selp.b32	%r5991, 2146435072, 0, %p4046;
	xor.b32  	%r5992, %r5991, 2146435072;
	setp.lt.s32	%p4047, %r161, 0;
	selp.b32	%r5993, %r5992, %r5991, %p4047;
	selp.b32	%r5994, 1072693248, %r5993, %p4045;
	mov.u32 	%r5995, 0;
	mov.b64 	%fd6696, {%r5995, %r5994};
	bra.uni 	BB8_3935;

BB8_3926:
	mov.f64 	%fd6696, %fd6695;

BB8_3935:
	selp.f64	%fd2706, 0d3FF0000000000000, %fd6696, %p2467;
	mov.f64 	%fd6698, %fd6878;
	@!%p127 bra 	BB8_3937;
	bra.uni 	BB8_3936;

BB8_3936:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5996}, %fd6878;
	}
	xor.b32  	%r5997, %r5996, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5998, %temp}, %fd6878;
	}
	mov.b64 	%fd6698, {%r5998, %r5997};

BB8_3937:
	@%p2470 bra 	BB8_3940;
	bra.uni 	BB8_3938;

BB8_3940:
	selp.b32	%r5999, %r164, 0, %p2451;
	or.b32  	%r6000, %r5999, 2146435072;
	setp.lt.s32	%p4053, %r161, 0;
	selp.b32	%r6001, %r6000, %r5999, %p4053;
	mov.u32 	%r6002, 0;
	mov.b64 	%fd6698, {%r6002, %r6001};
	bra.uni 	BB8_3941;

BB8_3938:
	setp.gt.s32	%p4050, %r164, -1;
	@%p4050 bra 	BB8_3941;

	cvt.rzi.f64.f64	%fd5279, %fd4630;
	setp.neu.f64	%p4051, %fd5279, 0d4000000000000000;
	selp.f64	%fd6698, 0dFFF8000000000000, %fd6698, %p4051;

BB8_3941:
	@%p2475 bra 	BB8_3942;

	setp.gtu.f64	%p4055, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6699, %fd20;
	@%p4055 bra 	BB8_3951;

	and.b32  	%r6003, %r161, 2147483647;
	setp.ne.s32	%p4056, %r6003, 2146435072;
	@%p4056 bra 	BB8_3946;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6004, %temp}, %fd4630;
	}
	setp.eq.s32	%p4057, %r6004, 0;
	@%p4057 bra 	BB8_3950;
	bra.uni 	BB8_3946;

BB8_3950:
	setp.eq.f64	%p4060, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4061, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6013, 2146435072, 0, %p4061;
	xor.b32  	%r6014, %r6013, 2146435072;
	setp.lt.s32	%p4062, %r161, 0;
	selp.b32	%r6015, %r6014, %r6013, %p4062;
	selp.b32	%r6016, 1072693248, %r6015, %p4060;
	mov.u32 	%r6017, 0;
	mov.b64 	%fd6699, {%r6017, %r6016};
	bra.uni 	BB8_3951;

BB8_3942:
	mov.f64 	%fd6699, %fd6698;

BB8_3951:
	selp.f64	%fd5281, 0d3FF0000000000000, %fd6699, %p2484;
	div.rn.f64 	%fd5282, %fd6372, %fd5281;
	div.rn.f64 	%fd5283, %fd6371, %fd2706;
	sub.f64 	%fd5284, %fd5283, %fd5282;
	mul.f64 	%fd2715, %fd2605, %fd5284;
	mov.f64 	%fd6701, %fd6875;
	@!%p126 bra 	BB8_3953;
	bra.uni 	BB8_3952;

BB8_3952:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6018}, %fd6875;
	}
	xor.b32  	%r6019, %r6018, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6020, %temp}, %fd6875;
	}
	mov.b64 	%fd6701, {%r6020, %r6019};

BB8_3953:
	@%p2453 bra 	BB8_3956;
	bra.uni 	BB8_3954;

BB8_3956:
	selp.b32	%r6021, %r162, 0, %p2451;
	or.b32  	%r6022, %r6021, 2146435072;
	setp.lt.s32	%p4068, %r161, 0;
	selp.b32	%r6023, %r6022, %r6021, %p4068;
	mov.u32 	%r6024, 0;
	mov.b64 	%fd6701, {%r6024, %r6023};
	bra.uni 	BB8_3957;

BB8_3954:
	setp.gt.s32	%p4065, %r162, -1;
	@%p4065 bra 	BB8_3957;

	cvt.rzi.f64.f64	%fd5286, %fd4630;
	setp.neu.f64	%p4066, %fd5286, 0d4000000000000000;
	selp.f64	%fd6701, 0dFFF8000000000000, %fd6701, %p4066;

BB8_3957:
	@%p2458 bra 	BB8_3958;

	setp.gtu.f64	%p4070, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6702, %fd19;
	@%p4070 bra 	BB8_3967;

	and.b32  	%r6025, %r161, 2147483647;
	setp.ne.s32	%p4071, %r6025, 2146435072;
	@%p4071 bra 	BB8_3962;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6026, %temp}, %fd4630;
	}
	setp.eq.s32	%p4072, %r6026, 0;
	@%p4072 bra 	BB8_3966;
	bra.uni 	BB8_3962;

BB8_3966:
	setp.eq.f64	%p4075, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4076, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6035, 2146435072, 0, %p4076;
	xor.b32  	%r6036, %r6035, 2146435072;
	setp.lt.s32	%p4077, %r161, 0;
	selp.b32	%r6037, %r6036, %r6035, %p4077;
	selp.b32	%r6038, 1072693248, %r6037, %p4075;
	mov.u32 	%r6039, 0;
	mov.b64 	%fd6702, {%r6039, %r6038};
	bra.uni 	BB8_3967;

BB8_3958:
	mov.f64 	%fd6702, %fd6701;

BB8_3967:
	selp.f64	%fd2724, 0d3FF0000000000000, %fd6702, %p2467;
	mov.f64 	%fd6704, %fd6878;
	@!%p127 bra 	BB8_3969;
	bra.uni 	BB8_3968;

BB8_3968:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6040}, %fd6878;
	}
	xor.b32  	%r6041, %r6040, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6042, %temp}, %fd6878;
	}
	mov.b64 	%fd6704, {%r6042, %r6041};

BB8_3969:
	@%p2470 bra 	BB8_3972;
	bra.uni 	BB8_3970;

BB8_3972:
	selp.b32	%r6043, %r164, 0, %p2451;
	or.b32  	%r6044, %r6043, 2146435072;
	setp.lt.s32	%p4083, %r161, 0;
	selp.b32	%r6045, %r6044, %r6043, %p4083;
	mov.u32 	%r6046, 0;
	mov.b64 	%fd6704, {%r6046, %r6045};
	bra.uni 	BB8_3973;

BB8_3970:
	setp.gt.s32	%p4080, %r164, -1;
	@%p4080 bra 	BB8_3973;

	cvt.rzi.f64.f64	%fd5289, %fd4630;
	setp.neu.f64	%p4081, %fd5289, 0d4000000000000000;
	selp.f64	%fd6704, 0dFFF8000000000000, %fd6704, %p4081;

BB8_3973:
	@%p2475 bra 	BB8_3974;

	setp.gtu.f64	%p4085, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6705, %fd20;
	@%p4085 bra 	BB8_3983;

	and.b32  	%r6047, %r161, 2147483647;
	setp.ne.s32	%p4086, %r6047, 2146435072;
	@%p4086 bra 	BB8_3978;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6048, %temp}, %fd4630;
	}
	setp.eq.s32	%p4087, %r6048, 0;
	@%p4087 bra 	BB8_3982;
	bra.uni 	BB8_3978;

BB8_3982:
	setp.eq.f64	%p4090, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4091, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6057, 2146435072, 0, %p4091;
	xor.b32  	%r6058, %r6057, 2146435072;
	setp.lt.s32	%p4092, %r161, 0;
	selp.b32	%r6059, %r6058, %r6057, %p4092;
	selp.b32	%r6060, 1072693248, %r6059, %p4090;
	mov.u32 	%r6061, 0;
	mov.b64 	%fd6705, {%r6061, %r6060};
	bra.uni 	BB8_3983;

BB8_3974:
	mov.f64 	%fd6705, %fd6704;

BB8_3983:
	selp.f64	%fd5291, 0d3FF0000000000000, %fd6705, %p2484;
	div.rn.f64 	%fd5292, %fd1917, %fd5291;
	div.rn.f64 	%fd5293, %fd1907, %fd2724;
	sub.f64 	%fd5294, %fd5293, %fd5292;
	fma.rn.f64 	%fd5295, %fd2344, %fd5294, %fd2715;
	fma.rn.f64 	%fd5296, %fd6373, %fd2660, %fd5295;
	fma.rn.f64 	%fd2733, %fd1903, %fd2362, %fd5296;
	mov.f64 	%fd6707, %fd6875;
	@!%p126 bra 	BB8_3985;
	bra.uni 	BB8_3984;

BB8_3984:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6062}, %fd6875;
	}
	xor.b32  	%r6063, %r6062, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6064, %temp}, %fd6875;
	}
	mov.b64 	%fd6707, {%r6064, %r6063};

BB8_3985:
	@%p2453 bra 	BB8_3988;
	bra.uni 	BB8_3986;

BB8_3988:
	selp.b32	%r6065, %r162, 0, %p2451;
	or.b32  	%r6066, %r6065, 2146435072;
	setp.lt.s32	%p4098, %r161, 0;
	selp.b32	%r6067, %r6066, %r6065, %p4098;
	mov.u32 	%r6068, 0;
	mov.b64 	%fd6707, {%r6068, %r6067};
	bra.uni 	BB8_3989;

BB8_3986:
	setp.gt.s32	%p4095, %r162, -1;
	@%p4095 bra 	BB8_3989;

	cvt.rzi.f64.f64	%fd5298, %fd4630;
	setp.neu.f64	%p4096, %fd5298, 0d4000000000000000;
	selp.f64	%fd6707, 0dFFF8000000000000, %fd6707, %p4096;

BB8_3989:
	@%p2458 bra 	BB8_3990;

	setp.gtu.f64	%p4100, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6708, %fd19;
	@%p4100 bra 	BB8_3999;

	and.b32  	%r6069, %r161, 2147483647;
	setp.ne.s32	%p4101, %r6069, 2146435072;
	@%p4101 bra 	BB8_3994;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6070, %temp}, %fd4630;
	}
	setp.eq.s32	%p4102, %r6070, 0;
	@%p4102 bra 	BB8_3998;
	bra.uni 	BB8_3994;

BB8_3998:
	setp.eq.f64	%p4105, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4106, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6079, 2146435072, 0, %p4106;
	xor.b32  	%r6080, %r6079, 2146435072;
	setp.lt.s32	%p4107, %r161, 0;
	selp.b32	%r6081, %r6080, %r6079, %p4107;
	selp.b32	%r6082, 1072693248, %r6081, %p4105;
	mov.u32 	%r6083, 0;
	mov.b64 	%fd6708, {%r6083, %r6082};
	bra.uni 	BB8_3999;

BB8_3990:
	mov.f64 	%fd6708, %fd6707;

BB8_3999:
	selp.f64	%fd2742, 0d3FF0000000000000, %fd6708, %p2467;
	mov.f64 	%fd6710, %fd6878;
	@!%p127 bra 	BB8_4001;
	bra.uni 	BB8_4000;

BB8_4000:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6084}, %fd6878;
	}
	xor.b32  	%r6085, %r6084, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6086, %temp}, %fd6878;
	}
	mov.b64 	%fd6710, {%r6086, %r6085};

BB8_4001:
	@%p2470 bra 	BB8_4004;
	bra.uni 	BB8_4002;

BB8_4004:
	selp.b32	%r6087, %r164, 0, %p2451;
	or.b32  	%r6088, %r6087, 2146435072;
	setp.lt.s32	%p4113, %r161, 0;
	selp.b32	%r6089, %r6088, %r6087, %p4113;
	mov.u32 	%r6090, 0;
	mov.b64 	%fd6710, {%r6090, %r6089};
	bra.uni 	BB8_4005;

BB8_4002:
	setp.gt.s32	%p4110, %r164, -1;
	@%p4110 bra 	BB8_4005;

	cvt.rzi.f64.f64	%fd5301, %fd4630;
	setp.neu.f64	%p4111, %fd5301, 0d4000000000000000;
	selp.f64	%fd6710, 0dFFF8000000000000, %fd6710, %p4111;

BB8_4005:
	@%p2475 bra 	BB8_4006;

	setp.gtu.f64	%p4115, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6711, %fd20;
	@%p4115 bra 	BB8_4015;

	and.b32  	%r6091, %r161, 2147483647;
	setp.ne.s32	%p4116, %r6091, 2146435072;
	@%p4116 bra 	BB8_4010;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6092, %temp}, %fd4630;
	}
	setp.eq.s32	%p4117, %r6092, 0;
	@%p4117 bra 	BB8_4014;
	bra.uni 	BB8_4010;

BB8_4014:
	setp.eq.f64	%p4120, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4121, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6101, 2146435072, 0, %p4121;
	xor.b32  	%r6102, %r6101, 2146435072;
	setp.lt.s32	%p4122, %r161, 0;
	selp.b32	%r6103, %r6102, %r6101, %p4122;
	selp.b32	%r6104, 1072693248, %r6103, %p4120;
	mov.u32 	%r6105, 0;
	mov.b64 	%fd6711, {%r6105, %r6104};
	bra.uni 	BB8_4015;

BB8_4006:
	mov.f64 	%fd6711, %fd6710;

BB8_4015:
	selp.f64	%fd5303, 0d3FF0000000000000, %fd6711, %p2484;
	div.rn.f64 	%fd5304, %fd1917, %fd5303;
	div.rn.f64 	%fd5305, %fd1907, %fd2742;
	sub.f64 	%fd5306, %fd5305, %fd5304;
	mul.f64 	%fd5307, %fd1767, %fd5306;
	sub.f64 	%fd2751, %fd2733, %fd5307;
	mov.f64 	%fd6713, %fd6878;
	@!%p127 bra 	BB8_4017;
	bra.uni 	BB8_4016;

BB8_4016:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6106}, %fd6878;
	}
	xor.b32  	%r6107, %r6106, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6108, %temp}, %fd6878;
	}
	mov.b64 	%fd6713, {%r6108, %r6107};

BB8_4017:
	@%p2470 bra 	BB8_4020;
	bra.uni 	BB8_4018;

BB8_4020:
	selp.b32	%r6109, %r164, 0, %p2451;
	or.b32  	%r6110, %r6109, 2146435072;
	setp.lt.s32	%p4128, %r161, 0;
	selp.b32	%r6111, %r6110, %r6109, %p4128;
	mov.u32 	%r6112, 0;
	mov.b64 	%fd6713, {%r6112, %r6111};
	bra.uni 	BB8_4021;

BB8_4018:
	setp.gt.s32	%p4125, %r164, -1;
	@%p4125 bra 	BB8_4021;

	cvt.rzi.f64.f64	%fd5309, %fd4630;
	setp.neu.f64	%p4126, %fd5309, 0d4000000000000000;
	selp.f64	%fd6713, 0dFFF8000000000000, %fd6713, %p4126;

BB8_4021:
	@%p2475 bra 	BB8_4022;

	setp.gtu.f64	%p4130, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6714, %fd20;
	@%p4130 bra 	BB8_4031;

	and.b32  	%r6113, %r161, 2147483647;
	setp.ne.s32	%p4131, %r6113, 2146435072;
	@%p4131 bra 	BB8_4026;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6114, %temp}, %fd4630;
	}
	setp.eq.s32	%p4132, %r6114, 0;
	@%p4132 bra 	BB8_4030;
	bra.uni 	BB8_4026;

BB8_4030:
	setp.eq.f64	%p4135, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4136, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6123, 2146435072, 0, %p4136;
	xor.b32  	%r6124, %r6123, 2146435072;
	setp.lt.s32	%p4137, %r161, 0;
	selp.b32	%r6125, %r6124, %r6123, %p4137;
	selp.b32	%r6126, 1072693248, %r6125, %p4135;
	mov.u32 	%r6127, 0;
	mov.b64 	%fd6714, {%r6127, %r6126};
	bra.uni 	BB8_4031;

BB8_4022:
	mov.f64 	%fd6714, %fd6713;

BB8_4031:
	mul.f64 	%fd5904, %fd6373, %fd2111;
	selp.f64	%fd5311, 0d3FF0000000000000, %fd6714, %p2484;
	mul.f64 	%fd5312, %fd1711, %fd5311;
	div.rn.f64 	%fd5313, %fd45, %fd5312;
	sub.f64 	%fd5314, %fd2751, %fd5904;
	fma.rn.f64 	%fd5315, %fd6372, %fd5313, %fd5314;
	add.f64 	%fd5316, %fd2216, %fd5315;
	fma.rn.f64 	%fd5317, %fd25, %fd5316, %fd2697;
	st.global.f64 	[%rd11+8], %fd5317;
	mov.f64 	%fd6716, %fd6875;
	@!%p126 bra 	BB8_4033;
	bra.uni 	BB8_4032;

BB8_4032:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6128}, %fd6875;
	}
	xor.b32  	%r6129, %r6128, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6130, %temp}, %fd6875;
	}
	mov.b64 	%fd6716, {%r6130, %r6129};

BB8_4033:
	@%p2453 bra 	BB8_4036;
	bra.uni 	BB8_4034;

BB8_4036:
	selp.b32	%r6131, %r162, 0, %p2451;
	or.b32  	%r6132, %r6131, 2146435072;
	setp.lt.s32	%p4143, %r161, 0;
	selp.b32	%r6133, %r6132, %r6131, %p4143;
	mov.u32 	%r6134, 0;
	mov.b64 	%fd6716, {%r6134, %r6133};
	bra.uni 	BB8_4037;

BB8_4034:
	setp.gt.s32	%p4140, %r162, -1;
	@%p4140 bra 	BB8_4037;

	cvt.rzi.f64.f64	%fd5319, %fd4630;
	setp.neu.f64	%p4141, %fd5319, 0d4000000000000000;
	selp.f64	%fd6716, 0dFFF8000000000000, %fd6716, %p4141;

BB8_4037:
	@%p2458 bra 	BB8_4038;

	setp.gtu.f64	%p4145, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6717, %fd19;
	@%p4145 bra 	BB8_4047;

	and.b32  	%r6135, %r161, 2147483647;
	setp.ne.s32	%p4146, %r6135, 2146435072;
	@%p4146 bra 	BB8_4042;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6136, %temp}, %fd4630;
	}
	setp.eq.s32	%p4147, %r6136, 0;
	@%p4147 bra 	BB8_4046;
	bra.uni 	BB8_4042;

BB8_4046:
	setp.eq.f64	%p4150, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4151, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6145, 2146435072, 0, %p4151;
	xor.b32  	%r6146, %r6145, 2146435072;
	setp.lt.s32	%p4152, %r161, 0;
	selp.b32	%r6147, %r6146, %r6145, %p4152;
	selp.b32	%r6148, 1072693248, %r6147, %p4150;
	mov.u32 	%r6149, 0;
	mov.b64 	%fd6717, {%r6149, %r6148};
	bra.uni 	BB8_4047;

BB8_4038:
	mov.f64 	%fd6717, %fd6716;

BB8_4047:
	selp.f64	%fd2768, 0d3FF0000000000000, %fd6717, %p2467;
	mov.f64 	%fd6719, %fd6878;
	@!%p127 bra 	BB8_4049;
	bra.uni 	BB8_4048;

BB8_4048:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6150}, %fd6878;
	}
	xor.b32  	%r6151, %r6150, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6152, %temp}, %fd6878;
	}
	mov.b64 	%fd6719, {%r6152, %r6151};

BB8_4049:
	@%p2470 bra 	BB8_4052;
	bra.uni 	BB8_4050;

BB8_4052:
	selp.b32	%r6153, %r164, 0, %p2451;
	or.b32  	%r6154, %r6153, 2146435072;
	setp.lt.s32	%p4158, %r161, 0;
	selp.b32	%r6155, %r6154, %r6153, %p4158;
	mov.u32 	%r6156, 0;
	mov.b64 	%fd6719, {%r6156, %r6155};
	bra.uni 	BB8_4053;

BB8_4050:
	setp.gt.s32	%p4155, %r164, -1;
	@%p4155 bra 	BB8_4053;

	cvt.rzi.f64.f64	%fd5322, %fd4630;
	setp.neu.f64	%p4156, %fd5322, 0d4000000000000000;
	selp.f64	%fd6719, 0dFFF8000000000000, %fd6719, %p4156;

BB8_4053:
	@%p2475 bra 	BB8_4054;

	setp.gtu.f64	%p4160, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6720, %fd20;
	@%p4160 bra 	BB8_4063;

	and.b32  	%r6157, %r161, 2147483647;
	setp.ne.s32	%p4161, %r6157, 2146435072;
	@%p4161 bra 	BB8_4058;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6158, %temp}, %fd4630;
	}
	setp.eq.s32	%p4162, %r6158, 0;
	@%p4162 bra 	BB8_4062;
	bra.uni 	BB8_4058;

BB8_4062:
	setp.eq.f64	%p4165, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4166, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6167, 2146435072, 0, %p4166;
	xor.b32  	%r6168, %r6167, 2146435072;
	setp.lt.s32	%p4167, %r161, 0;
	selp.b32	%r6169, %r6168, %r6167, %p4167;
	selp.b32	%r6170, 1072693248, %r6169, %p4165;
	mov.u32 	%r6171, 0;
	mov.b64 	%fd6720, {%r6171, %r6170};
	bra.uni 	BB8_4063;

BB8_4054:
	mov.f64 	%fd6720, %fd6719;

BB8_4063:
	selp.f64	%fd5324, 0d3FF0000000000000, %fd6720, %p2484;
	div.rn.f64 	%fd5325, %fd6372, %fd5324;
	div.rn.f64 	%fd5326, %fd6371, %fd2768;
	sub.f64 	%fd5327, %fd5326, %fd5325;
	mul.f64 	%fd2777, %fd2054, %fd5327;
	mov.f64 	%fd6722, %fd6875;
	@!%p126 bra 	BB8_4065;
	bra.uni 	BB8_4064;

BB8_4064:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6172}, %fd6875;
	}
	xor.b32  	%r6173, %r6172, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6174, %temp}, %fd6875;
	}
	mov.b64 	%fd6722, {%r6174, %r6173};

BB8_4065:
	@%p2453 bra 	BB8_4068;
	bra.uni 	BB8_4066;

BB8_4068:
	selp.b32	%r6175, %r162, 0, %p2451;
	or.b32  	%r6176, %r6175, 2146435072;
	setp.lt.s32	%p4173, %r161, 0;
	selp.b32	%r6177, %r6176, %r6175, %p4173;
	mov.u32 	%r6178, 0;
	mov.b64 	%fd6722, {%r6178, %r6177};
	bra.uni 	BB8_4069;

BB8_4066:
	setp.gt.s32	%p4170, %r162, -1;
	@%p4170 bra 	BB8_4069;

	cvt.rzi.f64.f64	%fd5329, %fd4630;
	setp.neu.f64	%p4171, %fd5329, 0d4000000000000000;
	selp.f64	%fd6722, 0dFFF8000000000000, %fd6722, %p4171;

BB8_4069:
	@%p2458 bra 	BB8_4070;

	setp.gtu.f64	%p4175, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6723, %fd19;
	@%p4175 bra 	BB8_4079;

	and.b32  	%r6179, %r161, 2147483647;
	setp.ne.s32	%p4176, %r6179, 2146435072;
	@%p4176 bra 	BB8_4074;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6180, %temp}, %fd4630;
	}
	setp.eq.s32	%p4177, %r6180, 0;
	@%p4177 bra 	BB8_4078;
	bra.uni 	BB8_4074;

BB8_4078:
	setp.eq.f64	%p4180, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4181, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6189, 2146435072, 0, %p4181;
	xor.b32  	%r6190, %r6189, 2146435072;
	setp.lt.s32	%p4182, %r161, 0;
	selp.b32	%r6191, %r6190, %r6189, %p4182;
	selp.b32	%r6192, 1072693248, %r6191, %p4180;
	mov.u32 	%r6193, 0;
	mov.b64 	%fd6723, {%r6193, %r6192};
	bra.uni 	BB8_4079;

BB8_4070:
	mov.f64 	%fd6723, %fd6722;

BB8_4079:
	selp.f64	%fd2786, 0d3FF0000000000000, %fd6723, %p2467;
	mov.f64 	%fd6725, %fd6878;
	@!%p127 bra 	BB8_4081;
	bra.uni 	BB8_4080;

BB8_4080:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6194}, %fd6878;
	}
	xor.b32  	%r6195, %r6194, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6196, %temp}, %fd6878;
	}
	mov.b64 	%fd6725, {%r6196, %r6195};

BB8_4081:
	@%p2470 bra 	BB8_4084;
	bra.uni 	BB8_4082;

BB8_4084:
	selp.b32	%r6197, %r164, 0, %p2451;
	or.b32  	%r6198, %r6197, 2146435072;
	setp.lt.s32	%p4188, %r161, 0;
	selp.b32	%r6199, %r6198, %r6197, %p4188;
	mov.u32 	%r6200, 0;
	mov.b64 	%fd6725, {%r6200, %r6199};
	bra.uni 	BB8_4085;

BB8_4082:
	setp.gt.s32	%p4185, %r164, -1;
	@%p4185 bra 	BB8_4085;

	cvt.rzi.f64.f64	%fd5332, %fd4630;
	setp.neu.f64	%p4186, %fd5332, 0d4000000000000000;
	selp.f64	%fd6725, 0dFFF8000000000000, %fd6725, %p4186;

BB8_4085:
	@%p2475 bra 	BB8_4086;

	setp.gtu.f64	%p4190, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6726, %fd20;
	@%p4190 bra 	BB8_4095;

	and.b32  	%r6201, %r161, 2147483647;
	setp.ne.s32	%p4191, %r6201, 2146435072;
	@%p4191 bra 	BB8_4090;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6202, %temp}, %fd4630;
	}
	setp.eq.s32	%p4192, %r6202, 0;
	@%p4192 bra 	BB8_4094;
	bra.uni 	BB8_4090;

BB8_4094:
	setp.eq.f64	%p4195, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4196, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6211, 2146435072, 0, %p4196;
	xor.b32  	%r6212, %r6211, 2146435072;
	setp.lt.s32	%p4197, %r161, 0;
	selp.b32	%r6213, %r6212, %r6211, %p4197;
	selp.b32	%r6214, 1072693248, %r6213, %p4195;
	mov.u32 	%r6215, 0;
	mov.b64 	%fd6726, {%r6215, %r6214};
	bra.uni 	BB8_4095;

BB8_4086:
	mov.f64 	%fd6726, %fd6725;

BB8_4095:
	mul.f64 	%fd5905, %fd1764, %fd1902;
	selp.f64	%fd5334, 0d3FF0000000000000, %fd6726, %p2484;
	div.rn.f64 	%fd5335, %fd6372, %fd5334;
	div.rn.f64 	%fd5336, %fd6371, %fd2786;
	sub.f64 	%fd5337, %fd5336, %fd5335;
	mul.f64 	%fd5338, %fd2073, %fd5337;
	sub.f64 	%fd5339, %fd2777, %fd5338;
	add.f64 	%fd2795, %fd5905, %fd5339;
	mov.f64 	%fd6728, %fd6875;
	@!%p126 bra 	BB8_4097;
	bra.uni 	BB8_4096;

BB8_4096:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6216}, %fd6875;
	}
	xor.b32  	%r6217, %r6216, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6218, %temp}, %fd6875;
	}
	mov.b64 	%fd6728, {%r6218, %r6217};

BB8_4097:
	@%p2453 bra 	BB8_4100;
	bra.uni 	BB8_4098;

BB8_4100:
	selp.b32	%r6219, %r162, 0, %p2451;
	or.b32  	%r6220, %r6219, 2146435072;
	setp.lt.s32	%p4203, %r161, 0;
	selp.b32	%r6221, %r6220, %r6219, %p4203;
	mov.u32 	%r6222, 0;
	mov.b64 	%fd6728, {%r6222, %r6221};
	bra.uni 	BB8_4101;

BB8_4098:
	setp.gt.s32	%p4200, %r162, -1;
	@%p4200 bra 	BB8_4101;

	cvt.rzi.f64.f64	%fd5341, %fd4630;
	setp.neu.f64	%p4201, %fd5341, 0d4000000000000000;
	selp.f64	%fd6728, 0dFFF8000000000000, %fd6728, %p4201;

BB8_4101:
	@%p2458 bra 	BB8_4102;

	setp.gtu.f64	%p4205, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6729, %fd19;
	@%p4205 bra 	BB8_4111;

	and.b32  	%r6223, %r161, 2147483647;
	setp.ne.s32	%p4206, %r6223, 2146435072;
	@%p4206 bra 	BB8_4106;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6224, %temp}, %fd4630;
	}
	setp.eq.s32	%p4207, %r6224, 0;
	@%p4207 bra 	BB8_4110;
	bra.uni 	BB8_4106;

BB8_4110:
	setp.eq.f64	%p4210, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4211, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6233, 2146435072, 0, %p4211;
	xor.b32  	%r6234, %r6233, 2146435072;
	setp.lt.s32	%p4212, %r161, 0;
	selp.b32	%r6235, %r6234, %r6233, %p4212;
	selp.b32	%r6236, 1072693248, %r6235, %p4210;
	mov.u32 	%r6237, 0;
	mov.b64 	%fd6729, {%r6237, %r6236};
	bra.uni 	BB8_4111;

BB8_4102:
	mov.f64 	%fd6729, %fd6728;

BB8_4111:
	selp.f64	%fd2804, 0d3FF0000000000000, %fd6729, %p2467;
	mov.f64 	%fd6731, %fd6878;
	@!%p127 bra 	BB8_4113;
	bra.uni 	BB8_4112;

BB8_4112:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6238}, %fd6878;
	}
	xor.b32  	%r6239, %r6238, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6240, %temp}, %fd6878;
	}
	mov.b64 	%fd6731, {%r6240, %r6239};

BB8_4113:
	@%p2470 bra 	BB8_4116;
	bra.uni 	BB8_4114;

BB8_4116:
	selp.b32	%r6241, %r164, 0, %p2451;
	or.b32  	%r6242, %r6241, 2146435072;
	setp.lt.s32	%p4218, %r161, 0;
	selp.b32	%r6243, %r6242, %r6241, %p4218;
	mov.u32 	%r6244, 0;
	mov.b64 	%fd6731, {%r6244, %r6243};
	bra.uni 	BB8_4117;

BB8_4114:
	setp.gt.s32	%p4215, %r164, -1;
	@%p4215 bra 	BB8_4117;

	cvt.rzi.f64.f64	%fd5344, %fd4630;
	setp.neu.f64	%p4216, %fd5344, 0d4000000000000000;
	selp.f64	%fd6731, 0dFFF8000000000000, %fd6731, %p4216;

BB8_4117:
	@%p2475 bra 	BB8_4118;

	setp.gtu.f64	%p4220, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6732, %fd20;
	@%p4220 bra 	BB8_4127;

	and.b32  	%r6245, %r161, 2147483647;
	setp.ne.s32	%p4221, %r6245, 2146435072;
	@%p4221 bra 	BB8_4122;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6246, %temp}, %fd4630;
	}
	setp.eq.s32	%p4222, %r6246, 0;
	@%p4222 bra 	BB8_4126;
	bra.uni 	BB8_4122;

BB8_4126:
	setp.eq.f64	%p4225, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4226, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6255, 2146435072, 0, %p4226;
	xor.b32  	%r6256, %r6255, 2146435072;
	setp.lt.s32	%p4227, %r161, 0;
	selp.b32	%r6257, %r6256, %r6255, %p4227;
	selp.b32	%r6258, 1072693248, %r6257, %p4225;
	mov.u32 	%r6259, 0;
	mov.b64 	%fd6732, {%r6259, %r6258};
	bra.uni 	BB8_4127;

BB8_4118:
	mov.f64 	%fd6732, %fd6731;

BB8_4127:
	sub.f64 	%fd5815, %fd2110, %fd2111;
	mul.f64 	%fd5814, %fd6373, %fd5815;
	selp.f64	%fd5346, 0d3FF0000000000000, %fd6732, %p2484;
	div.rn.f64 	%fd5347, %fd1741, %fd5346;
	div.rn.f64 	%fd5348, %fd1731, %fd2804;
	sub.f64 	%fd5349, %fd5348, %fd5347;
	fma.rn.f64 	%fd5350, %fd1906, %fd5349, %fd2795;
	add.f64 	%fd5351, %fd5350, %fd5814;
	fma.rn.f64 	%fd2813, %fd18, %fd5351, 0d0000000000000000;
	st.global.f64 	[%rd11+16], %fd2813;
	mov.f64 	%fd6734, %fd6875;
	@!%p126 bra 	BB8_4129;
	bra.uni 	BB8_4128;

BB8_4128:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6260}, %fd6875;
	}
	xor.b32  	%r6261, %r6260, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6262, %temp}, %fd6875;
	}
	mov.b64 	%fd6734, {%r6262, %r6261};

BB8_4129:
	@%p2453 bra 	BB8_4132;
	bra.uni 	BB8_4130;

BB8_4132:
	selp.b32	%r6263, %r162, 0, %p2451;
	or.b32  	%r6264, %r6263, 2146435072;
	setp.lt.s32	%p4233, %r161, 0;
	selp.b32	%r6265, %r6264, %r6263, %p4233;
	mov.u32 	%r6266, 0;
	mov.b64 	%fd6734, {%r6266, %r6265};
	bra.uni 	BB8_4133;

BB8_4130:
	setp.gt.s32	%p4230, %r162, -1;
	@%p4230 bra 	BB8_4133;

	cvt.rzi.f64.f64	%fd5353, %fd4630;
	setp.neu.f64	%p4231, %fd5353, 0d4000000000000000;
	selp.f64	%fd6734, 0dFFF8000000000000, %fd6734, %p4231;

BB8_4133:
	@%p2458 bra 	BB8_4134;

	setp.gtu.f64	%p4235, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6735, %fd19;
	@%p4235 bra 	BB8_4143;

	and.b32  	%r6267, %r161, 2147483647;
	setp.ne.s32	%p4236, %r6267, 2146435072;
	@%p4236 bra 	BB8_4138;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6268, %temp}, %fd4630;
	}
	setp.eq.s32	%p4237, %r6268, 0;
	@%p4237 bra 	BB8_4142;
	bra.uni 	BB8_4138;

BB8_4142:
	setp.eq.f64	%p4240, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4241, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6277, 2146435072, 0, %p4241;
	xor.b32  	%r6278, %r6277, 2146435072;
	setp.lt.s32	%p4242, %r161, 0;
	selp.b32	%r6279, %r6278, %r6277, %p4242;
	selp.b32	%r6280, 1072693248, %r6279, %p4240;
	mov.u32 	%r6281, 0;
	mov.b64 	%fd6735, {%r6281, %r6280};
	bra.uni 	BB8_4143;

BB8_4134:
	mov.f64 	%fd6735, %fd6734;

BB8_4143:
	selp.f64	%fd2822, 0d3FF0000000000000, %fd6735, %p2467;
	mov.f64 	%fd6737, %fd6878;
	@!%p127 bra 	BB8_4145;
	bra.uni 	BB8_4144;

BB8_4144:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6282}, %fd6878;
	}
	xor.b32  	%r6283, %r6282, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6284, %temp}, %fd6878;
	}
	mov.b64 	%fd6737, {%r6284, %r6283};

BB8_4145:
	@%p2470 bra 	BB8_4148;
	bra.uni 	BB8_4146;

BB8_4148:
	selp.b32	%r6285, %r164, 0, %p2451;
	or.b32  	%r6286, %r6285, 2146435072;
	setp.lt.s32	%p4248, %r161, 0;
	selp.b32	%r6287, %r6286, %r6285, %p4248;
	mov.u32 	%r6288, 0;
	mov.b64 	%fd6737, {%r6288, %r6287};
	bra.uni 	BB8_4149;

BB8_4146:
	setp.gt.s32	%p4245, %r164, -1;
	@%p4245 bra 	BB8_4149;

	cvt.rzi.f64.f64	%fd5356, %fd4630;
	setp.neu.f64	%p4246, %fd5356, 0d4000000000000000;
	selp.f64	%fd6737, 0dFFF8000000000000, %fd6737, %p4246;

BB8_4149:
	@%p2475 bra 	BB8_4150;

	setp.gtu.f64	%p4250, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6738, %fd20;
	@%p4250 bra 	BB8_4159;

	and.b32  	%r6289, %r161, 2147483647;
	setp.ne.s32	%p4251, %r6289, 2146435072;
	@%p4251 bra 	BB8_4154;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6290, %temp}, %fd4630;
	}
	setp.eq.s32	%p4252, %r6290, 0;
	@%p4252 bra 	BB8_4158;
	bra.uni 	BB8_4154;

BB8_4158:
	setp.eq.f64	%p4255, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4256, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6299, 2146435072, 0, %p4256;
	xor.b32  	%r6300, %r6299, 2146435072;
	setp.lt.s32	%p4257, %r161, 0;
	selp.b32	%r6301, %r6300, %r6299, %p4257;
	selp.b32	%r6302, 1072693248, %r6301, %p4255;
	mov.u32 	%r6303, 0;
	mov.b64 	%fd6738, {%r6303, %r6302};
	bra.uni 	BB8_4159;

BB8_4150:
	mov.f64 	%fd6738, %fd6737;

BB8_4159:
	selp.f64	%fd5358, 0d3FF0000000000000, %fd6738, %p2484;
	div.rn.f64 	%fd5359, %fd6372, %fd5358;
	div.rn.f64 	%fd5360, %fd6371, %fd2822;
	sub.f64 	%fd2831, %fd5360, %fd5359;
	mov.f64 	%fd6740, %fd6875;
	@!%p126 bra 	BB8_4161;
	bra.uni 	BB8_4160;

BB8_4160:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6304}, %fd6875;
	}
	xor.b32  	%r6305, %r6304, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6306, %temp}, %fd6875;
	}
	mov.b64 	%fd6740, {%r6306, %r6305};

BB8_4161:
	@%p2453 bra 	BB8_4164;
	bra.uni 	BB8_4162;

BB8_4164:
	selp.b32	%r6307, %r162, 0, %p2451;
	or.b32  	%r6308, %r6307, 2146435072;
	setp.lt.s32	%p4263, %r161, 0;
	selp.b32	%r6309, %r6308, %r6307, %p4263;
	mov.u32 	%r6310, 0;
	mov.b64 	%fd6740, {%r6310, %r6309};
	bra.uni 	BB8_4165;

BB8_4162:
	setp.gt.s32	%p4260, %r162, -1;
	@%p4260 bra 	BB8_4165;

	cvt.rzi.f64.f64	%fd5362, %fd4630;
	setp.neu.f64	%p4261, %fd5362, 0d4000000000000000;
	selp.f64	%fd6740, 0dFFF8000000000000, %fd6740, %p4261;

BB8_4165:
	@%p2458 bra 	BB8_4166;

	setp.gtu.f64	%p4265, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6741, %fd19;
	@%p4265 bra 	BB8_4175;

	and.b32  	%r6311, %r161, 2147483647;
	setp.ne.s32	%p4266, %r6311, 2146435072;
	@%p4266 bra 	BB8_4170;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6312, %temp}, %fd4630;
	}
	setp.eq.s32	%p4267, %r6312, 0;
	@%p4267 bra 	BB8_4174;
	bra.uni 	BB8_4170;

BB8_4174:
	setp.eq.f64	%p4270, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4271, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6321, 2146435072, 0, %p4271;
	xor.b32  	%r6322, %r6321, 2146435072;
	setp.lt.s32	%p4272, %r161, 0;
	selp.b32	%r6323, %r6322, %r6321, %p4272;
	selp.b32	%r6324, 1072693248, %r6323, %p4270;
	mov.u32 	%r6325, 0;
	mov.b64 	%fd6741, {%r6325, %r6324};
	bra.uni 	BB8_4175;

BB8_4166:
	mov.f64 	%fd6741, %fd6740;

BB8_4175:
	selp.f64	%fd2840, 0d3FF0000000000000, %fd6741, %p2467;
	mov.f64 	%fd6743, %fd6878;
	@!%p127 bra 	BB8_4177;
	bra.uni 	BB8_4176;

BB8_4176:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6326}, %fd6878;
	}
	xor.b32  	%r6327, %r6326, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6328, %temp}, %fd6878;
	}
	mov.b64 	%fd6743, {%r6328, %r6327};

BB8_4177:
	@%p2470 bra 	BB8_4180;
	bra.uni 	BB8_4178;

BB8_4180:
	selp.b32	%r6329, %r164, 0, %p2451;
	or.b32  	%r6330, %r6329, 2146435072;
	setp.lt.s32	%p4278, %r161, 0;
	selp.b32	%r6331, %r6330, %r6329, %p4278;
	mov.u32 	%r6332, 0;
	mov.b64 	%fd6743, {%r6332, %r6331};
	bra.uni 	BB8_4181;

BB8_4178:
	setp.gt.s32	%p4275, %r164, -1;
	@%p4275 bra 	BB8_4181;

	cvt.rzi.f64.f64	%fd5365, %fd4630;
	setp.neu.f64	%p4276, %fd5365, 0d4000000000000000;
	selp.f64	%fd6743, 0dFFF8000000000000, %fd6743, %p4276;

BB8_4181:
	@%p2475 bra 	BB8_4182;

	setp.gtu.f64	%p4280, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6744, %fd20;
	@%p4280 bra 	BB8_4191;

	and.b32  	%r6333, %r161, 2147483647;
	setp.ne.s32	%p4281, %r6333, 2146435072;
	@%p4281 bra 	BB8_4186;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6334, %temp}, %fd4630;
	}
	setp.eq.s32	%p4282, %r6334, 0;
	@%p4282 bra 	BB8_4190;
	bra.uni 	BB8_4186;

BB8_4190:
	setp.eq.f64	%p4285, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4286, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6343, 2146435072, 0, %p4286;
	xor.b32  	%r6344, %r6343, 2146435072;
	setp.lt.s32	%p4287, %r161, 0;
	selp.b32	%r6345, %r6344, %r6343, %p4287;
	selp.b32	%r6346, 1072693248, %r6345, %p4285;
	mov.u32 	%r6347, 0;
	mov.b64 	%fd6744, {%r6347, %r6346};
	bra.uni 	BB8_4191;

BB8_4182:
	mov.f64 	%fd6744, %fd6743;

BB8_4191:
	mul.f64 	%fd5679, %fd55, 0d4008000000000000;
	mul.f64 	%fd5678, %fd55, %fd5679;
	mul.f64 	%fd5677, %fd45, %fd5678;
	selp.f64	%fd5367, 0d3FF0000000000000, %fd6744, %p2484;
	div.rn.f64 	%fd5368, %fd6372, %fd5367;
	div.rn.f64 	%fd5369, %fd6371, %fd2840;
	sub.f64 	%fd5370, %fd5369, %fd5368;
	mul.f64 	%fd5371, %fd2073, %fd5370;
	div.rn.f64 	%fd5372, %fd5677, %fd1678;
	mul.f64 	%fd5373, %fd5372, %fd2831;
	sub.f64 	%fd5374, %fd5373, %fd5371;
	add.f64 	%fd2849, %fd2641, %fd5374;
	mov.f64 	%fd6746, %fd6875;
	@!%p126 bra 	BB8_4193;
	bra.uni 	BB8_4192;

BB8_4192:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6348}, %fd6875;
	}
	xor.b32  	%r6349, %r6348, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6350, %temp}, %fd6875;
	}
	mov.b64 	%fd6746, {%r6350, %r6349};

BB8_4193:
	@%p2453 bra 	BB8_4196;
	bra.uni 	BB8_4194;

BB8_4196:
	selp.b32	%r6351, %r162, 0, %p2451;
	or.b32  	%r6352, %r6351, 2146435072;
	setp.lt.s32	%p4293, %r161, 0;
	selp.b32	%r6353, %r6352, %r6351, %p4293;
	mov.u32 	%r6354, 0;
	mov.b64 	%fd6746, {%r6354, %r6353};
	bra.uni 	BB8_4197;

BB8_4194:
	setp.gt.s32	%p4290, %r162, -1;
	@%p4290 bra 	BB8_4197;

	cvt.rzi.f64.f64	%fd5376, %fd4630;
	setp.neu.f64	%p4291, %fd5376, 0d4000000000000000;
	selp.f64	%fd6746, 0dFFF8000000000000, %fd6746, %p4291;

BB8_4197:
	@%p2458 bra 	BB8_4198;

	setp.gtu.f64	%p4295, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6747, %fd19;
	@%p4295 bra 	BB8_4207;

	and.b32  	%r6355, %r161, 2147483647;
	setp.ne.s32	%p4296, %r6355, 2146435072;
	@%p4296 bra 	BB8_4202;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6356, %temp}, %fd4630;
	}
	setp.eq.s32	%p4297, %r6356, 0;
	@%p4297 bra 	BB8_4206;
	bra.uni 	BB8_4202;

BB8_4206:
	setp.eq.f64	%p4300, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4301, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6365, 2146435072, 0, %p4301;
	xor.b32  	%r6366, %r6365, 2146435072;
	setp.lt.s32	%p4302, %r161, 0;
	selp.b32	%r6367, %r6366, %r6365, %p4302;
	selp.b32	%r6368, 1072693248, %r6367, %p4300;
	mov.u32 	%r6369, 0;
	mov.b64 	%fd6747, {%r6369, %r6368};
	bra.uni 	BB8_4207;

BB8_4198:
	mov.f64 	%fd6747, %fd6746;

BB8_4207:
	selp.f64	%fd2858, 0d3FF0000000000000, %fd6747, %p2467;
	mov.f64 	%fd6749, %fd6878;
	@!%p127 bra 	BB8_4209;
	bra.uni 	BB8_4208;

BB8_4208:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6370}, %fd6878;
	}
	xor.b32  	%r6371, %r6370, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6372, %temp}, %fd6878;
	}
	mov.b64 	%fd6749, {%r6372, %r6371};

BB8_4209:
	@%p2470 bra 	BB8_4212;
	bra.uni 	BB8_4210;

BB8_4212:
	selp.b32	%r6373, %r164, 0, %p2451;
	or.b32  	%r6374, %r6373, 2146435072;
	setp.lt.s32	%p4308, %r161, 0;
	selp.b32	%r6375, %r6374, %r6373, %p4308;
	mov.u32 	%r6376, 0;
	mov.b64 	%fd6749, {%r6376, %r6375};
	bra.uni 	BB8_4213;

BB8_4210:
	setp.gt.s32	%p4305, %r164, -1;
	@%p4305 bra 	BB8_4213;

	cvt.rzi.f64.f64	%fd5379, %fd4630;
	setp.neu.f64	%p4306, %fd5379, 0d4000000000000000;
	selp.f64	%fd6749, 0dFFF8000000000000, %fd6749, %p4306;

BB8_4213:
	@%p2475 bra 	BB8_4214;

	setp.gtu.f64	%p4310, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6750, %fd20;
	@%p4310 bra 	BB8_4223;

	and.b32  	%r6377, %r161, 2147483647;
	setp.ne.s32	%p4311, %r6377, 2146435072;
	@%p4311 bra 	BB8_4218;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6378, %temp}, %fd4630;
	}
	setp.eq.s32	%p4312, %r6378, 0;
	@%p4312 bra 	BB8_4222;
	bra.uni 	BB8_4218;

BB8_4222:
	setp.eq.f64	%p4315, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4316, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6387, 2146435072, 0, %p4316;
	xor.b32  	%r6388, %r6387, 2146435072;
	setp.lt.s32	%p4317, %r161, 0;
	selp.b32	%r6389, %r6388, %r6387, %p4317;
	selp.b32	%r6390, 1072693248, %r6389, %p4315;
	mov.u32 	%r6391, 0;
	mov.b64 	%fd6750, {%r6391, %r6390};
	bra.uni 	BB8_4223;

BB8_4214:
	mov.f64 	%fd6750, %fd6749;

BB8_4223:
	mul.f64 	%fd5682, %fd55, 0d402E000000000000;
	mul.f64 	%fd5681, %fd55, %fd5682;
	mul.f64 	%fd5680, %fd45, %fd5681;
	selp.f64	%fd5381, 0d3FF0000000000000, %fd6750, %p2484;
	div.rn.f64 	%fd5382, %fd1852, %fd5381;
	div.rn.f64 	%fd5383, %fd1842, %fd2858;
	sub.f64 	%fd5384, %fd5383, %fd5382;
	fma.rn.f64 	%fd5385, %fd2532, %fd5384, %fd2849;
	div.rn.f64 	%fd5386, %fd5680, %fd1763;
	sub.f64 	%fd5387, %fd5386, %fd2111;
	fma.rn.f64 	%fd5388, %fd6373, %fd5387, %fd5385;
	fma.rn.f64 	%fd2867, %fd21, %fd5388, %fd2813;
	st.global.f64 	[%rd11+16], %fd2867;
	mov.f64 	%fd6752, %fd6875;
	@!%p126 bra 	BB8_4225;
	bra.uni 	BB8_4224;

BB8_4224:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6392}, %fd6875;
	}
	xor.b32  	%r6393, %r6392, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6394, %temp}, %fd6875;
	}
	mov.b64 	%fd6752, {%r6394, %r6393};

BB8_4225:
	@%p2453 bra 	BB8_4228;
	bra.uni 	BB8_4226;

BB8_4228:
	selp.b32	%r6395, %r162, 0, %p2451;
	or.b32  	%r6396, %r6395, 2146435072;
	setp.lt.s32	%p4323, %r161, 0;
	selp.b32	%r6397, %r6396, %r6395, %p4323;
	mov.u32 	%r6398, 0;
	mov.b64 	%fd6752, {%r6398, %r6397};
	bra.uni 	BB8_4229;

BB8_4226:
	setp.gt.s32	%p4320, %r162, -1;
	@%p4320 bra 	BB8_4229;

	cvt.rzi.f64.f64	%fd5390, %fd4630;
	setp.neu.f64	%p4321, %fd5390, 0d4000000000000000;
	selp.f64	%fd6752, 0dFFF8000000000000, %fd6752, %p4321;

BB8_4229:
	@%p2458 bra 	BB8_4230;

	setp.gtu.f64	%p4325, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6753, %fd19;
	@%p4325 bra 	BB8_4239;

	and.b32  	%r6399, %r161, 2147483647;
	setp.ne.s32	%p4326, %r6399, 2146435072;
	@%p4326 bra 	BB8_4234;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6400, %temp}, %fd4630;
	}
	setp.eq.s32	%p4327, %r6400, 0;
	@%p4327 bra 	BB8_4238;
	bra.uni 	BB8_4234;

BB8_4238:
	setp.eq.f64	%p4330, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4331, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6409, 2146435072, 0, %p4331;
	xor.b32  	%r6410, %r6409, 2146435072;
	setp.lt.s32	%p4332, %r161, 0;
	selp.b32	%r6411, %r6410, %r6409, %p4332;
	selp.b32	%r6412, 1072693248, %r6411, %p4330;
	mov.u32 	%r6413, 0;
	mov.b64 	%fd6753, {%r6413, %r6412};
	bra.uni 	BB8_4239;

BB8_4230:
	mov.f64 	%fd6753, %fd6752;

BB8_4239:
	selp.f64	%fd2876, 0d3FF0000000000000, %fd6753, %p2467;
	mov.f64 	%fd6755, %fd6878;
	@!%p127 bra 	BB8_4241;
	bra.uni 	BB8_4240;

BB8_4240:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6414}, %fd6878;
	}
	xor.b32  	%r6415, %r6414, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6416, %temp}, %fd6878;
	}
	mov.b64 	%fd6755, {%r6416, %r6415};

BB8_4241:
	@%p2470 bra 	BB8_4244;
	bra.uni 	BB8_4242;

BB8_4244:
	selp.b32	%r6417, %r164, 0, %p2451;
	or.b32  	%r6418, %r6417, 2146435072;
	setp.lt.s32	%p4338, %r161, 0;
	selp.b32	%r6419, %r6418, %r6417, %p4338;
	mov.u32 	%r6420, 0;
	mov.b64 	%fd6755, {%r6420, %r6419};
	bra.uni 	BB8_4245;

BB8_4242:
	setp.gt.s32	%p4335, %r164, -1;
	@%p4335 bra 	BB8_4245;

	cvt.rzi.f64.f64	%fd5393, %fd4630;
	setp.neu.f64	%p4336, %fd5393, 0d4000000000000000;
	selp.f64	%fd6755, 0dFFF8000000000000, %fd6755, %p4336;

BB8_4245:
	@%p2475 bra 	BB8_4246;

	setp.gtu.f64	%p4340, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6756, %fd20;
	@%p4340 bra 	BB8_4255;

	and.b32  	%r6421, %r161, 2147483647;
	setp.ne.s32	%p4341, %r6421, 2146435072;
	@%p4341 bra 	BB8_4250;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6422, %temp}, %fd4630;
	}
	setp.eq.s32	%p4342, %r6422, 0;
	@%p4342 bra 	BB8_4254;
	bra.uni 	BB8_4250;

BB8_4254:
	setp.eq.f64	%p4345, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4346, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6431, 2146435072, 0, %p4346;
	xor.b32  	%r6432, %r6431, 2146435072;
	setp.lt.s32	%p4347, %r161, 0;
	selp.b32	%r6433, %r6432, %r6431, %p4347;
	selp.b32	%r6434, 1072693248, %r6433, %p4345;
	mov.u32 	%r6435, 0;
	mov.b64 	%fd6756, {%r6435, %r6434};
	bra.uni 	BB8_4255;

BB8_4246:
	mov.f64 	%fd6756, %fd6755;

BB8_4255:
	selp.f64	%fd5395, 0d3FF0000000000000, %fd6756, %p2484;
	div.rn.f64 	%fd5396, %fd6372, %fd5395;
	div.rn.f64 	%fd5397, %fd6371, %fd2876;
	sub.f64 	%fd2885, %fd5397, %fd5396;
	mov.f64 	%fd6758, %fd6875;
	@!%p126 bra 	BB8_4257;
	bra.uni 	BB8_4256;

BB8_4256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6436}, %fd6875;
	}
	xor.b32  	%r6437, %r6436, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6438, %temp}, %fd6875;
	}
	mov.b64 	%fd6758, {%r6438, %r6437};

BB8_4257:
	@%p2453 bra 	BB8_4260;
	bra.uni 	BB8_4258;

BB8_4260:
	selp.b32	%r6439, %r162, 0, %p2451;
	or.b32  	%r6440, %r6439, 2146435072;
	setp.lt.s32	%p4353, %r161, 0;
	selp.b32	%r6441, %r6440, %r6439, %p4353;
	mov.u32 	%r6442, 0;
	mov.b64 	%fd6758, {%r6442, %r6441};
	bra.uni 	BB8_4261;

BB8_4258:
	setp.gt.s32	%p4350, %r162, -1;
	@%p4350 bra 	BB8_4261;

	cvt.rzi.f64.f64	%fd5399, %fd4630;
	setp.neu.f64	%p4351, %fd5399, 0d4000000000000000;
	selp.f64	%fd6758, 0dFFF8000000000000, %fd6758, %p4351;

BB8_4261:
	@%p2458 bra 	BB8_4262;

	setp.gtu.f64	%p4355, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6759, %fd19;
	@%p4355 bra 	BB8_4271;

	and.b32  	%r6443, %r161, 2147483647;
	setp.ne.s32	%p4356, %r6443, 2146435072;
	@%p4356 bra 	BB8_4266;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6444, %temp}, %fd4630;
	}
	setp.eq.s32	%p4357, %r6444, 0;
	@%p4357 bra 	BB8_4270;
	bra.uni 	BB8_4266;

BB8_4270:
	setp.eq.f64	%p4360, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4361, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6453, 2146435072, 0, %p4361;
	xor.b32  	%r6454, %r6453, 2146435072;
	setp.lt.s32	%p4362, %r161, 0;
	selp.b32	%r6455, %r6454, %r6453, %p4362;
	selp.b32	%r6456, 1072693248, %r6455, %p4360;
	mov.u32 	%r6457, 0;
	mov.b64 	%fd6759, {%r6457, %r6456};
	bra.uni 	BB8_4271;

BB8_4262:
	mov.f64 	%fd6759, %fd6758;

BB8_4271:
	selp.f64	%fd2894, 0d3FF0000000000000, %fd6759, %p2467;
	mov.f64 	%fd6761, %fd6878;
	@!%p127 bra 	BB8_4273;
	bra.uni 	BB8_4272;

BB8_4272:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6458}, %fd6878;
	}
	xor.b32  	%r6459, %r6458, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6460, %temp}, %fd6878;
	}
	mov.b64 	%fd6761, {%r6460, %r6459};

BB8_4273:
	@%p2470 bra 	BB8_4276;
	bra.uni 	BB8_4274;

BB8_4276:
	selp.b32	%r6461, %r164, 0, %p2451;
	or.b32  	%r6462, %r6461, 2146435072;
	setp.lt.s32	%p4368, %r161, 0;
	selp.b32	%r6463, %r6462, %r6461, %p4368;
	mov.u32 	%r6464, 0;
	mov.b64 	%fd6761, {%r6464, %r6463};
	bra.uni 	BB8_4277;

BB8_4274:
	setp.gt.s32	%p4365, %r164, -1;
	@%p4365 bra 	BB8_4277;

	cvt.rzi.f64.f64	%fd5402, %fd4630;
	setp.neu.f64	%p4366, %fd5402, 0d4000000000000000;
	selp.f64	%fd6761, 0dFFF8000000000000, %fd6761, %p4366;

BB8_4277:
	@%p2475 bra 	BB8_4278;

	setp.gtu.f64	%p4370, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6762, %fd20;
	@%p4370 bra 	BB8_4287;

	and.b32  	%r6465, %r161, 2147483647;
	setp.ne.s32	%p4371, %r6465, 2146435072;
	@%p4371 bra 	BB8_4282;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6466, %temp}, %fd4630;
	}
	setp.eq.s32	%p4372, %r6466, 0;
	@%p4372 bra 	BB8_4286;
	bra.uni 	BB8_4282;

BB8_4286:
	setp.eq.f64	%p4375, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4376, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6475, 2146435072, 0, %p4376;
	xor.b32  	%r6476, %r6475, 2146435072;
	setp.lt.s32	%p4377, %r161, 0;
	selp.b32	%r6477, %r6476, %r6475, %p4377;
	selp.b32	%r6478, 1072693248, %r6477, %p4375;
	mov.u32 	%r6479, 0;
	mov.b64 	%fd6762, {%r6479, %r6478};
	bra.uni 	BB8_4287;

BB8_4278:
	mov.f64 	%fd6762, %fd6761;

BB8_4287:
	mul.f64 	%fd5684, %fd45, %fd48;
	add.f64 	%fd5683, %fd45, %fd45;
	selp.f64	%fd5404, 0d3FF0000000000000, %fd6762, %p2484;
	div.rn.f64 	%fd5405, %fd6372, %fd5404;
	div.rn.f64 	%fd5406, %fd6371, %fd2894;
	sub.f64 	%fd5407, %fd5406, %fd5405;
	div.rn.f64 	%fd5408, %fd5683, %fd1711;
	mul.f64 	%fd5409, %fd5408, %fd5407;
	div.rn.f64 	%fd5410, %fd5684, %fd1678;
	mul.f64 	%fd5411, %fd5410, %fd2885;
	sub.f64 	%fd2903, %fd5411, %fd5409;
	div.rn.f64 	%fd2904, %fd48, %fd1678;
	mov.f64 	%fd6764, %fd6875;
	@!%p126 bra 	BB8_4289;
	bra.uni 	BB8_4288;

BB8_4288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6480}, %fd6875;
	}
	xor.b32  	%r6481, %r6480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6482, %temp}, %fd6875;
	}
	mov.b64 	%fd6764, {%r6482, %r6481};

BB8_4289:
	@%p2453 bra 	BB8_4292;
	bra.uni 	BB8_4290;

BB8_4292:
	selp.b32	%r6483, %r162, 0, %p2451;
	or.b32  	%r6484, %r6483, 2146435072;
	setp.lt.s32	%p4383, %r161, 0;
	selp.b32	%r6485, %r6484, %r6483, %p4383;
	mov.u32 	%r6486, 0;
	mov.b64 	%fd6764, {%r6486, %r6485};
	bra.uni 	BB8_4293;

BB8_4290:
	setp.gt.s32	%p4380, %r162, -1;
	@%p4380 bra 	BB8_4293;

	cvt.rzi.f64.f64	%fd5413, %fd4630;
	setp.neu.f64	%p4381, %fd5413, 0d4000000000000000;
	selp.f64	%fd6764, 0dFFF8000000000000, %fd6764, %p4381;

BB8_4293:
	@%p2458 bra 	BB8_4294;

	setp.gtu.f64	%p4385, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6765, %fd19;
	@%p4385 bra 	BB8_4303;

	and.b32  	%r6487, %r161, 2147483647;
	setp.ne.s32	%p4386, %r6487, 2146435072;
	@%p4386 bra 	BB8_4298;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6488, %temp}, %fd4630;
	}
	setp.eq.s32	%p4387, %r6488, 0;
	@%p4387 bra 	BB8_4302;
	bra.uni 	BB8_4298;

BB8_4302:
	setp.eq.f64	%p4390, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4391, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6497, 2146435072, 0, %p4391;
	xor.b32  	%r6498, %r6497, 2146435072;
	setp.lt.s32	%p4392, %r161, 0;
	selp.b32	%r6499, %r6498, %r6497, %p4392;
	selp.b32	%r6500, 1072693248, %r6499, %p4390;
	mov.u32 	%r6501, 0;
	mov.b64 	%fd6765, {%r6501, %r6500};
	bra.uni 	BB8_4303;

BB8_4294:
	mov.f64 	%fd6765, %fd6764;

BB8_4303:
	selp.f64	%fd2913, 0d3FF0000000000000, %fd6765, %p2467;
	mov.f64 	%fd6767, %fd6878;
	@!%p127 bra 	BB8_4305;
	bra.uni 	BB8_4304;

BB8_4304:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6502}, %fd6878;
	}
	xor.b32  	%r6503, %r6502, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6504, %temp}, %fd6878;
	}
	mov.b64 	%fd6767, {%r6504, %r6503};

BB8_4305:
	@%p2470 bra 	BB8_4308;
	bra.uni 	BB8_4306;

BB8_4308:
	selp.b32	%r6505, %r164, 0, %p2451;
	or.b32  	%r6506, %r6505, 2146435072;
	setp.lt.s32	%p4398, %r161, 0;
	selp.b32	%r6507, %r6506, %r6505, %p4398;
	mov.u32 	%r6508, 0;
	mov.b64 	%fd6767, {%r6508, %r6507};
	bra.uni 	BB8_4309;

BB8_4306:
	setp.gt.s32	%p4395, %r164, -1;
	@%p4395 bra 	BB8_4309;

	cvt.rzi.f64.f64	%fd5416, %fd4630;
	setp.neu.f64	%p4396, %fd5416, 0d4000000000000000;
	selp.f64	%fd6767, 0dFFF8000000000000, %fd6767, %p4396;

BB8_4309:
	@%p2475 bra 	BB8_4310;

	setp.gtu.f64	%p4400, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6768, %fd20;
	@%p4400 bra 	BB8_4319;

	and.b32  	%r6509, %r161, 2147483647;
	setp.ne.s32	%p4401, %r6509, 2146435072;
	@%p4401 bra 	BB8_4314;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6510, %temp}, %fd4630;
	}
	setp.eq.s32	%p4402, %r6510, 0;
	@%p4402 bra 	BB8_4318;
	bra.uni 	BB8_4314;

BB8_4318:
	setp.eq.f64	%p4405, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4406, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6519, 2146435072, 0, %p4406;
	xor.b32  	%r6520, %r6519, 2146435072;
	setp.lt.s32	%p4407, %r161, 0;
	selp.b32	%r6521, %r6520, %r6519, %p4407;
	selp.b32	%r6522, 1072693248, %r6521, %p4405;
	mov.u32 	%r6523, 0;
	mov.b64 	%fd6768, {%r6523, %r6522};
	bra.uni 	BB8_4319;

BB8_4310:
	mov.f64 	%fd6768, %fd6767;

BB8_4319:
	mul.f64 	%fd5752, %fd45, %fd45;
	mul.f64 	%fd5688, %fd45, 0d402E000000000000;
	mul.f64 	%fd5687, %fd45, %fd5688;
	mul.f64 	%fd5686, %fd45, %fd5687;
	mul.f64 	%fd5685, %fd45, 0d4018000000000000;
	selp.f64	%fd5418, 0d3FF0000000000000, %fd6768, %p2484;
	div.rn.f64 	%fd5419, %fd1917, %fd5418;
	div.rn.f64 	%fd5420, %fd1907, %fd2913;
	sub.f64 	%fd5421, %fd5420, %fd5419;
	fma.rn.f64 	%fd5422, %fd2904, %fd5421, %fd2903;
	div.rn.f64 	%fd5423, %fd5685, %fd1678;
	div.rn.f64 	%fd5424, %fd5686, %fd1763;
	sub.f64 	%fd5425, %fd5424, %fd5423;
	fma.rn.f64 	%fd5426, %fd6373, %fd5425, %fd5422;
	div.rn.f64 	%fd2922, %fd5752, %fd1711;
	fma.rn.f64 	%fd2923, %fd1903, %fd2922, %fd5426;
	mov.f64 	%fd6770, %fd6875;
	@!%p126 bra 	BB8_4321;
	bra.uni 	BB8_4320;

BB8_4320:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6524}, %fd6875;
	}
	xor.b32  	%r6525, %r6524, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6526, %temp}, %fd6875;
	}
	mov.b64 	%fd6770, {%r6526, %r6525};

BB8_4321:
	@%p2453 bra 	BB8_4324;
	bra.uni 	BB8_4322;

BB8_4324:
	selp.b32	%r6527, %r162, 0, %p2451;
	or.b32  	%r6528, %r6527, 2146435072;
	setp.lt.s32	%p4413, %r161, 0;
	selp.b32	%r6529, %r6528, %r6527, %p4413;
	mov.u32 	%r6530, 0;
	mov.b64 	%fd6770, {%r6530, %r6529};
	bra.uni 	BB8_4325;

BB8_4322:
	setp.gt.s32	%p4410, %r162, -1;
	@%p4410 bra 	BB8_4325;

	cvt.rzi.f64.f64	%fd5428, %fd4630;
	setp.neu.f64	%p4411, %fd5428, 0d4000000000000000;
	selp.f64	%fd6770, 0dFFF8000000000000, %fd6770, %p4411;

BB8_4325:
	@%p2458 bra 	BB8_4326;

	setp.gtu.f64	%p4415, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6771, %fd19;
	@%p4415 bra 	BB8_4335;

	and.b32  	%r6531, %r161, 2147483647;
	setp.ne.s32	%p4416, %r6531, 2146435072;
	@%p4416 bra 	BB8_4330;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6532, %temp}, %fd4630;
	}
	setp.eq.s32	%p4417, %r6532, 0;
	@%p4417 bra 	BB8_4334;
	bra.uni 	BB8_4330;

BB8_4334:
	setp.eq.f64	%p4420, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4421, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6541, 2146435072, 0, %p4421;
	xor.b32  	%r6542, %r6541, 2146435072;
	setp.lt.s32	%p4422, %r161, 0;
	selp.b32	%r6543, %r6542, %r6541, %p4422;
	selp.b32	%r6544, 1072693248, %r6543, %p4420;
	mov.u32 	%r6545, 0;
	mov.b64 	%fd6771, {%r6545, %r6544};
	bra.uni 	BB8_4335;

BB8_4326:
	mov.f64 	%fd6771, %fd6770;

BB8_4335:
	selp.f64	%fd2932, 0d3FF0000000000000, %fd6771, %p2467;
	mov.f64 	%fd6773, %fd6878;
	@!%p127 bra 	BB8_4337;
	bra.uni 	BB8_4336;

BB8_4336:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6546}, %fd6878;
	}
	xor.b32  	%r6547, %r6546, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6548, %temp}, %fd6878;
	}
	mov.b64 	%fd6773, {%r6548, %r6547};

BB8_4337:
	@%p2470 bra 	BB8_4340;
	bra.uni 	BB8_4338;

BB8_4340:
	selp.b32	%r6549, %r164, 0, %p2451;
	or.b32  	%r6550, %r6549, 2146435072;
	setp.lt.s32	%p4428, %r161, 0;
	selp.b32	%r6551, %r6550, %r6549, %p4428;
	mov.u32 	%r6552, 0;
	mov.b64 	%fd6773, {%r6552, %r6551};
	bra.uni 	BB8_4341;

BB8_4338:
	setp.gt.s32	%p4425, %r164, -1;
	@%p4425 bra 	BB8_4341;

	cvt.rzi.f64.f64	%fd5431, %fd4630;
	setp.neu.f64	%p4426, %fd5431, 0d4000000000000000;
	selp.f64	%fd6773, 0dFFF8000000000000, %fd6773, %p4426;

BB8_4341:
	@%p2475 bra 	BB8_4342;

	setp.gtu.f64	%p4430, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6774, %fd20;
	@%p4430 bra 	BB8_4351;

	and.b32  	%r6553, %r161, 2147483647;
	setp.ne.s32	%p4431, %r6553, 2146435072;
	@%p4431 bra 	BB8_4346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6554, %temp}, %fd4630;
	}
	setp.eq.s32	%p4432, %r6554, 0;
	@%p4432 bra 	BB8_4350;
	bra.uni 	BB8_4346;

BB8_4350:
	setp.eq.f64	%p4435, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4436, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6563, 2146435072, 0, %p4436;
	xor.b32  	%r6564, %r6563, 2146435072;
	setp.lt.s32	%p4437, %r161, 0;
	selp.b32	%r6565, %r6564, %r6563, %p4437;
	selp.b32	%r6566, 1072693248, %r6565, %p4435;
	mov.u32 	%r6567, 0;
	mov.b64 	%fd6774, {%r6567, %r6566};
	bra.uni 	BB8_4351;

BB8_4342:
	mov.f64 	%fd6774, %fd6773;

BB8_4351:
	mul.f64 	%fd5906, %fd6373, %fd2111;
	selp.f64	%fd5433, 0d3FF0000000000000, %fd6774, %p2484;
	div.rn.f64 	%fd5434, %fd1917, %fd5433;
	div.rn.f64 	%fd5435, %fd1907, %fd2932;
	sub.f64 	%fd5436, %fd5435, %fd5434;
	mul.f64 	%fd5437, %fd1767, %fd5436;
	sub.f64 	%fd5438, %fd2923, %fd5437;
	sub.f64 	%fd2941, %fd5438, %fd5906;
	mov.f64 	%fd6776, %fd6878;
	@!%p127 bra 	BB8_4353;
	bra.uni 	BB8_4352;

BB8_4352:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6568}, %fd6878;
	}
	xor.b32  	%r6569, %r6568, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6570, %temp}, %fd6878;
	}
	mov.b64 	%fd6776, {%r6570, %r6569};

BB8_4353:
	@%p2470 bra 	BB8_4356;
	bra.uni 	BB8_4354;

BB8_4356:
	selp.b32	%r6571, %r164, 0, %p2451;
	or.b32  	%r6572, %r6571, 2146435072;
	setp.lt.s32	%p4443, %r161, 0;
	selp.b32	%r6573, %r6572, %r6571, %p4443;
	mov.u32 	%r6574, 0;
	mov.b64 	%fd6776, {%r6574, %r6573};
	bra.uni 	BB8_4357;

BB8_4354:
	setp.gt.s32	%p4440, %r164, -1;
	@%p4440 bra 	BB8_4357;

	cvt.rzi.f64.f64	%fd5440, %fd4630;
	setp.neu.f64	%p4441, %fd5440, 0d4000000000000000;
	selp.f64	%fd6776, 0dFFF8000000000000, %fd6776, %p4441;

BB8_4357:
	@%p2475 bra 	BB8_4358;

	setp.gtu.f64	%p4445, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6777, %fd20;
	@%p4445 bra 	BB8_4367;

	and.b32  	%r6575, %r161, 2147483647;
	setp.ne.s32	%p4446, %r6575, 2146435072;
	@%p4446 bra 	BB8_4362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6576, %temp}, %fd4630;
	}
	setp.eq.s32	%p4447, %r6576, 0;
	@%p4447 bra 	BB8_4366;
	bra.uni 	BB8_4362;

BB8_4366:
	setp.eq.f64	%p4450, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4451, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6585, 2146435072, 0, %p4451;
	xor.b32  	%r6586, %r6585, 2146435072;
	setp.lt.s32	%p4452, %r161, 0;
	selp.b32	%r6587, %r6586, %r6585, %p4452;
	selp.b32	%r6588, 1072693248, %r6587, %p4450;
	mov.u32 	%r6589, 0;
	mov.b64 	%fd6777, {%r6589, %r6588};
	bra.uni 	BB8_4367;

BB8_4358:
	mov.f64 	%fd6777, %fd6776;

BB8_4367:
	selp.f64	%fd5442, 0d3FF0000000000000, %fd6777, %p2484;
	mul.f64 	%fd5443, %fd1711, %fd5442;
	div.rn.f64 	%fd5444, %fd45, %fd5443;
	fma.rn.f64 	%fd5445, %fd6372, %fd5444, %fd2941;
	add.f64 	%fd5446, %fd2216, %fd5445;
	fma.rn.f64 	%fd2950, %fd22, %fd5446, %fd2867;
	st.global.f64 	[%rd11+16], %fd2950;
	mov.f64 	%fd6779, %fd6875;
	@!%p126 bra 	BB8_4369;
	bra.uni 	BB8_4368;

BB8_4368:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6590}, %fd6875;
	}
	xor.b32  	%r6591, %r6590, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6592, %temp}, %fd6875;
	}
	mov.b64 	%fd6779, {%r6592, %r6591};

BB8_4369:
	@%p2453 bra 	BB8_4372;
	bra.uni 	BB8_4370;

BB8_4372:
	selp.b32	%r6593, %r162, 0, %p2451;
	or.b32  	%r6594, %r6593, 2146435072;
	setp.lt.s32	%p4458, %r161, 0;
	selp.b32	%r6595, %r6594, %r6593, %p4458;
	mov.u32 	%r6596, 0;
	mov.b64 	%fd6779, {%r6596, %r6595};
	bra.uni 	BB8_4373;

BB8_4370:
	setp.gt.s32	%p4455, %r162, -1;
	@%p4455 bra 	BB8_4373;

	cvt.rzi.f64.f64	%fd5448, %fd4630;
	setp.neu.f64	%p4456, %fd5448, 0d4000000000000000;
	selp.f64	%fd6779, 0dFFF8000000000000, %fd6779, %p4456;

BB8_4373:
	@%p2458 bra 	BB8_4374;

	setp.gtu.f64	%p4460, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6780, %fd19;
	@%p4460 bra 	BB8_4383;

	and.b32  	%r6597, %r161, 2147483647;
	setp.ne.s32	%p4461, %r6597, 2146435072;
	@%p4461 bra 	BB8_4378;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6598, %temp}, %fd4630;
	}
	setp.eq.s32	%p4462, %r6598, 0;
	@%p4462 bra 	BB8_4382;
	bra.uni 	BB8_4378;

BB8_4382:
	setp.eq.f64	%p4465, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4466, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6607, 2146435072, 0, %p4466;
	xor.b32  	%r6608, %r6607, 2146435072;
	setp.lt.s32	%p4467, %r161, 0;
	selp.b32	%r6609, %r6608, %r6607, %p4467;
	selp.b32	%r6610, 1072693248, %r6609, %p4465;
	mov.u32 	%r6611, 0;
	mov.b64 	%fd6780, {%r6611, %r6610};
	bra.uni 	BB8_4383;

BB8_4374:
	mov.f64 	%fd6780, %fd6779;

BB8_4383:
	selp.f64	%fd2959, 0d3FF0000000000000, %fd6780, %p2467;
	mov.f64 	%fd6782, %fd6878;
	@!%p127 bra 	BB8_4385;
	bra.uni 	BB8_4384;

BB8_4384:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6612}, %fd6878;
	}
	xor.b32  	%r6613, %r6612, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6614, %temp}, %fd6878;
	}
	mov.b64 	%fd6782, {%r6614, %r6613};

BB8_4385:
	@%p2470 bra 	BB8_4388;
	bra.uni 	BB8_4386;

BB8_4388:
	selp.b32	%r6615, %r164, 0, %p2451;
	or.b32  	%r6616, %r6615, 2146435072;
	setp.lt.s32	%p4473, %r161, 0;
	selp.b32	%r6617, %r6616, %r6615, %p4473;
	mov.u32 	%r6618, 0;
	mov.b64 	%fd6782, {%r6618, %r6617};
	bra.uni 	BB8_4389;

BB8_4386:
	setp.gt.s32	%p4470, %r164, -1;
	@%p4470 bra 	BB8_4389;

	cvt.rzi.f64.f64	%fd5451, %fd4630;
	setp.neu.f64	%p4471, %fd5451, 0d4000000000000000;
	selp.f64	%fd6782, 0dFFF8000000000000, %fd6782, %p4471;

BB8_4389:
	@%p2475 bra 	BB8_4390;

	setp.gtu.f64	%p4475, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6783, %fd20;
	@%p4475 bra 	BB8_4399;

	and.b32  	%r6619, %r161, 2147483647;
	setp.ne.s32	%p4476, %r6619, 2146435072;
	@%p4476 bra 	BB8_4394;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6620, %temp}, %fd4630;
	}
	setp.eq.s32	%p4477, %r6620, 0;
	@%p4477 bra 	BB8_4398;
	bra.uni 	BB8_4394;

BB8_4398:
	setp.eq.f64	%p4480, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4481, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6629, 2146435072, 0, %p4481;
	xor.b32  	%r6630, %r6629, 2146435072;
	setp.lt.s32	%p4482, %r161, 0;
	selp.b32	%r6631, %r6630, %r6629, %p4482;
	selp.b32	%r6632, 1072693248, %r6631, %p4480;
	mov.u32 	%r6633, 0;
	mov.b64 	%fd6783, {%r6633, %r6632};
	bra.uni 	BB8_4399;

BB8_4390:
	mov.f64 	%fd6783, %fd6782;

BB8_4399:
	mul.f64 	%fd5910, %fd1764, %fd2427;
	selp.f64	%fd5453, 0d3FF0000000000000, %fd6783, %p2484;
	div.rn.f64 	%fd5454, %fd6372, %fd5453;
	div.rn.f64 	%fd5455, %fd6371, %fd2959;
	sub.f64 	%fd5456, %fd5455, %fd5454;
	fma.rn.f64 	%fd2968, %fd2114, %fd5456, %fd5910;
	mov.f64 	%fd6785, %fd6875;
	@!%p126 bra 	BB8_4401;
	bra.uni 	BB8_4400;

BB8_4400:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6634}, %fd6875;
	}
	xor.b32  	%r6635, %r6634, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6636, %temp}, %fd6875;
	}
	mov.b64 	%fd6785, {%r6636, %r6635};

BB8_4401:
	@%p2453 bra 	BB8_4404;
	bra.uni 	BB8_4402;

BB8_4404:
	selp.b32	%r6637, %r162, 0, %p2451;
	or.b32  	%r6638, %r6637, 2146435072;
	setp.lt.s32	%p4488, %r161, 0;
	selp.b32	%r6639, %r6638, %r6637, %p4488;
	mov.u32 	%r6640, 0;
	mov.b64 	%fd6785, {%r6640, %r6639};
	bra.uni 	BB8_4405;

BB8_4402:
	setp.gt.s32	%p4485, %r162, -1;
	@%p4485 bra 	BB8_4405;

	cvt.rzi.f64.f64	%fd5458, %fd4630;
	setp.neu.f64	%p4486, %fd5458, 0d4000000000000000;
	selp.f64	%fd6785, 0dFFF8000000000000, %fd6785, %p4486;

BB8_4405:
	@%p2458 bra 	BB8_4406;

	setp.gtu.f64	%p4490, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6786, %fd19;
	@%p4490 bra 	BB8_4415;

	and.b32  	%r6641, %r161, 2147483647;
	setp.ne.s32	%p4491, %r6641, 2146435072;
	@%p4491 bra 	BB8_4410;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6642, %temp}, %fd4630;
	}
	setp.eq.s32	%p4492, %r6642, 0;
	@%p4492 bra 	BB8_4414;
	bra.uni 	BB8_4410;

BB8_4414:
	setp.eq.f64	%p4495, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4496, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6651, 2146435072, 0, %p4496;
	xor.b32  	%r6652, %r6651, 2146435072;
	setp.lt.s32	%p4497, %r161, 0;
	selp.b32	%r6653, %r6652, %r6651, %p4497;
	selp.b32	%r6654, 1072693248, %r6653, %p4495;
	mov.u32 	%r6655, 0;
	mov.b64 	%fd6786, {%r6655, %r6654};
	bra.uni 	BB8_4415;

BB8_4406:
	mov.f64 	%fd6786, %fd6785;

BB8_4415:
	selp.f64	%fd2977, 0d3FF0000000000000, %fd6786, %p2467;
	mov.f64 	%fd6788, %fd6878;
	@!%p127 bra 	BB8_4417;
	bra.uni 	BB8_4416;

BB8_4416:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6656}, %fd6878;
	}
	xor.b32  	%r6657, %r6656, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6658, %temp}, %fd6878;
	}
	mov.b64 	%fd6788, {%r6658, %r6657};

BB8_4417:
	@%p2470 bra 	BB8_4420;
	bra.uni 	BB8_4418;

BB8_4420:
	selp.b32	%r6659, %r164, 0, %p2451;
	or.b32  	%r6660, %r6659, 2146435072;
	setp.lt.s32	%p4503, %r161, 0;
	selp.b32	%r6661, %r6660, %r6659, %p4503;
	mov.u32 	%r6662, 0;
	mov.b64 	%fd6788, {%r6662, %r6661};
	bra.uni 	BB8_4421;

BB8_4418:
	setp.gt.s32	%p4500, %r164, -1;
	@%p4500 bra 	BB8_4421;

	cvt.rzi.f64.f64	%fd5461, %fd4630;
	setp.neu.f64	%p4501, %fd5461, 0d4000000000000000;
	selp.f64	%fd6788, 0dFFF8000000000000, %fd6788, %p4501;

BB8_4421:
	@%p2475 bra 	BB8_4422;

	setp.gtu.f64	%p4505, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6789, %fd20;
	@%p4505 bra 	BB8_4431;

	and.b32  	%r6663, %r161, 2147483647;
	setp.ne.s32	%p4506, %r6663, 2146435072;
	@%p4506 bra 	BB8_4426;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6664, %temp}, %fd4630;
	}
	setp.eq.s32	%p4507, %r6664, 0;
	@%p4507 bra 	BB8_4430;
	bra.uni 	BB8_4426;

BB8_4430:
	setp.eq.f64	%p4510, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4511, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6673, 2146435072, 0, %p4511;
	xor.b32  	%r6674, %r6673, 2146435072;
	setp.lt.s32	%p4512, %r161, 0;
	selp.b32	%r6675, %r6674, %r6673, %p4512;
	selp.b32	%r6676, 1072693248, %r6675, %p4510;
	mov.u32 	%r6677, 0;
	mov.b64 	%fd6789, {%r6677, %r6676};
	bra.uni 	BB8_4431;

BB8_4422:
	mov.f64 	%fd6789, %fd6788;

BB8_4431:
	selp.f64	%fd5463, 0d3FF0000000000000, %fd6789, %p2484;
	div.rn.f64 	%fd5464, %fd1741, %fd5463;
	div.rn.f64 	%fd5465, %fd1731, %fd2977;
	sub.f64 	%fd5466, %fd5465, %fd5464;
	fma.rn.f64 	%fd5467, %fd2532, %fd5466, %fd2968;
	add.f64 	%fd5468, %fd2151, %fd5467;
	fma.rn.f64 	%fd2986, %fd23, %fd5468, %fd2950;
	st.global.f64 	[%rd11+16], %fd2986;
	mov.f64 	%fd6791, %fd6875;
	@!%p126 bra 	BB8_4433;
	bra.uni 	BB8_4432;

BB8_4432:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6678}, %fd6875;
	}
	xor.b32  	%r6679, %r6678, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6680, %temp}, %fd6875;
	}
	mov.b64 	%fd6791, {%r6680, %r6679};

BB8_4433:
	@%p2453 bra 	BB8_4436;
	bra.uni 	BB8_4434;

BB8_4436:
	selp.b32	%r6681, %r162, 0, %p2451;
	or.b32  	%r6682, %r6681, 2146435072;
	setp.lt.s32	%p4518, %r161, 0;
	selp.b32	%r6683, %r6682, %r6681, %p4518;
	mov.u32 	%r6684, 0;
	mov.b64 	%fd6791, {%r6684, %r6683};
	bra.uni 	BB8_4437;

BB8_4434:
	setp.gt.s32	%p4515, %r162, -1;
	@%p4515 bra 	BB8_4437;

	cvt.rzi.f64.f64	%fd5470, %fd4630;
	setp.neu.f64	%p4516, %fd5470, 0d4000000000000000;
	selp.f64	%fd6791, 0dFFF8000000000000, %fd6791, %p4516;

BB8_4437:
	@%p2458 bra 	BB8_4438;

	setp.gtu.f64	%p4520, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6792, %fd19;
	@%p4520 bra 	BB8_4447;

	and.b32  	%r6685, %r161, 2147483647;
	setp.ne.s32	%p4521, %r6685, 2146435072;
	@%p4521 bra 	BB8_4442;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6686, %temp}, %fd4630;
	}
	setp.eq.s32	%p4522, %r6686, 0;
	@%p4522 bra 	BB8_4446;
	bra.uni 	BB8_4442;

BB8_4446:
	setp.eq.f64	%p4525, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4526, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6695, 2146435072, 0, %p4526;
	xor.b32  	%r6696, %r6695, 2146435072;
	setp.lt.s32	%p4527, %r161, 0;
	selp.b32	%r6697, %r6696, %r6695, %p4527;
	selp.b32	%r6698, 1072693248, %r6697, %p4525;
	mov.u32 	%r6699, 0;
	mov.b64 	%fd6792, {%r6699, %r6698};
	bra.uni 	BB8_4447;

BB8_4438:
	mov.f64 	%fd6792, %fd6791;

BB8_4447:
	selp.f64	%fd2995, 0d3FF0000000000000, %fd6792, %p2467;
	mov.f64 	%fd6794, %fd6878;
	@!%p127 bra 	BB8_4449;
	bra.uni 	BB8_4448;

BB8_4448:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6700}, %fd6878;
	}
	xor.b32  	%r6701, %r6700, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6702, %temp}, %fd6878;
	}
	mov.b64 	%fd6794, {%r6702, %r6701};

BB8_4449:
	@%p2470 bra 	BB8_4452;
	bra.uni 	BB8_4450;

BB8_4452:
	selp.b32	%r6703, %r164, 0, %p2451;
	or.b32  	%r6704, %r6703, 2146435072;
	setp.lt.s32	%p4533, %r161, 0;
	selp.b32	%r6705, %r6704, %r6703, %p4533;
	mov.u32 	%r6706, 0;
	mov.b64 	%fd6794, {%r6706, %r6705};
	bra.uni 	BB8_4453;

BB8_4450:
	setp.gt.s32	%p4530, %r164, -1;
	@%p4530 bra 	BB8_4453;

	cvt.rzi.f64.f64	%fd5473, %fd4630;
	setp.neu.f64	%p4531, %fd5473, 0d4000000000000000;
	selp.f64	%fd6794, 0dFFF8000000000000, %fd6794, %p4531;

BB8_4453:
	@%p2475 bra 	BB8_4454;

	setp.gtu.f64	%p4535, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6795, %fd20;
	@%p4535 bra 	BB8_4463;

	and.b32  	%r6707, %r161, 2147483647;
	setp.ne.s32	%p4536, %r6707, 2146435072;
	@%p4536 bra 	BB8_4458;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6708, %temp}, %fd4630;
	}
	setp.eq.s32	%p4537, %r6708, 0;
	@%p4537 bra 	BB8_4462;
	bra.uni 	BB8_4458;

BB8_4462:
	setp.eq.f64	%p4540, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4541, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6717, 2146435072, 0, %p4541;
	xor.b32  	%r6718, %r6717, 2146435072;
	setp.lt.s32	%p4542, %r161, 0;
	selp.b32	%r6719, %r6718, %r6717, %p4542;
	selp.b32	%r6720, 1072693248, %r6719, %p4540;
	mov.u32 	%r6721, 0;
	mov.b64 	%fd6795, {%r6721, %r6720};
	bra.uni 	BB8_4463;

BB8_4454:
	mov.f64 	%fd6795, %fd6794;

BB8_4463:
	selp.f64	%fd5475, 0d3FF0000000000000, %fd6795, %p2484;
	div.rn.f64 	%fd5476, %fd6372, %fd5475;
	div.rn.f64 	%fd5477, %fd6371, %fd2995;
	sub.f64 	%fd3004, %fd5477, %fd5476;
	mov.f64 	%fd6797, %fd6875;
	@!%p126 bra 	BB8_4465;
	bra.uni 	BB8_4464;

BB8_4464:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6722}, %fd6875;
	}
	xor.b32  	%r6723, %r6722, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6724, %temp}, %fd6875;
	}
	mov.b64 	%fd6797, {%r6724, %r6723};

BB8_4465:
	@%p2453 bra 	BB8_4468;
	bra.uni 	BB8_4466;

BB8_4468:
	selp.b32	%r6725, %r162, 0, %p2451;
	or.b32  	%r6726, %r6725, 2146435072;
	setp.lt.s32	%p4548, %r161, 0;
	selp.b32	%r6727, %r6726, %r6725, %p4548;
	mov.u32 	%r6728, 0;
	mov.b64 	%fd6797, {%r6728, %r6727};
	bra.uni 	BB8_4469;

BB8_4466:
	setp.gt.s32	%p4545, %r162, -1;
	@%p4545 bra 	BB8_4469;

	cvt.rzi.f64.f64	%fd5479, %fd4630;
	setp.neu.f64	%p4546, %fd5479, 0d4000000000000000;
	selp.f64	%fd6797, 0dFFF8000000000000, %fd6797, %p4546;

BB8_4469:
	@%p2458 bra 	BB8_4470;

	setp.gtu.f64	%p4550, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6798, %fd19;
	@%p4550 bra 	BB8_4479;

	and.b32  	%r6729, %r161, 2147483647;
	setp.ne.s32	%p4551, %r6729, 2146435072;
	@%p4551 bra 	BB8_4474;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6730, %temp}, %fd4630;
	}
	setp.eq.s32	%p4552, %r6730, 0;
	@%p4552 bra 	BB8_4478;
	bra.uni 	BB8_4474;

BB8_4478:
	setp.eq.f64	%p4555, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4556, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6739, 2146435072, 0, %p4556;
	xor.b32  	%r6740, %r6739, 2146435072;
	setp.lt.s32	%p4557, %r161, 0;
	selp.b32	%r6741, %r6740, %r6739, %p4557;
	selp.b32	%r6742, 1072693248, %r6741, %p4555;
	mov.u32 	%r6743, 0;
	mov.b64 	%fd6798, {%r6743, %r6742};
	bra.uni 	BB8_4479;

BB8_4470:
	mov.f64 	%fd6798, %fd6797;

BB8_4479:
	selp.f64	%fd3013, 0d3FF0000000000000, %fd6798, %p2467;
	mov.f64 	%fd6800, %fd6878;
	@!%p127 bra 	BB8_4481;
	bra.uni 	BB8_4480;

BB8_4480:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6744}, %fd6878;
	}
	xor.b32  	%r6745, %r6744, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6746, %temp}, %fd6878;
	}
	mov.b64 	%fd6800, {%r6746, %r6745};

BB8_4481:
	@%p2470 bra 	BB8_4484;
	bra.uni 	BB8_4482;

BB8_4484:
	selp.b32	%r6747, %r164, 0, %p2451;
	or.b32  	%r6748, %r6747, 2146435072;
	setp.lt.s32	%p4563, %r161, 0;
	selp.b32	%r6749, %r6748, %r6747, %p4563;
	mov.u32 	%r6750, 0;
	mov.b64 	%fd6800, {%r6750, %r6749};
	bra.uni 	BB8_4485;

BB8_4482:
	setp.gt.s32	%p4560, %r164, -1;
	@%p4560 bra 	BB8_4485;

	cvt.rzi.f64.f64	%fd5482, %fd4630;
	setp.neu.f64	%p4561, %fd5482, 0d4000000000000000;
	selp.f64	%fd6800, 0dFFF8000000000000, %fd6800, %p4561;

BB8_4485:
	@%p2475 bra 	BB8_4486;

	setp.gtu.f64	%p4565, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6801, %fd20;
	@%p4565 bra 	BB8_4495;

	and.b32  	%r6751, %r161, 2147483647;
	setp.ne.s32	%p4566, %r6751, 2146435072;
	@%p4566 bra 	BB8_4490;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6752, %temp}, %fd4630;
	}
	setp.eq.s32	%p4567, %r6752, 0;
	@%p4567 bra 	BB8_4494;
	bra.uni 	BB8_4490;

BB8_4494:
	setp.eq.f64	%p4570, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4571, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6761, 2146435072, 0, %p4571;
	xor.b32  	%r6762, %r6761, 2146435072;
	setp.lt.s32	%p4572, %r161, 0;
	selp.b32	%r6763, %r6762, %r6761, %p4572;
	selp.b32	%r6764, 1072693248, %r6763, %p4570;
	mov.u32 	%r6765, 0;
	mov.b64 	%fd6801, {%r6765, %r6764};
	bra.uni 	BB8_4495;

BB8_4486:
	mov.f64 	%fd6801, %fd6800;

BB8_4495:
	selp.f64	%fd5484, 0d3FF0000000000000, %fd6801, %p2484;
	div.rn.f64 	%fd5485, %fd1741, %fd5484;
	div.rn.f64 	%fd5486, %fd1731, %fd3013;
	sub.f64 	%fd5487, %fd5486, %fd5485;
	mul.f64 	%fd5488, %fd2904, %fd5487;
	fma.rn.f64 	%fd5489, %fd1866, %fd3004, %fd5488;
	fma.rn.f64 	%fd5490, %fd6373, %fd1926, %fd5489;
	fma.rn.f64 	%fd3022, %fd1764, %fd2922, %fd5490;
	mov.f64 	%fd6803, %fd6875;
	@!%p126 bra 	BB8_4497;
	bra.uni 	BB8_4496;

BB8_4496:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6766}, %fd6875;
	}
	xor.b32  	%r6767, %r6766, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6768, %temp}, %fd6875;
	}
	mov.b64 	%fd6803, {%r6768, %r6767};

BB8_4497:
	@%p2453 bra 	BB8_4500;
	bra.uni 	BB8_4498;

BB8_4500:
	selp.b32	%r6769, %r162, 0, %p2451;
	or.b32  	%r6770, %r6769, 2146435072;
	setp.lt.s32	%p4578, %r161, 0;
	selp.b32	%r6771, %r6770, %r6769, %p4578;
	mov.u32 	%r6772, 0;
	mov.b64 	%fd6803, {%r6772, %r6771};
	bra.uni 	BB8_4501;

BB8_4498:
	setp.gt.s32	%p4575, %r162, -1;
	@%p4575 bra 	BB8_4501;

	cvt.rzi.f64.f64	%fd5492, %fd4630;
	setp.neu.f64	%p4576, %fd5492, 0d4000000000000000;
	selp.f64	%fd6803, 0dFFF8000000000000, %fd6803, %p4576;

BB8_4501:
	@%p2458 bra 	BB8_4502;

	setp.gtu.f64	%p4580, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6804, %fd19;
	@%p4580 bra 	BB8_4511;

	and.b32  	%r6773, %r161, 2147483647;
	setp.ne.s32	%p4581, %r6773, 2146435072;
	@%p4581 bra 	BB8_4506;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6774, %temp}, %fd4630;
	}
	setp.eq.s32	%p4582, %r6774, 0;
	@%p4582 bra 	BB8_4510;
	bra.uni 	BB8_4506;

BB8_4510:
	setp.eq.f64	%p4585, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4586, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6783, 2146435072, 0, %p4586;
	xor.b32  	%r6784, %r6783, 2146435072;
	setp.lt.s32	%p4587, %r161, 0;
	selp.b32	%r6785, %r6784, %r6783, %p4587;
	selp.b32	%r6786, 1072693248, %r6785, %p4585;
	mov.u32 	%r6787, 0;
	mov.b64 	%fd6804, {%r6787, %r6786};
	bra.uni 	BB8_4511;

BB8_4502:
	mov.f64 	%fd6804, %fd6803;

BB8_4511:
	selp.f64	%fd5494, 0d3FF0000000000000, %fd6804, %p2467;
	div.rn.f64 	%fd3031, %fd1731, %fd5494;
	mov.f64 	%fd6806, %fd6878;
	@!%p127 bra 	BB8_4513;
	bra.uni 	BB8_4512;

BB8_4512:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6788}, %fd6878;
	}
	xor.b32  	%r6789, %r6788, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6790, %temp}, %fd6878;
	}
	mov.b64 	%fd6806, {%r6790, %r6789};

BB8_4513:
	@%p2470 bra 	BB8_4516;
	bra.uni 	BB8_4514;

BB8_4516:
	selp.b32	%r6791, %r164, 0, %p2451;
	or.b32  	%r6792, %r6791, 2146435072;
	setp.lt.s32	%p4593, %r161, 0;
	selp.b32	%r6793, %r6792, %r6791, %p4593;
	mov.u32 	%r6794, 0;
	mov.b64 	%fd6806, {%r6794, %r6793};
	bra.uni 	BB8_4517;

BB8_4514:
	setp.gt.s32	%p4590, %r164, -1;
	@%p4590 bra 	BB8_4517;

	cvt.rzi.f64.f64	%fd5496, %fd4630;
	setp.neu.f64	%p4591, %fd5496, 0d4000000000000000;
	selp.f64	%fd6806, 0dFFF8000000000000, %fd6806, %p4591;

BB8_4517:
	@%p2475 bra 	BB8_4518;

	setp.gtu.f64	%p4595, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6807, %fd20;
	@%p4595 bra 	BB8_4527;

	and.b32  	%r6795, %r161, 2147483647;
	setp.ne.s32	%p4596, %r6795, 2146435072;
	@%p4596 bra 	BB8_4522;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6796, %temp}, %fd4630;
	}
	setp.eq.s32	%p4597, %r6796, 0;
	@%p4597 bra 	BB8_4526;
	bra.uni 	BB8_4522;

BB8_4526:
	setp.eq.f64	%p4600, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4601, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6805, 2146435072, 0, %p4601;
	xor.b32  	%r6806, %r6805, 2146435072;
	setp.lt.s32	%p4602, %r161, 0;
	selp.b32	%r6807, %r6806, %r6805, %p4602;
	selp.b32	%r6808, 1072693248, %r6807, %p4600;
	mov.u32 	%r6809, 0;
	mov.b64 	%fd6807, {%r6809, %r6808};
	bra.uni 	BB8_4527;

BB8_4518:
	mov.f64 	%fd6807, %fd6806;

BB8_4527:
	mul.f64 	%fd5816, %fd6373, %fd1786;
	selp.f64	%fd5498, 0d3FF0000000000000, %fd6807, %p2484;
	div.rn.f64 	%fd5499, %fd1741, %fd5498;
	sub.f64 	%fd5500, %fd3031, %fd5499;
	mul.f64 	%fd5501, %fd1767, %fd5500;
	sub.f64 	%fd5502, %fd3022, %fd5501;
	sub.f64 	%fd3040, %fd5502, %fd5816;
	mov.f64 	%fd6809, %fd6878;
	@!%p127 bra 	BB8_4529;
	bra.uni 	BB8_4528;

BB8_4528:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6810}, %fd6878;
	}
	xor.b32  	%r6811, %r6810, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6812, %temp}, %fd6878;
	}
	mov.b64 	%fd6809, {%r6812, %r6811};

BB8_4529:
	@%p2470 bra 	BB8_4532;
	bra.uni 	BB8_4530;

BB8_4532:
	selp.b32	%r6813, %r164, 0, %p2451;
	or.b32  	%r6814, %r6813, 2146435072;
	setp.lt.s32	%p4608, %r161, 0;
	selp.b32	%r6815, %r6814, %r6813, %p4608;
	mov.u32 	%r6816, 0;
	mov.b64 	%fd6809, {%r6816, %r6815};
	bra.uni 	BB8_4533;

BB8_4530:
	setp.gt.s32	%p4605, %r164, -1;
	@%p4605 bra 	BB8_4533;

	cvt.rzi.f64.f64	%fd5504, %fd4630;
	setp.neu.f64	%p4606, %fd5504, 0d4000000000000000;
	selp.f64	%fd6809, 0dFFF8000000000000, %fd6809, %p4606;

BB8_4533:
	@%p2475 bra 	BB8_4534;

	setp.gtu.f64	%p4610, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6810, %fd20;
	@%p4610 bra 	BB8_4543;

	and.b32  	%r6817, %r161, 2147483647;
	setp.ne.s32	%p4611, %r6817, 2146435072;
	@%p4611 bra 	BB8_4538;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6818, %temp}, %fd4630;
	}
	setp.eq.s32	%p4612, %r6818, 0;
	@%p4612 bra 	BB8_4542;
	bra.uni 	BB8_4538;

BB8_4542:
	setp.eq.f64	%p4615, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4616, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6827, 2146435072, 0, %p4616;
	xor.b32  	%r6828, %r6827, 2146435072;
	setp.lt.s32	%p4617, %r161, 0;
	selp.b32	%r6829, %r6828, %r6827, %p4617;
	selp.b32	%r6830, 1072693248, %r6829, %p4615;
	mov.u32 	%r6831, 0;
	mov.b64 	%fd6810, {%r6831, %r6830};
	bra.uni 	BB8_4543;

BB8_4534:
	mov.f64 	%fd6810, %fd6809;

BB8_4543:
	selp.f64	%fd5506, 0d3FF0000000000000, %fd6810, %p2484;
	mul.f64 	%fd5507, %fd1711, %fd5506;
	div.rn.f64 	%fd5508, %fd74, %fd5507;
	fma.rn.f64 	%fd5509, %fd6372, %fd5508, %fd3040;
	add.f64 	%fd5510, %fd1797, %fd5509;
	fma.rn.f64 	%fd3049, %fd24, %fd5510, %fd2986;
	st.global.f64 	[%rd11+16], %fd3049;
	mov.f64 	%fd6812, %fd6875;
	@!%p126 bra 	BB8_4545;
	bra.uni 	BB8_4544;

BB8_4544:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6832}, %fd6875;
	}
	xor.b32  	%r6833, %r6832, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6834, %temp}, %fd6875;
	}
	mov.b64 	%fd6812, {%r6834, %r6833};

BB8_4545:
	@%p2453 bra 	BB8_4548;
	bra.uni 	BB8_4546;

BB8_4548:
	selp.b32	%r6835, %r162, 0, %p2451;
	or.b32  	%r6836, %r6835, 2146435072;
	setp.lt.s32	%p4623, %r161, 0;
	selp.b32	%r6837, %r6836, %r6835, %p4623;
	mov.u32 	%r6838, 0;
	mov.b64 	%fd6812, {%r6838, %r6837};
	bra.uni 	BB8_4549;

BB8_4546:
	setp.gt.s32	%p4620, %r162, -1;
	@%p4620 bra 	BB8_4549;

	cvt.rzi.f64.f64	%fd5512, %fd4630;
	setp.neu.f64	%p4621, %fd5512, 0d4000000000000000;
	selp.f64	%fd6812, 0dFFF8000000000000, %fd6812, %p4621;

BB8_4549:
	@%p2458 bra 	BB8_4550;

	setp.gtu.f64	%p4625, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6813, %fd19;
	@%p4625 bra 	BB8_4559;

	and.b32  	%r6839, %r161, 2147483647;
	setp.ne.s32	%p4626, %r6839, 2146435072;
	@%p4626 bra 	BB8_4554;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6840, %temp}, %fd4630;
	}
	setp.eq.s32	%p4627, %r6840, 0;
	@%p4627 bra 	BB8_4558;
	bra.uni 	BB8_4554;

BB8_4558:
	setp.eq.f64	%p4630, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4631, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6849, 2146435072, 0, %p4631;
	xor.b32  	%r6850, %r6849, 2146435072;
	setp.lt.s32	%p4632, %r161, 0;
	selp.b32	%r6851, %r6850, %r6849, %p4632;
	selp.b32	%r6852, 1072693248, %r6851, %p4630;
	mov.u32 	%r6853, 0;
	mov.b64 	%fd6813, {%r6853, %r6852};
	bra.uni 	BB8_4559;

BB8_4550:
	mov.f64 	%fd6813, %fd6812;

BB8_4559:
	selp.f64	%fd3058, 0d3FF0000000000000, %fd6813, %p2467;
	mov.f64 	%fd6815, %fd6878;
	@!%p127 bra 	BB8_4561;
	bra.uni 	BB8_4560;

BB8_4560:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6854}, %fd6878;
	}
	xor.b32  	%r6855, %r6854, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6856, %temp}, %fd6878;
	}
	mov.b64 	%fd6815, {%r6856, %r6855};

BB8_4561:
	@%p2470 bra 	BB8_4564;
	bra.uni 	BB8_4562;

BB8_4564:
	selp.b32	%r6857, %r164, 0, %p2451;
	or.b32  	%r6858, %r6857, 2146435072;
	setp.lt.s32	%p4638, %r161, 0;
	selp.b32	%r6859, %r6858, %r6857, %p4638;
	mov.u32 	%r6860, 0;
	mov.b64 	%fd6815, {%r6860, %r6859};
	bra.uni 	BB8_4565;

BB8_4562:
	setp.gt.s32	%p4635, %r164, -1;
	@%p4635 bra 	BB8_4565;

	cvt.rzi.f64.f64	%fd5515, %fd4630;
	setp.neu.f64	%p4636, %fd5515, 0d4000000000000000;
	selp.f64	%fd6815, 0dFFF8000000000000, %fd6815, %p4636;

BB8_4565:
	@%p2475 bra 	BB8_4566;

	setp.gtu.f64	%p4640, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6816, %fd20;
	@%p4640 bra 	BB8_4575;

	and.b32  	%r6861, %r161, 2147483647;
	setp.ne.s32	%p4641, %r6861, 2146435072;
	@%p4641 bra 	BB8_4570;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6862, %temp}, %fd4630;
	}
	setp.eq.s32	%p4642, %r6862, 0;
	@%p4642 bra 	BB8_4574;
	bra.uni 	BB8_4570;

BB8_4574:
	setp.eq.f64	%p4645, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4646, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6871, 2146435072, 0, %p4646;
	xor.b32  	%r6872, %r6871, 2146435072;
	setp.lt.s32	%p4647, %r161, 0;
	selp.b32	%r6873, %r6872, %r6871, %p4647;
	selp.b32	%r6874, 1072693248, %r6873, %p4645;
	mov.u32 	%r6875, 0;
	mov.b64 	%fd6816, {%r6875, %r6874};
	bra.uni 	BB8_4575;

BB8_4566:
	mov.f64 	%fd6816, %fd6815;

BB8_4575:
	mul.f64 	%fd5907, %fd1838, %fd1902;
	selp.f64	%fd5517, 0d3FF0000000000000, %fd6816, %p2484;
	div.rn.f64 	%fd5518, %fd6372, %fd5517;
	div.rn.f64 	%fd5519, %fd6371, %fd3058;
	sub.f64 	%fd5520, %fd5519, %fd5518;
	fma.rn.f64 	%fd3067, %fd2114, %fd5520, %fd5907;
	mov.f64 	%fd6818, %fd6875;
	@!%p126 bra 	BB8_4577;
	bra.uni 	BB8_4576;

BB8_4576:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6876}, %fd6875;
	}
	xor.b32  	%r6877, %r6876, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6878, %temp}, %fd6875;
	}
	mov.b64 	%fd6818, {%r6878, %r6877};

BB8_4577:
	@%p2453 bra 	BB8_4580;
	bra.uni 	BB8_4578;

BB8_4580:
	selp.b32	%r6879, %r162, 0, %p2451;
	or.b32  	%r6880, %r6879, 2146435072;
	setp.lt.s32	%p4653, %r161, 0;
	selp.b32	%r6881, %r6880, %r6879, %p4653;
	mov.u32 	%r6882, 0;
	mov.b64 	%fd6818, {%r6882, %r6881};
	bra.uni 	BB8_4581;

BB8_4578:
	setp.gt.s32	%p4650, %r162, -1;
	@%p4650 bra 	BB8_4581;

	cvt.rzi.f64.f64	%fd5522, %fd4630;
	setp.neu.f64	%p4651, %fd5522, 0d4000000000000000;
	selp.f64	%fd6818, 0dFFF8000000000000, %fd6818, %p4651;

BB8_4581:
	@%p2458 bra 	BB8_4582;

	setp.gtu.f64	%p4655, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6819, %fd19;
	@%p4655 bra 	BB8_4591;

	and.b32  	%r6883, %r161, 2147483647;
	setp.ne.s32	%p4656, %r6883, 2146435072;
	@%p4656 bra 	BB8_4586;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6884, %temp}, %fd4630;
	}
	setp.eq.s32	%p4657, %r6884, 0;
	@%p4657 bra 	BB8_4590;
	bra.uni 	BB8_4586;

BB8_4590:
	setp.eq.f64	%p4660, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4661, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6893, 2146435072, 0, %p4661;
	xor.b32  	%r6894, %r6893, 2146435072;
	setp.lt.s32	%p4662, %r161, 0;
	selp.b32	%r6895, %r6894, %r6893, %p4662;
	selp.b32	%r6896, 1072693248, %r6895, %p4660;
	mov.u32 	%r6897, 0;
	mov.b64 	%fd6819, {%r6897, %r6896};
	bra.uni 	BB8_4591;

BB8_4582:
	mov.f64 	%fd6819, %fd6818;

BB8_4591:
	selp.f64	%fd3076, 0d3FF0000000000000, %fd6819, %p2467;
	mov.f64 	%fd6821, %fd6878;
	@!%p127 bra 	BB8_4593;
	bra.uni 	BB8_4592;

BB8_4592:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6898}, %fd6878;
	}
	xor.b32  	%r6899, %r6898, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6900, %temp}, %fd6878;
	}
	mov.b64 	%fd6821, {%r6900, %r6899};

BB8_4593:
	@%p2470 bra 	BB8_4596;
	bra.uni 	BB8_4594;

BB8_4596:
	selp.b32	%r6901, %r164, 0, %p2451;
	or.b32  	%r6902, %r6901, 2146435072;
	setp.lt.s32	%p4668, %r161, 0;
	selp.b32	%r6903, %r6902, %r6901, %p4668;
	mov.u32 	%r6904, 0;
	mov.b64 	%fd6821, {%r6904, %r6903};
	bra.uni 	BB8_4597;

BB8_4594:
	setp.gt.s32	%p4665, %r164, -1;
	@%p4665 bra 	BB8_4597;

	cvt.rzi.f64.f64	%fd5525, %fd4630;
	setp.neu.f64	%p4666, %fd5525, 0d4000000000000000;
	selp.f64	%fd6821, 0dFFF8000000000000, %fd6821, %p4666;

BB8_4597:
	@%p2475 bra 	BB8_4598;

	setp.gtu.f64	%p4670, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6822, %fd20;
	@%p4670 bra 	BB8_4607;

	and.b32  	%r6905, %r161, 2147483647;
	setp.ne.s32	%p4671, %r6905, 2146435072;
	@%p4671 bra 	BB8_4602;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6906, %temp}, %fd4630;
	}
	setp.eq.s32	%p4672, %r6906, 0;
	@%p4672 bra 	BB8_4606;
	bra.uni 	BB8_4602;

BB8_4606:
	setp.eq.f64	%p4675, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4676, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6915, 2146435072, 0, %p4676;
	xor.b32  	%r6916, %r6915, 2146435072;
	setp.lt.s32	%p4677, %r161, 0;
	selp.b32	%r6917, %r6916, %r6915, %p4677;
	selp.b32	%r6918, 1072693248, %r6917, %p4675;
	mov.u32 	%r6919, 0;
	mov.b64 	%fd6822, {%r6919, %r6918};
	bra.uni 	BB8_4607;

BB8_4598:
	mov.f64 	%fd6822, %fd6821;

BB8_4607:
	selp.f64	%fd5527, 0d3FF0000000000000, %fd6822, %p2484;
	div.rn.f64 	%fd5528, %fd1852, %fd5527;
	div.rn.f64 	%fd5529, %fd1842, %fd3076;
	sub.f64 	%fd5530, %fd5529, %fd5528;
	fma.rn.f64 	%fd5531, %fd1906, %fd5530, %fd3067;
	add.f64 	%fd5532, %fd2151, %fd5531;
	fma.rn.f64 	%fd3085, %fd23, %fd5532, %fd3049;
	st.global.f64 	[%rd11+16], %fd3085;
	mov.f64 	%fd6824, %fd6875;
	@!%p126 bra 	BB8_4609;
	bra.uni 	BB8_4608;

BB8_4608:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6920}, %fd6875;
	}
	xor.b32  	%r6921, %r6920, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6922, %temp}, %fd6875;
	}
	mov.b64 	%fd6824, {%r6922, %r6921};

BB8_4609:
	@%p2453 bra 	BB8_4612;
	bra.uni 	BB8_4610;

BB8_4612:
	selp.b32	%r6923, %r162, 0, %p2451;
	or.b32  	%r6924, %r6923, 2146435072;
	setp.lt.s32	%p4683, %r161, 0;
	selp.b32	%r6925, %r6924, %r6923, %p4683;
	mov.u32 	%r6926, 0;
	mov.b64 	%fd6824, {%r6926, %r6925};
	bra.uni 	BB8_4613;

BB8_4610:
	setp.gt.s32	%p4680, %r162, -1;
	@%p4680 bra 	BB8_4613;

	cvt.rzi.f64.f64	%fd5534, %fd4630;
	setp.neu.f64	%p4681, %fd5534, 0d4000000000000000;
	selp.f64	%fd6824, 0dFFF8000000000000, %fd6824, %p4681;

BB8_4613:
	@%p2458 bra 	BB8_4614;

	setp.gtu.f64	%p4685, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6825, %fd19;
	@%p4685 bra 	BB8_4623;

	and.b32  	%r6927, %r161, 2147483647;
	setp.ne.s32	%p4686, %r6927, 2146435072;
	@%p4686 bra 	BB8_4618;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6928, %temp}, %fd4630;
	}
	setp.eq.s32	%p4687, %r6928, 0;
	@%p4687 bra 	BB8_4622;
	bra.uni 	BB8_4618;

BB8_4622:
	setp.eq.f64	%p4690, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4691, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6937, 2146435072, 0, %p4691;
	xor.b32  	%r6938, %r6937, 2146435072;
	setp.lt.s32	%p4692, %r161, 0;
	selp.b32	%r6939, %r6938, %r6937, %p4692;
	selp.b32	%r6940, 1072693248, %r6939, %p4690;
	mov.u32 	%r6941, 0;
	mov.b64 	%fd6825, {%r6941, %r6940};
	bra.uni 	BB8_4623;

BB8_4614:
	mov.f64 	%fd6825, %fd6824;

BB8_4623:
	selp.f64	%fd3094, 0d3FF0000000000000, %fd6825, %p2467;
	mov.f64 	%fd6827, %fd6878;
	@!%p127 bra 	BB8_4625;
	bra.uni 	BB8_4624;

BB8_4624:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6942}, %fd6878;
	}
	xor.b32  	%r6943, %r6942, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6944, %temp}, %fd6878;
	}
	mov.b64 	%fd6827, {%r6944, %r6943};

BB8_4625:
	@%p2470 bra 	BB8_4628;
	bra.uni 	BB8_4626;

BB8_4628:
	selp.b32	%r6945, %r164, 0, %p2451;
	or.b32  	%r6946, %r6945, 2146435072;
	setp.lt.s32	%p4698, %r161, 0;
	selp.b32	%r6947, %r6946, %r6945, %p4698;
	mov.u32 	%r6948, 0;
	mov.b64 	%fd6827, {%r6948, %r6947};
	bra.uni 	BB8_4629;

BB8_4626:
	setp.gt.s32	%p4695, %r164, -1;
	@%p4695 bra 	BB8_4629;

	cvt.rzi.f64.f64	%fd5537, %fd4630;
	setp.neu.f64	%p4696, %fd5537, 0d4000000000000000;
	selp.f64	%fd6827, 0dFFF8000000000000, %fd6827, %p4696;

BB8_4629:
	@%p2475 bra 	BB8_4630;

	setp.gtu.f64	%p4700, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6828, %fd20;
	@%p4700 bra 	BB8_4639;

	and.b32  	%r6949, %r161, 2147483647;
	setp.ne.s32	%p4701, %r6949, 2146435072;
	@%p4701 bra 	BB8_4634;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6950, %temp}, %fd4630;
	}
	setp.eq.s32	%p4702, %r6950, 0;
	@%p4702 bra 	BB8_4638;
	bra.uni 	BB8_4634;

BB8_4638:
	setp.eq.f64	%p4705, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4706, %fd1690, 0d3FF0000000000000;
	selp.b32	%r6959, 2146435072, 0, %p4706;
	xor.b32  	%r6960, %r6959, 2146435072;
	setp.lt.s32	%p4707, %r161, 0;
	selp.b32	%r6961, %r6960, %r6959, %p4707;
	selp.b32	%r6962, 1072693248, %r6961, %p4705;
	mov.u32 	%r6963, 0;
	mov.b64 	%fd6828, {%r6963, %r6962};
	bra.uni 	BB8_4639;

BB8_4630:
	mov.f64 	%fd6828, %fd6827;

BB8_4639:
	mul.f64 	%fd5691, %fd55, 0d4008000000000000;
	mul.f64 	%fd5690, %fd45, %fd5691;
	mul.f64 	%fd5689, %fd45, %fd5690;
	selp.f64	%fd5539, 0d3FF0000000000000, %fd6828, %p2484;
	div.rn.f64 	%fd5540, %fd6372, %fd5539;
	div.rn.f64 	%fd5541, %fd6371, %fd3094;
	sub.f64 	%fd5542, %fd5541, %fd5540;
	div.rn.f64 	%fd5543, %fd5689, %fd1678;
	mul.f64 	%fd3103, %fd5543, %fd5542;
	mov.f64 	%fd6830, %fd6875;
	@!%p126 bra 	BB8_4641;
	bra.uni 	BB8_4640;

BB8_4640:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6964}, %fd6875;
	}
	xor.b32  	%r6965, %r6964, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6966, %temp}, %fd6875;
	}
	mov.b64 	%fd6830, {%r6966, %r6965};

BB8_4641:
	@%p2453 bra 	BB8_4644;
	bra.uni 	BB8_4642;

BB8_4644:
	selp.b32	%r6967, %r162, 0, %p2451;
	or.b32  	%r6968, %r6967, 2146435072;
	setp.lt.s32	%p4713, %r161, 0;
	selp.b32	%r6969, %r6968, %r6967, %p4713;
	mov.u32 	%r6970, 0;
	mov.b64 	%fd6830, {%r6970, %r6969};
	bra.uni 	BB8_4645;

BB8_4642:
	setp.gt.s32	%p4710, %r162, -1;
	@%p4710 bra 	BB8_4645;

	cvt.rzi.f64.f64	%fd5545, %fd4630;
	setp.neu.f64	%p4711, %fd5545, 0d4000000000000000;
	selp.f64	%fd6830, 0dFFF8000000000000, %fd6830, %p4711;

BB8_4645:
	@%p2458 bra 	BB8_4646;

	setp.gtu.f64	%p4715, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6831, %fd19;
	@%p4715 bra 	BB8_4655;

	and.b32  	%r6971, %r161, 2147483647;
	setp.ne.s32	%p4716, %r6971, 2146435072;
	@%p4716 bra 	BB8_4650;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6972, %temp}, %fd4630;
	}
	setp.eq.s32	%p4717, %r6972, 0;
	@%p4717 bra 	BB8_4654;
	bra.uni 	BB8_4650;

BB8_4654:
	setp.eq.f64	%p4720, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4721, %fd1679, 0d3FF0000000000000;
	selp.b32	%r6981, 2146435072, 0, %p4721;
	xor.b32  	%r6982, %r6981, 2146435072;
	setp.lt.s32	%p4722, %r161, 0;
	selp.b32	%r6983, %r6982, %r6981, %p4722;
	selp.b32	%r6984, 1072693248, %r6983, %p4720;
	mov.u32 	%r6985, 0;
	mov.b64 	%fd6831, {%r6985, %r6984};
	bra.uni 	BB8_4655;

BB8_4646:
	mov.f64 	%fd6831, %fd6830;

BB8_4655:
	selp.f64	%fd3112, 0d3FF0000000000000, %fd6831, %p2467;
	mov.f64 	%fd6833, %fd6878;
	@!%p127 bra 	BB8_4657;
	bra.uni 	BB8_4656;

BB8_4656:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6986}, %fd6878;
	}
	xor.b32  	%r6987, %r6986, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6988, %temp}, %fd6878;
	}
	mov.b64 	%fd6833, {%r6988, %r6987};

BB8_4657:
	@%p2470 bra 	BB8_4660;
	bra.uni 	BB8_4658;

BB8_4660:
	selp.b32	%r6989, %r164, 0, %p2451;
	or.b32  	%r6990, %r6989, 2146435072;
	setp.lt.s32	%p4728, %r161, 0;
	selp.b32	%r6991, %r6990, %r6989, %p4728;
	mov.u32 	%r6992, 0;
	mov.b64 	%fd6833, {%r6992, %r6991};
	bra.uni 	BB8_4661;

BB8_4658:
	setp.gt.s32	%p4725, %r164, -1;
	@%p4725 bra 	BB8_4661;

	cvt.rzi.f64.f64	%fd5548, %fd4630;
	setp.neu.f64	%p4726, %fd5548, 0d4000000000000000;
	selp.f64	%fd6833, 0dFFF8000000000000, %fd6833, %p4726;

BB8_4661:
	@%p2475 bra 	BB8_4662;

	setp.gtu.f64	%p4730, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6834, %fd20;
	@%p4730 bra 	BB8_4671;

	and.b32  	%r6993, %r161, 2147483647;
	setp.ne.s32	%p4731, %r6993, 2146435072;
	@%p4731 bra 	BB8_4666;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r6994, %temp}, %fd4630;
	}
	setp.eq.s32	%p4732, %r6994, 0;
	@%p4732 bra 	BB8_4670;
	bra.uni 	BB8_4666;

BB8_4670:
	setp.eq.f64	%p4735, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4736, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7003, 2146435072, 0, %p4736;
	xor.b32  	%r7004, %r7003, 2146435072;
	setp.lt.s32	%p4737, %r161, 0;
	selp.b32	%r7005, %r7004, %r7003, %p4737;
	selp.b32	%r7006, 1072693248, %r7005, %p4735;
	mov.u32 	%r7007, 0;
	mov.b64 	%fd6834, {%r7007, %r7006};
	bra.uni 	BB8_4671;

BB8_4662:
	mov.f64 	%fd6834, %fd6833;

BB8_4671:
	mul.f64 	%fd5694, %fd55, 0d402E000000000000;
	mul.f64 	%fd5693, %fd45, %fd5694;
	mul.f64 	%fd5692, %fd45, %fd5693;
	selp.f64	%fd5550, 0d3FF0000000000000, %fd6834, %p2484;
	div.rn.f64 	%fd5551, %fd1852, %fd5550;
	div.rn.f64 	%fd5552, %fd1842, %fd3112;
	sub.f64 	%fd5553, %fd5552, %fd5551;
	fma.rn.f64 	%fd5554, %fd2904, %fd5553, %fd3103;
	div.rn.f64 	%fd5555, %fd5692, %fd1763;
	fma.rn.f64 	%fd5556, %fd6373, %fd5555, %fd5554;
	fma.rn.f64 	%fd3121, %fd1838, %fd2922, %fd5556;
	mov.f64 	%fd6836, %fd6875;
	@!%p126 bra 	BB8_4673;
	bra.uni 	BB8_4672;

BB8_4672:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7008}, %fd6875;
	}
	xor.b32  	%r7009, %r7008, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7010, %temp}, %fd6875;
	}
	mov.b64 	%fd6836, {%r7010, %r7009};

BB8_4673:
	@%p2453 bra 	BB8_4676;
	bra.uni 	BB8_4674;

BB8_4676:
	selp.b32	%r7011, %r162, 0, %p2451;
	or.b32  	%r7012, %r7011, 2146435072;
	setp.lt.s32	%p4743, %r161, 0;
	selp.b32	%r7013, %r7012, %r7011, %p4743;
	mov.u32 	%r7014, 0;
	mov.b64 	%fd6836, {%r7014, %r7013};
	bra.uni 	BB8_4677;

BB8_4674:
	setp.gt.s32	%p4740, %r162, -1;
	@%p4740 bra 	BB8_4677;

	cvt.rzi.f64.f64	%fd5558, %fd4630;
	setp.neu.f64	%p4741, %fd5558, 0d4000000000000000;
	selp.f64	%fd6836, 0dFFF8000000000000, %fd6836, %p4741;

BB8_4677:
	@%p2458 bra 	BB8_4678;

	setp.gtu.f64	%p4745, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6837, %fd19;
	@%p4745 bra 	BB8_4687;

	and.b32  	%r7015, %r161, 2147483647;
	setp.ne.s32	%p4746, %r7015, 2146435072;
	@%p4746 bra 	BB8_4682;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7016, %temp}, %fd4630;
	}
	setp.eq.s32	%p4747, %r7016, 0;
	@%p4747 bra 	BB8_4686;
	bra.uni 	BB8_4682;

BB8_4686:
	setp.eq.f64	%p4750, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4751, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7025, 2146435072, 0, %p4751;
	xor.b32  	%r7026, %r7025, 2146435072;
	setp.lt.s32	%p4752, %r161, 0;
	selp.b32	%r7027, %r7026, %r7025, %p4752;
	selp.b32	%r7028, 1072693248, %r7027, %p4750;
	mov.u32 	%r7029, 0;
	mov.b64 	%fd6837, {%r7029, %r7028};
	bra.uni 	BB8_4687;

BB8_4678:
	mov.f64 	%fd6837, %fd6836;

BB8_4687:
	selp.f64	%fd5560, 0d3FF0000000000000, %fd6837, %p2467;
	div.rn.f64 	%fd3130, %fd1842, %fd5560;
	mov.f64 	%fd6839, %fd6878;
	@!%p127 bra 	BB8_4689;
	bra.uni 	BB8_4688;

BB8_4688:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7030}, %fd6878;
	}
	xor.b32  	%r7031, %r7030, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7032, %temp}, %fd6878;
	}
	mov.b64 	%fd6839, {%r7032, %r7031};

BB8_4689:
	@%p2470 bra 	BB8_4692;
	bra.uni 	BB8_4690;

BB8_4692:
	selp.b32	%r7033, %r164, 0, %p2451;
	or.b32  	%r7034, %r7033, 2146435072;
	setp.lt.s32	%p4758, %r161, 0;
	selp.b32	%r7035, %r7034, %r7033, %p4758;
	mov.u32 	%r7036, 0;
	mov.b64 	%fd6839, {%r7036, %r7035};
	bra.uni 	BB8_4693;

BB8_4690:
	setp.gt.s32	%p4755, %r164, -1;
	@%p4755 bra 	BB8_4693;

	cvt.rzi.f64.f64	%fd5562, %fd4630;
	setp.neu.f64	%p4756, %fd5562, 0d4000000000000000;
	selp.f64	%fd6839, 0dFFF8000000000000, %fd6839, %p4756;

BB8_4693:
	@%p2475 bra 	BB8_4694;

	setp.gtu.f64	%p4760, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6840, %fd20;
	@%p4760 bra 	BB8_4703;

	and.b32  	%r7037, %r161, 2147483647;
	setp.ne.s32	%p4761, %r7037, 2146435072;
	@%p4761 bra 	BB8_4698;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7038, %temp}, %fd4630;
	}
	setp.eq.s32	%p4762, %r7038, 0;
	@%p4762 bra 	BB8_4702;
	bra.uni 	BB8_4698;

BB8_4702:
	setp.eq.f64	%p4765, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4766, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7047, 2146435072, 0, %p4766;
	xor.b32  	%r7048, %r7047, 2146435072;
	setp.lt.s32	%p4767, %r161, 0;
	selp.b32	%r7049, %r7048, %r7047, %p4767;
	selp.b32	%r7050, 1072693248, %r7049, %p4765;
	mov.u32 	%r7051, 0;
	mov.b64 	%fd6840, {%r7051, %r7050};
	bra.uni 	BB8_4703;

BB8_4694:
	mov.f64 	%fd6840, %fd6839;

BB8_4703:
	mul.f64 	%fd5817, %fd6373, %fd1986;
	selp.f64	%fd5564, 0d3FF0000000000000, %fd6840, %p2484;
	div.rn.f64 	%fd5565, %fd1852, %fd5564;
	sub.f64 	%fd5566, %fd3130, %fd5565;
	mul.f64 	%fd5567, %fd1767, %fd5566;
	sub.f64 	%fd5568, %fd3121, %fd5567;
	sub.f64 	%fd3139, %fd5568, %fd5817;
	mov.f64 	%fd6842, %fd6878;
	@!%p127 bra 	BB8_4705;
	bra.uni 	BB8_4704;

BB8_4704:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7052}, %fd6878;
	}
	xor.b32  	%r7053, %r7052, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7054, %temp}, %fd6878;
	}
	mov.b64 	%fd6842, {%r7054, %r7053};

BB8_4705:
	@%p2470 bra 	BB8_4708;
	bra.uni 	BB8_4706;

BB8_4708:
	selp.b32	%r7055, %r164, 0, %p2451;
	or.b32  	%r7056, %r7055, 2146435072;
	setp.lt.s32	%p4773, %r161, 0;
	selp.b32	%r7057, %r7056, %r7055, %p4773;
	mov.u32 	%r7058, 0;
	mov.b64 	%fd6842, {%r7058, %r7057};
	bra.uni 	BB8_4709;

BB8_4706:
	setp.gt.s32	%p4770, %r164, -1;
	@%p4770 bra 	BB8_4709;

	cvt.rzi.f64.f64	%fd5570, %fd4630;
	setp.neu.f64	%p4771, %fd5570, 0d4000000000000000;
	selp.f64	%fd6842, 0dFFF8000000000000, %fd6842, %p4771;

BB8_4709:
	@%p2475 bra 	BB8_4710;

	setp.gtu.f64	%p4775, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6843, %fd20;
	@%p4775 bra 	BB8_4719;

	and.b32  	%r7059, %r161, 2147483647;
	setp.ne.s32	%p4776, %r7059, 2146435072;
	@%p4776 bra 	BB8_4714;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7060, %temp}, %fd4630;
	}
	setp.eq.s32	%p4777, %r7060, 0;
	@%p4777 bra 	BB8_4718;
	bra.uni 	BB8_4714;

BB8_4718:
	setp.eq.f64	%p4780, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4781, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7069, 2146435072, 0, %p4781;
	xor.b32  	%r7070, %r7069, 2146435072;
	setp.lt.s32	%p4782, %r161, 0;
	selp.b32	%r7071, %r7070, %r7069, %p4782;
	selp.b32	%r7072, 1072693248, %r7071, %p4780;
	mov.u32 	%r7073, 0;
	mov.b64 	%fd6843, {%r7073, %r7072};
	bra.uni 	BB8_4719;

BB8_4710:
	mov.f64 	%fd6843, %fd6842;

BB8_4719:
	selp.f64	%fd5572, 0d3FF0000000000000, %fd6843, %p2484;
	mul.f64 	%fd5573, %fd1711, %fd5572;
	div.rn.f64 	%fd5574, %fd55, %fd5573;
	fma.rn.f64 	%fd5575, %fd6372, %fd5574, %fd3139;
	add.f64 	%fd5576, %fd2052, %fd5575;
	fma.rn.f64 	%fd3148, %fd25, %fd5576, %fd3085;
	st.global.f64 	[%rd11+16], %fd3148;
	mov.f64 	%fd6845, %fd6875;
	@!%p126 bra 	BB8_4721;
	bra.uni 	BB8_4720;

BB8_4720:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7074}, %fd6875;
	}
	xor.b32  	%r7075, %r7074, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7076, %temp}, %fd6875;
	}
	mov.b64 	%fd6845, {%r7076, %r7075};

BB8_4721:
	@%p2453 bra 	BB8_4724;
	bra.uni 	BB8_4722;

BB8_4724:
	selp.b32	%r7077, %r162, 0, %p2451;
	or.b32  	%r7078, %r7077, 2146435072;
	setp.lt.s32	%p4788, %r161, 0;
	selp.b32	%r7079, %r7078, %r7077, %p4788;
	mov.u32 	%r7080, 0;
	mov.b64 	%fd6845, {%r7080, %r7079};
	bra.uni 	BB8_4725;

BB8_4722:
	setp.gt.s32	%p4785, %r162, -1;
	@%p4785 bra 	BB8_4725;

	cvt.rzi.f64.f64	%fd5578, %fd4630;
	setp.neu.f64	%p4786, %fd5578, 0d4000000000000000;
	selp.f64	%fd6845, 0dFFF8000000000000, %fd6845, %p4786;

BB8_4725:
	@%p2458 bra 	BB8_4726;

	setp.gtu.f64	%p4790, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6846, %fd19;
	@%p4790 bra 	BB8_4735;

	and.b32  	%r7081, %r161, 2147483647;
	setp.ne.s32	%p4791, %r7081, 2146435072;
	@%p4791 bra 	BB8_4730;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7082, %temp}, %fd4630;
	}
	setp.eq.s32	%p4792, %r7082, 0;
	@%p4792 bra 	BB8_4734;
	bra.uni 	BB8_4730;

BB8_4734:
	setp.eq.f64	%p4795, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4796, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7091, 2146435072, 0, %p4796;
	xor.b32  	%r7092, %r7091, 2146435072;
	setp.lt.s32	%p4797, %r161, 0;
	selp.b32	%r7093, %r7092, %r7091, %p4797;
	selp.b32	%r7094, 1072693248, %r7093, %p4795;
	mov.u32 	%r7095, 0;
	mov.b64 	%fd6846, {%r7095, %r7094};
	bra.uni 	BB8_4735;

BB8_4726:
	mov.f64 	%fd6846, %fd6845;

BB8_4735:
	selp.f64	%fd3157, 0d3FF0000000000000, %fd6846, %p2467;
	mov.f64 	%fd6848, %fd6878;
	@!%p127 bra 	BB8_4737;
	bra.uni 	BB8_4736;

BB8_4736:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7096}, %fd6878;
	}
	xor.b32  	%r7097, %r7096, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7098, %temp}, %fd6878;
	}
	mov.b64 	%fd6848, {%r7098, %r7097};

BB8_4737:
	@%p2470 bra 	BB8_4740;
	bra.uni 	BB8_4738;

BB8_4740:
	selp.b32	%r7099, %r164, 0, %p2451;
	or.b32  	%r7100, %r7099, 2146435072;
	setp.lt.s32	%p4803, %r161, 0;
	selp.b32	%r7101, %r7100, %r7099, %p4803;
	mov.u32 	%r7102, 0;
	mov.b64 	%fd6848, {%r7102, %r7101};
	bra.uni 	BB8_4741;

BB8_4738:
	setp.gt.s32	%p4800, %r164, -1;
	@%p4800 bra 	BB8_4741;

	cvt.rzi.f64.f64	%fd5581, %fd4630;
	setp.neu.f64	%p4801, %fd5581, 0d4000000000000000;
	selp.f64	%fd6848, 0dFFF8000000000000, %fd6848, %p4801;

BB8_4741:
	@%p2475 bra 	BB8_4742;

	setp.gtu.f64	%p4805, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6849, %fd20;
	@%p4805 bra 	BB8_4751;

	and.b32  	%r7103, %r161, 2147483647;
	setp.ne.s32	%p4806, %r7103, 2146435072;
	@%p4806 bra 	BB8_4746;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7104, %temp}, %fd4630;
	}
	setp.eq.s32	%p4807, %r7104, 0;
	@%p4807 bra 	BB8_4750;
	bra.uni 	BB8_4746;

BB8_4750:
	setp.eq.f64	%p4810, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4811, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7113, 2146435072, 0, %p4811;
	xor.b32  	%r7114, %r7113, 2146435072;
	setp.lt.s32	%p4812, %r161, 0;
	selp.b32	%r7115, %r7114, %r7113, %p4812;
	selp.b32	%r7116, 1072693248, %r7115, %p4810;
	mov.u32 	%r7117, 0;
	mov.b64 	%fd6849, {%r7117, %r7116};
	bra.uni 	BB8_4751;

BB8_4742:
	mov.f64 	%fd6849, %fd6848;

BB8_4751:
	selp.f64	%fd5583, 0d3FF0000000000000, %fd6849, %p2484;
	div.rn.f64 	%fd5584, %fd6372, %fd5583;
	div.rn.f64 	%fd5585, %fd6371, %fd3157;
	sub.f64 	%fd5586, %fd5585, %fd5584;
	mul.f64 	%fd3166, %fd1866, %fd5586;
	mov.f64 	%fd6851, %fd6875;
	@!%p126 bra 	BB8_4753;
	bra.uni 	BB8_4752;

BB8_4752:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7118}, %fd6875;
	}
	xor.b32  	%r7119, %r7118, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7120, %temp}, %fd6875;
	}
	mov.b64 	%fd6851, {%r7120, %r7119};

BB8_4753:
	@%p2453 bra 	BB8_4756;
	bra.uni 	BB8_4754;

BB8_4756:
	selp.b32	%r7121, %r162, 0, %p2451;
	or.b32  	%r7122, %r7121, 2146435072;
	setp.lt.s32	%p4818, %r161, 0;
	selp.b32	%r7123, %r7122, %r7121, %p4818;
	mov.u32 	%r7124, 0;
	mov.b64 	%fd6851, {%r7124, %r7123};
	bra.uni 	BB8_4757;

BB8_4754:
	setp.gt.s32	%p4815, %r162, -1;
	@%p4815 bra 	BB8_4757;

	cvt.rzi.f64.f64	%fd5588, %fd4630;
	setp.neu.f64	%p4816, %fd5588, 0d4000000000000000;
	selp.f64	%fd6851, 0dFFF8000000000000, %fd6851, %p4816;

BB8_4757:
	@%p2458 bra 	BB8_4758;

	setp.gtu.f64	%p4820, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6852, %fd19;
	@%p4820 bra 	BB8_4767;

	and.b32  	%r7125, %r161, 2147483647;
	setp.ne.s32	%p4821, %r7125, 2146435072;
	@%p4821 bra 	BB8_4762;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7126, %temp}, %fd4630;
	}
	setp.eq.s32	%p4822, %r7126, 0;
	@%p4822 bra 	BB8_4766;
	bra.uni 	BB8_4762;

BB8_4766:
	setp.eq.f64	%p4825, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4826, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7135, 2146435072, 0, %p4826;
	xor.b32  	%r7136, %r7135, 2146435072;
	setp.lt.s32	%p4827, %r161, 0;
	selp.b32	%r7137, %r7136, %r7135, %p4827;
	selp.b32	%r7138, 1072693248, %r7137, %p4825;
	mov.u32 	%r7139, 0;
	mov.b64 	%fd6852, {%r7139, %r7138};
	bra.uni 	BB8_4767;

BB8_4758:
	mov.f64 	%fd6852, %fd6851;

BB8_4767:
	selp.f64	%fd3175, 0d3FF0000000000000, %fd6852, %p2467;
	mov.f64 	%fd6854, %fd6878;
	@!%p127 bra 	BB8_4769;
	bra.uni 	BB8_4768;

BB8_4768:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7140}, %fd6878;
	}
	xor.b32  	%r7141, %r7140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7142, %temp}, %fd6878;
	}
	mov.b64 	%fd6854, {%r7142, %r7141};

BB8_4769:
	@%p2470 bra 	BB8_4772;
	bra.uni 	BB8_4770;

BB8_4772:
	selp.b32	%r7143, %r164, 0, %p2451;
	or.b32  	%r7144, %r7143, 2146435072;
	setp.lt.s32	%p4833, %r161, 0;
	selp.b32	%r7145, %r7144, %r7143, %p4833;
	mov.u32 	%r7146, 0;
	mov.b64 	%fd6854, {%r7146, %r7145};
	bra.uni 	BB8_4773;

BB8_4770:
	setp.gt.s32	%p4830, %r164, -1;
	@%p4830 bra 	BB8_4773;

	cvt.rzi.f64.f64	%fd5591, %fd4630;
	setp.neu.f64	%p4831, %fd5591, 0d4000000000000000;
	selp.f64	%fd6854, 0dFFF8000000000000, %fd6854, %p4831;

BB8_4773:
	@%p2475 bra 	BB8_4774;

	setp.gtu.f64	%p4835, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6855, %fd20;
	@%p4835 bra 	BB8_4783;

	and.b32  	%r7147, %r161, 2147483647;
	setp.ne.s32	%p4836, %r7147, 2146435072;
	@%p4836 bra 	BB8_4778;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7148, %temp}, %fd4630;
	}
	setp.eq.s32	%p4837, %r7148, 0;
	@%p4837 bra 	BB8_4782;
	bra.uni 	BB8_4778;

BB8_4782:
	setp.eq.f64	%p4840, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4841, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7157, 2146435072, 0, %p4841;
	xor.b32  	%r7158, %r7157, 2146435072;
	setp.lt.s32	%p4842, %r161, 0;
	selp.b32	%r7159, %r7158, %r7157, %p4842;
	selp.b32	%r7160, 1072693248, %r7159, %p4840;
	mov.u32 	%r7161, 0;
	mov.b64 	%fd6855, {%r7161, %r7160};
	bra.uni 	BB8_4783;

BB8_4774:
	mov.f64 	%fd6855, %fd6854;

BB8_4783:
	mul.f64 	%fd5908, %fd1903, %fd1902;
	selp.f64	%fd5593, 0d3FF0000000000000, %fd6855, %p2484;
	div.rn.f64 	%fd5594, %fd6372, %fd5593;
	div.rn.f64 	%fd5595, %fd6371, %fd3175;
	sub.f64 	%fd5596, %fd5595, %fd5594;
	mul.f64 	%fd5597, %fd1819, %fd5596;
	sub.f64 	%fd5598, %fd3166, %fd5597;
	add.f64 	%fd3184, %fd5908, %fd5598;
	mov.f64 	%fd6857, %fd6875;
	@!%p126 bra 	BB8_4785;
	bra.uni 	BB8_4784;

BB8_4784:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7162}, %fd6875;
	}
	xor.b32  	%r7163, %r7162, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7164, %temp}, %fd6875;
	}
	mov.b64 	%fd6857, {%r7164, %r7163};

BB8_4785:
	@%p2453 bra 	BB8_4788;
	bra.uni 	BB8_4786;

BB8_4788:
	selp.b32	%r7165, %r162, 0, %p2451;
	or.b32  	%r7166, %r7165, 2146435072;
	setp.lt.s32	%p4848, %r161, 0;
	selp.b32	%r7167, %r7166, %r7165, %p4848;
	mov.u32 	%r7168, 0;
	mov.b64 	%fd6857, {%r7168, %r7167};
	bra.uni 	BB8_4789;

BB8_4786:
	setp.gt.s32	%p4845, %r162, -1;
	@%p4845 bra 	BB8_4789;

	cvt.rzi.f64.f64	%fd5600, %fd4630;
	setp.neu.f64	%p4846, %fd5600, 0d4000000000000000;
	selp.f64	%fd6857, 0dFFF8000000000000, %fd6857, %p4846;

BB8_4789:
	@%p2458 bra 	BB8_4790;

	setp.gtu.f64	%p4850, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6858, %fd19;
	@%p4850 bra 	BB8_4799;

	and.b32  	%r7169, %r161, 2147483647;
	setp.ne.s32	%p4851, %r7169, 2146435072;
	@%p4851 bra 	BB8_4794;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7170, %temp}, %fd4630;
	}
	setp.eq.s32	%p4852, %r7170, 0;
	@%p4852 bra 	BB8_4798;
	bra.uni 	BB8_4794;

BB8_4798:
	setp.eq.f64	%p4855, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4856, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7179, 2146435072, 0, %p4856;
	xor.b32  	%r7180, %r7179, 2146435072;
	setp.lt.s32	%p4857, %r161, 0;
	selp.b32	%r7181, %r7180, %r7179, %p4857;
	selp.b32	%r7182, 1072693248, %r7181, %p4855;
	mov.u32 	%r7183, 0;
	mov.b64 	%fd6858, {%r7183, %r7182};
	bra.uni 	BB8_4799;

BB8_4790:
	mov.f64 	%fd6858, %fd6857;

BB8_4799:
	selp.f64	%fd3193, 0d3FF0000000000000, %fd6858, %p2467;
	mov.f64 	%fd6860, %fd6878;
	@!%p127 bra 	BB8_4801;
	bra.uni 	BB8_4800;

BB8_4800:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7184}, %fd6878;
	}
	xor.b32  	%r7185, %r7184, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7186, %temp}, %fd6878;
	}
	mov.b64 	%fd6860, {%r7186, %r7185};

BB8_4801:
	@%p2470 bra 	BB8_4804;
	bra.uni 	BB8_4802;

BB8_4804:
	selp.b32	%r7187, %r164, 0, %p2451;
	or.b32  	%r7188, %r7187, 2146435072;
	setp.lt.s32	%p4863, %r161, 0;
	selp.b32	%r7189, %r7188, %r7187, %p4863;
	mov.u32 	%r7190, 0;
	mov.b64 	%fd6860, {%r7190, %r7189};
	bra.uni 	BB8_4805;

BB8_4802:
	setp.gt.s32	%p4860, %r164, -1;
	@%p4860 bra 	BB8_4805;

	cvt.rzi.f64.f64	%fd5603, %fd4630;
	setp.neu.f64	%p4861, %fd5603, 0d4000000000000000;
	selp.f64	%fd6860, 0dFFF8000000000000, %fd6860, %p4861;

BB8_4805:
	@%p2475 bra 	BB8_4806;

	setp.gtu.f64	%p4865, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6861, %fd20;
	@%p4865 bra 	BB8_4815;

	and.b32  	%r7191, %r161, 2147483647;
	setp.ne.s32	%p4866, %r7191, 2146435072;
	@%p4866 bra 	BB8_4810;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7192, %temp}, %fd4630;
	}
	setp.eq.s32	%p4867, %r7192, 0;
	@%p4867 bra 	BB8_4814;
	bra.uni 	BB8_4810;

BB8_4814:
	setp.eq.f64	%p4870, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4871, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7201, 2146435072, 0, %p4871;
	xor.b32  	%r7202, %r7201, 2146435072;
	setp.lt.s32	%p4872, %r161, 0;
	selp.b32	%r7203, %r7202, %r7201, %p4872;
	selp.b32	%r7204, 1072693248, %r7203, %p4870;
	mov.u32 	%r7205, 0;
	mov.b64 	%fd6861, {%r7205, %r7204};
	bra.uni 	BB8_4815;

BB8_4806:
	mov.f64 	%fd6861, %fd6860;

BB8_4815:
	sub.f64 	%fd5819, %fd1926, %fd1786;
	mul.f64 	%fd5818, %fd6373, %fd5819;
	selp.f64	%fd5605, 0d3FF0000000000000, %fd6861, %p2484;
	div.rn.f64 	%fd5606, %fd1917, %fd5605;
	div.rn.f64 	%fd5607, %fd1907, %fd3193;
	sub.f64 	%fd5608, %fd5607, %fd5606;
	fma.rn.f64 	%fd5609, %fd1906, %fd5608, %fd3184;
	add.f64 	%fd5610, %fd5609, %fd5818;
	fma.rn.f64 	%fd3202, %fd24, %fd5610, %fd3148;
	st.global.f64 	[%rd11+16], %fd3202;
	mov.f64 	%fd6863, %fd6875;
	@!%p126 bra 	BB8_4817;
	bra.uni 	BB8_4816;

BB8_4816:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7206}, %fd6875;
	}
	xor.b32  	%r7207, %r7206, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7208, %temp}, %fd6875;
	}
	mov.b64 	%fd6863, {%r7208, %r7207};

BB8_4817:
	@%p2453 bra 	BB8_4820;
	bra.uni 	BB8_4818;

BB8_4820:
	selp.b32	%r7209, %r162, 0, %p2451;
	or.b32  	%r7210, %r7209, 2146435072;
	setp.lt.s32	%p4878, %r161, 0;
	selp.b32	%r7211, %r7210, %r7209, %p4878;
	mov.u32 	%r7212, 0;
	mov.b64 	%fd6863, {%r7212, %r7211};
	bra.uni 	BB8_4821;

BB8_4818:
	setp.gt.s32	%p4875, %r162, -1;
	@%p4875 bra 	BB8_4821;

	cvt.rzi.f64.f64	%fd5612, %fd4630;
	setp.neu.f64	%p4876, %fd5612, 0d4000000000000000;
	selp.f64	%fd6863, 0dFFF8000000000000, %fd6863, %p4876;

BB8_4821:
	@%p2458 bra 	BB8_4822;

	setp.gtu.f64	%p4880, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6864, %fd19;
	@%p4880 bra 	BB8_4831;

	and.b32  	%r7213, %r161, 2147483647;
	setp.ne.s32	%p4881, %r7213, 2146435072;
	@%p4881 bra 	BB8_4826;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7214, %temp}, %fd4630;
	}
	setp.eq.s32	%p4882, %r7214, 0;
	@%p4882 bra 	BB8_4830;
	bra.uni 	BB8_4826;

BB8_4830:
	setp.eq.f64	%p4885, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4886, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7223, 2146435072, 0, %p4886;
	xor.b32  	%r7224, %r7223, 2146435072;
	setp.lt.s32	%p4887, %r161, 0;
	selp.b32	%r7225, %r7224, %r7223, %p4887;
	selp.b32	%r7226, 1072693248, %r7225, %p4885;
	mov.u32 	%r7227, 0;
	mov.b64 	%fd6864, {%r7227, %r7226};
	bra.uni 	BB8_4831;

BB8_4822:
	mov.f64 	%fd6864, %fd6863;

BB8_4831:
	selp.f64	%fd3211, 0d3FF0000000000000, %fd6864, %p2467;
	mov.f64 	%fd6866, %fd6878;
	@!%p127 bra 	BB8_4833;
	bra.uni 	BB8_4832;

BB8_4832:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7228}, %fd6878;
	}
	xor.b32  	%r7229, %r7228, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7230, %temp}, %fd6878;
	}
	mov.b64 	%fd6866, {%r7230, %r7229};

BB8_4833:
	@%p2470 bra 	BB8_4836;
	bra.uni 	BB8_4834;

BB8_4836:
	selp.b32	%r7231, %r164, 0, %p2451;
	or.b32  	%r7232, %r7231, 2146435072;
	setp.lt.s32	%p4893, %r161, 0;
	selp.b32	%r7233, %r7232, %r7231, %p4893;
	mov.u32 	%r7234, 0;
	mov.b64 	%fd6866, {%r7234, %r7233};
	bra.uni 	BB8_4837;

BB8_4834:
	setp.gt.s32	%p4890, %r164, -1;
	@%p4890 bra 	BB8_4837;

	cvt.rzi.f64.f64	%fd5615, %fd4630;
	setp.neu.f64	%p4891, %fd5615, 0d4000000000000000;
	selp.f64	%fd6866, 0dFFF8000000000000, %fd6866, %p4891;

BB8_4837:
	@%p2475 bra 	BB8_4838;

	setp.gtu.f64	%p4895, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6867, %fd20;
	@%p4895 bra 	BB8_4847;

	and.b32  	%r7235, %r161, 2147483647;
	setp.ne.s32	%p4896, %r7235, 2146435072;
	@%p4896 bra 	BB8_4842;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7236, %temp}, %fd4630;
	}
	setp.eq.s32	%p4897, %r7236, 0;
	@%p4897 bra 	BB8_4846;
	bra.uni 	BB8_4842;

BB8_4846:
	setp.eq.f64	%p4900, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4901, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7245, 2146435072, 0, %p4901;
	xor.b32  	%r7246, %r7245, 2146435072;
	setp.lt.s32	%p4902, %r161, 0;
	selp.b32	%r7247, %r7246, %r7245, %p4902;
	selp.b32	%r7248, 1072693248, %r7247, %p4900;
	mov.u32 	%r7249, 0;
	mov.b64 	%fd6867, {%r7249, %r7248};
	bra.uni 	BB8_4847;

BB8_4838:
	mov.f64 	%fd6867, %fd6866;

BB8_4847:
	selp.f64	%fd5617, 0d3FF0000000000000, %fd6867, %p2484;
	div.rn.f64 	%fd5618, %fd6372, %fd5617;
	div.rn.f64 	%fd5619, %fd6371, %fd3211;
	sub.f64 	%fd5620, %fd5619, %fd5618;
	mul.f64 	%fd3220, %fd2391, %fd5620;
	mov.f64 	%fd6869, %fd6875;
	@!%p126 bra 	BB8_4849;
	bra.uni 	BB8_4848;

BB8_4848:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7250}, %fd6875;
	}
	xor.b32  	%r7251, %r7250, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7252, %temp}, %fd6875;
	}
	mov.b64 	%fd6869, {%r7252, %r7251};

BB8_4849:
	@%p2453 bra 	BB8_4852;
	bra.uni 	BB8_4850;

BB8_4852:
	selp.b32	%r7253, %r162, 0, %p2451;
	or.b32  	%r7254, %r7253, 2146435072;
	setp.lt.s32	%p4908, %r161, 0;
	selp.b32	%r7255, %r7254, %r7253, %p4908;
	mov.u32 	%r7256, 0;
	mov.b64 	%fd6869, {%r7256, %r7255};
	bra.uni 	BB8_4853;

BB8_4850:
	setp.gt.s32	%p4905, %r162, -1;
	@%p4905 bra 	BB8_4853;

	cvt.rzi.f64.f64	%fd5622, %fd4630;
	setp.neu.f64	%p4906, %fd5622, 0d4000000000000000;
	selp.f64	%fd6869, 0dFFF8000000000000, %fd6869, %p4906;

BB8_4853:
	@%p2458 bra 	BB8_4854;

	setp.gtu.f64	%p4910, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6870, %fd19;
	@%p4910 bra 	BB8_4863;

	and.b32  	%r7257, %r161, 2147483647;
	setp.ne.s32	%p4911, %r7257, 2146435072;
	@%p4911 bra 	BB8_4858;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7258, %temp}, %fd4630;
	}
	setp.eq.s32	%p4912, %r7258, 0;
	@%p4912 bra 	BB8_4862;
	bra.uni 	BB8_4858;

BB8_4862:
	setp.eq.f64	%p4915, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4916, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7267, 2146435072, 0, %p4916;
	xor.b32  	%r7268, %r7267, 2146435072;
	setp.lt.s32	%p4917, %r161, 0;
	selp.b32	%r7269, %r7268, %r7267, %p4917;
	selp.b32	%r7270, 1072693248, %r7269, %p4915;
	mov.u32 	%r7271, 0;
	mov.b64 	%fd6870, {%r7271, %r7270};
	bra.uni 	BB8_4863;

BB8_4854:
	mov.f64 	%fd6870, %fd6869;

BB8_4863:
	selp.f64	%fd5624, 0d3FF0000000000000, %fd6870, %p2467;
	div.rn.f64 	%fd3229, %fd6371, %fd5624;
	mov.f64 	%fd6872, %fd6878;
	@!%p127 bra 	BB8_4865;
	bra.uni 	BB8_4864;

BB8_4864:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7272}, %fd6878;
	}
	xor.b32  	%r7273, %r7272, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7274, %temp}, %fd6878;
	}
	mov.b64 	%fd6872, {%r7274, %r7273};

BB8_4865:
	@%p2470 bra 	BB8_4868;
	bra.uni 	BB8_4866;

BB8_4868:
	selp.b32	%r7275, %r164, 0, %p2451;
	or.b32  	%r7276, %r7275, 2146435072;
	setp.lt.s32	%p4923, %r161, 0;
	selp.b32	%r7277, %r7276, %r7275, %p4923;
	mov.u32 	%r7278, 0;
	mov.b64 	%fd6872, {%r7278, %r7277};
	bra.uni 	BB8_4869;

BB8_4866:
	setp.gt.s32	%p4920, %r164, -1;
	@%p4920 bra 	BB8_4869;

	cvt.rzi.f64.f64	%fd5626, %fd4630;
	setp.neu.f64	%p4921, %fd5626, 0d4000000000000000;
	selp.f64	%fd6872, 0dFFF8000000000000, %fd6872, %p4921;

BB8_4869:
	@%p2475 bra 	BB8_4870;

	setp.gtu.f64	%p4925, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6873, %fd20;
	@%p4925 bra 	BB8_4879;

	and.b32  	%r7279, %r161, 2147483647;
	setp.ne.s32	%p4926, %r7279, 2146435072;
	@%p4926 bra 	BB8_4874;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7280, %temp}, %fd4630;
	}
	setp.eq.s32	%p4927, %r7280, 0;
	@%p4927 bra 	BB8_4878;
	bra.uni 	BB8_4874;

BB8_4878:
	setp.eq.f64	%p4930, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4931, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7289, 2146435072, 0, %p4931;
	xor.b32  	%r7290, %r7289, 2146435072;
	setp.lt.s32	%p4932, %r161, 0;
	selp.b32	%r7291, %r7290, %r7289, %p4932;
	selp.b32	%r7292, 1072693248, %r7291, %p4930;
	mov.u32 	%r7293, 0;
	mov.b64 	%fd6873, {%r7293, %r7292};
	bra.uni 	BB8_4879;

BB8_4870:
	mov.f64 	%fd6873, %fd6872;

BB8_4879:
	mul.f64 	%fd5909, %fd1903, %fd2427;
	selp.f64	%fd5628, 0d3FF0000000000000, %fd6873, %p2484;
	div.rn.f64 	%fd5629, %fd6372, %fd5628;
	sub.f64 	%fd5630, %fd3229, %fd5629;
	mul.f64 	%fd5631, %fd1948, %fd5630;
	sub.f64 	%fd5632, %fd3220, %fd5631;
	add.f64 	%fd3238, %fd5909, %fd5632;
	@!%p126 bra 	BB8_4881;
	bra.uni 	BB8_4880;

BB8_4880:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7294}, %fd6875;
	}
	xor.b32  	%r7295, %r7294, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7296, %temp}, %fd6875;
	}
	mov.b64 	%fd6875, {%r7296, %r7295};

BB8_4881:
	@%p2453 bra 	BB8_4884;
	bra.uni 	BB8_4882;

BB8_4884:
	selp.b32	%r7297, %r162, 0, %p2451;
	or.b32  	%r7298, %r7297, 2146435072;
	setp.lt.s32	%p4938, %r161, 0;
	selp.b32	%r7299, %r7298, %r7297, %p4938;
	mov.u32 	%r7300, 0;
	mov.b64 	%fd6875, {%r7300, %r7299};
	bra.uni 	BB8_4885;

BB8_4882:
	setp.gt.s32	%p4935, %r162, -1;
	@%p4935 bra 	BB8_4885;

	cvt.rzi.f64.f64	%fd5634, %fd4630;
	setp.neu.f64	%p4936, %fd5634, 0d4000000000000000;
	selp.f64	%fd6875, 0dFFF8000000000000, %fd6875, %p4936;

BB8_4885:
	@%p2458 bra 	BB8_4886;

	setp.gtu.f64	%p4940, %fd1679, 0d7FF0000000000000;
	mov.f64 	%fd6876, %fd19;
	@%p4940 bra 	BB8_4895;

	and.b32  	%r7301, %r161, 2147483647;
	setp.ne.s32	%p4941, %r7301, 2146435072;
	@%p4941 bra 	BB8_4890;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7302, %temp}, %fd4630;
	}
	setp.eq.s32	%p4942, %r7302, 0;
	@%p4942 bra 	BB8_4894;
	bra.uni 	BB8_4890;

BB8_4894:
	setp.eq.f64	%p4945, %fd7, 0dBFF0000000000000;
	setp.gt.f64	%p4946, %fd1679, 0d3FF0000000000000;
	selp.b32	%r7311, 2146435072, 0, %p4946;
	xor.b32  	%r7312, %r7311, 2146435072;
	setp.lt.s32	%p4947, %r161, 0;
	selp.b32	%r7313, %r7312, %r7311, %p4947;
	selp.b32	%r7314, 1072693248, %r7313, %p4945;
	mov.u32 	%r7315, 0;
	mov.b64 	%fd6876, {%r7315, %r7314};
	bra.uni 	BB8_4895;

BB8_4886:
	mov.f64 	%fd6876, %fd6875;

BB8_4895:
	selp.f64	%fd5636, 0d3FF0000000000000, %fd6876, %p2467;
	div.rn.f64 	%fd3247, %fd1907, %fd5636;
	@!%p127 bra 	BB8_4897;
	bra.uni 	BB8_4896;

BB8_4896:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7316}, %fd6878;
	}
	xor.b32  	%r7317, %r7316, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7318, %temp}, %fd6878;
	}
	mov.b64 	%fd6878, {%r7318, %r7317};

BB8_4897:
	@%p2470 bra 	BB8_4900;
	bra.uni 	BB8_4898;

BB8_4900:
	selp.b32	%r7319, %r164, 0, %p2451;
	or.b32  	%r7320, %r7319, 2146435072;
	setp.lt.s32	%p4953, %r161, 0;
	selp.b32	%r7321, %r7320, %r7319, %p4953;
	mov.u32 	%r7322, 0;
	mov.b64 	%fd6878, {%r7322, %r7321};
	bra.uni 	BB8_4901;

BB8_4898:
	setp.gt.s32	%p4950, %r164, -1;
	@%p4950 bra 	BB8_4901;

	cvt.rzi.f64.f64	%fd5638, %fd4630;
	setp.neu.f64	%p4951, %fd5638, 0d4000000000000000;
	selp.f64	%fd6878, 0dFFF8000000000000, %fd6878, %p4951;

BB8_4901:
	@%p2475 bra 	BB8_4902;

	setp.gtu.f64	%p4955, %fd1690, 0d7FF0000000000000;
	mov.f64 	%fd6879, %fd20;
	@%p4955 bra 	BB8_4911;

	and.b32  	%r7323, %r161, 2147483647;
	setp.ne.s32	%p4956, %r7323, 2146435072;
	@%p4956 bra 	BB8_4906;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r7324, %temp}, %fd4630;
	}
	setp.eq.s32	%p4957, %r7324, 0;
	@%p4957 bra 	BB8_4910;
	bra.uni 	BB8_4906;

BB8_4910:
	setp.eq.f64	%p4960, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p4961, %fd1690, 0d3FF0000000000000;
	selp.b32	%r7333, 2146435072, 0, %p4961;
	xor.b32  	%r7334, %r7333, 2146435072;
	setp.lt.s32	%p4962, %r161, 0;
	selp.b32	%r7335, %r7334, %r7333, %p4962;
	selp.b32	%r7336, 1072693248, %r7335, %p4960;
	mov.u32 	%r7337, 0;
	mov.b64 	%fd6879, {%r7337, %r7336};
	bra.uni 	BB8_4911;

BB8_4902:
	mov.f64 	%fd6879, %fd6878;

BB8_4911:
	selp.f64	%fd5640, 0d3FF0000000000000, %fd6879, %p2484;
	div.rn.f64 	%fd5641, %fd1917, %fd5640;
	sub.f64 	%fd5642, %fd3247, %fd5641;
	fma.rn.f64 	%fd5643, %fd2430, %fd5642, %fd3238;
	add.f64 	%fd5644, %fd5643, %fd2448;
	fma.rn.f64 	%fd5645, %fd25, %fd5644, %fd3202;
	st.global.f64 	[%rd11+16], %fd5645;

BB8_4913:
	sub.s64 	%rd208, %rd4, %rd3;
	cvt.u32.u64	%r7347, %rd208;
	mov.u32 	%r7338, %nctaid.z;
	shl.b32 	%r7339, %r7338, 2;
	add.s32 	%r7399, %r7399, %r7339;
	setp.lt.s32	%p4964, %r7399, %r7347;
	@%p4964 bra 	BB8_6;

BB8_4914:
	sub.s64 	%rd209, %rd2, %rd1;
	cvt.u32.u64	%r7348, %rd209;
	mov.u32 	%r7341, %nctaid.y;
	shl.b32 	%r7342, %r7341, 2;
	add.s32 	%r7398, %r7398, %r7342;
	setp.lt.s32	%p4965, %r7398, %r7348;
	@%p4965 bra 	BB8_4;

BB8_4915:
	mov.u32 	%r7344, %nctaid.x;
	shl.b32 	%r7345, %r7344, 4;
	add.s32 	%r7397, %r7397, %r7345;
	setp.lt.s32	%p4966, %r7397, %r173;
	@%p4966 bra 	BB8_2;

BB8_4916:
	ret;
}

	// .weak	_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2_
.weak .entry _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2_(
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2__param_0[8],
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2__param_1[8],
	.param .u64 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2__param_2
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2__param_0];
	ld.param.u64 	%rd3, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2__param_1];
	ld.param.u64 	%rd4, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE_lEEvT1_T0_T2__param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	cvt.u64.u32	%rd1, %r4;
	setp.ge.s64	%p1, %rd1, %rd4;
	@%p1 bra 	BB9_2;

	cvta.to.global.u64 	%rd5, %rd2;
	add.s64 	%rd6, %rd1, %rd3;
	cvt.s64.s32 	%rd7, %rd6;
	shl.b64 	%rd8, %rd7, 3;
	add.s64 	%rd9, %rd5, %rd8;
	ld.global.u64 	%rd10, [%rd9];
	// Callseq Start 520
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	call.uni 
	_ZN15GridPointSource22initializeTimeFunctionEv, 
	(
	param0
	);
	
	//{
	}// Callseq End 520

BB9_2:
	ret;
}

	// .weak	_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2_
.weak .entry _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2_(
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_0[40],
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_1[8],
	.param .u64 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_2
)
.maxntid 32, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot10[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<4>;
	.reg .b32 	%r<13>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<33>;


	mov.u64 	%SPL, __local_depot10;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd12, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_0+32];
	ld.param.f64 	%fd2, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_0+24];
	ld.param.u64 	%rd11, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_0+16];
	ld.param.u64 	%rd10, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_0];
	ld.param.u64 	%rd13, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_1];
	ld.param.u64 	%rd14, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_2];
	ld.param.u8 	%rs2, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm32ENS_9Iterators16numeric_iteratorIllPlEEZN2EW12ForceOffloadEdRSt6vectorI6SarraySaISA_EES9_IP15GridPointSourceSaISF_EEbEUliE0_lEEvT1_T0_T2__param_0+8];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	cvt.u64.u32	%rd1, %r7;
	setp.ge.s64	%p1, %rd1, %rd14;
	@%p1 bra 	BB10_7;

	cvta.to.global.u64 	%rd15, %rd10;
	add.s64 	%rd2, %rd1, %rd13;
	cvt.s64.s32 	%rd16, %rd2;
	shl.b64 	%rd17, %rd16, 2;
	add.s64 	%rd18, %rd15, %rd17;
	ld.global.u32 	%r12, [%rd18];
	add.s64 	%rd19, %rd2, 1;
	cvt.s64.s32 	%rd20, %rd19;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd3, %rd15, %rd21;
	ld.global.u32 	%r8, [%rd3];
	setp.ge.s32	%p2, %r12, %r8;
	@%p2 bra 	BB10_7;

	cvt.u32.u64	%r9, %rd2;
	mul.lo.s32 	%r10, %r9, 3;
	cvta.to.global.u64 	%rd22, %rd12;
	mul.wide.s32 	%rd23, %r10, 8;
	add.s64 	%rd4, %rd22, %rd23;
	cvta.to.global.u64 	%rd24, %rd11;
	mul.wide.s32 	%rd25, %r12, 8;
	add.s64 	%rd32, %rd24, %rd25;
	add.u64 	%rd26, %SP, 0;
	cvta.to.local.u64 	%rd6, %rd26;

BB10_3:
	ld.global.u64 	%rd8, [%rd32];
	setp.eq.s16	%p3, %rs2, 0;
	@%p3 bra 	BB10_5;
	bra.uni 	BB10_4;

BB10_5:
	// Callseq Start 522
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd26;
	call.uni 
	_ZNK15GridPointSource7getFxyzEdPd, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 522
	bra.uni 	BB10_6;

BB10_4:
	// Callseq Start 521
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd2;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd26;
	call.uni 
	_ZNK15GridPointSource9getFxyzttEdPd, 
	(
	param0, 
	param1, 
	param2
	);
	
	//{
	}// Callseq End 521

BB10_6:
	ld.global.u64 	%rd29, [%rd4];
	ld.f64 	%fd3, [%rd29];
	ld.local.f64 	%fd4, [%rd6];
	add.f64 	%fd5, %fd4, %fd3;
	st.f64 	[%rd29], %fd5;
	ld.global.u64 	%rd30, [%rd4+8];
	ld.f64 	%fd6, [%rd30];
	ld.local.f64 	%fd7, [%rd6+8];
	add.f64 	%fd8, %fd7, %fd6;
	st.f64 	[%rd30], %fd8;
	ld.global.u64 	%rd31, [%rd4+16];
	ld.f64 	%fd9, [%rd31];
	ld.local.f64 	%fd10, [%rd6+16];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd31], %fd11;
	add.s64 	%rd32, %rd32, 8;
	ld.global.u32 	%r11, [%rd3];
	add.s32 	%r12, %r12, 1;
	setp.lt.s32	%p4, %r12, %r11;
	@%p4 bra 	BB10_3;

BB10_7:
	ret;
}

	// .weak	_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2_
.weak .entry _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2_(
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2__param_0[8],
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2__param_1[8],
	.param .u64 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2__param_2
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2__param_0];
	ld.param.u64 	%rd3, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2__param_1];
	ld.param.u64 	%rd4, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE_lEEvT1_T0_T2__param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	cvt.u64.u32	%rd1, %r4;
	setp.ge.s64	%p1, %rd1, %rd4;
	@%p1 bra 	BB11_2;

	cvta.to.global.u64 	%rd5, %rd2;
	add.s64 	%rd6, %rd1, %rd3;
	cvt.s64.s32 	%rd7, %rd6;
	shl.b64 	%rd8, %rd7, 3;
	add.s64 	%rd9, %rd5, %rd8;
	mov.u64 	%rd10, 0;
	st.global.u64 	[%rd9], %rd10;

BB11_2:
	ret;
}

	// .weak	_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2_
.weak .entry _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2_(
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2__param_0[8],
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2__param_1[8],
	.param .u64 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2__param_2
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2__param_0];
	ld.param.u64 	%rd3, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2__param_1];
	ld.param.u64 	%rd4, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW20cartesian_bc_forcingEdRSt6vectorIPPdSaISB_EERS9_IP6SourceSaISG_EEEUliE0_lEEvT1_T0_T2__param_2];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	cvt.u64.u32	%rd1, %r4;
	setp.ge.s64	%p1, %rd1, %rd4;
	@%p1 bra 	BB12_2;

	cvta.to.global.u64 	%rd5, %rd2;
	add.s64 	%rd6, %rd1, %rd3;
	cvt.s64.s32 	%rd7, %rd6;
	shl.b64 	%rd8, %rd7, 3;
	add.s64 	%rd9, %rd5, %rd8;
	mov.u64 	%rd10, 0;
	st.global.u64 	[%rd9], %rd10;

BB12_2:
	ret;
}

	// .weak	_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2_
.weak .entry _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2_(
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0[32],
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_1[8],
	.param .u64 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_2
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<8>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<39>;


	ld.param.u32 	%r11, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0+24];
	ld.param.u32 	%r10, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0];
	ld.param.u64 	%rd11, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0+16];
	ld.param.u64 	%rd10, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0+8];
	ld.param.u64 	%rd12, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_1];
	ld.param.u64 	%rd13, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16getbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_2];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	cvt.u64.u32	%rd14, %r15;
	setp.ge.s64	%p1, %rd14, %rd13;
	@%p1 bra 	BB13_11;

	setp.lt.s32	%p2, %r10, 1;
	@%p2 bra 	BB13_11;

	and.b32  	%r19, %r10, 3;
	mov.u32 	%r49, 0;
	setp.eq.s32	%p3, %r19, 0;
	@%p3 bra 	BB13_8;

	setp.eq.s32	%p4, %r19, 1;
	@%p4 bra 	BB13_7;

	setp.eq.s32	%p5, %r19, 2;
	@%p5 bra 	BB13_6;

	add.s64 	%rd16, %rd14, %rd12;
	cvt.u32.u64	%r25, %rd16;
	mul.lo.s32 	%r26, %r25, %r11;
	mul.wide.s32 	%rd17, %r26, 8;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.f64 	%fd1, [%rd18];
	mul.lo.s32 	%r27, %r25, %r10;
	mul.wide.s32 	%rd19, %r27, 8;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.f64 	[%rd20], %fd1;
	mov.u32 	%r49, 1;

BB13_6:
	add.s64 	%rd22, %rd14, %rd12;
	cvt.u32.u64	%r32, %rd22;
	mad.lo.s32 	%r33, %r32, %r11, %r49;
	mul.wide.s32 	%rd23, %r33, 8;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.f64 	%fd2, [%rd24];
	mad.lo.s32 	%r34, %r32, %r10, %r49;
	mul.wide.s32 	%rd25, %r34, 8;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.f64 	[%rd26], %fd2;
	add.s32 	%r49, %r49, 1;

BB13_7:
	add.s64 	%rd28, %rd14, %rd12;
	cvt.u32.u64	%r39, %rd28;
	mad.lo.s32 	%r40, %r39, %r11, %r49;
	mul.wide.s32 	%rd29, %r40, 8;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.f64 	%fd3, [%rd30];
	mad.lo.s32 	%r41, %r39, %r10, %r49;
	mul.wide.s32 	%rd31, %r41, 8;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.f64 	[%rd32], %fd3;
	add.s32 	%r49, %r49, 1;

BB13_8:
	setp.lt.u32	%p6, %r10, 4;
	@%p6 bra 	BB13_11;

	add.s64 	%rd34, %rd12, %rd14;
	cvt.u32.u64	%r46, %rd34;
	mad.lo.s32 	%r47, %r10, %r46, %r49;
	mul.wide.s32 	%rd35, %r47, 8;
	add.s64 	%rd38, %rd1, %rd35;
	mad.lo.s32 	%r48, %r11, %r46, %r49;
	mul.wide.s32 	%rd36, %r48, 8;
	add.s64 	%rd37, %rd2, %rd36;

BB13_10:
	ld.global.f64 	%fd4, [%rd37];
	st.global.f64 	[%rd38], %fd4;
	ld.global.f64 	%fd5, [%rd37+8];
	st.global.f64 	[%rd38+8], %fd5;
	ld.global.f64 	%fd6, [%rd37+16];
	st.global.f64 	[%rd38+16], %fd6;
	ld.global.f64 	%fd7, [%rd37+24];
	st.global.f64 	[%rd38+24], %fd7;
	add.s64 	%rd38, %rd38, 32;
	add.s64 	%rd37, %rd37, 32;
	add.s32 	%r49, %r49, 4;
	setp.lt.s32	%p7, %r49, %r10;
	@%p7 bra 	BB13_10;

BB13_11:
	ret;
}

	// .weak	_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2_
.weak .entry _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2_(
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0[32],
	.param .align 8 .b8 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_1[8],
	.param .u64 _ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_2
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<8>;
	.reg .b64 	%rd<39>;


	ld.param.u32 	%r11, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0+16];
	ld.param.u32 	%r10, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0];
	ld.param.u64 	%rd11, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0+24];
	ld.param.u64 	%rd10, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_0+8];
	ld.param.u64 	%rd12, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_1];
	ld.param.u64 	%rd13, [_ZN4RAJA6policy4cuda4impl18forall_cuda_kernelILm256ENS_9Iterators16numeric_iteratorIllPlEEZN2EW16putbuffer_deviceEPdS9_RSt5tupleIJiiiEEEUliE_lEEvT1_T0_T2__param_2];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd11;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	cvt.u64.u32	%rd14, %r15;
	setp.ge.s64	%p1, %rd14, %rd13;
	@%p1 bra 	BB14_11;

	setp.lt.s32	%p2, %r10, 1;
	@%p2 bra 	BB14_11;

	and.b32  	%r19, %r10, 3;
	mov.u32 	%r49, 0;
	setp.eq.s32	%p3, %r19, 0;
	@%p3 bra 	BB14_8;

	setp.eq.s32	%p4, %r19, 1;
	@%p4 bra 	BB14_7;

	setp.eq.s32	%p5, %r19, 2;
	@%p5 bra 	BB14_6;

	add.s64 	%rd16, %rd14, %rd12;
	cvt.u32.u64	%r25, %rd16;
	mul.lo.s32 	%r26, %r25, %r10;
	mul.wide.s32 	%rd17, %r26, 8;
	add.s64 	%rd18, %rd2, %rd17;
	ld.global.f64 	%fd1, [%rd18];
	mul.lo.s32 	%r27, %r25, %r11;
	mul.wide.s32 	%rd19, %r27, 8;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.f64 	[%rd20], %fd1;
	mov.u32 	%r49, 1;

BB14_6:
	add.s64 	%rd22, %rd14, %rd12;
	cvt.u32.u64	%r32, %rd22;
	mad.lo.s32 	%r33, %r32, %r10, %r49;
	mul.wide.s32 	%rd23, %r33, 8;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.f64 	%fd2, [%rd24];
	mad.lo.s32 	%r34, %r32, %r11, %r49;
	mul.wide.s32 	%rd25, %r34, 8;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.f64 	[%rd26], %fd2;
	add.s32 	%r49, %r49, 1;

BB14_7:
	add.s64 	%rd28, %rd14, %rd12;
	cvt.u32.u64	%r39, %rd28;
	mad.lo.s32 	%r40, %r39, %r10, %r49;
	mul.wide.s32 	%rd29, %r40, 8;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.f64 	%fd3, [%rd30];
	mad.lo.s32 	%r41, %r39, %r11, %r49;
	mul.wide.s32 	%rd31, %r41, 8;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.f64 	[%rd32], %fd3;
	add.s32 	%r49, %r49, 1;

BB14_8:
	setp.lt.u32	%p6, %r10, 4;
	@%p6 bra 	BB14_11;

	add.s64 	%rd34, %rd12, %rd14;
	cvt.u32.u64	%r46, %rd34;
	mad.lo.s32 	%r47, %r11, %r46, %r49;
	mul.wide.s32 	%rd35, %r47, 8;
	add.s64 	%rd38, %rd1, %rd35;
	mad.lo.s32 	%r48, %r10, %r46, %r49;
	mul.wide.s32 	%rd36, %r48, 8;
	add.s64 	%rd37, %rd2, %rd36;

BB14_10:
	ld.global.f64 	%fd4, [%rd37];
	st.global.f64 	[%rd38], %fd4;
	ld.global.f64 	%fd5, [%rd37+8];
	st.global.f64 	[%rd38+8], %fd5;
	ld.global.f64 	%fd6, [%rd37+16];
	st.global.f64 	[%rd38+16], %fd6;
	ld.global.f64 	%fd7, [%rd37+24];
	st.global.f64 	[%rd38+24], %fd7;
	add.s64 	%rd38, %rd38, 32;
	add.s64 	%rd37, %rd37, 32;
	add.s32 	%r49, %r49, 4;
	setp.lt.s32	%p7, %r49, %r10;
	@%p7 bra 	BB14_10;

BB14_11:
	ret;
}

	// .weak	_ZN3cub11EmptyKernelIvEEvv
.weak .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



	ret;
}

	// .globl	_ZN2EW10SmoothWaveEddd
.visible .func  (.param .b64 func_retval0) _ZN2EW10SmoothWaveEddd(
	.param .b64 _ZN2EW10SmoothWaveEddd_param_0,
	.param .b64 _ZN2EW10SmoothWaveEddd_param_1,
	.param .b64 _ZN2EW10SmoothWaveEddd_param_2,
	.param .b64 _ZN2EW10SmoothWaveEddd_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<109>;
	.reg .b64 	%rd<11>;


	ld.param.f64 	%fd59, [_ZN2EW10SmoothWaveEddd_param_1];
	ld.param.f64 	%fd60, [_ZN2EW10SmoothWaveEddd_param_2];
	ld.param.f64 	%fd61, [_ZN2EW10SmoothWaveEddd_param_3];
	div.rn.f64 	%fd62, %fd60, %fd61;
	sub.f64 	%fd1, %fd59, %fd62;
	setp.gt.f64	%p6, %fd1, 0d0000000000000000;
	setp.lt.f64	%p7, %fd1, 0d3FF0000000000000;
	and.pred  	%p8, %p6, %p7;
	mov.f64 	%fd108, 0d0000000000000000;
	@!%p8 bra 	BB16_82;
	bra.uni 	BB16_1;

BB16_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd63, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd63;
	}
	bfe.u32 	%r7, %r2, 20, 11;
	add.s32 	%r8, %r7, -1012;
	mov.u64 	%rd6, 4613937818241073152;
	shl.b64 	%rd1, %rd6, %r8;
	setp.eq.s64	%p9, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 523
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd63;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd94, [retval0+0];
	
	//{
	}// Callseq End 523
	setp.lt.s32	%p10, %r1, 0;
	and.pred  	%p1, %p10, %p9;
	@!%p1 bra 	BB16_3;
	bra.uni 	BB16_2;

BB16_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd94;
	}
	xor.b32  	%r10, %r9, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd94;
	}
	mov.b64 	%fd94, {%r11, %r10};

BB16_3:
	setp.eq.f64	%p11, %fd1, 0d0000000000000000;
	@%p11 bra 	BB16_6;
	bra.uni 	BB16_4;

BB16_6:
	selp.b32	%r12, %r1, 0, %p9;
	or.b32  	%r13, %r12, 2146435072;
	setp.lt.s32	%p15, %r2, 0;
	selp.b32	%r14, %r13, %r12, %p15;
	mov.u32 	%r15, 0;
	mov.b64 	%fd94, {%r15, %r14};
	bra.uni 	BB16_7;

BB16_4:
	setp.gt.s32	%p12, %r1, -1;
	@%p12 bra 	BB16_7;

	cvt.rzi.f64.f64	%fd65, %fd63;
	setp.neu.f64	%p13, %fd65, 0d4008000000000000;
	selp.f64	%fd94, 0dFFF8000000000000, %fd94, %p13;

BB16_7:
	add.f64 	%fd95, %fd1, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd95;
	}
	and.b32  	%r17, %r16, 2146435072;
	setp.ne.s32	%p16, %r17, 2146435072;
	@%p16 bra 	BB16_8;

	setp.gtu.f64	%p17, %fd2, 0d7FF0000000000000;
	@%p17 bra 	BB16_17;

	and.b32  	%r18, %r2, 2147483647;
	setp.ne.s32	%p18, %r18, 2146435072;
	@%p18 bra 	BB16_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd63;
	}
	setp.eq.s32	%p19, %r19, 0;
	@%p19 bra 	BB16_16;

BB16_12:
	and.b32  	%r20, %r1, 2147483647;
	setp.ne.s32	%p20, %r20, 2146435072;
	@%p20 bra 	BB16_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd1;
	}
	setp.ne.s32	%p21, %r21, 0;
	mov.f64 	%fd95, %fd94;
	@%p21 bra 	BB16_17;

	shr.s32 	%r22, %r2, 31;
	and.b32  	%r23, %r22, -2146435072;
	add.s32 	%r24, %r23, 2146435072;
	or.b32  	%r25, %r24, -2147483648;
	selp.b32	%r26, %r25, %r24, %p1;
	mov.u32 	%r27, 0;
	mov.b64 	%fd95, {%r27, %r26};
	bra.uni 	BB16_17;

BB16_8:
	mov.f64 	%fd95, %fd94;
	bra.uni 	BB16_17;

BB16_13:
	mov.f64 	%fd95, %fd94;
	bra.uni 	BB16_17;

BB16_16:
	setp.gt.f64	%p22, %fd2, 0d3FF0000000000000;
	selp.b32	%r28, 2146435072, 0, %p22;
	xor.b32  	%r29, %r28, 2146435072;
	setp.lt.s32	%p23, %r2, 0;
	selp.b32	%r30, %r29, %r28, %p23;
	setp.eq.f64	%p24, %fd1, 0dBFF0000000000000;
	selp.b32	%r31, 1072693248, %r30, %p24;
	mov.u32 	%r32, 0;
	mov.b64 	%fd95, {%r32, %r31};

BB16_17:
	mov.f64 	%fd67, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd67;
	}
	bfe.u32 	%r33, %r3, 20, 11;
	add.s32 	%r34, %r33, -1012;
	mov.u64 	%rd7, 4616189618054758400;
	shl.b64 	%rd2, %rd7, %r34;
	setp.eq.s64	%p25, %rd2, -9223372036854775808;
	// Callseq Start 524
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd67;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd97, [retval0+0];
	
	//{
	}// Callseq End 524
	and.pred  	%p2, %p10, %p25;
	@!%p2 bra 	BB16_19;
	bra.uni 	BB16_18;

BB16_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd97;
	}
	xor.b32  	%r36, %r35, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd97;
	}
	mov.b64 	%fd97, {%r37, %r36};

BB16_19:
	@%p11 bra 	BB16_22;
	bra.uni 	BB16_20;

BB16_22:
	selp.b32	%r38, %r1, 0, %p25;
	or.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p31, %r3, 0;
	selp.b32	%r40, %r39, %r38, %p31;
	mov.u32 	%r41, 0;
	mov.b64 	%fd97, {%r41, %r40};
	bra.uni 	BB16_23;

BB16_20:
	setp.gt.s32	%p28, %r1, -1;
	@%p28 bra 	BB16_23;

	cvt.rzi.f64.f64	%fd69, %fd67;
	setp.neu.f64	%p29, %fd69, 0d4010000000000000;
	selp.f64	%fd97, 0dFFF8000000000000, %fd97, %p29;

BB16_23:
	add.f64 	%fd98, %fd1, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd98;
	}
	and.b32  	%r43, %r42, 2146435072;
	setp.ne.s32	%p32, %r43, 2146435072;
	@%p32 bra 	BB16_24;

	setp.gtu.f64	%p33, %fd2, 0d7FF0000000000000;
	@%p33 bra 	BB16_33;

	and.b32  	%r44, %r3, 2147483647;
	setp.ne.s32	%p34, %r44, 2146435072;
	@%p34 bra 	BB16_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd67;
	}
	setp.eq.s32	%p35, %r45, 0;
	@%p35 bra 	BB16_32;

BB16_28:
	and.b32  	%r46, %r1, 2147483647;
	setp.ne.s32	%p36, %r46, 2146435072;
	@%p36 bra 	BB16_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd1;
	}
	setp.ne.s32	%p37, %r47, 0;
	mov.f64 	%fd98, %fd97;
	@%p37 bra 	BB16_33;

	shr.s32 	%r48, %r3, 31;
	and.b32  	%r49, %r48, -2146435072;
	add.s32 	%r50, %r49, 2146435072;
	or.b32  	%r51, %r50, -2147483648;
	selp.b32	%r52, %r51, %r50, %p2;
	mov.u32 	%r53, 0;
	mov.b64 	%fd98, {%r53, %r52};
	bra.uni 	BB16_33;

BB16_24:
	mov.f64 	%fd98, %fd97;
	bra.uni 	BB16_33;

BB16_29:
	mov.f64 	%fd98, %fd97;
	bra.uni 	BB16_33;

BB16_32:
	setp.gt.f64	%p38, %fd2, 0d3FF0000000000000;
	selp.b32	%r54, 2146435072, 0, %p38;
	xor.b32  	%r55, %r54, 2146435072;
	setp.lt.s32	%p39, %r3, 0;
	selp.b32	%r56, %r55, %r54, %p39;
	setp.eq.f64	%p40, %fd1, 0dBFF0000000000000;
	selp.b32	%r57, 1072693248, %r56, %p40;
	mov.u32 	%r58, 0;
	mov.b64 	%fd98, {%r58, %r57};

BB16_33:
	mul.f64 	%fd71, %fd98, 0dC0955B8000000000;
	setp.eq.f64	%p41, %fd1, 0d3FF0000000000000;
	selp.f64	%fd72, 0dC0955B8000000000, %fd71, %p41;
	mul.f64 	%fd73, %fd95, 0d4071160000000000;
	selp.f64	%fd74, 0d4071160000000000, %fd73, %p41;
	add.f64 	%fd23, %fd74, %fd72;
	mov.f64 	%fd75, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd75;
	}
	bfe.u32 	%r59, %r4, 20, 11;
	add.s32 	%r60, %r59, -1012;
	mov.u64 	%rd8, 4617315517961601024;
	shl.b64 	%rd3, %rd8, %r60;
	setp.eq.s64	%p42, %rd3, -9223372036854775808;
	// Callseq Start 525
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd75;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd100, [retval0+0];
	
	//{
	}// Callseq End 525
	and.pred  	%p3, %p10, %p42;
	@!%p3 bra 	BB16_35;
	bra.uni 	BB16_34;

BB16_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd100;
	}
	xor.b32  	%r62, %r61, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd100;
	}
	mov.b64 	%fd100, {%r63, %r62};

BB16_35:
	@%p11 bra 	BB16_38;
	bra.uni 	BB16_36;

BB16_38:
	selp.b32	%r64, %r1, 0, %p42;
	or.b32  	%r65, %r64, 2146435072;
	setp.lt.s32	%p48, %r4, 0;
	selp.b32	%r66, %r65, %r64, %p48;
	mov.u32 	%r67, 0;
	mov.b64 	%fd100, {%r67, %r66};
	bra.uni 	BB16_39;

BB16_36:
	setp.gt.s32	%p45, %r1, -1;
	@%p45 bra 	BB16_39;

	cvt.rzi.f64.f64	%fd77, %fd75;
	setp.neu.f64	%p46, %fd77, 0d4014000000000000;
	selp.f64	%fd100, 0dFFF8000000000000, %fd100, %p46;

BB16_39:
	add.f64 	%fd101, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd101;
	}
	and.b32  	%r69, %r68, 2146435072;
	setp.ne.s32	%p49, %r69, 2146435072;
	@%p49 bra 	BB16_40;

	setp.gtu.f64	%p50, %fd2, 0d7FF0000000000000;
	@%p50 bra 	BB16_49;

	and.b32  	%r70, %r4, 2147483647;
	setp.ne.s32	%p51, %r70, 2146435072;
	@%p51 bra 	BB16_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd75;
	}
	setp.eq.s32	%p52, %r71, 0;
	@%p52 bra 	BB16_48;

BB16_44:
	and.b32  	%r72, %r1, 2147483647;
	setp.ne.s32	%p53, %r72, 2146435072;
	@%p53 bra 	BB16_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd1;
	}
	setp.ne.s32	%p54, %r73, 0;
	mov.f64 	%fd101, %fd100;
	@%p54 bra 	BB16_49;

	shr.s32 	%r74, %r4, 31;
	and.b32  	%r75, %r74, -2146435072;
	add.s32 	%r76, %r75, 2146435072;
	or.b32  	%r77, %r76, -2147483648;
	selp.b32	%r78, %r77, %r76, %p3;
	mov.u32 	%r79, 0;
	mov.b64 	%fd101, {%r79, %r78};
	bra.uni 	BB16_49;

BB16_40:
	mov.f64 	%fd101, %fd100;
	bra.uni 	BB16_49;

BB16_45:
	mov.f64 	%fd101, %fd100;
	bra.uni 	BB16_49;

BB16_48:
	setp.gt.f64	%p55, %fd2, 0d3FF0000000000000;
	selp.b32	%r80, 2146435072, 0, %p55;
	xor.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p56, %r4, 0;
	selp.b32	%r82, %r81, %r80, %p56;
	setp.eq.f64	%p57, %fd1, 0dBFF0000000000000;
	selp.b32	%r83, 1072693248, %r82, %p57;
	mov.u32 	%r84, 0;
	mov.b64 	%fd101, {%r84, %r83};

BB16_49:
	mul.f64 	%fd79, %fd101, 0d40A338C000000000;
	selp.f64	%fd80, 0d40A338C000000000, %fd79, %p41;
	add.f64 	%fd34, %fd23, %fd80;
	mov.f64 	%fd81, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd81;
	}
	bfe.u32 	%r85, %r5, 20, 11;
	add.s32 	%r86, %r85, -1012;
	mov.u64 	%rd9, 4618441417868443648;
	shl.b64 	%rd4, %rd9, %r86;
	setp.eq.s64	%p59, %rd4, -9223372036854775808;
	// Callseq Start 526
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd81;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd103, [retval0+0];
	
	//{
	}// Callseq End 526
	and.pred  	%p4, %p10, %p59;
	@!%p4 bra 	BB16_51;
	bra.uni 	BB16_50;

BB16_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd103;
	}
	xor.b32  	%r88, %r87, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd103;
	}
	mov.b64 	%fd103, {%r89, %r88};

BB16_51:
	@%p11 bra 	BB16_54;
	bra.uni 	BB16_52;

BB16_54:
	selp.b32	%r90, %r1, 0, %p59;
	or.b32  	%r91, %r90, 2146435072;
	setp.lt.s32	%p65, %r5, 0;
	selp.b32	%r92, %r91, %r90, %p65;
	mov.u32 	%r93, 0;
	mov.b64 	%fd103, {%r93, %r92};
	bra.uni 	BB16_55;

BB16_52:
	setp.gt.s32	%p62, %r1, -1;
	@%p62 bra 	BB16_55;

	cvt.rzi.f64.f64	%fd83, %fd81;
	setp.neu.f64	%p63, %fd83, 0d4018000000000000;
	selp.f64	%fd103, 0dFFF8000000000000, %fd103, %p63;

BB16_55:
	add.f64 	%fd104, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd104;
	}
	and.b32  	%r95, %r94, 2146435072;
	setp.ne.s32	%p66, %r95, 2146435072;
	@%p66 bra 	BB16_56;

	setp.gtu.f64	%p67, %fd2, 0d7FF0000000000000;
	@%p67 bra 	BB16_65;

	and.b32  	%r96, %r5, 2147483647;
	setp.ne.s32	%p68, %r96, 2146435072;
	@%p68 bra 	BB16_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r97, %temp}, %fd81;
	}
	setp.eq.s32	%p69, %r97, 0;
	@%p69 bra 	BB16_64;

BB16_60:
	and.b32  	%r98, %r1, 2147483647;
	setp.ne.s32	%p70, %r98, 2146435072;
	@%p70 bra 	BB16_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r99, %temp}, %fd1;
	}
	setp.ne.s32	%p71, %r99, 0;
	mov.f64 	%fd104, %fd103;
	@%p71 bra 	BB16_65;

	shr.s32 	%r100, %r5, 31;
	and.b32  	%r101, %r100, -2146435072;
	add.s32 	%r102, %r101, 2146435072;
	or.b32  	%r103, %r102, -2147483648;
	selp.b32	%r104, %r103, %r102, %p4;
	mov.u32 	%r105, 0;
	mov.b64 	%fd104, {%r105, %r104};
	bra.uni 	BB16_65;

BB16_56:
	mov.f64 	%fd104, %fd103;
	bra.uni 	BB16_65;

BB16_61:
	mov.f64 	%fd104, %fd103;
	bra.uni 	BB16_65;

BB16_64:
	setp.gt.f64	%p72, %fd2, 0d3FF0000000000000;
	selp.b32	%r106, 2146435072, 0, %p72;
	xor.b32  	%r107, %r106, 2146435072;
	setp.lt.s32	%p73, %r5, 0;
	selp.b32	%r108, %r107, %r106, %p73;
	setp.eq.f64	%p74, %fd1, 0dBFF0000000000000;
	selp.b32	%r109, 1072693248, %r108, %p74;
	mov.u32 	%r110, 0;
	mov.b64 	%fd104, {%r110, %r109};

BB16_65:
	mul.f64 	%fd85, %fd104, 0dC09DE68000000000;
	selp.f64	%fd86, 0dC09DE68000000000, %fd85, %p41;
	add.f64 	%fd45, %fd34, %fd86;
	mov.f64 	%fd87, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd87;
	}
	bfe.u32 	%r111, %r6, 20, 11;
	add.s32 	%r112, %r111, -1012;
	mov.u64 	%rd10, 4619567317775286272;
	shl.b64 	%rd5, %rd10, %r112;
	setp.eq.s64	%p76, %rd5, -9223372036854775808;
	// Callseq Start 527
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd87;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd106, [retval0+0];
	
	//{
	}// Callseq End 527
	and.pred  	%p5, %p10, %p76;
	@!%p5 bra 	BB16_67;
	bra.uni 	BB16_66;

BB16_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd106;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd106;
	}
	mov.b64 	%fd106, {%r115, %r114};

BB16_67:
	@%p11 bra 	BB16_70;
	bra.uni 	BB16_68;

BB16_70:
	selp.b32	%r116, %r1, 0, %p76;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p82, %r6, 0;
	selp.b32	%r118, %r117, %r116, %p82;
	mov.u32 	%r119, 0;
	mov.b64 	%fd106, {%r119, %r118};
	bra.uni 	BB16_71;

BB16_68:
	setp.gt.s32	%p79, %r1, -1;
	@%p79 bra 	BB16_71;

	cvt.rzi.f64.f64	%fd89, %fd87;
	setp.neu.f64	%p80, %fd89, 0d401C000000000000;
	selp.f64	%fd106, 0dFFF8000000000000, %fd106, %p80;

BB16_71:
	add.f64 	%fd107, %fd1, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd107;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p83, %r121, 2146435072;
	@%p83 bra 	BB16_72;

	setp.gtu.f64	%p84, %fd2, 0d7FF0000000000000;
	@%p84 bra 	BB16_81;

	and.b32  	%r122, %r6, 2147483647;
	setp.ne.s32	%p85, %r122, 2146435072;
	@%p85 bra 	BB16_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd87;
	}
	setp.eq.s32	%p86, %r123, 0;
	@%p86 bra 	BB16_80;

BB16_76:
	and.b32  	%r124, %r1, 2147483647;
	setp.ne.s32	%p87, %r124, 2146435072;
	@%p87 bra 	BB16_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd1;
	}
	setp.ne.s32	%p88, %r125, 0;
	mov.f64 	%fd107, %fd106;
	@%p88 bra 	BB16_81;

	shr.s32 	%r126, %r6, 31;
	and.b32  	%r127, %r126, -2146435072;
	add.s32 	%r128, %r127, 2146435072;
	or.b32  	%r129, %r128, -2147483648;
	selp.b32	%r130, %r129, %r128, %p5;
	mov.u32 	%r131, 0;
	mov.b64 	%fd107, {%r131, %r130};
	bra.uni 	BB16_81;

BB16_72:
	mov.f64 	%fd107, %fd106;
	bra.uni 	BB16_81;

BB16_77:
	mov.f64 	%fd107, %fd106;
	bra.uni 	BB16_81;

BB16_80:
	setp.gt.f64	%p89, %fd2, 0d3FF0000000000000;
	selp.b32	%r132, 2146435072, 0, %p89;
	xor.b32  	%r133, %r132, 2146435072;
	setp.lt.s32	%p90, %r6, 0;
	selp.b32	%r134, %r133, %r132, %p90;
	setp.eq.f64	%p91, %fd1, 0dBFF0000000000000;
	selp.b32	%r135, 1072693248, %r134, %p91;
	mov.u32 	%r136, 0;
	mov.b64 	%fd107, {%r136, %r135};

BB16_81:
	mul.f64 	%fd91, %fd107, 0d4081160000000000;
	selp.f64	%fd92, 0d4081160000000000, %fd91, %p41;
	add.f64 	%fd108, %fd45, %fd92;

BB16_82:
	st.param.f64	[func_retval0+0], %fd108;
	ret;
}

	// .globl	_ZN2EW14VerySmoothBumpEddd
.visible .func  (.param .b64 func_retval0) _ZN2EW14VerySmoothBumpEddd(
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_0,
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_1,
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_2,
	.param .b64 _ZN2EW14VerySmoothBumpEddd_param_3
)
{
	.reg .pred 	%p<111>;
	.reg .b32 	%r<164>;
	.reg .f64 	%fd<129>;
	.reg .b64 	%rd<13>;


	ld.param.f64 	%fd70, [_ZN2EW14VerySmoothBumpEddd_param_1];
	ld.param.f64 	%fd71, [_ZN2EW14VerySmoothBumpEddd_param_2];
	ld.param.f64 	%fd72, [_ZN2EW14VerySmoothBumpEddd_param_3];
	div.rn.f64 	%fd73, %fd71, %fd72;
	sub.f64 	%fd1, %fd70, %fd73;
	setp.gt.f64	%p7, %fd1, 0d0000000000000000;
	setp.lt.f64	%p8, %fd1, 0d3FF0000000000000;
	and.pred  	%p9, %p7, %p8;
	mov.f64 	%fd128, 0d0000000000000000;
	@!%p9 bra 	BB17_98;
	bra.uni 	BB17_1;

BB17_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd74, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd74;
	}
	bfe.u32 	%r8, %r2, 20, 11;
	add.s32 	%r9, %r8, -1012;
	mov.u64 	%rd7, 4617315517961601024;
	shl.b64 	%rd1, %rd7, %r9;
	setp.eq.s64	%p10, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 528
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd74;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd111, [retval0+0];
	
	//{
	}// Callseq End 528
	setp.lt.s32	%p11, %r1, 0;
	and.pred  	%p1, %p11, %p10;
	@!%p1 bra 	BB17_3;
	bra.uni 	BB17_2;

BB17_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd111;
	}
	xor.b32  	%r11, %r10, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r12, %temp}, %fd111;
	}
	mov.b64 	%fd111, {%r12, %r11};

BB17_3:
	setp.eq.f64	%p12, %fd1, 0d0000000000000000;
	@%p12 bra 	BB17_6;
	bra.uni 	BB17_4;

BB17_6:
	selp.b32	%r13, %r1, 0, %p10;
	or.b32  	%r14, %r13, 2146435072;
	setp.lt.s32	%p16, %r2, 0;
	selp.b32	%r15, %r14, %r13, %p16;
	mov.u32 	%r16, 0;
	mov.b64 	%fd111, {%r16, %r15};
	bra.uni 	BB17_7;

BB17_4:
	setp.gt.s32	%p13, %r1, -1;
	@%p13 bra 	BB17_7;

	cvt.rzi.f64.f64	%fd76, %fd74;
	setp.neu.f64	%p14, %fd76, 0d4014000000000000;
	selp.f64	%fd111, 0dFFF8000000000000, %fd111, %p14;

BB17_7:
	add.f64 	%fd112, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd112;
	}
	and.b32  	%r18, %r17, 2146435072;
	setp.ne.s32	%p17, %r18, 2146435072;
	@%p17 bra 	BB17_8;

	setp.gtu.f64	%p18, %fd2, 0d7FF0000000000000;
	@%p18 bra 	BB17_17;

	and.b32  	%r19, %r2, 2147483647;
	setp.ne.s32	%p19, %r19, 2146435072;
	@%p19 bra 	BB17_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd74;
	}
	setp.eq.s32	%p20, %r20, 0;
	@%p20 bra 	BB17_16;

BB17_12:
	and.b32  	%r21, %r1, 2147483647;
	setp.ne.s32	%p21, %r21, 2146435072;
	@%p21 bra 	BB17_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd1;
	}
	setp.ne.s32	%p22, %r22, 0;
	mov.f64 	%fd112, %fd111;
	@%p22 bra 	BB17_17;

	shr.s32 	%r23, %r2, 31;
	and.b32  	%r24, %r23, -2146435072;
	add.s32 	%r25, %r24, 2146435072;
	or.b32  	%r26, %r25, -2147483648;
	selp.b32	%r27, %r26, %r25, %p1;
	mov.u32 	%r28, 0;
	mov.b64 	%fd112, {%r28, %r27};
	bra.uni 	BB17_17;

BB17_8:
	mov.f64 	%fd112, %fd111;
	bra.uni 	BB17_17;

BB17_13:
	mov.f64 	%fd112, %fd111;
	bra.uni 	BB17_17;

BB17_16:
	setp.gt.f64	%p23, %fd2, 0d3FF0000000000000;
	selp.b32	%r29, 2146435072, 0, %p23;
	xor.b32  	%r30, %r29, 2146435072;
	setp.lt.s32	%p24, %r2, 0;
	selp.b32	%r31, %r30, %r29, %p24;
	setp.eq.f64	%p25, %fd1, 0dBFF0000000000000;
	selp.b32	%r32, 1072693248, %r31, %p25;
	mov.u32 	%r33, 0;
	mov.b64 	%fd112, {%r33, %r32};

BB17_17:
	mov.f64 	%fd78, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd78;
	}
	bfe.u32 	%r34, %r3, 20, 11;
	add.s32 	%r35, %r34, -1012;
	mov.u64 	%rd8, 4618441417868443648;
	shl.b64 	%rd2, %rd8, %r35;
	setp.eq.s64	%p26, %rd2, -9223372036854775808;
	// Callseq Start 529
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd78;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd114, [retval0+0];
	
	//{
	}// Callseq End 529
	and.pred  	%p2, %p11, %p26;
	@!%p2 bra 	BB17_19;
	bra.uni 	BB17_18;

BB17_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd114;
	}
	xor.b32  	%r37, %r36, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd114;
	}
	mov.b64 	%fd114, {%r38, %r37};

BB17_19:
	@%p12 bra 	BB17_22;
	bra.uni 	BB17_20;

BB17_22:
	selp.b32	%r39, %r1, 0, %p26;
	or.b32  	%r40, %r39, 2146435072;
	setp.lt.s32	%p32, %r3, 0;
	selp.b32	%r41, %r40, %r39, %p32;
	mov.u32 	%r42, 0;
	mov.b64 	%fd114, {%r42, %r41};
	bra.uni 	BB17_23;

BB17_20:
	setp.gt.s32	%p29, %r1, -1;
	@%p29 bra 	BB17_23;

	cvt.rzi.f64.f64	%fd80, %fd78;
	setp.neu.f64	%p30, %fd80, 0d4018000000000000;
	selp.f64	%fd114, 0dFFF8000000000000, %fd114, %p30;

BB17_23:
	add.f64 	%fd115, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd115;
	}
	and.b32  	%r44, %r43, 2146435072;
	setp.ne.s32	%p33, %r44, 2146435072;
	@%p33 bra 	BB17_24;

	setp.gtu.f64	%p34, %fd2, 0d7FF0000000000000;
	@%p34 bra 	BB17_33;

	and.b32  	%r45, %r3, 2147483647;
	setp.ne.s32	%p35, %r45, 2146435072;
	@%p35 bra 	BB17_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd78;
	}
	setp.eq.s32	%p36, %r46, 0;
	@%p36 bra 	BB17_32;

BB17_28:
	and.b32  	%r47, %r1, 2147483647;
	setp.ne.s32	%p37, %r47, 2146435072;
	@%p37 bra 	BB17_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd1;
	}
	setp.ne.s32	%p38, %r48, 0;
	mov.f64 	%fd115, %fd114;
	@%p38 bra 	BB17_33;

	shr.s32 	%r49, %r3, 31;
	and.b32  	%r50, %r49, -2146435072;
	add.s32 	%r51, %r50, 2146435072;
	or.b32  	%r52, %r51, -2147483648;
	selp.b32	%r53, %r52, %r51, %p2;
	mov.u32 	%r54, 0;
	mov.b64 	%fd115, {%r54, %r53};
	bra.uni 	BB17_33;

BB17_24:
	mov.f64 	%fd115, %fd114;
	bra.uni 	BB17_33;

BB17_29:
	mov.f64 	%fd115, %fd114;
	bra.uni 	BB17_33;

BB17_32:
	setp.gt.f64	%p39, %fd2, 0d3FF0000000000000;
	selp.b32	%r55, 2146435072, 0, %p39;
	xor.b32  	%r56, %r55, 2146435072;
	setp.lt.s32	%p40, %r3, 0;
	selp.b32	%r57, %r56, %r55, %p40;
	setp.eq.f64	%p41, %fd1, 0dBFF0000000000000;
	selp.b32	%r58, 1072693248, %r57, %p41;
	mov.u32 	%r59, 0;
	mov.b64 	%fd115, {%r59, %r58};

BB17_33:
	mul.f64 	%fd82, %fd115, 0dC0B4000000000000;
	setp.eq.f64	%p42, %fd1, 0d3FF0000000000000;
	selp.f64	%fd83, 0dC0B4000000000000, %fd82, %p42;
	mul.f64 	%fd84, %fd112, 0d4090000000000000;
	selp.f64	%fd85, 0d4090000000000000, %fd84, %p42;
	add.f64 	%fd23, %fd85, %fd83;
	mov.f64 	%fd86, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd86;
	}
	bfe.u32 	%r60, %r4, 20, 11;
	add.s32 	%r61, %r60, -1012;
	mov.u64 	%rd9, 4619567317775286272;
	shl.b64 	%rd3, %rd9, %r61;
	setp.eq.s64	%p43, %rd3, -9223372036854775808;
	// Callseq Start 530
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd86;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd117, [retval0+0];
	
	//{
	}// Callseq End 530
	and.pred  	%p3, %p11, %p43;
	@!%p3 bra 	BB17_35;
	bra.uni 	BB17_34;

BB17_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd117;
	}
	xor.b32  	%r63, %r62, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd117;
	}
	mov.b64 	%fd117, {%r64, %r63};

BB17_35:
	@%p12 bra 	BB17_38;
	bra.uni 	BB17_36;

BB17_38:
	selp.b32	%r65, %r1, 0, %p43;
	or.b32  	%r66, %r65, 2146435072;
	setp.lt.s32	%p49, %r4, 0;
	selp.b32	%r67, %r66, %r65, %p49;
	mov.u32 	%r68, 0;
	mov.b64 	%fd117, {%r68, %r67};
	bra.uni 	BB17_39;

BB17_36:
	setp.gt.s32	%p46, %r1, -1;
	@%p46 bra 	BB17_39;

	cvt.rzi.f64.f64	%fd88, %fd86;
	setp.neu.f64	%p47, %fd88, 0d401C000000000000;
	selp.f64	%fd117, 0dFFF8000000000000, %fd117, %p47;

BB17_39:
	add.f64 	%fd118, %fd1, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd118;
	}
	and.b32  	%r70, %r69, 2146435072;
	setp.ne.s32	%p50, %r70, 2146435072;
	@%p50 bra 	BB17_40;

	setp.gtu.f64	%p51, %fd2, 0d7FF0000000000000;
	@%p51 bra 	BB17_49;

	and.b32  	%r71, %r4, 2147483647;
	setp.ne.s32	%p52, %r71, 2146435072;
	@%p52 bra 	BB17_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd86;
	}
	setp.eq.s32	%p53, %r72, 0;
	@%p53 bra 	BB17_48;

BB17_44:
	and.b32  	%r73, %r1, 2147483647;
	setp.ne.s32	%p54, %r73, 2146435072;
	@%p54 bra 	BB17_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd1;
	}
	setp.ne.s32	%p55, %r74, 0;
	mov.f64 	%fd118, %fd117;
	@%p55 bra 	BB17_49;

	shr.s32 	%r75, %r4, 31;
	and.b32  	%r76, %r75, -2146435072;
	add.s32 	%r77, %r76, 2146435072;
	or.b32  	%r78, %r77, -2147483648;
	selp.b32	%r79, %r78, %r77, %p3;
	mov.u32 	%r80, 0;
	mov.b64 	%fd118, {%r80, %r79};
	bra.uni 	BB17_49;

BB17_40:
	mov.f64 	%fd118, %fd117;
	bra.uni 	BB17_49;

BB17_45:
	mov.f64 	%fd118, %fd117;
	bra.uni 	BB17_49;

BB17_48:
	setp.gt.f64	%p56, %fd2, 0d3FF0000000000000;
	selp.b32	%r81, 2146435072, 0, %p56;
	xor.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p57, %r4, 0;
	selp.b32	%r83, %r82, %r81, %p57;
	setp.eq.f64	%p58, %fd1, 0dBFF0000000000000;
	selp.b32	%r84, 1072693248, %r83, %p58;
	mov.u32 	%r85, 0;
	mov.b64 	%fd118, {%r85, %r84};

BB17_49:
	mul.f64 	%fd90, %fd118, 0d40C4000000000000;
	selp.f64	%fd91, 0d40C4000000000000, %fd90, %p42;
	add.f64 	%fd34, %fd23, %fd91;
	mov.f64 	%fd92, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd92;
	}
	bfe.u32 	%r86, %r5, 20, 11;
	add.s32 	%r87, %r86, -1012;
	mov.u64 	%rd10, 4620693217682128896;
	shl.b64 	%rd4, %rd10, %r87;
	setp.eq.s64	%p60, %rd4, -9223372036854775808;
	// Callseq Start 531
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd92;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd120, [retval0+0];
	
	//{
	}// Callseq End 531
	and.pred  	%p4, %p11, %p60;
	@!%p4 bra 	BB17_51;
	bra.uni 	BB17_50;

BB17_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd120;
	}
	xor.b32  	%r89, %r88, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd120;
	}
	mov.b64 	%fd120, {%r90, %r89};

BB17_51:
	@%p12 bra 	BB17_54;
	bra.uni 	BB17_52;

BB17_54:
	selp.b32	%r91, %r1, 0, %p60;
	or.b32  	%r92, %r91, 2146435072;
	setp.lt.s32	%p66, %r5, 0;
	selp.b32	%r93, %r92, %r91, %p66;
	mov.u32 	%r94, 0;
	mov.b64 	%fd120, {%r94, %r93};
	bra.uni 	BB17_55;

BB17_52:
	setp.gt.s32	%p63, %r1, -1;
	@%p63 bra 	BB17_55;

	cvt.rzi.f64.f64	%fd94, %fd92;
	setp.neu.f64	%p64, %fd94, 0d4020000000000000;
	selp.f64	%fd120, 0dFFF8000000000000, %fd120, %p64;

BB17_55:
	add.f64 	%fd121, %fd1, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd121;
	}
	and.b32  	%r96, %r95, 2146435072;
	setp.ne.s32	%p67, %r96, 2146435072;
	@%p67 bra 	BB17_56;

	setp.gtu.f64	%p68, %fd2, 0d7FF0000000000000;
	@%p68 bra 	BB17_65;

	and.b32  	%r97, %r5, 2147483647;
	setp.ne.s32	%p69, %r97, 2146435072;
	@%p69 bra 	BB17_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r98, %temp}, %fd92;
	}
	setp.eq.s32	%p70, %r98, 0;
	@%p70 bra 	BB17_64;

BB17_60:
	and.b32  	%r99, %r1, 2147483647;
	setp.ne.s32	%p71, %r99, 2146435072;
	@%p71 bra 	BB17_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd1;
	}
	setp.ne.s32	%p72, %r100, 0;
	mov.f64 	%fd121, %fd120;
	@%p72 bra 	BB17_65;

	shr.s32 	%r101, %r5, 31;
	and.b32  	%r102, %r101, -2146435072;
	add.s32 	%r103, %r102, 2146435072;
	or.b32  	%r104, %r103, -2147483648;
	selp.b32	%r105, %r104, %r103, %p4;
	mov.u32 	%r106, 0;
	mov.b64 	%fd121, {%r106, %r105};
	bra.uni 	BB17_65;

BB17_56:
	mov.f64 	%fd121, %fd120;
	bra.uni 	BB17_65;

BB17_61:
	mov.f64 	%fd121, %fd120;
	bra.uni 	BB17_65;

BB17_64:
	setp.gt.f64	%p73, %fd2, 0d3FF0000000000000;
	selp.b32	%r107, 2146435072, 0, %p73;
	xor.b32  	%r108, %r107, 2146435072;
	setp.lt.s32	%p74, %r5, 0;
	selp.b32	%r109, %r108, %r107, %p74;
	setp.eq.f64	%p75, %fd1, 0dBFF0000000000000;
	selp.b32	%r110, 1072693248, %r109, %p75;
	mov.u32 	%r111, 0;
	mov.b64 	%fd121, {%r111, %r110};

BB17_65:
	mul.f64 	%fd96, %fd121, 0dC0C4000000000000;
	selp.f64	%fd97, 0dC0C4000000000000, %fd96, %p42;
	add.f64 	%fd45, %fd34, %fd97;
	mov.f64 	%fd98, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd98;
	}
	bfe.u32 	%r112, %r6, 20, 11;
	add.s32 	%r113, %r112, -1012;
	mov.u64 	%rd11, 4621256167635550208;
	shl.b64 	%rd5, %rd11, %r113;
	setp.eq.s64	%p77, %rd5, -9223372036854775808;
	// Callseq Start 532
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd123, [retval0+0];
	
	//{
	}// Callseq End 532
	and.pred  	%p5, %p11, %p77;
	@!%p5 bra 	BB17_67;
	bra.uni 	BB17_66;

BB17_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd123;
	}
	xor.b32  	%r115, %r114, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r116, %temp}, %fd123;
	}
	mov.b64 	%fd123, {%r116, %r115};

BB17_67:
	@%p12 bra 	BB17_70;
	bra.uni 	BB17_68;

BB17_70:
	selp.b32	%r117, %r1, 0, %p77;
	or.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p83, %r6, 0;
	selp.b32	%r119, %r118, %r117, %p83;
	mov.u32 	%r120, 0;
	mov.b64 	%fd123, {%r120, %r119};
	bra.uni 	BB17_71;

BB17_68:
	setp.gt.s32	%p80, %r1, -1;
	@%p80 bra 	BB17_71;

	cvt.rzi.f64.f64	%fd100, %fd98;
	setp.neu.f64	%p81, %fd100, 0d4022000000000000;
	selp.f64	%fd123, 0dFFF8000000000000, %fd123, %p81;

BB17_71:
	add.f64 	%fd124, %fd1, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd124;
	}
	and.b32  	%r122, %r121, 2146435072;
	setp.ne.s32	%p84, %r122, 2146435072;
	@%p84 bra 	BB17_72;

	setp.gtu.f64	%p85, %fd2, 0d7FF0000000000000;
	@%p85 bra 	BB17_81;

	and.b32  	%r123, %r6, 2147483647;
	setp.ne.s32	%p86, %r123, 2146435072;
	@%p86 bra 	BB17_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd98;
	}
	setp.eq.s32	%p87, %r124, 0;
	@%p87 bra 	BB17_80;

BB17_76:
	and.b32  	%r125, %r1, 2147483647;
	setp.ne.s32	%p88, %r125, 2146435072;
	@%p88 bra 	BB17_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r126, %temp}, %fd1;
	}
	setp.ne.s32	%p89, %r126, 0;
	mov.f64 	%fd124, %fd123;
	@%p89 bra 	BB17_81;

	shr.s32 	%r127, %r6, 31;
	and.b32  	%r128, %r127, -2146435072;
	add.s32 	%r129, %r128, 2146435072;
	or.b32  	%r130, %r129, -2147483648;
	selp.b32	%r131, %r130, %r129, %p5;
	mov.u32 	%r132, 0;
	mov.b64 	%fd124, {%r132, %r131};
	bra.uni 	BB17_81;

BB17_72:
	mov.f64 	%fd124, %fd123;
	bra.uni 	BB17_81;

BB17_77:
	mov.f64 	%fd124, %fd123;
	bra.uni 	BB17_81;

BB17_80:
	setp.gt.f64	%p90, %fd2, 0d3FF0000000000000;
	selp.b32	%r133, 2146435072, 0, %p90;
	xor.b32  	%r134, %r133, 2146435072;
	setp.lt.s32	%p91, %r6, 0;
	selp.b32	%r135, %r134, %r133, %p91;
	setp.eq.f64	%p92, %fd1, 0dBFF0000000000000;
	selp.b32	%r136, 1072693248, %r135, %p92;
	mov.u32 	%r137, 0;
	mov.b64 	%fd124, {%r137, %r136};

BB17_81:
	mul.f64 	%fd102, %fd124, 0d40B4000000000000;
	selp.f64	%fd103, 0d40B4000000000000, %fd102, %p42;
	add.f64 	%fd56, %fd45, %fd103;
	mov.f64 	%fd104, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd104;
	}
	bfe.u32 	%r138, %r7, 20, 11;
	add.s32 	%r139, %r138, -1012;
	mov.u64 	%rd12, 4621819117588971520;
	shl.b64 	%rd6, %rd12, %r139;
	setp.eq.s64	%p94, %rd6, -9223372036854775808;
	// Callseq Start 533
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd104;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd126, [retval0+0];
	
	//{
	}// Callseq End 533
	and.pred  	%p6, %p11, %p94;
	@!%p6 bra 	BB17_83;
	bra.uni 	BB17_82;

BB17_82:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd126;
	}
	xor.b32  	%r141, %r140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd126;
	}
	mov.b64 	%fd126, {%r142, %r141};

BB17_83:
	@%p12 bra 	BB17_86;
	bra.uni 	BB17_84;

BB17_86:
	selp.b32	%r143, %r1, 0, %p94;
	or.b32  	%r144, %r143, 2146435072;
	setp.lt.s32	%p100, %r7, 0;
	selp.b32	%r145, %r144, %r143, %p100;
	mov.u32 	%r146, 0;
	mov.b64 	%fd126, {%r146, %r145};
	bra.uni 	BB17_87;

BB17_84:
	setp.gt.s32	%p97, %r1, -1;
	@%p97 bra 	BB17_87;

	cvt.rzi.f64.f64	%fd106, %fd104;
	setp.neu.f64	%p98, %fd106, 0d4024000000000000;
	selp.f64	%fd126, 0dFFF8000000000000, %fd126, %p98;

BB17_87:
	add.f64 	%fd127, %fd1, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd127;
	}
	and.b32  	%r148, %r147, 2146435072;
	setp.ne.s32	%p101, %r148, 2146435072;
	@%p101 bra 	BB17_88;

	setp.gtu.f64	%p102, %fd2, 0d7FF0000000000000;
	@%p102 bra 	BB17_97;

	and.b32  	%r149, %r7, 2147483647;
	setp.ne.s32	%p103, %r149, 2146435072;
	@%p103 bra 	BB17_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd104;
	}
	setp.eq.s32	%p104, %r150, 0;
	@%p104 bra 	BB17_96;

BB17_92:
	and.b32  	%r151, %r1, 2147483647;
	setp.ne.s32	%p105, %r151, 2146435072;
	@%p105 bra 	BB17_93;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r152, %temp}, %fd1;
	}
	setp.ne.s32	%p106, %r152, 0;
	mov.f64 	%fd127, %fd126;
	@%p106 bra 	BB17_97;

	shr.s32 	%r153, %r7, 31;
	and.b32  	%r154, %r153, -2146435072;
	add.s32 	%r155, %r154, 2146435072;
	or.b32  	%r156, %r155, -2147483648;
	selp.b32	%r157, %r156, %r155, %p6;
	mov.u32 	%r158, 0;
	mov.b64 	%fd127, {%r158, %r157};
	bra.uni 	BB17_97;

BB17_88:
	mov.f64 	%fd127, %fd126;
	bra.uni 	BB17_97;

BB17_93:
	mov.f64 	%fd127, %fd126;
	bra.uni 	BB17_97;

BB17_96:
	setp.gt.f64	%p107, %fd2, 0d3FF0000000000000;
	selp.b32	%r159, 2146435072, 0, %p107;
	xor.b32  	%r160, %r159, 2146435072;
	setp.lt.s32	%p108, %r7, 0;
	selp.b32	%r161, %r160, %r159, %p108;
	setp.eq.f64	%p109, %fd1, 0dBFF0000000000000;
	selp.b32	%r162, 1072693248, %r161, %p109;
	mov.u32 	%r163, 0;
	mov.b64 	%fd127, {%r163, %r162};

BB17_97:
	mul.f64 	%fd108, %fd127, 0dC090000000000000;
	selp.f64	%fd109, 0dC090000000000000, %fd108, %p42;
	add.f64 	%fd128, %fd56, %fd109;

BB17_98:
	st.param.f64	[func_retval0+0], %fd128;
	ret;
}

	// .globl	_ZN2EW12C6SmoothBumpEddd
.visible .func  (.param .b64 func_retval0) _ZN2EW12C6SmoothBumpEddd(
	.param .b64 _ZN2EW12C6SmoothBumpEddd_param_0,
	.param .b64 _ZN2EW12C6SmoothBumpEddd_param_1,
	.param .b64 _ZN2EW12C6SmoothBumpEddd_param_2,
	.param .b64 _ZN2EW12C6SmoothBumpEddd_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<33>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd17, [_ZN2EW12C6SmoothBumpEddd_param_1];
	ld.param.f64 	%fd19, [_ZN2EW12C6SmoothBumpEddd_param_2];
	ld.param.f64 	%fd20, [_ZN2EW12C6SmoothBumpEddd_param_3];
	div.rn.f64 	%fd1, %fd19, %fd20;
	sub.f64 	%fd2, %fd17, %fd1;
	setp.gt.f64	%p2, %fd2, 0d0000000000000000;
	setp.lt.f64	%p3, %fd2, 0d3FF0000000000000;
	and.pred  	%p4, %p2, %p3;
	mov.f64 	%fd32, 0d0000000000000000;
	@!%p4 bra 	BB18_18;
	bra.uni 	BB18_1;

BB18_1:
	mov.f64 	%fd21, 0d3FF0000000000000;
	sub.f64 	%fd22, %fd21, %fd17;
	add.f64 	%fd23, %fd22, %fd1;
	mul.f64 	%fd3, %fd2, %fd23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd3;
	}
	mov.f64 	%fd24, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd24;
	}
	bfe.u32 	%r3, %r2, 20, 11;
	add.s32 	%r4, %r3, -1012;
	mov.u64 	%rd2, 4619567317775286272;
	shl.b64 	%rd1, %rd2, %r4;
	setp.eq.s64	%p5, %rd1, -9223372036854775808;
	abs.f64 	%fd4, %fd3;
	// Callseq Start 534
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd24;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd30, [retval0+0];
	
	//{
	}// Callseq End 534
	setp.lt.s32	%p6, %r1, 0;
	and.pred  	%p1, %p6, %p5;
	@!%p1 bra 	BB18_3;
	bra.uni 	BB18_2;

BB18_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd30;
	}
	xor.b32  	%r6, %r5, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7, %temp}, %fd30;
	}
	mov.b64 	%fd30, {%r7, %r6};

BB18_3:
	setp.eq.f64	%p7, %fd3, 0d0000000000000000;
	@%p7 bra 	BB18_6;
	bra.uni 	BB18_4;

BB18_6:
	selp.b32	%r8, %r1, 0, %p5;
	or.b32  	%r9, %r8, 2146435072;
	setp.lt.s32	%p11, %r2, 0;
	selp.b32	%r10, %r9, %r8, %p11;
	mov.u32 	%r11, 0;
	mov.b64 	%fd30, {%r11, %r10};
	bra.uni 	BB18_7;

BB18_4:
	setp.gt.s32	%p8, %r1, -1;
	@%p8 bra 	BB18_7;

	cvt.rzi.f64.f64	%fd26, %fd24;
	setp.neu.f64	%p9, %fd26, 0d401C000000000000;
	selp.f64	%fd30, 0dFFF8000000000000, %fd30, %p9;

BB18_7:
	add.f64 	%fd31, %fd3, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd31;
	}
	and.b32  	%r13, %r12, 2146435072;
	setp.ne.s32	%p12, %r13, 2146435072;
	@%p12 bra 	BB18_8;

	setp.gtu.f64	%p13, %fd4, 0d7FF0000000000000;
	@%p13 bra 	BB18_17;

	and.b32  	%r14, %r2, 2147483647;
	setp.ne.s32	%p14, %r14, 2146435072;
	@%p14 bra 	BB18_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd24;
	}
	setp.eq.s32	%p15, %r15, 0;
	@%p15 bra 	BB18_16;

BB18_12:
	and.b32  	%r16, %r1, 2147483647;
	setp.ne.s32	%p16, %r16, 2146435072;
	@%p16 bra 	BB18_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd3;
	}
	setp.ne.s32	%p17, %r17, 0;
	mov.f64 	%fd31, %fd30;
	@%p17 bra 	BB18_17;

	shr.s32 	%r18, %r2, 31;
	and.b32  	%r19, %r18, -2146435072;
	add.s32 	%r20, %r19, 2146435072;
	or.b32  	%r21, %r20, -2147483648;
	selp.b32	%r22, %r21, %r20, %p1;
	mov.u32 	%r23, 0;
	mov.b64 	%fd31, {%r23, %r22};
	bra.uni 	BB18_17;

BB18_8:
	mov.f64 	%fd31, %fd30;
	bra.uni 	BB18_17;

BB18_13:
	mov.f64 	%fd31, %fd30;
	bra.uni 	BB18_17;

BB18_16:
	setp.gt.f64	%p18, %fd4, 0d3FF0000000000000;
	selp.b32	%r24, 2146435072, 0, %p18;
	xor.b32  	%r25, %r24, 2146435072;
	setp.lt.s32	%p19, %r2, 0;
	selp.b32	%r26, %r25, %r24, %p19;
	setp.eq.f64	%p20, %fd3, 0dBFF0000000000000;
	selp.b32	%r27, 1072693248, %r26, %p20;
	mov.u32 	%r28, 0;
	mov.b64 	%fd31, {%r28, %r27};

BB18_17:
	mul.f64 	%fd28, %fd31, 0d40E9230000000000;
	setp.eq.f64	%p21, %fd3, 0d3FF0000000000000;
	selp.f64	%fd32, 0d40E9230000000000, %fd28, %p21;

BB18_18:
	st.param.f64	[func_retval0+0], %fd32;
	ret;
}

	// .globl	_ZN2EW8GaussianEdddd
.visible .func  (.param .b64 func_retval0) _ZN2EW8GaussianEdddd(
	.param .b64 _ZN2EW8GaussianEdddd_param_0,
	.param .b64 _ZN2EW8GaussianEdddd_param_1,
	.param .b64 _ZN2EW8GaussianEdddd_param_2,
	.param .b64 _ZN2EW8GaussianEdddd_param_3,
	.param .b64 _ZN2EW8GaussianEdddd_param_4
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<44>;
	.reg .f64 	%fd<72>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd19, [_ZN2EW8GaussianEdddd_param_1];
	ld.param.f64 	%fd20, [_ZN2EW8GaussianEdddd_param_2];
	ld.param.f64 	%fd21, [_ZN2EW8GaussianEdddd_param_3];
	ld.param.f64 	%fd18, [_ZN2EW8GaussianEdddd_param_4];
	div.rn.f64 	%fd22, %fd20, %fd21;
	sub.f64 	%fd1, %fd19, %fd22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd23, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd23;
	}
	bfe.u32 	%r6, %r2, 20, 11;
	add.s32 	%r7, %r6, -1012;
	mov.u64 	%rd2, 4611686018427387904;
	shl.b64 	%rd1, %rd2, %r7;
	setp.eq.s64	%p2, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 535
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd23;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd69, [retval0+0];
	
	//{
	}// Callseq End 535
	setp.lt.s32	%p3, %r1, 0;
	and.pred  	%p1, %p3, %p2;
	@!%p1 bra 	BB19_2;
	bra.uni 	BB19_1;

BB19_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd69;
	}
	xor.b32  	%r9, %r8, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd69;
	}
	mov.b64 	%fd69, {%r10, %r9};

BB19_2:
	setp.eq.f64	%p4, %fd1, 0d0000000000000000;
	@%p4 bra 	BB19_5;
	bra.uni 	BB19_3;

BB19_5:
	selp.b32	%r11, %r1, 0, %p2;
	or.b32  	%r12, %r11, 2146435072;
	setp.lt.s32	%p8, %r2, 0;
	selp.b32	%r13, %r12, %r11, %p8;
	mov.u32 	%r14, 0;
	mov.b64 	%fd69, {%r14, %r13};
	bra.uni 	BB19_6;

BB19_3:
	setp.gt.s32	%p5, %r1, -1;
	@%p5 bra 	BB19_6;

	cvt.rzi.f64.f64	%fd25, %fd23;
	setp.neu.f64	%p6, %fd25, 0d4000000000000000;
	selp.f64	%fd69, 0dFFF8000000000000, %fd69, %p6;

BB19_6:
	add.f64 	%fd70, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd70;
	}
	and.b32  	%r16, %r15, 2146435072;
	setp.ne.s32	%p9, %r16, 2146435072;
	@%p9 bra 	BB19_7;

	setp.gtu.f64	%p10, %fd2, 0d7FF0000000000000;
	@%p10 bra 	BB19_16;

	and.b32  	%r17, %r2, 2147483647;
	setp.ne.s32	%p11, %r17, 2146435072;
	@%p11 bra 	BB19_11;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd23;
	}
	setp.eq.s32	%p12, %r18, 0;
	@%p12 bra 	BB19_15;

BB19_11:
	and.b32  	%r19, %r1, 2147483647;
	setp.ne.s32	%p13, %r19, 2146435072;
	@%p13 bra 	BB19_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd1;
	}
	setp.ne.s32	%p14, %r20, 0;
	mov.f64 	%fd70, %fd69;
	@%p14 bra 	BB19_16;

	shr.s32 	%r21, %r2, 31;
	and.b32  	%r22, %r21, -2146435072;
	add.s32 	%r23, %r22, 2146435072;
	or.b32  	%r24, %r23, -2147483648;
	selp.b32	%r25, %r24, %r23, %p1;
	mov.u32 	%r26, 0;
	mov.b64 	%fd70, {%r26, %r25};
	bra.uni 	BB19_16;

BB19_7:
	mov.f64 	%fd70, %fd69;
	bra.uni 	BB19_16;

BB19_12:
	mov.f64 	%fd70, %fd69;
	bra.uni 	BB19_16;

BB19_15:
	setp.gt.f64	%p15, %fd2, 0d3FF0000000000000;
	selp.b32	%r27, 2146435072, 0, %p15;
	xor.b32  	%r28, %r27, 2146435072;
	setp.lt.s32	%p16, %r2, 0;
	selp.b32	%r29, %r28, %r27, %p16;
	setp.eq.f64	%p17, %fd1, 0dBFF0000000000000;
	selp.b32	%r30, 1072693248, %r29, %p17;
	mov.u32 	%r31, 0;
	mov.b64 	%fd70, {%r31, %r30};

BB19_16:
	neg.f64 	%fd27, %fd70;
	setp.eq.f64	%p18, %fd1, 0d3FF0000000000000;
	selp.f64	%fd28, 0dBFF0000000000000, %fd27, %p18;
	add.f64 	%fd29, %fd18, %fd18;
	mul.f64 	%fd30, %fd29, %fd18;
	div.rn.f64 	%fd13, %fd28, %fd30;
	mov.f64 	%fd31, 0d4338000000000000;
	mov.f64 	%fd32, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd33, %fd13, %fd32, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd33;
	}
	mov.f64 	%fd34, 0dC338000000000000;
	add.rn.f64 	%fd35, %fd33, %fd34;
	mov.f64 	%fd36, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd37, %fd35, %fd36, %fd13;
	mov.f64 	%fd38, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd39, %fd35, %fd38, %fd37;
	mov.f64 	%fd40, 0d3E928AF3FCA213EA;
	mov.f64 	%fd41, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd42, %fd41, %fd39, %fd40;
	mov.f64 	%fd43, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd44, %fd42, %fd39, %fd43;
	mov.f64 	%fd45, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd46, %fd44, %fd39, %fd45;
	mov.f64 	%fd47, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd48, %fd46, %fd39, %fd47;
	mov.f64 	%fd49, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd50, %fd48, %fd39, %fd49;
	mov.f64 	%fd51, 0d3F81111111122322;
	fma.rn.f64 	%fd52, %fd50, %fd39, %fd51;
	mov.f64 	%fd53, 0d3FA55555555502A1;
	fma.rn.f64 	%fd54, %fd52, %fd39, %fd53;
	mov.f64 	%fd55, 0d3FC5555555555511;
	fma.rn.f64 	%fd56, %fd54, %fd39, %fd55;
	mov.f64 	%fd57, 0d3FE000000000000B;
	fma.rn.f64 	%fd58, %fd56, %fd39, %fd57;
	mov.f64 	%fd59, 0d3FF0000000000000;
	fma.rn.f64 	%fd60, %fd58, %fd39, %fd59;
	fma.rn.f64 	%fd61, %fd60, %fd39, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4, %temp}, %fd61;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd61;
	}
	shl.b32 	%r32, %r3, 20;
	add.s32 	%r33, %r5, %r32;
	mov.b64 	%fd71, {%r4, %r33};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd13;
	}
	mov.b32 	 %f2, %r34;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p19, %f1, 0f4086232B;
	@%p19 bra 	BB19_19;

	setp.lt.f64	%p20, %fd13, 0d0000000000000000;
	add.f64 	%fd62, %fd13, 0d7FF0000000000000;
	selp.f64	%fd71, 0d0000000000000000, %fd62, %p20;
	setp.geu.f32	%p21, %f1, 0f40874800;
	@%p21 bra 	BB19_19;

	shr.u32 	%r35, %r3, 31;
	add.s32 	%r36, %r3, %r35;
	shr.s32 	%r37, %r36, 1;
	shl.b32 	%r38, %r37, 20;
	add.s32 	%r39, %r38, %r5;
	mov.b64 	%fd63, {%r4, %r39};
	sub.s32 	%r40, %r3, %r37;
	shl.b32 	%r41, %r40, 20;
	add.s32 	%r42, %r41, 1072693248;
	mov.u32 	%r43, 0;
	mov.b64 	%fd64, {%r43, %r42};
	mul.f64 	%fd71, %fd63, %fd64;

BB19_19:
	mul.f64 	%fd65, %fd18, 0d40040D931FF62705;
	rcp.rn.f64 	%fd66, %fd65;
	mul.f64 	%fd67, %fd66, %fd71;
	st.param.f64	[func_retval0+0], %fd67;
	ret;
}

	// .globl	_ZN2EW15d_SmoothWave_dtEddd
.visible .func  (.param .b64 func_retval0) _ZN2EW15d_SmoothWave_dtEddd(
	.param .b64 _ZN2EW15d_SmoothWave_dtEddd_param_0,
	.param .b64 _ZN2EW15d_SmoothWave_dtEddd_param_1,
	.param .b64 _ZN2EW15d_SmoothWave_dtEddd_param_2,
	.param .b64 _ZN2EW15d_SmoothWave_dtEddd_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<109>;
	.reg .b64 	%rd<11>;


	ld.param.f64 	%fd59, [_ZN2EW15d_SmoothWave_dtEddd_param_1];
	ld.param.f64 	%fd60, [_ZN2EW15d_SmoothWave_dtEddd_param_2];
	ld.param.f64 	%fd61, [_ZN2EW15d_SmoothWave_dtEddd_param_3];
	div.rn.f64 	%fd62, %fd60, %fd61;
	sub.f64 	%fd1, %fd59, %fd62;
	setp.gt.f64	%p6, %fd1, 0d0000000000000000;
	setp.lt.f64	%p7, %fd1, 0d3FF0000000000000;
	and.pred  	%p8, %p6, %p7;
	mov.f64 	%fd108, 0d0000000000000000;
	@!%p8 bra 	BB20_82;
	bra.uni 	BB20_1;

BB20_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd63, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd63;
	}
	bfe.u32 	%r7, %r2, 20, 11;
	add.s32 	%r8, %r7, -1012;
	mov.u64 	%rd6, 4611686018427387904;
	shl.b64 	%rd1, %rd6, %r8;
	setp.eq.s64	%p9, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 536
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd63;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd94, [retval0+0];
	
	//{
	}// Callseq End 536
	setp.lt.s32	%p10, %r1, 0;
	and.pred  	%p1, %p10, %p9;
	@!%p1 bra 	BB20_3;
	bra.uni 	BB20_2;

BB20_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd94;
	}
	xor.b32  	%r10, %r9, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd94;
	}
	mov.b64 	%fd94, {%r11, %r10};

BB20_3:
	setp.eq.f64	%p11, %fd1, 0d0000000000000000;
	@%p11 bra 	BB20_6;
	bra.uni 	BB20_4;

BB20_6:
	selp.b32	%r12, %r1, 0, %p9;
	or.b32  	%r13, %r12, 2146435072;
	setp.lt.s32	%p15, %r2, 0;
	selp.b32	%r14, %r13, %r12, %p15;
	mov.u32 	%r15, 0;
	mov.b64 	%fd94, {%r15, %r14};
	bra.uni 	BB20_7;

BB20_4:
	setp.gt.s32	%p12, %r1, -1;
	@%p12 bra 	BB20_7;

	cvt.rzi.f64.f64	%fd65, %fd63;
	setp.neu.f64	%p13, %fd65, 0d4000000000000000;
	selp.f64	%fd94, 0dFFF8000000000000, %fd94, %p13;

BB20_7:
	add.f64 	%fd95, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd95;
	}
	and.b32  	%r17, %r16, 2146435072;
	setp.ne.s32	%p16, %r17, 2146435072;
	@%p16 bra 	BB20_8;

	setp.gtu.f64	%p17, %fd2, 0d7FF0000000000000;
	@%p17 bra 	BB20_17;

	and.b32  	%r18, %r2, 2147483647;
	setp.ne.s32	%p18, %r18, 2146435072;
	@%p18 bra 	BB20_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd63;
	}
	setp.eq.s32	%p19, %r19, 0;
	@%p19 bra 	BB20_16;

BB20_12:
	and.b32  	%r20, %r1, 2147483647;
	setp.ne.s32	%p20, %r20, 2146435072;
	@%p20 bra 	BB20_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd1;
	}
	setp.ne.s32	%p21, %r21, 0;
	mov.f64 	%fd95, %fd94;
	@%p21 bra 	BB20_17;

	shr.s32 	%r22, %r2, 31;
	and.b32  	%r23, %r22, -2146435072;
	add.s32 	%r24, %r23, 2146435072;
	or.b32  	%r25, %r24, -2147483648;
	selp.b32	%r26, %r25, %r24, %p1;
	mov.u32 	%r27, 0;
	mov.b64 	%fd95, {%r27, %r26};
	bra.uni 	BB20_17;

BB20_8:
	mov.f64 	%fd95, %fd94;
	bra.uni 	BB20_17;

BB20_13:
	mov.f64 	%fd95, %fd94;
	bra.uni 	BB20_17;

BB20_16:
	setp.gt.f64	%p22, %fd2, 0d3FF0000000000000;
	selp.b32	%r28, 2146435072, 0, %p22;
	xor.b32  	%r29, %r28, 2146435072;
	setp.lt.s32	%p23, %r2, 0;
	selp.b32	%r30, %r29, %r28, %p23;
	setp.eq.f64	%p24, %fd1, 0dBFF0000000000000;
	selp.b32	%r31, 1072693248, %r30, %p24;
	mov.u32 	%r32, 0;
	mov.b64 	%fd95, {%r32, %r31};

BB20_17:
	mov.f64 	%fd67, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd67;
	}
	bfe.u32 	%r33, %r3, 20, 11;
	add.s32 	%r34, %r33, -1012;
	mov.u64 	%rd7, 4613937818241073152;
	shl.b64 	%rd2, %rd7, %r34;
	setp.eq.s64	%p25, %rd2, -9223372036854775808;
	// Callseq Start 537
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd67;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd97, [retval0+0];
	
	//{
	}// Callseq End 537
	and.pred  	%p2, %p10, %p25;
	@!%p2 bra 	BB20_19;
	bra.uni 	BB20_18;

BB20_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd97;
	}
	xor.b32  	%r36, %r35, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd97;
	}
	mov.b64 	%fd97, {%r37, %r36};

BB20_19:
	@%p11 bra 	BB20_22;
	bra.uni 	BB20_20;

BB20_22:
	selp.b32	%r38, %r1, 0, %p25;
	or.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p31, %r3, 0;
	selp.b32	%r40, %r39, %r38, %p31;
	mov.u32 	%r41, 0;
	mov.b64 	%fd97, {%r41, %r40};
	bra.uni 	BB20_23;

BB20_20:
	setp.gt.s32	%p28, %r1, -1;
	@%p28 bra 	BB20_23;

	cvt.rzi.f64.f64	%fd69, %fd67;
	setp.neu.f64	%p29, %fd69, 0d4008000000000000;
	selp.f64	%fd97, 0dFFF8000000000000, %fd97, %p29;

BB20_23:
	add.f64 	%fd98, %fd1, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd98;
	}
	and.b32  	%r43, %r42, 2146435072;
	setp.ne.s32	%p32, %r43, 2146435072;
	@%p32 bra 	BB20_24;

	setp.gtu.f64	%p33, %fd2, 0d7FF0000000000000;
	@%p33 bra 	BB20_33;

	and.b32  	%r44, %r3, 2147483647;
	setp.ne.s32	%p34, %r44, 2146435072;
	@%p34 bra 	BB20_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd67;
	}
	setp.eq.s32	%p35, %r45, 0;
	@%p35 bra 	BB20_32;

BB20_28:
	and.b32  	%r46, %r1, 2147483647;
	setp.ne.s32	%p36, %r46, 2146435072;
	@%p36 bra 	BB20_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd1;
	}
	setp.ne.s32	%p37, %r47, 0;
	mov.f64 	%fd98, %fd97;
	@%p37 bra 	BB20_33;

	shr.s32 	%r48, %r3, 31;
	and.b32  	%r49, %r48, -2146435072;
	add.s32 	%r50, %r49, 2146435072;
	or.b32  	%r51, %r50, -2147483648;
	selp.b32	%r52, %r51, %r50, %p2;
	mov.u32 	%r53, 0;
	mov.b64 	%fd98, {%r53, %r52};
	bra.uni 	BB20_33;

BB20_24:
	mov.f64 	%fd98, %fd97;
	bra.uni 	BB20_33;

BB20_29:
	mov.f64 	%fd98, %fd97;
	bra.uni 	BB20_33;

BB20_32:
	setp.gt.f64	%p38, %fd2, 0d3FF0000000000000;
	selp.b32	%r54, 2146435072, 0, %p38;
	xor.b32  	%r55, %r54, 2146435072;
	setp.lt.s32	%p39, %r3, 0;
	selp.b32	%r56, %r55, %r54, %p39;
	setp.eq.f64	%p40, %fd1, 0dBFF0000000000000;
	selp.b32	%r57, 1072693248, %r56, %p40;
	mov.u32 	%r58, 0;
	mov.b64 	%fd98, {%r58, %r57};

BB20_33:
	mul.f64 	%fd71, %fd98, 0dC0B55B8000000000;
	setp.eq.f64	%p41, %fd1, 0d3FF0000000000000;
	selp.f64	%fd72, 0dC0B55B8000000000, %fd71, %p41;
	mul.f64 	%fd73, %fd95, 0d4089A10000000000;
	selp.f64	%fd74, 0d4089A10000000000, %fd73, %p41;
	add.f64 	%fd23, %fd74, %fd72;
	mov.f64 	%fd75, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd75;
	}
	bfe.u32 	%r59, %r4, 20, 11;
	add.s32 	%r60, %r59, -1012;
	mov.u64 	%rd8, 4616189618054758400;
	shl.b64 	%rd3, %rd8, %r60;
	setp.eq.s64	%p42, %rd3, -9223372036854775808;
	// Callseq Start 538
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd75;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd100, [retval0+0];
	
	//{
	}// Callseq End 538
	and.pred  	%p3, %p10, %p42;
	@!%p3 bra 	BB20_35;
	bra.uni 	BB20_34;

BB20_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd100;
	}
	xor.b32  	%r62, %r61, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd100;
	}
	mov.b64 	%fd100, {%r63, %r62};

BB20_35:
	@%p11 bra 	BB20_38;
	bra.uni 	BB20_36;

BB20_38:
	selp.b32	%r64, %r1, 0, %p42;
	or.b32  	%r65, %r64, 2146435072;
	setp.lt.s32	%p48, %r4, 0;
	selp.b32	%r66, %r65, %r64, %p48;
	mov.u32 	%r67, 0;
	mov.b64 	%fd100, {%r67, %r66};
	bra.uni 	BB20_39;

BB20_36:
	setp.gt.s32	%p45, %r1, -1;
	@%p45 bra 	BB20_39;

	cvt.rzi.f64.f64	%fd77, %fd75;
	setp.neu.f64	%p46, %fd77, 0d4010000000000000;
	selp.f64	%fd100, 0dFFF8000000000000, %fd100, %p46;

BB20_39:
	add.f64 	%fd101, %fd1, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd101;
	}
	and.b32  	%r69, %r68, 2146435072;
	setp.ne.s32	%p49, %r69, 2146435072;
	@%p49 bra 	BB20_40;

	setp.gtu.f64	%p50, %fd2, 0d7FF0000000000000;
	@%p50 bra 	BB20_49;

	and.b32  	%r70, %r4, 2147483647;
	setp.ne.s32	%p51, %r70, 2146435072;
	@%p51 bra 	BB20_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd75;
	}
	setp.eq.s32	%p52, %r71, 0;
	@%p52 bra 	BB20_48;

BB20_44:
	and.b32  	%r72, %r1, 2147483647;
	setp.ne.s32	%p53, %r72, 2146435072;
	@%p53 bra 	BB20_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd1;
	}
	setp.ne.s32	%p54, %r73, 0;
	mov.f64 	%fd101, %fd100;
	@%p54 bra 	BB20_49;

	shr.s32 	%r74, %r4, 31;
	and.b32  	%r75, %r74, -2146435072;
	add.s32 	%r76, %r75, 2146435072;
	or.b32  	%r77, %r76, -2147483648;
	selp.b32	%r78, %r77, %r76, %p3;
	mov.u32 	%r79, 0;
	mov.b64 	%fd101, {%r79, %r78};
	bra.uni 	BB20_49;

BB20_40:
	mov.f64 	%fd101, %fd100;
	bra.uni 	BB20_49;

BB20_45:
	mov.f64 	%fd101, %fd100;
	bra.uni 	BB20_49;

BB20_48:
	setp.gt.f64	%p55, %fd2, 0d3FF0000000000000;
	selp.b32	%r80, 2146435072, 0, %p55;
	xor.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p56, %r4, 0;
	selp.b32	%r82, %r81, %r80, %p56;
	setp.eq.f64	%p57, %fd1, 0dBFF0000000000000;
	selp.b32	%r83, 1072693248, %r82, %p57;
	mov.u32 	%r84, 0;
	mov.b64 	%fd101, {%r84, %r83};

BB20_49:
	mul.f64 	%fd79, %fd101, 0d40C806F000000000;
	selp.f64	%fd80, 0d40C806F000000000, %fd79, %p41;
	add.f64 	%fd34, %fd23, %fd80;
	mov.f64 	%fd81, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd81;
	}
	bfe.u32 	%r85, %r5, 20, 11;
	add.s32 	%r86, %r85, -1012;
	mov.u64 	%rd9, 4617315517961601024;
	shl.b64 	%rd4, %rd9, %r86;
	setp.eq.s64	%p59, %rd4, -9223372036854775808;
	// Callseq Start 539
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd81;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd103, [retval0+0];
	
	//{
	}// Callseq End 539
	and.pred  	%p4, %p10, %p59;
	@!%p4 bra 	BB20_51;
	bra.uni 	BB20_50;

BB20_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd103;
	}
	xor.b32  	%r88, %r87, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd103;
	}
	mov.b64 	%fd103, {%r89, %r88};

BB20_51:
	@%p11 bra 	BB20_54;
	bra.uni 	BB20_52;

BB20_54:
	selp.b32	%r90, %r1, 0, %p59;
	or.b32  	%r91, %r90, 2146435072;
	setp.lt.s32	%p65, %r5, 0;
	selp.b32	%r92, %r91, %r90, %p65;
	mov.u32 	%r93, 0;
	mov.b64 	%fd103, {%r93, %r92};
	bra.uni 	BB20_55;

BB20_52:
	setp.gt.s32	%p62, %r1, -1;
	@%p62 bra 	BB20_55;

	cvt.rzi.f64.f64	%fd83, %fd81;
	setp.neu.f64	%p63, %fd83, 0d4014000000000000;
	selp.f64	%fd103, 0dFFF8000000000000, %fd103, %p63;

BB20_55:
	add.f64 	%fd104, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd104;
	}
	and.b32  	%r95, %r94, 2146435072;
	setp.ne.s32	%p66, %r95, 2146435072;
	@%p66 bra 	BB20_56;

	setp.gtu.f64	%p67, %fd2, 0d7FF0000000000000;
	@%p67 bra 	BB20_65;

	and.b32  	%r96, %r5, 2147483647;
	setp.ne.s32	%p68, %r96, 2146435072;
	@%p68 bra 	BB20_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r97, %temp}, %fd81;
	}
	setp.eq.s32	%p69, %r97, 0;
	@%p69 bra 	BB20_64;

BB20_60:
	and.b32  	%r98, %r1, 2147483647;
	setp.ne.s32	%p70, %r98, 2146435072;
	@%p70 bra 	BB20_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r99, %temp}, %fd1;
	}
	setp.ne.s32	%p71, %r99, 0;
	mov.f64 	%fd104, %fd103;
	@%p71 bra 	BB20_65;

	shr.s32 	%r100, %r5, 31;
	and.b32  	%r101, %r100, -2146435072;
	add.s32 	%r102, %r101, 2146435072;
	or.b32  	%r103, %r102, -2147483648;
	selp.b32	%r104, %r103, %r102, %p4;
	mov.u32 	%r105, 0;
	mov.b64 	%fd104, {%r105, %r104};
	bra.uni 	BB20_65;

BB20_56:
	mov.f64 	%fd104, %fd103;
	bra.uni 	BB20_65;

BB20_61:
	mov.f64 	%fd104, %fd103;
	bra.uni 	BB20_65;

BB20_64:
	setp.gt.f64	%p72, %fd2, 0d3FF0000000000000;
	selp.b32	%r106, 2146435072, 0, %p72;
	xor.b32  	%r107, %r106, 2146435072;
	setp.lt.s32	%p73, %r5, 0;
	selp.b32	%r108, %r107, %r106, %p73;
	setp.eq.f64	%p74, %fd1, 0dBFF0000000000000;
	selp.b32	%r109, 1072693248, %r108, %p74;
	mov.u32 	%r110, 0;
	mov.b64 	%fd104, {%r110, %r109};

BB20_65:
	mul.f64 	%fd85, %fd104, 0dC0C66CE000000000;
	selp.f64	%fd86, 0dC0C66CE000000000, %fd85, %p41;
	add.f64 	%fd45, %fd34, %fd86;
	mov.f64 	%fd87, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd87;
	}
	bfe.u32 	%r111, %r6, 20, 11;
	add.s32 	%r112, %r111, -1012;
	mov.u64 	%rd10, 4618441417868443648;
	shl.b64 	%rd5, %rd10, %r112;
	setp.eq.s64	%p76, %rd5, -9223372036854775808;
	// Callseq Start 540
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd87;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd106, [retval0+0];
	
	//{
	}// Callseq End 540
	and.pred  	%p5, %p10, %p76;
	@!%p5 bra 	BB20_67;
	bra.uni 	BB20_66;

BB20_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd106;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd106;
	}
	mov.b64 	%fd106, {%r115, %r114};

BB20_67:
	@%p11 bra 	BB20_70;
	bra.uni 	BB20_68;

BB20_70:
	selp.b32	%r116, %r1, 0, %p76;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p82, %r6, 0;
	selp.b32	%r118, %r117, %r116, %p82;
	mov.u32 	%r119, 0;
	mov.b64 	%fd106, {%r119, %r118};
	bra.uni 	BB20_71;

BB20_68:
	setp.gt.s32	%p79, %r1, -1;
	@%p79 bra 	BB20_71;

	cvt.rzi.f64.f64	%fd89, %fd87;
	setp.neu.f64	%p80, %fd89, 0d4018000000000000;
	selp.f64	%fd106, 0dFFF8000000000000, %fd106, %p80;

BB20_71:
	add.f64 	%fd107, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd107;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p83, %r121, 2146435072;
	@%p83 bra 	BB20_72;

	setp.gtu.f64	%p84, %fd2, 0d7FF0000000000000;
	@%p84 bra 	BB20_81;

	and.b32  	%r122, %r6, 2147483647;
	setp.ne.s32	%p85, %r122, 2146435072;
	@%p85 bra 	BB20_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd87;
	}
	setp.eq.s32	%p86, %r123, 0;
	@%p86 bra 	BB20_80;

BB20_76:
	and.b32  	%r124, %r1, 2147483647;
	setp.ne.s32	%p87, %r124, 2146435072;
	@%p87 bra 	BB20_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd1;
	}
	setp.ne.s32	%p88, %r125, 0;
	mov.f64 	%fd107, %fd106;
	@%p88 bra 	BB20_81;

	shr.s32 	%r126, %r6, 31;
	and.b32  	%r127, %r126, -2146435072;
	add.s32 	%r128, %r127, 2146435072;
	or.b32  	%r129, %r128, -2147483648;
	selp.b32	%r130, %r129, %r128, %p5;
	mov.u32 	%r131, 0;
	mov.b64 	%fd107, {%r131, %r130};
	bra.uni 	BB20_81;

BB20_72:
	mov.f64 	%fd107, %fd106;
	bra.uni 	BB20_81;

BB20_77:
	mov.f64 	%fd107, %fd106;
	bra.uni 	BB20_81;

BB20_80:
	setp.gt.f64	%p89, %fd2, 0d3FF0000000000000;
	selp.b32	%r132, 2146435072, 0, %p89;
	xor.b32  	%r133, %r132, 2146435072;
	setp.lt.s32	%p90, %r6, 0;
	selp.b32	%r134, %r133, %r132, %p90;
	setp.eq.f64	%p91, %fd1, 0dBFF0000000000000;
	selp.b32	%r135, 1072693248, %r134, %p91;
	mov.u32 	%r136, 0;
	mov.b64 	%fd107, {%r136, %r135};

BB20_81:
	mul.f64 	%fd91, %fd107, 0d40ADE68000000000;
	selp.f64	%fd92, 0d40ADE68000000000, %fd91, %p41;
	add.f64 	%fd108, %fd45, %fd92;

BB20_82:
	st.param.f64	[func_retval0+0], %fd108;
	ret;
}

	// .globl	_ZN2EW19d_VerySmoothBump_dtEddd
.visible .func  (.param .b64 func_retval0) _ZN2EW19d_VerySmoothBump_dtEddd(
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_0,
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_1,
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_2,
	.param .b64 _ZN2EW19d_VerySmoothBump_dtEddd_param_3
)
{
	.reg .pred 	%p<111>;
	.reg .b32 	%r<164>;
	.reg .f64 	%fd<129>;
	.reg .b64 	%rd<13>;


	ld.param.f64 	%fd70, [_ZN2EW19d_VerySmoothBump_dtEddd_param_1];
	ld.param.f64 	%fd71, [_ZN2EW19d_VerySmoothBump_dtEddd_param_2];
	ld.param.f64 	%fd72, [_ZN2EW19d_VerySmoothBump_dtEddd_param_3];
	div.rn.f64 	%fd73, %fd71, %fd72;
	sub.f64 	%fd1, %fd70, %fd73;
	setp.gt.f64	%p7, %fd1, 0d0000000000000000;
	setp.lt.f64	%p8, %fd1, 0d3FF0000000000000;
	and.pred  	%p9, %p7, %p8;
	mov.f64 	%fd128, 0d0000000000000000;
	@!%p9 bra 	BB21_98;
	bra.uni 	BB21_1;

BB21_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd74, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd74;
	}
	bfe.u32 	%r8, %r2, 20, 11;
	add.s32 	%r9, %r8, -1012;
	mov.u64 	%rd7, 4616189618054758400;
	shl.b64 	%rd1, %rd7, %r9;
	setp.eq.s64	%p10, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 541
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd74;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd111, [retval0+0];
	
	//{
	}// Callseq End 541
	setp.lt.s32	%p11, %r1, 0;
	and.pred  	%p1, %p11, %p10;
	@!%p1 bra 	BB21_3;
	bra.uni 	BB21_2;

BB21_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd111;
	}
	xor.b32  	%r11, %r10, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r12, %temp}, %fd111;
	}
	mov.b64 	%fd111, {%r12, %r11};

BB21_3:
	setp.eq.f64	%p12, %fd1, 0d0000000000000000;
	@%p12 bra 	BB21_6;
	bra.uni 	BB21_4;

BB21_6:
	selp.b32	%r13, %r1, 0, %p10;
	or.b32  	%r14, %r13, 2146435072;
	setp.lt.s32	%p16, %r2, 0;
	selp.b32	%r15, %r14, %r13, %p16;
	mov.u32 	%r16, 0;
	mov.b64 	%fd111, {%r16, %r15};
	bra.uni 	BB21_7;

BB21_4:
	setp.gt.s32	%p13, %r1, -1;
	@%p13 bra 	BB21_7;

	cvt.rzi.f64.f64	%fd76, %fd74;
	setp.neu.f64	%p14, %fd76, 0d4010000000000000;
	selp.f64	%fd111, 0dFFF8000000000000, %fd111, %p14;

BB21_7:
	add.f64 	%fd112, %fd1, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd112;
	}
	and.b32  	%r18, %r17, 2146435072;
	setp.ne.s32	%p17, %r18, 2146435072;
	@%p17 bra 	BB21_8;

	setp.gtu.f64	%p18, %fd2, 0d7FF0000000000000;
	@%p18 bra 	BB21_17;

	and.b32  	%r19, %r2, 2147483647;
	setp.ne.s32	%p19, %r19, 2146435072;
	@%p19 bra 	BB21_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd74;
	}
	setp.eq.s32	%p20, %r20, 0;
	@%p20 bra 	BB21_16;

BB21_12:
	and.b32  	%r21, %r1, 2147483647;
	setp.ne.s32	%p21, %r21, 2146435072;
	@%p21 bra 	BB21_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd1;
	}
	setp.ne.s32	%p22, %r22, 0;
	mov.f64 	%fd112, %fd111;
	@%p22 bra 	BB21_17;

	shr.s32 	%r23, %r2, 31;
	and.b32  	%r24, %r23, -2146435072;
	add.s32 	%r25, %r24, 2146435072;
	or.b32  	%r26, %r25, -2147483648;
	selp.b32	%r27, %r26, %r25, %p1;
	mov.u32 	%r28, 0;
	mov.b64 	%fd112, {%r28, %r27};
	bra.uni 	BB21_17;

BB21_8:
	mov.f64 	%fd112, %fd111;
	bra.uni 	BB21_17;

BB21_13:
	mov.f64 	%fd112, %fd111;
	bra.uni 	BB21_17;

BB21_16:
	setp.gt.f64	%p23, %fd2, 0d3FF0000000000000;
	selp.b32	%r29, 2146435072, 0, %p23;
	xor.b32  	%r30, %r29, 2146435072;
	setp.lt.s32	%p24, %r2, 0;
	selp.b32	%r31, %r30, %r29, %p24;
	setp.eq.f64	%p25, %fd1, 0dBFF0000000000000;
	selp.b32	%r32, 1072693248, %r31, %p25;
	mov.u32 	%r33, 0;
	mov.b64 	%fd112, {%r33, %r32};

BB21_17:
	mov.f64 	%fd78, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd78;
	}
	bfe.u32 	%r34, %r3, 20, 11;
	add.s32 	%r35, %r34, -1012;
	mov.u64 	%rd8, 4617315517961601024;
	shl.b64 	%rd2, %rd8, %r35;
	setp.eq.s64	%p26, %rd2, -9223372036854775808;
	// Callseq Start 542
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd78;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd114, [retval0+0];
	
	//{
	}// Callseq End 542
	and.pred  	%p2, %p11, %p26;
	@!%p2 bra 	BB21_19;
	bra.uni 	BB21_18;

BB21_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd114;
	}
	xor.b32  	%r37, %r36, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd114;
	}
	mov.b64 	%fd114, {%r38, %r37};

BB21_19:
	@%p12 bra 	BB21_22;
	bra.uni 	BB21_20;

BB21_22:
	selp.b32	%r39, %r1, 0, %p26;
	or.b32  	%r40, %r39, 2146435072;
	setp.lt.s32	%p32, %r3, 0;
	selp.b32	%r41, %r40, %r39, %p32;
	mov.u32 	%r42, 0;
	mov.b64 	%fd114, {%r42, %r41};
	bra.uni 	BB21_23;

BB21_20:
	setp.gt.s32	%p29, %r1, -1;
	@%p29 bra 	BB21_23;

	cvt.rzi.f64.f64	%fd80, %fd78;
	setp.neu.f64	%p30, %fd80, 0d4014000000000000;
	selp.f64	%fd114, 0dFFF8000000000000, %fd114, %p30;

BB21_23:
	add.f64 	%fd115, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd115;
	}
	and.b32  	%r44, %r43, 2146435072;
	setp.ne.s32	%p33, %r44, 2146435072;
	@%p33 bra 	BB21_24;

	setp.gtu.f64	%p34, %fd2, 0d7FF0000000000000;
	@%p34 bra 	BB21_33;

	and.b32  	%r45, %r3, 2147483647;
	setp.ne.s32	%p35, %r45, 2146435072;
	@%p35 bra 	BB21_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd78;
	}
	setp.eq.s32	%p36, %r46, 0;
	@%p36 bra 	BB21_32;

BB21_28:
	and.b32  	%r47, %r1, 2147483647;
	setp.ne.s32	%p37, %r47, 2146435072;
	@%p37 bra 	BB21_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd1;
	}
	setp.ne.s32	%p38, %r48, 0;
	mov.f64 	%fd115, %fd114;
	@%p38 bra 	BB21_33;

	shr.s32 	%r49, %r3, 31;
	and.b32  	%r50, %r49, -2146435072;
	add.s32 	%r51, %r50, 2146435072;
	or.b32  	%r52, %r51, -2147483648;
	selp.b32	%r53, %r52, %r51, %p2;
	mov.u32 	%r54, 0;
	mov.b64 	%fd115, {%r54, %r53};
	bra.uni 	BB21_33;

BB21_24:
	mov.f64 	%fd115, %fd114;
	bra.uni 	BB21_33;

BB21_29:
	mov.f64 	%fd115, %fd114;
	bra.uni 	BB21_33;

BB21_32:
	setp.gt.f64	%p39, %fd2, 0d3FF0000000000000;
	selp.b32	%r55, 2146435072, 0, %p39;
	xor.b32  	%r56, %r55, 2146435072;
	setp.lt.s32	%p40, %r3, 0;
	selp.b32	%r57, %r56, %r55, %p40;
	setp.eq.f64	%p41, %fd1, 0dBFF0000000000000;
	selp.b32	%r58, 1072693248, %r57, %p41;
	mov.u32 	%r59, 0;
	mov.b64 	%fd115, {%r59, %r58};

BB21_33:
	mul.f64 	%fd82, %fd115, 0dC0DE000000000000;
	setp.eq.f64	%p42, %fd1, 0d3FF0000000000000;
	selp.f64	%fd83, 0dC0DE000000000000, %fd82, %p42;
	mul.f64 	%fd84, %fd112, 0d40B4000000000000;
	selp.f64	%fd85, 0d40B4000000000000, %fd84, %p42;
	add.f64 	%fd23, %fd85, %fd83;
	mov.f64 	%fd86, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd86;
	}
	bfe.u32 	%r60, %r4, 20, 11;
	add.s32 	%r61, %r60, -1012;
	mov.u64 	%rd9, 4618441417868443648;
	shl.b64 	%rd3, %rd9, %r61;
	setp.eq.s64	%p43, %rd3, -9223372036854775808;
	// Callseq Start 543
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd86;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd117, [retval0+0];
	
	//{
	}// Callseq End 543
	and.pred  	%p3, %p11, %p43;
	@!%p3 bra 	BB21_35;
	bra.uni 	BB21_34;

BB21_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd117;
	}
	xor.b32  	%r63, %r62, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd117;
	}
	mov.b64 	%fd117, {%r64, %r63};

BB21_35:
	@%p12 bra 	BB21_38;
	bra.uni 	BB21_36;

BB21_38:
	selp.b32	%r65, %r1, 0, %p43;
	or.b32  	%r66, %r65, 2146435072;
	setp.lt.s32	%p49, %r4, 0;
	selp.b32	%r67, %r66, %r65, %p49;
	mov.u32 	%r68, 0;
	mov.b64 	%fd117, {%r68, %r67};
	bra.uni 	BB21_39;

BB21_36:
	setp.gt.s32	%p46, %r1, -1;
	@%p46 bra 	BB21_39;

	cvt.rzi.f64.f64	%fd88, %fd86;
	setp.neu.f64	%p47, %fd88, 0d4018000000000000;
	selp.f64	%fd117, 0dFFF8000000000000, %fd117, %p47;

BB21_39:
	add.f64 	%fd118, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd118;
	}
	and.b32  	%r70, %r69, 2146435072;
	setp.ne.s32	%p50, %r70, 2146435072;
	@%p50 bra 	BB21_40;

	setp.gtu.f64	%p51, %fd2, 0d7FF0000000000000;
	@%p51 bra 	BB21_49;

	and.b32  	%r71, %r4, 2147483647;
	setp.ne.s32	%p52, %r71, 2146435072;
	@%p52 bra 	BB21_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd86;
	}
	setp.eq.s32	%p53, %r72, 0;
	@%p53 bra 	BB21_48;

BB21_44:
	and.b32  	%r73, %r1, 2147483647;
	setp.ne.s32	%p54, %r73, 2146435072;
	@%p54 bra 	BB21_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd1;
	}
	setp.ne.s32	%p55, %r74, 0;
	mov.f64 	%fd118, %fd117;
	@%p55 bra 	BB21_49;

	shr.s32 	%r75, %r4, 31;
	and.b32  	%r76, %r75, -2146435072;
	add.s32 	%r77, %r76, 2146435072;
	or.b32  	%r78, %r77, -2147483648;
	selp.b32	%r79, %r78, %r77, %p3;
	mov.u32 	%r80, 0;
	mov.b64 	%fd118, {%r80, %r79};
	bra.uni 	BB21_49;

BB21_40:
	mov.f64 	%fd118, %fd117;
	bra.uni 	BB21_49;

BB21_45:
	mov.f64 	%fd118, %fd117;
	bra.uni 	BB21_49;

BB21_48:
	setp.gt.f64	%p56, %fd2, 0d3FF0000000000000;
	selp.b32	%r81, 2146435072, 0, %p56;
	xor.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p57, %r4, 0;
	selp.b32	%r83, %r82, %r81, %p57;
	setp.eq.f64	%p58, %fd1, 0dBFF0000000000000;
	selp.b32	%r84, 1072693248, %r83, %p58;
	mov.u32 	%r85, 0;
	mov.b64 	%fd118, {%r85, %r84};

BB21_49:
	mul.f64 	%fd90, %fd118, 0d40F1800000000000;
	selp.f64	%fd91, 0d40F1800000000000, %fd90, %p42;
	add.f64 	%fd34, %fd23, %fd91;
	mov.f64 	%fd92, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd92;
	}
	bfe.u32 	%r86, %r5, 20, 11;
	add.s32 	%r87, %r86, -1012;
	mov.u64 	%rd10, 4619567317775286272;
	shl.b64 	%rd4, %rd10, %r87;
	setp.eq.s64	%p60, %rd4, -9223372036854775808;
	// Callseq Start 544
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd92;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd120, [retval0+0];
	
	//{
	}// Callseq End 544
	and.pred  	%p4, %p11, %p60;
	@!%p4 bra 	BB21_51;
	bra.uni 	BB21_50;

BB21_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd120;
	}
	xor.b32  	%r89, %r88, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd120;
	}
	mov.b64 	%fd120, {%r90, %r89};

BB21_51:
	@%p12 bra 	BB21_54;
	bra.uni 	BB21_52;

BB21_54:
	selp.b32	%r91, %r1, 0, %p60;
	or.b32  	%r92, %r91, 2146435072;
	setp.lt.s32	%p66, %r5, 0;
	selp.b32	%r93, %r92, %r91, %p66;
	mov.u32 	%r94, 0;
	mov.b64 	%fd120, {%r94, %r93};
	bra.uni 	BB21_55;

BB21_52:
	setp.gt.s32	%p63, %r1, -1;
	@%p63 bra 	BB21_55;

	cvt.rzi.f64.f64	%fd94, %fd92;
	setp.neu.f64	%p64, %fd94, 0d401C000000000000;
	selp.f64	%fd120, 0dFFF8000000000000, %fd120, %p64;

BB21_55:
	add.f64 	%fd121, %fd1, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd121;
	}
	and.b32  	%r96, %r95, 2146435072;
	setp.ne.s32	%p67, %r96, 2146435072;
	@%p67 bra 	BB21_56;

	setp.gtu.f64	%p68, %fd2, 0d7FF0000000000000;
	@%p68 bra 	BB21_65;

	and.b32  	%r97, %r5, 2147483647;
	setp.ne.s32	%p69, %r97, 2146435072;
	@%p69 bra 	BB21_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r98, %temp}, %fd92;
	}
	setp.eq.s32	%p70, %r98, 0;
	@%p70 bra 	BB21_64;

BB21_60:
	and.b32  	%r99, %r1, 2147483647;
	setp.ne.s32	%p71, %r99, 2146435072;
	@%p71 bra 	BB21_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd1;
	}
	setp.ne.s32	%p72, %r100, 0;
	mov.f64 	%fd121, %fd120;
	@%p72 bra 	BB21_65;

	shr.s32 	%r101, %r5, 31;
	and.b32  	%r102, %r101, -2146435072;
	add.s32 	%r103, %r102, 2146435072;
	or.b32  	%r104, %r103, -2147483648;
	selp.b32	%r105, %r104, %r103, %p4;
	mov.u32 	%r106, 0;
	mov.b64 	%fd121, {%r106, %r105};
	bra.uni 	BB21_65;

BB21_56:
	mov.f64 	%fd121, %fd120;
	bra.uni 	BB21_65;

BB21_61:
	mov.f64 	%fd121, %fd120;
	bra.uni 	BB21_65;

BB21_64:
	setp.gt.f64	%p73, %fd2, 0d3FF0000000000000;
	selp.b32	%r107, 2146435072, 0, %p73;
	xor.b32  	%r108, %r107, 2146435072;
	setp.lt.s32	%p74, %r5, 0;
	selp.b32	%r109, %r108, %r107, %p74;
	setp.eq.f64	%p75, %fd1, 0dBFF0000000000000;
	selp.b32	%r110, 1072693248, %r109, %p75;
	mov.u32 	%r111, 0;
	mov.b64 	%fd121, {%r111, %r110};

BB21_65:
	mul.f64 	%fd96, %fd121, 0dC0F4000000000000;
	selp.f64	%fd97, 0dC0F4000000000000, %fd96, %p42;
	add.f64 	%fd45, %fd34, %fd97;
	mov.f64 	%fd98, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd98;
	}
	bfe.u32 	%r112, %r6, 20, 11;
	add.s32 	%r113, %r112, -1012;
	mov.u64 	%rd11, 4620693217682128896;
	shl.b64 	%rd5, %rd11, %r113;
	setp.eq.s64	%p77, %rd5, -9223372036854775808;
	// Callseq Start 545
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd123, [retval0+0];
	
	//{
	}// Callseq End 545
	and.pred  	%p5, %p11, %p77;
	@!%p5 bra 	BB21_67;
	bra.uni 	BB21_66;

BB21_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd123;
	}
	xor.b32  	%r115, %r114, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r116, %temp}, %fd123;
	}
	mov.b64 	%fd123, {%r116, %r115};

BB21_67:
	@%p12 bra 	BB21_70;
	bra.uni 	BB21_68;

BB21_70:
	selp.b32	%r117, %r1, 0, %p77;
	or.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p83, %r6, 0;
	selp.b32	%r119, %r118, %r117, %p83;
	mov.u32 	%r120, 0;
	mov.b64 	%fd123, {%r120, %r119};
	bra.uni 	BB21_71;

BB21_68:
	setp.gt.s32	%p80, %r1, -1;
	@%p80 bra 	BB21_71;

	cvt.rzi.f64.f64	%fd100, %fd98;
	setp.neu.f64	%p81, %fd100, 0d4020000000000000;
	selp.f64	%fd123, 0dFFF8000000000000, %fd123, %p81;

BB21_71:
	add.f64 	%fd124, %fd1, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd124;
	}
	and.b32  	%r122, %r121, 2146435072;
	setp.ne.s32	%p84, %r122, 2146435072;
	@%p84 bra 	BB21_72;

	setp.gtu.f64	%p85, %fd2, 0d7FF0000000000000;
	@%p85 bra 	BB21_81;

	and.b32  	%r123, %r6, 2147483647;
	setp.ne.s32	%p86, %r123, 2146435072;
	@%p86 bra 	BB21_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd98;
	}
	setp.eq.s32	%p87, %r124, 0;
	@%p87 bra 	BB21_80;

BB21_76:
	and.b32  	%r125, %r1, 2147483647;
	setp.ne.s32	%p88, %r125, 2146435072;
	@%p88 bra 	BB21_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r126, %temp}, %fd1;
	}
	setp.ne.s32	%p89, %r126, 0;
	mov.f64 	%fd124, %fd123;
	@%p89 bra 	BB21_81;

	shr.s32 	%r127, %r6, 31;
	and.b32  	%r128, %r127, -2146435072;
	add.s32 	%r129, %r128, 2146435072;
	or.b32  	%r130, %r129, -2147483648;
	selp.b32	%r131, %r130, %r129, %p5;
	mov.u32 	%r132, 0;
	mov.b64 	%fd124, {%r132, %r131};
	bra.uni 	BB21_81;

BB21_72:
	mov.f64 	%fd124, %fd123;
	bra.uni 	BB21_81;

BB21_77:
	mov.f64 	%fd124, %fd123;
	bra.uni 	BB21_81;

BB21_80:
	setp.gt.f64	%p90, %fd2, 0d3FF0000000000000;
	selp.b32	%r133, 2146435072, 0, %p90;
	xor.b32  	%r134, %r133, 2146435072;
	setp.lt.s32	%p91, %r6, 0;
	selp.b32	%r135, %r134, %r133, %p91;
	setp.eq.f64	%p92, %fd1, 0dBFF0000000000000;
	selp.b32	%r136, 1072693248, %r135, %p92;
	mov.u32 	%r137, 0;
	mov.b64 	%fd124, {%r137, %r136};

BB21_81:
	mul.f64 	%fd102, %fd124, 0d40E6800000000000;
	selp.f64	%fd103, 0d40E6800000000000, %fd102, %p42;
	add.f64 	%fd56, %fd45, %fd103;
	mov.f64 	%fd104, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd104;
	}
	bfe.u32 	%r138, %r7, 20, 11;
	add.s32 	%r139, %r138, -1012;
	mov.u64 	%rd12, 4621256167635550208;
	shl.b64 	%rd6, %rd12, %r139;
	setp.eq.s64	%p94, %rd6, -9223372036854775808;
	// Callseq Start 546
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd104;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd126, [retval0+0];
	
	//{
	}// Callseq End 546
	and.pred  	%p6, %p11, %p94;
	@!%p6 bra 	BB21_83;
	bra.uni 	BB21_82;

BB21_82:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd126;
	}
	xor.b32  	%r141, %r140, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd126;
	}
	mov.b64 	%fd126, {%r142, %r141};

BB21_83:
	@%p12 bra 	BB21_86;
	bra.uni 	BB21_84;

BB21_86:
	selp.b32	%r143, %r1, 0, %p94;
	or.b32  	%r144, %r143, 2146435072;
	setp.lt.s32	%p100, %r7, 0;
	selp.b32	%r145, %r144, %r143, %p100;
	mov.u32 	%r146, 0;
	mov.b64 	%fd126, {%r146, %r145};
	bra.uni 	BB21_87;

BB21_84:
	setp.gt.s32	%p97, %r1, -1;
	@%p97 bra 	BB21_87;

	cvt.rzi.f64.f64	%fd106, %fd104;
	setp.neu.f64	%p98, %fd106, 0d4022000000000000;
	selp.f64	%fd126, 0dFFF8000000000000, %fd126, %p98;

BB21_87:
	add.f64 	%fd127, %fd1, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r147}, %fd127;
	}
	and.b32  	%r148, %r147, 2146435072;
	setp.ne.s32	%p101, %r148, 2146435072;
	@%p101 bra 	BB21_88;

	setp.gtu.f64	%p102, %fd2, 0d7FF0000000000000;
	@%p102 bra 	BB21_97;

	and.b32  	%r149, %r7, 2147483647;
	setp.ne.s32	%p103, %r149, 2146435072;
	@%p103 bra 	BB21_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd104;
	}
	setp.eq.s32	%p104, %r150, 0;
	@%p104 bra 	BB21_96;

BB21_92:
	and.b32  	%r151, %r1, 2147483647;
	setp.ne.s32	%p105, %r151, 2146435072;
	@%p105 bra 	BB21_93;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r152, %temp}, %fd1;
	}
	setp.ne.s32	%p106, %r152, 0;
	mov.f64 	%fd127, %fd126;
	@%p106 bra 	BB21_97;

	shr.s32 	%r153, %r7, 31;
	and.b32  	%r154, %r153, -2146435072;
	add.s32 	%r155, %r154, 2146435072;
	or.b32  	%r156, %r155, -2147483648;
	selp.b32	%r157, %r156, %r155, %p6;
	mov.u32 	%r158, 0;
	mov.b64 	%fd127, {%r158, %r157};
	bra.uni 	BB21_97;

BB21_88:
	mov.f64 	%fd127, %fd126;
	bra.uni 	BB21_97;

BB21_93:
	mov.f64 	%fd127, %fd126;
	bra.uni 	BB21_97;

BB21_96:
	setp.gt.f64	%p107, %fd2, 0d3FF0000000000000;
	selp.b32	%r159, 2146435072, 0, %p107;
	xor.b32  	%r160, %r159, 2146435072;
	setp.lt.s32	%p108, %r7, 0;
	selp.b32	%r161, %r160, %r159, %p108;
	setp.eq.f64	%p109, %fd1, 0dBFF0000000000000;
	selp.b32	%r162, 1072693248, %r161, %p109;
	mov.u32 	%r163, 0;
	mov.b64 	%fd127, {%r163, %r162};

BB21_97:
	mul.f64 	%fd108, %fd127, 0dC0C4000000000000;
	selp.f64	%fd109, 0dC0C4000000000000, %fd108, %p42;
	add.f64 	%fd128, %fd56, %fd109;

BB21_98:
	st.param.f64	[func_retval0+0], %fd128;
	ret;
}

	// .globl	_ZN2EW17d_C6SmoothBump_dtEddd
.visible .func  (.param .b64 func_retval0) _ZN2EW17d_C6SmoothBump_dtEddd(
	.param .b64 _ZN2EW17d_C6SmoothBump_dtEddd_param_0,
	.param .b64 _ZN2EW17d_C6SmoothBump_dtEddd_param_1,
	.param .b64 _ZN2EW17d_C6SmoothBump_dtEddd_param_2,
	.param .b64 _ZN2EW17d_C6SmoothBump_dtEddd_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .b32 	%r<31>;
	.reg .f64 	%fd<35>;
	.reg .b64 	%rd<5>;


	ld.param.f64 	%fd17, [_ZN2EW17d_C6SmoothBump_dtEddd_param_1];
	ld.param.f64 	%fd19, [_ZN2EW17d_C6SmoothBump_dtEddd_param_2];
	ld.param.f64 	%fd20, [_ZN2EW17d_C6SmoothBump_dtEddd_param_3];
	div.rn.f64 	%fd1, %fd19, %fd20;
	sub.f64 	%fd2, %fd17, %fd1;
	setp.gt.f64	%p2, %fd2, 0d0000000000000000;
	setp.lt.f64	%p3, %fd2, 0d3FF0000000000000;
	and.pred  	%p4, %p2, %p3;
	mov.f64 	%fd34, 0d0000000000000000;
	@!%p4 bra 	BB22_18;
	bra.uni 	BB22_1;

BB22_1:
	mov.f64 	%fd21, 0d3FF0000000000000;
	sub.f64 	%fd22, %fd21, %fd17;
	add.f64 	%fd23, %fd22, %fd1;
	mul.f64 	%fd3, %fd2, %fd23;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd3;
	}
	mov.f64 	%fd24, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd24;
	}
	bfe.u32 	%r3, %r2, 20, 11;
	add.s32 	%r4, %r3, -1012;
	mov.u64 	%rd1, 4618441417868443648;
	shl.b64 	%rd2, %rd1, %r4;
	setp.eq.s64	%p5, %rd2, -9223372036854775808;
	abs.f64 	%fd4, %fd3;
	// Callseq Start 547
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd24;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd32, [retval0+0];
	
	//{
	}// Callseq End 547
	setp.lt.s32	%p6, %r1, 0;
	and.pred  	%p1, %p6, %p5;
	@!%p1 bra 	BB22_3;
	bra.uni 	BB22_2;

BB22_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd32;
	}
	xor.b32  	%r6, %r5, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7, %temp}, %fd32;
	}
	mov.b64 	%fd32, {%r7, %r6};

BB22_3:
	setp.eq.f64	%p7, %fd3, 0d0000000000000000;
	@%p7 bra 	BB22_6;
	bra.uni 	BB22_4;

BB22_6:
	bfe.u32 	%r8, %r2, 20, 11;
	add.s32 	%r9, %r8, -1012;
	shl.b64 	%rd4, %rd1, %r9;
	setp.eq.s64	%p10, %rd4, -9223372036854775808;
	selp.b32	%r10, %r1, 0, %p10;
	or.b32  	%r11, %r10, 2146435072;
	setp.lt.s32	%p11, %r2, 0;
	selp.b32	%r12, %r11, %r10, %p11;
	mov.u32 	%r13, 0;
	mov.b64 	%fd32, {%r13, %r12};
	bra.uni 	BB22_7;

BB22_4:
	setp.gt.s32	%p8, %r1, -1;
	@%p8 bra 	BB22_7;

	cvt.rzi.f64.f64	%fd26, %fd24;
	setp.neu.f64	%p9, %fd26, 0d4018000000000000;
	selp.f64	%fd32, 0dFFF8000000000000, %fd32, %p9;

BB22_7:
	add.f64 	%fd33, %fd3, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd33;
	}
	and.b32  	%r15, %r14, 2146435072;
	setp.ne.s32	%p12, %r15, 2146435072;
	@%p12 bra 	BB22_8;

	setp.gtu.f64	%p13, %fd4, 0d7FF0000000000000;
	@%p13 bra 	BB22_17;

	and.b32  	%r16, %r2, 2147483647;
	setp.ne.s32	%p14, %r16, 2146435072;
	@%p14 bra 	BB22_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd24;
	}
	setp.eq.s32	%p15, %r17, 0;
	@%p15 bra 	BB22_16;

BB22_12:
	and.b32  	%r18, %r1, 2147483647;
	setp.ne.s32	%p16, %r18, 2146435072;
	@%p16 bra 	BB22_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd3;
	}
	setp.ne.s32	%p17, %r19, 0;
	mov.f64 	%fd33, %fd32;
	@%p17 bra 	BB22_17;

	shr.s32 	%r20, %r2, 31;
	and.b32  	%r21, %r20, -2146435072;
	add.s32 	%r22, %r21, 2146435072;
	or.b32  	%r23, %r22, -2147483648;
	selp.b32	%r24, %r23, %r22, %p1;
	mov.u32 	%r25, 0;
	mov.b64 	%fd33, {%r25, %r24};
	bra.uni 	BB22_17;

BB22_8:
	mov.f64 	%fd33, %fd32;
	bra.uni 	BB22_17;

BB22_13:
	mov.f64 	%fd33, %fd32;
	bra.uni 	BB22_17;

BB22_16:
	setp.gt.f64	%p18, %fd4, 0d3FF0000000000000;
	selp.b32	%r26, 2146435072, 0, %p18;
	xor.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p19, %r2, 0;
	selp.b32	%r28, %r27, %r26, %p19;
	setp.eq.f64	%p20, %fd3, 0dBFF0000000000000;
	selp.b32	%r29, 1072693248, %r28, %p20;
	mov.u32 	%r30, 0;
	mov.b64 	%fd33, {%r30, %r29};

BB22_17:
	setp.eq.f64	%p21, %fd3, 0d3FF0000000000000;
	selp.f64	%fd28, 0d3FF0000000000000, %fd33, %p21;
	fma.rn.f64 	%fd29, %fd2, 0dC000000000000000, 0d3FF0000000000000;
	mul.f64 	%fd30, %fd29, 0d4115FEA000000000;
	mul.f64 	%fd34, %fd30, %fd28;

BB22_18:
	st.param.f64	[func_retval0+0], %fd34;
	ret;
}

	// .globl	_ZN2EW13d_Gaussian_dtEdddd
.visible .func  (.param .b64 func_retval0) _ZN2EW13d_Gaussian_dtEdddd(
	.param .b64 _ZN2EW13d_Gaussian_dtEdddd_param_0,
	.param .b64 _ZN2EW13d_Gaussian_dtEdddd_param_1,
	.param .b64 _ZN2EW13d_Gaussian_dtEdddd_param_2,
	.param .b64 _ZN2EW13d_Gaussian_dtEdddd_param_3,
	.param .b64 _ZN2EW13d_Gaussian_dtEdddd_param_4
)
{
	.reg .pred 	%p<40>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<69>;
	.reg .f64 	%fd<93>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd31, [_ZN2EW13d_Gaussian_dtEdddd_param_1];
	ld.param.f64 	%fd32, [_ZN2EW13d_Gaussian_dtEdddd_param_2];
	ld.param.f64 	%fd33, [_ZN2EW13d_Gaussian_dtEdddd_param_3];
	ld.param.f64 	%fd30, [_ZN2EW13d_Gaussian_dtEdddd_param_4];
	div.rn.f64 	%fd34, %fd32, %fd33;
	sub.f64 	%fd1, %fd31, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd35, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd35;
	}
	bfe.u32 	%r7, %r2, 20, 11;
	add.s32 	%r8, %r7, -1012;
	mov.u64 	%rd2, 4611686018427387904;
	shl.b64 	%rd1, %rd2, %r8;
	setp.eq.s64	%p3, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 548
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd35;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd87, [retval0+0];
	
	//{
	}// Callseq End 548
	setp.lt.s32	%p4, %r1, 0;
	and.pred  	%p1, %p4, %p3;
	@!%p1 bra 	BB23_2;
	bra.uni 	BB23_1;

BB23_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd87;
	}
	xor.b32  	%r10, %r9, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd87;
	}
	mov.b64 	%fd87, {%r11, %r10};

BB23_2:
	setp.eq.f64	%p5, %fd1, 0d0000000000000000;
	@%p5 bra 	BB23_5;
	bra.uni 	BB23_3;

BB23_5:
	selp.b32	%r12, %r1, 0, %p3;
	or.b32  	%r13, %r12, 2146435072;
	setp.lt.s32	%p9, %r2, 0;
	selp.b32	%r14, %r13, %r12, %p9;
	mov.u32 	%r15, 0;
	mov.b64 	%fd87, {%r15, %r14};
	bra.uni 	BB23_6;

BB23_3:
	setp.gt.s32	%p6, %r1, -1;
	@%p6 bra 	BB23_6;

	cvt.rzi.f64.f64	%fd37, %fd35;
	setp.neu.f64	%p7, %fd37, 0d4000000000000000;
	selp.f64	%fd87, 0dFFF8000000000000, %fd87, %p7;

BB23_6:
	add.f64 	%fd88, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd88;
	}
	and.b32  	%r17, %r16, 2146435072;
	setp.ne.s32	%p10, %r17, 2146435072;
	@%p10 bra 	BB23_7;

	setp.gtu.f64	%p11, %fd2, 0d7FF0000000000000;
	@%p11 bra 	BB23_16;

	and.b32  	%r18, %r2, 2147483647;
	setp.ne.s32	%p12, %r18, 2146435072;
	@%p12 bra 	BB23_11;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd35;
	}
	setp.eq.s32	%p13, %r19, 0;
	@%p13 bra 	BB23_15;

BB23_11:
	and.b32  	%r20, %r1, 2147483647;
	setp.ne.s32	%p14, %r20, 2146435072;
	@%p14 bra 	BB23_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd1;
	}
	setp.ne.s32	%p15, %r21, 0;
	mov.f64 	%fd88, %fd87;
	@%p15 bra 	BB23_16;

	shr.s32 	%r22, %r2, 31;
	and.b32  	%r23, %r22, -2146435072;
	add.s32 	%r24, %r23, 2146435072;
	or.b32  	%r25, %r24, -2147483648;
	selp.b32	%r26, %r25, %r24, %p1;
	mov.u32 	%r27, 0;
	mov.b64 	%fd88, {%r27, %r26};
	bra.uni 	BB23_16;

BB23_7:
	mov.f64 	%fd88, %fd87;
	bra.uni 	BB23_16;

BB23_12:
	mov.f64 	%fd88, %fd87;
	bra.uni 	BB23_16;

BB23_15:
	setp.gt.f64	%p16, %fd2, 0d3FF0000000000000;
	selp.b32	%r28, 2146435072, 0, %p16;
	xor.b32  	%r29, %r28, 2146435072;
	setp.lt.s32	%p17, %r2, 0;
	selp.b32	%r30, %r29, %r28, %p17;
	setp.eq.f64	%p18, %fd1, 0dBFF0000000000000;
	selp.b32	%r31, 1072693248, %r30, %p18;
	mov.u32 	%r32, 0;
	mov.b64 	%fd88, {%r32, %r31};

BB23_16:
	neg.f64 	%fd39, %fd88;
	setp.eq.f64	%p19, %fd1, 0d3FF0000000000000;
	selp.f64	%fd40, 0dBFF0000000000000, %fd39, %p19;
	add.f64 	%fd41, %fd30, %fd30;
	mul.f64 	%fd42, %fd41, %fd30;
	div.rn.f64 	%fd13, %fd40, %fd42;
	mov.f64 	%fd43, 0d4338000000000000;
	mov.f64 	%fd44, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd45, %fd13, %fd44, %fd43;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd45;
	}
	mov.f64 	%fd46, 0dC338000000000000;
	add.rn.f64 	%fd47, %fd45, %fd46;
	mov.f64 	%fd48, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd49, %fd47, %fd48, %fd13;
	mov.f64 	%fd50, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd51, %fd47, %fd50, %fd49;
	mov.f64 	%fd52, 0d3E928AF3FCA213EA;
	mov.f64 	%fd53, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd54, %fd53, %fd51, %fd52;
	mov.f64 	%fd55, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd56, %fd54, %fd51, %fd55;
	mov.f64 	%fd57, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd58, %fd56, %fd51, %fd57;
	mov.f64 	%fd59, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd60, %fd58, %fd51, %fd59;
	mov.f64 	%fd61, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd62, %fd60, %fd51, %fd61;
	mov.f64 	%fd63, 0d3F81111111122322;
	fma.rn.f64 	%fd64, %fd62, %fd51, %fd63;
	mov.f64 	%fd65, 0d3FA55555555502A1;
	fma.rn.f64 	%fd66, %fd64, %fd51, %fd65;
	mov.f64 	%fd67, 0d3FC5555555555511;
	fma.rn.f64 	%fd68, %fd66, %fd51, %fd67;
	mov.f64 	%fd69, 0d3FE000000000000B;
	fma.rn.f64 	%fd70, %fd68, %fd51, %fd69;
	mov.f64 	%fd71, 0d3FF0000000000000;
	fma.rn.f64 	%fd72, %fd70, %fd51, %fd71;
	fma.rn.f64 	%fd73, %fd72, %fd51, %fd71;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4, %temp}, %fd73;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd73;
	}
	shl.b32 	%r33, %r3, 20;
	add.s32 	%r34, %r5, %r33;
	mov.b64 	%fd89, {%r4, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd13;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p20, %f1, 0f4086232B;
	@%p20 bra 	BB23_19;

	setp.lt.f64	%p21, %fd13, 0d0000000000000000;
	add.f64 	%fd74, %fd13, 0d7FF0000000000000;
	selp.f64	%fd89, 0d0000000000000000, %fd74, %p21;
	setp.geu.f32	%p22, %f1, 0f40874800;
	@%p22 bra 	BB23_19;

	shr.u32 	%r36, %r3, 31;
	add.s32 	%r37, %r3, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r5;
	mov.b64 	%fd75, {%r4, %r40};
	sub.s32 	%r41, %r3, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd76, {%r44, %r43};
	mul.f64 	%fd89, %fd75, %fd76;

BB23_19:
	mul.f64 	%fd18, %fd1, %fd89;
	abs.f64 	%fd19, %fd30;
	// Callseq Start 549
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd19;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd35;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd91, [retval0+0];
	
	//{
	}// Callseq End 549
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd30;
	}
	setp.lt.s32	%p23, %r6, 0;
	and.pred  	%p2, %p23, %p3;
	@!%p2 bra 	BB23_21;
	bra.uni 	BB23_20;

BB23_20:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd91;
	}
	xor.b32  	%r46, %r45, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd91;
	}
	mov.b64 	%fd91, {%r47, %r46};

BB23_21:
	setp.eq.f64	%p25, %fd30, 0d0000000000000000;
	@%p25 bra 	BB23_24;
	bra.uni 	BB23_22;

BB23_24:
	selp.b32	%r48, %r6, 0, %p3;
	or.b32  	%r49, %r48, 2146435072;
	setp.lt.s32	%p29, %r2, 0;
	selp.b32	%r50, %r49, %r48, %p29;
	mov.u32 	%r51, 0;
	mov.b64 	%fd91, {%r51, %r50};
	bra.uni 	BB23_25;

BB23_22:
	setp.gt.s32	%p26, %r6, -1;
	@%p26 bra 	BB23_25;

	cvt.rzi.f64.f64	%fd79, %fd35;
	setp.neu.f64	%p27, %fd79, 0d4000000000000000;
	selp.f64	%fd91, 0dFFF8000000000000, %fd91, %p27;

BB23_25:
	add.f64 	%fd92, %fd30, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd92;
	}
	and.b32  	%r53, %r52, 2146435072;
	setp.ne.s32	%p30, %r53, 2146435072;
	@%p30 bra 	BB23_26;

	setp.gtu.f64	%p31, %fd19, 0d7FF0000000000000;
	@%p31 bra 	BB23_35;

	and.b32  	%r54, %r2, 2147483647;
	setp.ne.s32	%p32, %r54, 2146435072;
	@%p32 bra 	BB23_30;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %fd35;
	}
	setp.eq.s32	%p33, %r55, 0;
	@%p33 bra 	BB23_34;

BB23_30:
	and.b32  	%r56, %r6, 2147483647;
	setp.ne.s32	%p34, %r56, 2146435072;
	@%p34 bra 	BB23_31;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r57, %temp}, %fd30;
	}
	setp.ne.s32	%p35, %r57, 0;
	mov.f64 	%fd92, %fd91;
	@%p35 bra 	BB23_35;

	shr.s32 	%r58, %r2, 31;
	and.b32  	%r59, %r58, -2146435072;
	add.s32 	%r60, %r59, 2146435072;
	or.b32  	%r61, %r60, -2147483648;
	selp.b32	%r62, %r61, %r60, %p2;
	mov.u32 	%r63, 0;
	mov.b64 	%fd92, {%r63, %r62};
	bra.uni 	BB23_35;

BB23_26:
	mov.f64 	%fd92, %fd91;
	bra.uni 	BB23_35;

BB23_31:
	mov.f64 	%fd92, %fd91;
	bra.uni 	BB23_35;

BB23_34:
	setp.gt.f64	%p36, %fd19, 0d3FF0000000000000;
	selp.b32	%r64, 2146435072, 0, %p36;
	xor.b32  	%r65, %r64, 2146435072;
	setp.lt.s32	%p37, %r2, 0;
	selp.b32	%r66, %r65, %r64, %p37;
	setp.eq.f64	%p38, %fd30, 0dBFF0000000000000;
	selp.b32	%r67, 1072693248, %r66, %p38;
	mov.u32 	%r68, 0;
	mov.b64 	%fd92, {%r68, %r67};

BB23_35:
	setp.eq.f64	%p39, %fd30, 0d3FF0000000000000;
	selp.f64	%fd81, 0d3FF0000000000000, %fd92, %p39;
	mul.f64 	%fd82, %fd30, 0dC0040D931FF62705;
	rcp.rn.f64 	%fd83, %fd82;
	mul.f64 	%fd84, %fd83, %fd18;
	div.rn.f64 	%fd85, %fd84, %fd81;
	st.param.f64	[func_retval0+0], %fd85;
	ret;
}

	// .globl	_ZN2EW4SWTPEdd
.visible .func  (.param .b64 func_retval0) _ZN2EW4SWTPEdd(
	.param .b64 _ZN2EW4SWTPEdd_param_0,
	.param .b64 _ZN2EW4SWTPEdd_param_1,
	.param .b64 _ZN2EW4SWTPEdd_param_2
)
{
	.reg .pred 	%p<199>;
	.reg .b32 	%r<291>;
	.reg .f64 	%fd<253>;
	.reg .b64 	%rd<17>;


	ld.param.f64 	%fd133, [_ZN2EW4SWTPEdd_param_1];
	ld.param.f64 	%fd134, [_ZN2EW4SWTPEdd_param_2];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd134;
	}
	mov.f64 	%fd135, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd135;
	}
	bfe.u32 	%r11, %r2, 20, 11;
	add.s32 	%r12, %r11, -1012;
	mov.u64 	%rd9, 4613937818241073152;
	shl.b64 	%rd1, %rd9, %r12;
	setp.eq.s64	%p12, %rd1, -9223372036854775808;
	abs.f64 	%fd1, %fd134;
	// Callseq Start 550
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd221, [retval0+0];
	
	//{
	}// Callseq End 550
	setp.lt.s32	%p13, %r1, 0;
	and.pred  	%p1, %p13, %p12;
	@!%p1 bra 	BB24_2;
	bra.uni 	BB24_1;

BB24_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd221;
	}
	xor.b32  	%r14, %r13, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd221;
	}
	mov.b64 	%fd221, {%r15, %r14};

BB24_2:
	setp.eq.f64	%p14, %fd134, 0d0000000000000000;
	@%p14 bra 	BB24_5;
	bra.uni 	BB24_3;

BB24_5:
	selp.b32	%r16, %r1, 0, %p12;
	or.b32  	%r17, %r16, 2146435072;
	setp.lt.s32	%p18, %r2, 0;
	selp.b32	%r18, %r17, %r16, %p18;
	mov.u32 	%r19, 0;
	mov.b64 	%fd221, {%r19, %r18};
	bra.uni 	BB24_6;

BB24_3:
	setp.gt.s32	%p15, %r1, -1;
	@%p15 bra 	BB24_6;

	cvt.rzi.f64.f64	%fd137, %fd135;
	setp.neu.f64	%p16, %fd137, 0d4008000000000000;
	selp.f64	%fd221, 0dFFF8000000000000, %fd221, %p16;

BB24_6:
	add.f64 	%fd222, %fd134, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd222;
	}
	and.b32  	%r21, %r20, 2146435072;
	setp.ne.s32	%p19, %r21, 2146435072;
	@%p19 bra 	BB24_7;

	setp.gtu.f64	%p20, %fd1, 0d7FF0000000000000;
	@%p20 bra 	BB24_16;

	and.b32  	%r22, %r2, 2147483647;
	setp.ne.s32	%p21, %r22, 2146435072;
	@%p21 bra 	BB24_11;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd135;
	}
	setp.eq.s32	%p22, %r23, 0;
	@%p22 bra 	BB24_15;

BB24_11:
	and.b32  	%r24, %r1, 2147483647;
	setp.ne.s32	%p23, %r24, 2146435072;
	@%p23 bra 	BB24_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd134;
	}
	setp.ne.s32	%p24, %r25, 0;
	mov.f64 	%fd222, %fd221;
	@%p24 bra 	BB24_16;

	shr.s32 	%r26, %r2, 31;
	and.b32  	%r27, %r26, -2146435072;
	add.s32 	%r28, %r27, 2146435072;
	or.b32  	%r29, %r28, -2147483648;
	selp.b32	%r30, %r29, %r28, %p1;
	mov.u32 	%r31, 0;
	mov.b64 	%fd222, {%r31, %r30};
	bra.uni 	BB24_16;

BB24_7:
	mov.f64 	%fd222, %fd221;
	bra.uni 	BB24_16;

BB24_12:
	mov.f64 	%fd222, %fd221;
	bra.uni 	BB24_16;

BB24_15:
	setp.gt.f64	%p25, %fd1, 0d3FF0000000000000;
	selp.b32	%r32, 2146435072, 0, %p25;
	xor.b32  	%r33, %r32, 2146435072;
	setp.lt.s32	%p26, %r2, 0;
	selp.b32	%r34, %r33, %r32, %p26;
	setp.eq.f64	%p27, %fd134, 0dBFF0000000000000;
	selp.b32	%r35, 1072693248, %r34, %p27;
	mov.u32 	%r36, 0;
	mov.b64 	%fd222, {%r36, %r35};

BB24_16:
	setp.eq.f64	%p28, %fd134, 0d3FF0000000000000;
	selp.f64	%fd12, 0d3FF0000000000000, %fd222, %p28;
	fma.rn.f64 	%fd13, %fd134, 0dC0955B8000000000, 0d4071160000000000;
	mov.f64 	%fd139, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd139;
	}
	bfe.u32 	%r37, %r3, 20, 11;
	add.s32 	%r38, %r37, -1012;
	mov.u64 	%rd10, 4611686018427387904;
	shl.b64 	%rd2, %rd10, %r38;
	setp.eq.s64	%p29, %rd2, -9223372036854775808;
	// Callseq Start 551
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd139;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd224, [retval0+0];
	
	//{
	}// Callseq End 551
	and.pred  	%p2, %p13, %p29;
	@!%p2 bra 	BB24_18;
	bra.uni 	BB24_17;

BB24_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd224;
	}
	xor.b32  	%r40, %r39, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd224;
	}
	mov.b64 	%fd224, {%r41, %r40};

BB24_18:
	@%p14 bra 	BB24_21;
	bra.uni 	BB24_19;

BB24_21:
	selp.b32	%r42, %r1, 0, %p29;
	or.b32  	%r43, %r42, 2146435072;
	setp.lt.s32	%p35, %r3, 0;
	selp.b32	%r44, %r43, %r42, %p35;
	mov.u32 	%r45, 0;
	mov.b64 	%fd224, {%r45, %r44};
	bra.uni 	BB24_22;

BB24_19:
	setp.gt.s32	%p32, %r1, -1;
	@%p32 bra 	BB24_22;

	cvt.rzi.f64.f64	%fd141, %fd139;
	setp.neu.f64	%p33, %fd141, 0d4000000000000000;
	selp.f64	%fd224, 0dFFF8000000000000, %fd224, %p33;

BB24_22:
	add.f64 	%fd225, %fd134, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd225;
	}
	and.b32  	%r47, %r46, 2146435072;
	setp.ne.s32	%p36, %r47, 2146435072;
	@%p36 bra 	BB24_23;

	setp.gtu.f64	%p37, %fd1, 0d7FF0000000000000;
	@%p37 bra 	BB24_32;

	and.b32  	%r48, %r3, 2147483647;
	setp.ne.s32	%p38, %r48, 2146435072;
	@%p38 bra 	BB24_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd139;
	}
	setp.eq.s32	%p39, %r49, 0;
	@%p39 bra 	BB24_31;

BB24_27:
	and.b32  	%r50, %r1, 2147483647;
	setp.ne.s32	%p40, %r50, 2146435072;
	@%p40 bra 	BB24_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd134;
	}
	setp.ne.s32	%p41, %r51, 0;
	mov.f64 	%fd225, %fd224;
	@%p41 bra 	BB24_32;

	shr.s32 	%r52, %r3, 31;
	and.b32  	%r53, %r52, -2146435072;
	add.s32 	%r54, %r53, 2146435072;
	or.b32  	%r55, %r54, -2147483648;
	selp.b32	%r56, %r55, %r54, %p2;
	mov.u32 	%r57, 0;
	mov.b64 	%fd225, {%r57, %r56};
	bra.uni 	BB24_32;

BB24_23:
	mov.f64 	%fd225, %fd224;
	bra.uni 	BB24_32;

BB24_28:
	mov.f64 	%fd225, %fd224;
	bra.uni 	BB24_32;

BB24_31:
	setp.gt.f64	%p42, %fd1, 0d3FF0000000000000;
	selp.b32	%r58, 2146435072, 0, %p42;
	xor.b32  	%r59, %r58, 2146435072;
	setp.lt.s32	%p43, %r3, 0;
	selp.b32	%r60, %r59, %r58, %p43;
	setp.eq.f64	%p44, %fd134, 0dBFF0000000000000;
	selp.b32	%r61, 1072693248, %r60, %p44;
	mov.u32 	%r62, 0;
	mov.b64 	%fd225, {%r62, %r61};

BB24_32:
	selp.f64	%fd24, 0d3FF0000000000000, %fd225, %p28;
	fma.rn.f64 	%fd143, %fd24, 0d40A338C000000000, %fd13;
	fma.rn.f64 	%fd25, %fd12, 0dC09DE68000000000, %fd143;
	mov.f64 	%fd144, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd144;
	}
	bfe.u32 	%r63, %r4, 20, 11;
	add.s32 	%r64, %r63, -1012;
	mov.u64 	%rd11, 4616189618054758400;
	shl.b64 	%rd3, %rd11, %r64;
	setp.eq.s64	%p46, %rd3, -9223372036854775808;
	// Callseq Start 552
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd144;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd227, [retval0+0];
	
	//{
	}// Callseq End 552
	and.pred  	%p3, %p13, %p46;
	@!%p3 bra 	BB24_34;
	bra.uni 	BB24_33;

BB24_33:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd227;
	}
	xor.b32  	%r66, %r65, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd227;
	}
	mov.b64 	%fd227, {%r67, %r66};

BB24_34:
	@%p14 bra 	BB24_37;
	bra.uni 	BB24_35;

BB24_37:
	selp.b32	%r68, %r1, 0, %p46;
	or.b32  	%r69, %r68, 2146435072;
	setp.lt.s32	%p52, %r4, 0;
	selp.b32	%r70, %r69, %r68, %p52;
	mov.u32 	%r71, 0;
	mov.b64 	%fd227, {%r71, %r70};
	bra.uni 	BB24_38;

BB24_35:
	setp.gt.s32	%p49, %r1, -1;
	@%p49 bra 	BB24_38;

	cvt.rzi.f64.f64	%fd146, %fd144;
	setp.neu.f64	%p50, %fd146, 0d4010000000000000;
	selp.f64	%fd227, 0dFFF8000000000000, %fd227, %p50;

BB24_38:
	add.f64 	%fd228, %fd134, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd228;
	}
	and.b32  	%r73, %r72, 2146435072;
	setp.ne.s32	%p53, %r73, 2146435072;
	@%p53 bra 	BB24_39;

	setp.gtu.f64	%p54, %fd1, 0d7FF0000000000000;
	@%p54 bra 	BB24_48;

	and.b32  	%r74, %r4, 2147483647;
	setp.ne.s32	%p55, %r74, 2146435072;
	@%p55 bra 	BB24_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd144;
	}
	setp.eq.s32	%p56, %r75, 0;
	@%p56 bra 	BB24_47;

BB24_43:
	and.b32  	%r76, %r1, 2147483647;
	setp.ne.s32	%p57, %r76, 2146435072;
	@%p57 bra 	BB24_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd134;
	}
	setp.ne.s32	%p58, %r77, 0;
	mov.f64 	%fd228, %fd227;
	@%p58 bra 	BB24_48;

	shr.s32 	%r78, %r4, 31;
	and.b32  	%r79, %r78, -2146435072;
	add.s32 	%r80, %r79, 2146435072;
	or.b32  	%r81, %r80, -2147483648;
	selp.b32	%r82, %r81, %r80, %p3;
	mov.u32 	%r83, 0;
	mov.b64 	%fd228, {%r83, %r82};
	bra.uni 	BB24_48;

BB24_39:
	mov.f64 	%fd228, %fd227;
	bra.uni 	BB24_48;

BB24_44:
	mov.f64 	%fd228, %fd227;
	bra.uni 	BB24_48;

BB24_47:
	setp.gt.f64	%p59, %fd1, 0d3FF0000000000000;
	selp.b32	%r84, 2146435072, 0, %p59;
	xor.b32  	%r85, %r84, 2146435072;
	setp.lt.s32	%p60, %r4, 0;
	selp.b32	%r86, %r85, %r84, %p60;
	setp.eq.f64	%p61, %fd134, 0dBFF0000000000000;
	selp.b32	%r87, 1072693248, %r86, %p61;
	mov.u32 	%r88, 0;
	mov.b64 	%fd228, {%r88, %r87};

BB24_48:
	selp.f64	%fd36, 0d3FF0000000000000, %fd228, %p28;
	fma.rn.f64 	%fd37, %fd36, 0d4081160000000000, %fd25;
	abs.f64 	%fd38, %fd133;
	// Callseq Start 553
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd139;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd230, [retval0+0];
	
	//{
	}// Callseq End 553
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd133;
	}
	setp.lt.s32	%p63, %r5, 0;
	and.pred  	%p4, %p63, %p29;
	@!%p4 bra 	BB24_50;
	bra.uni 	BB24_49;

BB24_49:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd230;
	}
	xor.b32  	%r90, %r89, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r91, %temp}, %fd230;
	}
	mov.b64 	%fd230, {%r91, %r90};

BB24_50:
	setp.eq.f64	%p65, %fd133, 0d0000000000000000;
	@%p65 bra 	BB24_53;
	bra.uni 	BB24_51;

BB24_53:
	selp.b32	%r92, %r5, 0, %p29;
	or.b32  	%r93, %r92, 2146435072;
	setp.lt.s32	%p69, %r3, 0;
	selp.b32	%r94, %r93, %r92, %p69;
	mov.u32 	%r95, 0;
	mov.b64 	%fd230, {%r95, %r94};
	bra.uni 	BB24_54;

BB24_51:
	setp.gt.s32	%p66, %r5, -1;
	@%p66 bra 	BB24_54;

	cvt.rzi.f64.f64	%fd150, %fd139;
	setp.neu.f64	%p67, %fd150, 0d4000000000000000;
	selp.f64	%fd230, 0dFFF8000000000000, %fd230, %p67;

BB24_54:
	add.f64 	%fd231, %fd133, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd231;
	}
	and.b32  	%r97, %r96, 2146435072;
	setp.ne.s32	%p70, %r97, 2146435072;
	@%p70 bra 	BB24_55;

	setp.gtu.f64	%p71, %fd38, 0d7FF0000000000000;
	@%p71 bra 	BB24_64;

	and.b32  	%r98, %r3, 2147483647;
	setp.ne.s32	%p72, %r98, 2146435072;
	@%p72 bra 	BB24_59;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r99, %temp}, %fd139;
	}
	setp.eq.s32	%p73, %r99, 0;
	@%p73 bra 	BB24_63;

BB24_59:
	and.b32  	%r100, %r5, 2147483647;
	setp.ne.s32	%p74, %r100, 2146435072;
	@%p74 bra 	BB24_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd133;
	}
	setp.ne.s32	%p75, %r101, 0;
	mov.f64 	%fd231, %fd230;
	@%p75 bra 	BB24_64;

	shr.s32 	%r102, %r3, 31;
	and.b32  	%r103, %r102, -2146435072;
	add.s32 	%r104, %r103, 2146435072;
	or.b32  	%r105, %r104, -2147483648;
	selp.b32	%r106, %r105, %r104, %p4;
	mov.u32 	%r107, 0;
	mov.b64 	%fd231, {%r107, %r106};
	bra.uni 	BB24_64;

BB24_55:
	mov.f64 	%fd231, %fd230;
	bra.uni 	BB24_64;

BB24_60:
	mov.f64 	%fd231, %fd230;
	bra.uni 	BB24_64;

BB24_63:
	setp.gt.f64	%p76, %fd38, 0d3FF0000000000000;
	selp.b32	%r108, 2146435072, 0, %p76;
	xor.b32  	%r109, %r108, 2146435072;
	setp.lt.s32	%p77, %r3, 0;
	selp.b32	%r110, %r109, %r108, %p77;
	setp.eq.f64	%p78, %fd133, 0dBFF0000000000000;
	selp.b32	%r111, 1072693248, %r110, %p78;
	mov.u32 	%r112, 0;
	mov.b64 	%fd231, {%r112, %r111};

BB24_64:
	setp.eq.f64	%p79, %fd133, 0d3FF0000000000000;
	selp.f64	%fd152, 0d3FF0000000000000, %fd231, %p79;
	mul.f64 	%fd153, %fd12, %fd37;
	mul.f64 	%fd49, %fd153, %fd152;
	mul.f64 	%fd50, %fd134, 0dC0B55B8000000000;
	add.f64 	%fd154, %fd50, 0d4089A10000000000;
	fma.rn.f64 	%fd155, %fd24, 0d40C806F000000000, %fd154;
	fma.rn.f64 	%fd156, %fd12, 0dC0C66CE000000000, %fd155;
	fma.rn.f64 	%fd51, %fd36, 0d40ADE68000000000, %fd156;
	// Callseq Start 554
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd135;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd233, [retval0+0];
	
	//{
	}// Callseq End 554
	and.pred  	%p5, %p63, %p12;
	@!%p5 bra 	BB24_66;
	bra.uni 	BB24_65;

BB24_65:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd233;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd233;
	}
	mov.b64 	%fd233, {%r115, %r114};

BB24_66:
	@%p65 bra 	BB24_69;
	bra.uni 	BB24_67;

BB24_69:
	selp.b32	%r116, %r5, 0, %p12;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p86, %r2, 0;
	selp.b32	%r118, %r117, %r116, %p86;
	mov.u32 	%r119, 0;
	mov.b64 	%fd233, {%r119, %r118};
	bra.uni 	BB24_70;

BB24_67:
	setp.gt.s32	%p83, %r5, -1;
	@%p83 bra 	BB24_70;

	cvt.rzi.f64.f64	%fd159, %fd135;
	setp.neu.f64	%p84, %fd159, 0d4008000000000000;
	selp.f64	%fd233, 0dFFF8000000000000, %fd233, %p84;

BB24_70:
	add.f64 	%fd234, %fd133, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd234;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p87, %r121, 2146435072;
	@%p87 bra 	BB24_71;

	setp.gtu.f64	%p88, %fd38, 0d7FF0000000000000;
	@%p88 bra 	BB24_80;

	and.b32  	%r122, %r2, 2147483647;
	setp.ne.s32	%p89, %r122, 2146435072;
	@%p89 bra 	BB24_75;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd135;
	}
	setp.eq.s32	%p90, %r123, 0;
	@%p90 bra 	BB24_79;

BB24_75:
	and.b32  	%r124, %r5, 2147483647;
	setp.ne.s32	%p91, %r124, 2146435072;
	@%p91 bra 	BB24_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r125, %temp}, %fd133;
	}
	setp.ne.s32	%p92, %r125, 0;
	mov.f64 	%fd234, %fd233;
	@%p92 bra 	BB24_80;

	shr.s32 	%r126, %r2, 31;
	and.b32  	%r127, %r126, -2146435072;
	add.s32 	%r128, %r127, 2146435072;
	or.b32  	%r129, %r128, -2147483648;
	selp.b32	%r130, %r129, %r128, %p5;
	mov.u32 	%r131, 0;
	mov.b64 	%fd234, {%r131, %r130};
	bra.uni 	BB24_80;

BB24_71:
	mov.f64 	%fd234, %fd233;
	bra.uni 	BB24_80;

BB24_76:
	mov.f64 	%fd234, %fd233;
	bra.uni 	BB24_80;

BB24_79:
	setp.gt.f64	%p93, %fd38, 0d3FF0000000000000;
	selp.b32	%r132, 2146435072, 0, %p93;
	xor.b32  	%r133, %r132, 2146435072;
	setp.lt.s32	%p94, %r2, 0;
	selp.b32	%r134, %r133, %r132, %p94;
	setp.eq.f64	%p95, %fd133, 0dBFF0000000000000;
	selp.b32	%r135, 1072693248, %r134, %p95;
	mov.u32 	%r136, 0;
	mov.b64 	%fd234, {%r136, %r135};

BB24_80:
	selp.f64	%fd161, 0d3FF0000000000000, %fd234, %p79;
	mul.f64 	%fd162, %fd24, %fd51;
	mul.f64 	%fd163, %fd162, %fd161;
	div.rn.f64 	%fd164, %fd163, 0dC008000000000000;
	fma.rn.f64 	%fd62, %fd49, 0d3FE0000000000000, %fd164;
	fma.rn.f64 	%fd165, %fd134, 0dC0C004A000000000, 0d4089A10000000000;
	mul.f64 	%fd63, %fd24, 0d40D806F000000000;
	add.f64 	%fd166, %fd165, %fd63;
	fma.rn.f64 	%fd167, %fd12, 0dC0DC081800000000, %fd166;
	fma.rn.f64 	%fd64, %fd36, 0d40C66CE000000000, %fd167;
	// Callseq Start 555
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd144;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd236, [retval0+0];
	
	//{
	}// Callseq End 555
	and.pred  	%p6, %p63, %p46;
	@!%p6 bra 	BB24_82;
	bra.uni 	BB24_81;

BB24_81:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd236;
	}
	xor.b32  	%r138, %r137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r139, %temp}, %fd236;
	}
	mov.b64 	%fd236, {%r139, %r138};

BB24_82:
	@%p65 bra 	BB24_85;
	bra.uni 	BB24_83;

BB24_85:
	selp.b32	%r140, %r5, 0, %p46;
	or.b32  	%r141, %r140, 2146435072;
	setp.lt.s32	%p103, %r4, 0;
	selp.b32	%r142, %r141, %r140, %p103;
	mov.u32 	%r143, 0;
	mov.b64 	%fd236, {%r143, %r142};
	bra.uni 	BB24_86;

BB24_83:
	setp.gt.s32	%p100, %r5, -1;
	@%p100 bra 	BB24_86;

	cvt.rzi.f64.f64	%fd170, %fd144;
	setp.neu.f64	%p101, %fd170, 0d4010000000000000;
	selp.f64	%fd236, 0dFFF8000000000000, %fd236, %p101;

BB24_86:
	add.f64 	%fd237, %fd133, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd237;
	}
	and.b32  	%r145, %r144, 2146435072;
	setp.ne.s32	%p104, %r145, 2146435072;
	@%p104 bra 	BB24_87;

	setp.gtu.f64	%p105, %fd38, 0d7FF0000000000000;
	@%p105 bra 	BB24_96;

	and.b32  	%r146, %r4, 2147483647;
	setp.ne.s32	%p106, %r146, 2146435072;
	@%p106 bra 	BB24_91;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd144;
	}
	setp.eq.s32	%p107, %r147, 0;
	@%p107 bra 	BB24_95;

BB24_91:
	and.b32  	%r148, %r5, 2147483647;
	setp.ne.s32	%p108, %r148, 2146435072;
	@%p108 bra 	BB24_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r149, %temp}, %fd133;
	}
	setp.ne.s32	%p109, %r149, 0;
	mov.f64 	%fd237, %fd236;
	@%p109 bra 	BB24_96;

	shr.s32 	%r150, %r4, 31;
	and.b32  	%r151, %r150, -2146435072;
	add.s32 	%r152, %r151, 2146435072;
	or.b32  	%r153, %r152, -2147483648;
	selp.b32	%r154, %r153, %r152, %p6;
	mov.u32 	%r155, 0;
	mov.b64 	%fd237, {%r155, %r154};
	bra.uni 	BB24_96;

BB24_87:
	mov.f64 	%fd237, %fd236;
	bra.uni 	BB24_96;

BB24_92:
	mov.f64 	%fd237, %fd236;
	bra.uni 	BB24_96;

BB24_95:
	setp.gt.f64	%p110, %fd38, 0d3FF0000000000000;
	selp.b32	%r156, 2146435072, 0, %p110;
	xor.b32  	%r157, %r156, 2146435072;
	setp.lt.s32	%p111, %r4, 0;
	selp.b32	%r158, %r157, %r156, %p111;
	setp.eq.f64	%p112, %fd133, 0dBFF0000000000000;
	selp.b32	%r159, 1072693248, %r158, %p112;
	mov.u32 	%r160, 0;
	mov.b64 	%fd237, {%r160, %r159};

BB24_96:
	selp.f64	%fd172, 0d3FF0000000000000, %fd237, %p79;
	mul.f64 	%fd173, %fd64, %fd134;
	mul.f64 	%fd174, %fd173, %fd172;
	fma.rn.f64 	%fd75, %fd174, 0d3FD0000000000000, %fd62;
	mov.f64 	%fd175, 0dC071160000000000;
	sub.f64 	%fd176, %fd175, %fd50;
	sub.f64 	%fd177, %fd176, %fd63;
	fma.rn.f64 	%fd178, %fd12, 0d40E2B01000000000, %fd177;
	fma.rn.f64 	%fd76, %fd36, 0dC0D2B01000000000, %fd178;
	mov.f64 	%fd179, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd179;
	}
	bfe.u32 	%r161, %r6, 20, 11;
	add.s32 	%r162, %r161, -1012;
	mov.u64 	%rd12, 4617315517961601024;
	shl.b64 	%rd4, %rd12, %r162;
	setp.eq.s64	%p114, %rd4, -9223372036854775808;
	// Callseq Start 556
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd179;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd239, [retval0+0];
	
	//{
	}// Callseq End 556
	and.pred  	%p7, %p63, %p114;
	@!%p7 bra 	BB24_98;
	bra.uni 	BB24_97;

BB24_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd239;
	}
	xor.b32  	%r164, %r163, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r165, %temp}, %fd239;
	}
	mov.b64 	%fd239, {%r165, %r164};

BB24_98:
	@%p65 bra 	BB24_101;
	bra.uni 	BB24_99;

BB24_101:
	selp.b32	%r166, %r5, 0, %p114;
	or.b32  	%r167, %r166, 2146435072;
	setp.lt.s32	%p120, %r6, 0;
	selp.b32	%r168, %r167, %r166, %p120;
	mov.u32 	%r169, 0;
	mov.b64 	%fd239, {%r169, %r168};
	bra.uni 	BB24_102;

BB24_99:
	setp.gt.s32	%p117, %r5, -1;
	@%p117 bra 	BB24_102;

	cvt.rzi.f64.f64	%fd181, %fd179;
	setp.neu.f64	%p118, %fd181, 0d4014000000000000;
	selp.f64	%fd239, 0dFFF8000000000000, %fd239, %p118;

BB24_102:
	add.f64 	%fd240, %fd133, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd240;
	}
	and.b32  	%r171, %r170, 2146435072;
	setp.ne.s32	%p121, %r171, 2146435072;
	@%p121 bra 	BB24_103;

	setp.gtu.f64	%p122, %fd38, 0d7FF0000000000000;
	@%p122 bra 	BB24_112;

	and.b32  	%r172, %r6, 2147483647;
	setp.ne.s32	%p123, %r172, 2146435072;
	@%p123 bra 	BB24_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd179;
	}
	setp.eq.s32	%p124, %r173, 0;
	@%p124 bra 	BB24_111;

BB24_107:
	and.b32  	%r174, %r5, 2147483647;
	setp.ne.s32	%p125, %r174, 2146435072;
	@%p125 bra 	BB24_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r175, %temp}, %fd133;
	}
	setp.ne.s32	%p126, %r175, 0;
	mov.f64 	%fd240, %fd239;
	@%p126 bra 	BB24_112;

	shr.s32 	%r176, %r6, 31;
	and.b32  	%r177, %r176, -2146435072;
	add.s32 	%r178, %r177, 2146435072;
	or.b32  	%r179, %r178, -2147483648;
	selp.b32	%r180, %r179, %r178, %p7;
	mov.u32 	%r181, 0;
	mov.b64 	%fd240, {%r181, %r180};
	bra.uni 	BB24_112;

BB24_103:
	mov.f64 	%fd240, %fd239;
	bra.uni 	BB24_112;

BB24_108:
	mov.f64 	%fd240, %fd239;
	bra.uni 	BB24_112;

BB24_111:
	setp.gt.f64	%p127, %fd38, 0d3FF0000000000000;
	selp.b32	%r182, 2146435072, 0, %p127;
	xor.b32  	%r183, %r182, 2146435072;
	setp.lt.s32	%p128, %r6, 0;
	selp.b32	%r184, %r183, %r182, %p128;
	setp.eq.f64	%p129, %fd133, 0dBFF0000000000000;
	selp.b32	%r185, 1072693248, %r184, %p129;
	mov.u32 	%r186, 0;
	mov.b64 	%fd240, {%r186, %r185};

BB24_112:
	selp.f64	%fd183, 0d3FF0000000000000, %fd240, %p79;
	mul.f64 	%fd184, %fd76, %fd183;
	div.rn.f64 	%fd185, %fd184, 0d4014000000000000;
	add.f64 	%fd87, %fd75, %fd185;
	fma.rn.f64 	%fd186, %fd134, 0d40C806F000000000, 0dC0955B8000000000;
	fma.rn.f64 	%fd187, %fd24, 0dC0DC081800000000, %fd186;
	fma.rn.f64 	%fd88, %fd12, 0d40D2B01000000000, %fd187;
	mov.f64 	%fd188, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd188;
	}
	bfe.u32 	%r187, %r7, 20, 11;
	add.s32 	%r188, %r187, -1012;
	mov.u64 	%rd13, 4618441417868443648;
	shl.b64 	%rd5, %rd13, %r188;
	setp.eq.s64	%p131, %rd5, -9223372036854775808;
	// Callseq Start 557
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd242, [retval0+0];
	
	//{
	}// Callseq End 557
	and.pred  	%p8, %p63, %p131;
	@!%p8 bra 	BB24_114;
	bra.uni 	BB24_113;

BB24_113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd242;
	}
	xor.b32  	%r190, %r189, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r191, %temp}, %fd242;
	}
	mov.b64 	%fd242, {%r191, %r190};

BB24_114:
	@%p65 bra 	BB24_117;
	bra.uni 	BB24_115;

BB24_117:
	selp.b32	%r192, %r5, 0, %p131;
	or.b32  	%r193, %r192, 2146435072;
	setp.lt.s32	%p137, %r7, 0;
	selp.b32	%r194, %r193, %r192, %p137;
	mov.u32 	%r195, 0;
	mov.b64 	%fd242, {%r195, %r194};
	bra.uni 	BB24_118;

BB24_115:
	setp.gt.s32	%p134, %r5, -1;
	@%p134 bra 	BB24_118;

	cvt.rzi.f64.f64	%fd190, %fd188;
	setp.neu.f64	%p135, %fd190, 0d4018000000000000;
	selp.f64	%fd242, 0dFFF8000000000000, %fd242, %p135;

BB24_118:
	add.f64 	%fd243, %fd133, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r196}, %fd243;
	}
	and.b32  	%r197, %r196, 2146435072;
	setp.ne.s32	%p138, %r197, 2146435072;
	@%p138 bra 	BB24_119;

	setp.gtu.f64	%p139, %fd38, 0d7FF0000000000000;
	@%p139 bra 	BB24_128;

	and.b32  	%r198, %r7, 2147483647;
	setp.ne.s32	%p140, %r198, 2146435072;
	@%p140 bra 	BB24_123;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r199, %temp}, %fd188;
	}
	setp.eq.s32	%p141, %r199, 0;
	@%p141 bra 	BB24_127;

BB24_123:
	and.b32  	%r200, %r5, 2147483647;
	setp.ne.s32	%p142, %r200, 2146435072;
	@%p142 bra 	BB24_124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r201, %temp}, %fd133;
	}
	setp.ne.s32	%p143, %r201, 0;
	mov.f64 	%fd243, %fd242;
	@%p143 bra 	BB24_128;

	shr.s32 	%r202, %r7, 31;
	and.b32  	%r203, %r202, -2146435072;
	add.s32 	%r204, %r203, 2146435072;
	or.b32  	%r205, %r204, -2147483648;
	selp.b32	%r206, %r205, %r204, %p8;
	mov.u32 	%r207, 0;
	mov.b64 	%fd243, {%r207, %r206};
	bra.uni 	BB24_128;

BB24_119:
	mov.f64 	%fd243, %fd242;
	bra.uni 	BB24_128;

BB24_124:
	mov.f64 	%fd243, %fd242;
	bra.uni 	BB24_128;

BB24_127:
	setp.gt.f64	%p144, %fd38, 0d3FF0000000000000;
	selp.b32	%r208, 2146435072, 0, %p144;
	xor.b32  	%r209, %r208, 2146435072;
	setp.lt.s32	%p145, %r7, 0;
	selp.b32	%r210, %r209, %r208, %p145;
	setp.eq.f64	%p146, %fd133, 0dBFF0000000000000;
	selp.b32	%r211, 1072693248, %r210, %p146;
	mov.u32 	%r212, 0;
	mov.b64 	%fd243, {%r212, %r211};

BB24_128:
	selp.f64	%fd192, 0d3FF0000000000000, %fd243, %p79;
	mul.f64 	%fd193, %fd88, %fd192;
	div.rn.f64 	%fd194, %fd193, 0d4018000000000000;
	add.f64 	%fd99, %fd87, %fd194;
	mov.f64 	%fd195, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd195;
	}
	bfe.u32 	%r213, %r8, 20, 11;
	add.s32 	%r214, %r213, -1012;
	mov.u64 	%rd14, 4619567317775286272;
	shl.b64 	%rd6, %rd14, %r214;
	setp.eq.s64	%p148, %rd6, -9223372036854775808;
	// Callseq Start 558
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd195;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd245, [retval0+0];
	
	//{
	}// Callseq End 558
	and.pred  	%p9, %p63, %p148;
	@!%p9 bra 	BB24_130;
	bra.uni 	BB24_129;

BB24_129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r215}, %fd245;
	}
	xor.b32  	%r216, %r215, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r217, %temp}, %fd245;
	}
	mov.b64 	%fd245, {%r217, %r216};

BB24_130:
	@%p65 bra 	BB24_133;
	bra.uni 	BB24_131;

BB24_133:
	selp.b32	%r218, %r5, 0, %p148;
	or.b32  	%r219, %r218, 2146435072;
	setp.lt.s32	%p154, %r8, 0;
	selp.b32	%r220, %r219, %r218, %p154;
	mov.u32 	%r221, 0;
	mov.b64 	%fd245, {%r221, %r220};
	bra.uni 	BB24_134;

BB24_131:
	setp.gt.s32	%p151, %r5, -1;
	@%p151 bra 	BB24_134;

	cvt.rzi.f64.f64	%fd197, %fd195;
	setp.neu.f64	%p152, %fd197, 0d401C000000000000;
	selp.f64	%fd245, 0dFFF8000000000000, %fd245, %p152;

BB24_134:
	add.f64 	%fd246, %fd133, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd246;
	}
	and.b32  	%r223, %r222, 2146435072;
	setp.ne.s32	%p155, %r223, 2146435072;
	@%p155 bra 	BB24_135;

	setp.gtu.f64	%p156, %fd38, 0d7FF0000000000000;
	@%p156 bra 	BB24_144;

	and.b32  	%r224, %r8, 2147483647;
	setp.ne.s32	%p157, %r224, 2146435072;
	@%p157 bra 	BB24_139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r225, %temp}, %fd195;
	}
	setp.eq.s32	%p158, %r225, 0;
	@%p158 bra 	BB24_143;

BB24_139:
	and.b32  	%r226, %r5, 2147483647;
	setp.ne.s32	%p159, %r226, 2146435072;
	@%p159 bra 	BB24_140;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r227, %temp}, %fd133;
	}
	setp.ne.s32	%p160, %r227, 0;
	mov.f64 	%fd246, %fd245;
	@%p160 bra 	BB24_144;

	shr.s32 	%r228, %r8, 31;
	and.b32  	%r229, %r228, -2146435072;
	add.s32 	%r230, %r229, 2146435072;
	or.b32  	%r231, %r230, -2147483648;
	selp.b32	%r232, %r231, %r230, %p9;
	mov.u32 	%r233, 0;
	mov.b64 	%fd246, {%r233, %r232};
	bra.uni 	BB24_144;

BB24_135:
	mov.f64 	%fd246, %fd245;
	bra.uni 	BB24_144;

BB24_140:
	mov.f64 	%fd246, %fd245;
	bra.uni 	BB24_144;

BB24_143:
	setp.gt.f64	%p161, %fd38, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p161;
	xor.b32  	%r235, %r234, 2146435072;
	setp.lt.s32	%p162, %r8, 0;
	selp.b32	%r236, %r235, %r234, %p162;
	setp.eq.f64	%p163, %fd133, 0dBFF0000000000000;
	selp.b32	%r237, 1072693248, %r236, %p163;
	mov.u32 	%r238, 0;
	mov.b64 	%fd246, {%r238, %r237};

BB24_144:
	selp.f64	%fd199, 0d3FF0000000000000, %fd246, %p79;
	mul.f64 	%fd200, %fd134, 0dC0C66CE000000000;
	mov.f64 	%fd201, 0dC0A338C000000000;
	sub.f64 	%fd202, %fd201, %fd200;
	fma.rn.f64 	%fd203, %fd24, 0dC0C66CE000000000, %fd202;
	mul.f64 	%fd204, %fd203, %fd199;
	div.rn.f64 	%fd205, %fd204, 0d401C000000000000;
	add.f64 	%fd110, %fd99, %fd205;
	fma.rn.f64 	%fd111, %fd134, 0d40ADE68000000000, 0dC09DE68000000000;
	mov.f64 	%fd206, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd206;
	}
	bfe.u32 	%r239, %r9, 20, 11;
	add.s32 	%r240, %r239, -1012;
	mov.u64 	%rd15, 4620693217682128896;
	shl.b64 	%rd7, %rd15, %r240;
	setp.eq.s64	%p165, %rd7, -9223372036854775808;
	// Callseq Start 559
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd206;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd248, [retval0+0];
	
	//{
	}// Callseq End 559
	and.pred  	%p10, %p63, %p165;
	@!%p10 bra 	BB24_146;
	bra.uni 	BB24_145;

BB24_145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd248;
	}
	xor.b32  	%r242, %r241, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r243, %temp}, %fd248;
	}
	mov.b64 	%fd248, {%r243, %r242};

BB24_146:
	@%p65 bra 	BB24_149;
	bra.uni 	BB24_147;

BB24_149:
	selp.b32	%r244, %r5, 0, %p165;
	or.b32  	%r245, %r244, 2146435072;
	setp.lt.s32	%p171, %r9, 0;
	selp.b32	%r246, %r245, %r244, %p171;
	mov.u32 	%r247, 0;
	mov.b64 	%fd248, {%r247, %r246};
	bra.uni 	BB24_150;

BB24_147:
	setp.gt.s32	%p168, %r5, -1;
	@%p168 bra 	BB24_150;

	cvt.rzi.f64.f64	%fd208, %fd206;
	setp.neu.f64	%p169, %fd208, 0d4020000000000000;
	selp.f64	%fd248, 0dFFF8000000000000, %fd248, %p169;

BB24_150:
	add.f64 	%fd249, %fd133, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd249;
	}
	and.b32  	%r249, %r248, 2146435072;
	setp.ne.s32	%p172, %r249, 2146435072;
	@%p172 bra 	BB24_151;

	setp.gtu.f64	%p173, %fd38, 0d7FF0000000000000;
	@%p173 bra 	BB24_160;

	and.b32  	%r250, %r9, 2147483647;
	setp.ne.s32	%p174, %r250, 2146435072;
	@%p174 bra 	BB24_155;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r251, %temp}, %fd206;
	}
	setp.eq.s32	%p175, %r251, 0;
	@%p175 bra 	BB24_159;

BB24_155:
	and.b32  	%r252, %r5, 2147483647;
	setp.ne.s32	%p176, %r252, 2146435072;
	@%p176 bra 	BB24_156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r253, %temp}, %fd133;
	}
	setp.ne.s32	%p177, %r253, 0;
	mov.f64 	%fd249, %fd248;
	@%p177 bra 	BB24_160;

	shr.s32 	%r254, %r9, 31;
	and.b32  	%r255, %r254, -2146435072;
	add.s32 	%r256, %r255, 2146435072;
	or.b32  	%r257, %r256, -2147483648;
	selp.b32	%r258, %r257, %r256, %p10;
	mov.u32 	%r259, 0;
	mov.b64 	%fd249, {%r259, %r258};
	bra.uni 	BB24_160;

BB24_151:
	mov.f64 	%fd249, %fd248;
	bra.uni 	BB24_160;

BB24_156:
	mov.f64 	%fd249, %fd248;
	bra.uni 	BB24_160;

BB24_159:
	setp.gt.f64	%p178, %fd38, 0d3FF0000000000000;
	selp.b32	%r260, 2146435072, 0, %p178;
	xor.b32  	%r261, %r260, 2146435072;
	setp.lt.s32	%p179, %r9, 0;
	selp.b32	%r262, %r261, %r260, %p179;
	setp.eq.f64	%p180, %fd133, 0dBFF0000000000000;
	selp.b32	%r263, 1072693248, %r262, %p180;
	mov.u32 	%r264, 0;
	mov.b64 	%fd249, {%r264, %r263};

BB24_160:
	selp.f64	%fd210, 0d3FF0000000000000, %fd249, %p79;
	mul.f64 	%fd211, %fd111, %fd210;
	fma.rn.f64 	%fd122, %fd211, 0d3FC0000000000000, %fd110;
	mov.f64 	%fd212, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd212;
	}
	bfe.u32 	%r265, %r10, 20, 11;
	add.s32 	%r266, %r265, -1012;
	mov.u64 	%rd16, 4621256167635550208;
	shl.b64 	%rd8, %rd16, %r266;
	setp.eq.s64	%p182, %rd8, -9223372036854775808;
	// Callseq Start 560
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd212;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd251, [retval0+0];
	
	//{
	}// Callseq End 560
	and.pred  	%p11, %p63, %p182;
	@!%p11 bra 	BB24_162;
	bra.uni 	BB24_161;

BB24_161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r267}, %fd251;
	}
	xor.b32  	%r268, %r267, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r269, %temp}, %fd251;
	}
	mov.b64 	%fd251, {%r269, %r268};

BB24_162:
	@%p65 bra 	BB24_165;
	bra.uni 	BB24_163;

BB24_165:
	selp.b32	%r270, %r5, 0, %p182;
	or.b32  	%r271, %r270, 2146435072;
	setp.lt.s32	%p188, %r10, 0;
	selp.b32	%r272, %r271, %r270, %p188;
	mov.u32 	%r273, 0;
	mov.b64 	%fd251, {%r273, %r272};
	bra.uni 	BB24_166;

BB24_163:
	setp.gt.s32	%p185, %r5, -1;
	@%p185 bra 	BB24_166;

	cvt.rzi.f64.f64	%fd214, %fd212;
	setp.neu.f64	%p186, %fd214, 0d4022000000000000;
	selp.f64	%fd251, 0dFFF8000000000000, %fd251, %p186;

BB24_166:
	add.f64 	%fd252, %fd133, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r274}, %fd252;
	}
	and.b32  	%r275, %r274, 2146435072;
	setp.ne.s32	%p189, %r275, 2146435072;
	@%p189 bra 	BB24_167;

	setp.gtu.f64	%p190, %fd38, 0d7FF0000000000000;
	@%p190 bra 	BB24_176;

	and.b32  	%r276, %r10, 2147483647;
	setp.ne.s32	%p191, %r276, 2146435072;
	@%p191 bra 	BB24_171;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd212;
	}
	setp.eq.s32	%p192, %r277, 0;
	@%p192 bra 	BB24_175;

BB24_171:
	and.b32  	%r278, %r5, 2147483647;
	setp.ne.s32	%p193, %r278, 2146435072;
	@%p193 bra 	BB24_172;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r279, %temp}, %fd133;
	}
	setp.ne.s32	%p194, %r279, 0;
	mov.f64 	%fd252, %fd251;
	@%p194 bra 	BB24_176;

	shr.s32 	%r280, %r10, 31;
	and.b32  	%r281, %r280, -2146435072;
	add.s32 	%r282, %r281, 2146435072;
	or.b32  	%r283, %r282, -2147483648;
	selp.b32	%r284, %r283, %r282, %p11;
	mov.u32 	%r285, 0;
	mov.b64 	%fd252, {%r285, %r284};
	bra.uni 	BB24_176;

BB24_167:
	mov.f64 	%fd252, %fd251;
	bra.uni 	BB24_176;

BB24_172:
	mov.f64 	%fd252, %fd251;
	bra.uni 	BB24_176;

BB24_175:
	setp.gt.f64	%p195, %fd38, 0d3FF0000000000000;
	selp.b32	%r286, 2146435072, 0, %p195;
	xor.b32  	%r287, %r286, 2146435072;
	setp.lt.s32	%p196, %r10, 0;
	selp.b32	%r288, %r287, %r286, %p196;
	setp.eq.f64	%p197, %fd133, 0dBFF0000000000000;
	selp.b32	%r289, 1072693248, %r288, %p197;
	mov.u32 	%r290, 0;
	mov.b64 	%fd252, {%r290, %r289};

BB24_176:
	mul.f64 	%fd216, %fd252, 0d4081160000000000;
	div.rn.f64 	%fd217, %fd216, 0d4022000000000000;
	selp.f64	%fd218, 0d404E600000000000, %fd217, %p79;
	sub.f64 	%fd219, %fd122, %fd218;
	st.param.f64	[func_retval0+0], %fd219;
	ret;
}

	// .globl	_ZN2EW5VSBTPEdd
.visible .func  (.param .b64 func_retval0) _ZN2EW5VSBTPEdd(
	.param .b64 _ZN2EW5VSBTPEdd_param_0,
	.param .b64 _ZN2EW5VSBTPEdd_param_1,
	.param .b64 _ZN2EW5VSBTPEdd_param_2
)
{
	.reg .pred 	%p<362>;
	.reg .b32 	%r<571>;
	.reg .f64 	%fd<517>;
	.reg .b64 	%rd<25>;


	ld.param.f64 	%fd226, [_ZN2EW5VSBTPEdd_param_1];
	ld.param.f64 	%fd227, [_ZN2EW5VSBTPEdd_param_2];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd226;
	}
	mov.f64 	%fd228, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd228;
	}
	bfe.u32 	%r14, %r2, 20, 11;
	add.s32 	%r15, %r14, -1012;
	mov.u64 	%rd12, 4622382067542392832;
	shl.b64 	%rd1, %rd12, %r15;
	setp.eq.s64	%p21, %rd1, -9223372036854775808;
	abs.f64 	%fd1, %fd226;
	// Callseq Start 561
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd228;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd458, [retval0+0];
	
	//{
	}// Callseq End 561
	setp.lt.s32	%p22, %r1, 0;
	and.pred  	%p1, %p22, %p21;
	@!%p1 bra 	BB25_2;
	bra.uni 	BB25_1;

BB25_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd458;
	}
	xor.b32  	%r17, %r16, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd458;
	}
	mov.b64 	%fd458, {%r18, %r17};

BB25_2:
	setp.eq.f64	%p23, %fd226, 0d0000000000000000;
	@%p23 bra 	BB25_5;
	bra.uni 	BB25_3;

BB25_5:
	selp.b32	%r19, %r1, 0, %p21;
	or.b32  	%r20, %r19, 2146435072;
	setp.lt.s32	%p27, %r2, 0;
	selp.b32	%r21, %r20, %r19, %p27;
	mov.u32 	%r22, 0;
	mov.b64 	%fd458, {%r22, %r21};
	bra.uni 	BB25_6;

BB25_3:
	setp.gt.s32	%p24, %r1, -1;
	@%p24 bra 	BB25_6;

	cvt.rzi.f64.f64	%fd230, %fd228;
	setp.neu.f64	%p25, %fd230, 0d4026000000000000;
	selp.f64	%fd458, 0dFFF8000000000000, %fd458, %p25;

BB25_6:
	add.f64 	%fd459, %fd226, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd459;
	}
	and.b32  	%r24, %r23, 2146435072;
	setp.ne.s32	%p28, %r24, 2146435072;
	@%p28 bra 	BB25_7;

	setp.gtu.f64	%p29, %fd1, 0d7FF0000000000000;
	@%p29 bra 	BB25_16;

	and.b32  	%r25, %r2, 2147483647;
	setp.ne.s32	%p30, %r25, 2146435072;
	@%p30 bra 	BB25_11;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd228;
	}
	setp.eq.s32	%p31, %r26, 0;
	@%p31 bra 	BB25_15;

BB25_11:
	and.b32  	%r27, %r1, 2147483647;
	setp.ne.s32	%p32, %r27, 2146435072;
	@%p32 bra 	BB25_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r28, %temp}, %fd226;
	}
	setp.ne.s32	%p33, %r28, 0;
	mov.f64 	%fd459, %fd458;
	@%p33 bra 	BB25_16;

	shr.s32 	%r29, %r2, 31;
	and.b32  	%r30, %r29, -2146435072;
	add.s32 	%r31, %r30, 2146435072;
	or.b32  	%r32, %r31, -2147483648;
	selp.b32	%r33, %r32, %r31, %p1;
	mov.u32 	%r34, 0;
	mov.b64 	%fd459, {%r34, %r33};
	bra.uni 	BB25_16;

BB25_7:
	mov.f64 	%fd459, %fd458;
	bra.uni 	BB25_16;

BB25_12:
	mov.f64 	%fd459, %fd458;
	bra.uni 	BB25_16;

BB25_15:
	setp.gt.f64	%p34, %fd1, 0d3FF0000000000000;
	selp.b32	%r35, 2146435072, 0, %p34;
	xor.b32  	%r36, %r35, 2146435072;
	setp.lt.s32	%p35, %r2, 0;
	selp.b32	%r37, %r36, %r35, %p35;
	setp.eq.f64	%p36, %fd226, 0dBFF0000000000000;
	selp.b32	%r38, 1072693248, %r37, %p36;
	mov.u32 	%r39, 0;
	mov.b64 	%fd459, {%r39, %r38};

BB25_16:
	setp.eq.f64	%p37, %fd226, 0d3FF0000000000000;
	selp.f64	%fd232, 0d3FF0000000000000, %fd459, %p37;
	fma.rn.f64 	%fd233, %fd227, 0d41789C0000000000, 0dC1689C0000000000;
	mul.f64 	%fd12, %fd233, %fd232;
	mov.f64 	%fd234, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd234;
	}
	bfe.u32 	%r40, %r3, 20, 11;
	add.s32 	%r41, %r40, -1012;
	mov.u64 	%rd13, 4622945017495814144;
	shl.b64 	%rd2, %rd13, %r41;
	setp.eq.s64	%p38, %rd2, -9223372036854775808;
	// Callseq Start 562
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd234;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd461, [retval0+0];
	
	//{
	}// Callseq End 562
	and.pred  	%p2, %p22, %p38;
	@!%p2 bra 	BB25_18;
	bra.uni 	BB25_17;

BB25_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd461;
	}
	xor.b32  	%r43, %r42, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r44, %temp}, %fd461;
	}
	mov.b64 	%fd461, {%r44, %r43};

BB25_18:
	@%p23 bra 	BB25_21;
	bra.uni 	BB25_19;

BB25_21:
	selp.b32	%r45, %r1, 0, %p38;
	or.b32  	%r46, %r45, 2146435072;
	setp.lt.s32	%p44, %r3, 0;
	selp.b32	%r47, %r46, %r45, %p44;
	mov.u32 	%r48, 0;
	mov.b64 	%fd461, {%r48, %r47};
	bra.uni 	BB25_22;

BB25_19:
	setp.gt.s32	%p41, %r1, -1;
	@%p41 bra 	BB25_22;

	cvt.rzi.f64.f64	%fd236, %fd234;
	setp.neu.f64	%p42, %fd236, 0d4028000000000000;
	selp.f64	%fd461, 0dFFF8000000000000, %fd461, %p42;

BB25_22:
	add.f64 	%fd462, %fd226, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd462;
	}
	and.b32  	%r50, %r49, 2146435072;
	setp.ne.s32	%p45, %r50, 2146435072;
	@%p45 bra 	BB25_23;

	setp.gtu.f64	%p46, %fd1, 0d7FF0000000000000;
	@%p46 bra 	BB25_32;

	and.b32  	%r51, %r3, 2147483647;
	setp.ne.s32	%p47, %r51, 2146435072;
	@%p47 bra 	BB25_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r52, %temp}, %fd234;
	}
	setp.eq.s32	%p48, %r52, 0;
	@%p48 bra 	BB25_31;

BB25_27:
	and.b32  	%r53, %r1, 2147483647;
	setp.ne.s32	%p49, %r53, 2146435072;
	@%p49 bra 	BB25_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd226;
	}
	setp.ne.s32	%p50, %r54, 0;
	mov.f64 	%fd462, %fd461;
	@%p50 bra 	BB25_32;

	shr.s32 	%r55, %r3, 31;
	and.b32  	%r56, %r55, -2146435072;
	add.s32 	%r57, %r56, 2146435072;
	or.b32  	%r58, %r57, -2147483648;
	selp.b32	%r59, %r58, %r57, %p2;
	mov.u32 	%r60, 0;
	mov.b64 	%fd462, {%r60, %r59};
	bra.uni 	BB25_32;

BB25_23:
	mov.f64 	%fd462, %fd461;
	bra.uni 	BB25_32;

BB25_28:
	mov.f64 	%fd462, %fd461;
	bra.uni 	BB25_32;

BB25_31:
	setp.gt.f64	%p51, %fd1, 0d3FF0000000000000;
	selp.b32	%r61, 2146435072, 0, %p51;
	xor.b32  	%r62, %r61, 2146435072;
	setp.lt.s32	%p52, %r3, 0;
	selp.b32	%r63, %r62, %r61, %p52;
	setp.eq.f64	%p53, %fd226, 0dBFF0000000000000;
	selp.b32	%r64, 1072693248, %r63, %p53;
	mov.u32 	%r65, 0;
	mov.b64 	%fd462, {%r65, %r64};

BB25_32:
	mul.f64 	%fd238, %fd462, 0dC1420C0000000000;
	selp.f64	%fd239, 0dC1420C0000000000, %fd238, %p37;
	add.f64 	%fd23, %fd12, %fd239;
	mov.f64 	%fd240, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd240;
	}
	bfe.u32 	%r66, %r4, 20, 11;
	add.s32 	%r67, %r66, -1012;
	mov.u64 	%rd14, 4611686018427387904;
	shl.b64 	%rd3, %rd14, %r67;
	setp.eq.s64	%p55, %rd3, -9223372036854775808;
	abs.f64 	%fd24, %fd227;
	// Callseq Start 563
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd240;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd464, [retval0+0];
	
	//{
	}// Callseq End 563
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd227;
	}
	setp.lt.s32	%p56, %r5, 0;
	and.pred  	%p3, %p56, %p55;
	@!%p3 bra 	BB25_34;
	bra.uni 	BB25_33;

BB25_33:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd464;
	}
	xor.b32  	%r69, %r68, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd464;
	}
	mov.b64 	%fd464, {%r70, %r69};

BB25_34:
	setp.eq.f64	%p57, %fd227, 0d0000000000000000;
	@%p57 bra 	BB25_37;
	bra.uni 	BB25_35;

BB25_37:
	selp.b32	%r71, %r5, 0, %p55;
	or.b32  	%r72, %r71, 2146435072;
	setp.lt.s32	%p61, %r4, 0;
	selp.b32	%r73, %r72, %r71, %p61;
	mov.u32 	%r74, 0;
	mov.b64 	%fd464, {%r74, %r73};
	bra.uni 	BB25_38;

BB25_35:
	setp.gt.s32	%p58, %r5, -1;
	@%p58 bra 	BB25_38;

	cvt.rzi.f64.f64	%fd242, %fd240;
	setp.neu.f64	%p59, %fd242, 0d4000000000000000;
	selp.f64	%fd464, 0dFFF8000000000000, %fd464, %p59;

BB25_38:
	add.f64 	%fd465, %fd227, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd465;
	}
	and.b32  	%r76, %r75, 2146435072;
	setp.ne.s32	%p62, %r76, 2146435072;
	@%p62 bra 	BB25_39;

	setp.gtu.f64	%p63, %fd24, 0d7FF0000000000000;
	@%p63 bra 	BB25_48;

	and.b32  	%r77, %r4, 2147483647;
	setp.ne.s32	%p64, %r77, 2146435072;
	@%p64 bra 	BB25_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r78, %temp}, %fd240;
	}
	setp.eq.s32	%p65, %r78, 0;
	@%p65 bra 	BB25_47;

BB25_43:
	and.b32  	%r79, %r5, 2147483647;
	setp.ne.s32	%p66, %r79, 2146435072;
	@%p66 bra 	BB25_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd227;
	}
	setp.ne.s32	%p67, %r80, 0;
	mov.f64 	%fd465, %fd464;
	@%p67 bra 	BB25_48;

	shr.s32 	%r81, %r4, 31;
	and.b32  	%r82, %r81, -2146435072;
	add.s32 	%r83, %r82, 2146435072;
	or.b32  	%r84, %r83, -2147483648;
	selp.b32	%r85, %r84, %r83, %p3;
	mov.u32 	%r86, 0;
	mov.b64 	%fd465, {%r86, %r85};
	bra.uni 	BB25_48;

BB25_39:
	mov.f64 	%fd465, %fd464;
	bra.uni 	BB25_48;

BB25_44:
	mov.f64 	%fd465, %fd464;
	bra.uni 	BB25_48;

BB25_47:
	setp.gt.f64	%p68, %fd24, 0d3FF0000000000000;
	selp.b32	%r87, 2146435072, 0, %p68;
	xor.b32  	%r88, %r87, 2146435072;
	setp.lt.s32	%p69, %r4, 0;
	selp.b32	%r89, %r88, %r87, %p69;
	setp.eq.f64	%p70, %fd227, 0dBFF0000000000000;
	selp.b32	%r90, 1072693248, %r89, %p70;
	mov.u32 	%r91, 0;
	mov.b64 	%fd465, {%r91, %r90};

BB25_48:
	setp.eq.f64	%p71, %fd227, 0d3FF0000000000000;
	selp.f64	%fd35, 0d3FF0000000000000, %fd465, %p71;
	mul.f64 	%fd244, %fd35, 0dC19E744000000000;
	fma.rn.f64 	%fd36, %fd227, 0d419E744000000000, %fd244;
	mov.f64 	%fd245, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd245;
	}
	bfe.u32 	%r92, %r6, 20, 11;
	add.s32 	%r93, %r92, -1012;
	mov.u64 	%rd15, 4621819117588971520;
	shl.b64 	%rd4, %rd15, %r93;
	setp.eq.s64	%p72, %rd4, -9223372036854775808;
	// Callseq Start 564
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd245;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd467, [retval0+0];
	
	//{
	}// Callseq End 564
	and.pred  	%p4, %p22, %p72;
	@!%p4 bra 	BB25_50;
	bra.uni 	BB25_49;

BB25_49:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd467;
	}
	xor.b32  	%r95, %r94, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd467;
	}
	mov.b64 	%fd467, {%r96, %r95};

BB25_50:
	@%p23 bra 	BB25_53;
	bra.uni 	BB25_51;

BB25_53:
	mov.f64 	%fd454, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r570}, %fd454;
	}
	selp.b32	%r97, %r1, 0, %p72;
	or.b32  	%r98, %r97, 2146435072;
	setp.lt.s32	%p78, %r570, 0;
	selp.b32	%r99, %r98, %r97, %p78;
	mov.u32 	%r100, 0;
	mov.b64 	%fd467, {%r100, %r99};
	bra.uni 	BB25_54;

BB25_51:
	setp.gt.s32	%p75, %r1, -1;
	@%p75 bra 	BB25_54;

	mov.f64 	%fd453, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd247, %fd453;
	setp.neu.f64	%p76, %fd247, 0d4024000000000000;
	selp.f64	%fd467, 0dFFF8000000000000, %fd467, %p76;

BB25_54:
	add.f64 	%fd468, %fd226, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd468;
	}
	and.b32  	%r102, %r101, 2146435072;
	setp.ne.s32	%p79, %r102, 2146435072;
	@%p79 bra 	BB25_55;

	setp.gtu.f64	%p80, %fd1, 0d7FF0000000000000;
	@%p80 bra 	BB25_64;

	mov.f64 	%fd449, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r567}, %fd449;
	}
	and.b32  	%r103, %r567, 2147483647;
	setp.ne.s32	%p81, %r103, 2146435072;
	@%p81 bra 	BB25_59;

	mov.f64 	%fd451, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd451;
	}
	setp.eq.s32	%p82, %r104, 0;
	@%p82 bra 	BB25_63;

BB25_59:
	and.b32  	%r105, %r1, 2147483647;
	setp.ne.s32	%p83, %r105, 2146435072;
	@%p83 bra 	BB25_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r106, %temp}, %fd226;
	}
	setp.ne.s32	%p84, %r106, 0;
	mov.f64 	%fd468, %fd467;
	@%p84 bra 	BB25_64;

	mov.f64 	%fd450, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r568}, %fd450;
	}
	shr.s32 	%r107, %r568, 31;
	and.b32  	%r108, %r107, -2146435072;
	add.s32 	%r109, %r108, 2146435072;
	or.b32  	%r110, %r109, -2147483648;
	selp.b32	%r111, %r110, %r109, %p4;
	mov.u32 	%r112, 0;
	mov.b64 	%fd468, {%r112, %r111};
	bra.uni 	BB25_64;

BB25_55:
	mov.f64 	%fd468, %fd467;
	bra.uni 	BB25_64;

BB25_60:
	mov.f64 	%fd468, %fd467;
	bra.uni 	BB25_64;

BB25_63:
	mov.f64 	%fd452, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r569}, %fd452;
	}
	setp.gt.f64	%p85, %fd1, 0d3FF0000000000000;
	selp.b32	%r113, 2146435072, 0, %p85;
	xor.b32  	%r114, %r113, 2146435072;
	setp.lt.s32	%p86, %r569, 0;
	selp.b32	%r115, %r114, %r113, %p86;
	setp.eq.f64	%p87, %fd226, 0dBFF0000000000000;
	selp.b32	%r116, 1072693248, %r115, %p87;
	mov.u32 	%r117, 0;
	mov.b64 	%fd468, {%r117, %r116};

BB25_64:
	selp.f64	%fd249, 0d3FF0000000000000, %fd468, %p37;
	add.f64 	%fd250, %fd36, 0dC17B120000000000;
	fma.rn.f64 	%fd47, %fd250, %fd249, %fd23;
	mov.f64 	%fd251, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd251;
	}
	bfe.u32 	%r118, %r7, 20, 11;
	add.s32 	%r119, %r118, -1012;
	mov.u64 	%rd16, 4613937818241073152;
	shl.b64 	%rd5, %rd16, %r119;
	setp.eq.s64	%p89, %rd5, -9223372036854775808;
	// Callseq Start 565
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd251;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd470, [retval0+0];
	
	//{
	}// Callseq End 565
	and.pred  	%p5, %p56, %p89;
	@!%p5 bra 	BB25_66;
	bra.uni 	BB25_65;

BB25_65:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd470;
	}
	xor.b32  	%r121, %r120, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r122, %temp}, %fd470;
	}
	mov.b64 	%fd470, {%r122, %r121};

BB25_66:
	@%p57 bra 	BB25_69;
	bra.uni 	BB25_67;

BB25_69:
	selp.b32	%r123, %r5, 0, %p89;
	or.b32  	%r124, %r123, 2146435072;
	setp.lt.s32	%p95, %r7, 0;
	selp.b32	%r125, %r124, %r123, %p95;
	mov.u32 	%r126, 0;
	mov.b64 	%fd470, {%r126, %r125};
	bra.uni 	BB25_70;

BB25_67:
	setp.gt.s32	%p92, %r5, -1;
	@%p92 bra 	BB25_70;

	cvt.rzi.f64.f64	%fd253, %fd251;
	setp.neu.f64	%p93, %fd253, 0d4008000000000000;
	selp.f64	%fd470, 0dFFF8000000000000, %fd470, %p93;

BB25_70:
	add.f64 	%fd471, %fd227, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd471;
	}
	and.b32  	%r128, %r127, 2146435072;
	setp.ne.s32	%p96, %r128, 2146435072;
	@%p96 bra 	BB25_71;

	setp.gtu.f64	%p97, %fd24, 0d7FF0000000000000;
	@%p97 bra 	BB25_80;

	and.b32  	%r129, %r7, 2147483647;
	setp.ne.s32	%p98, %r129, 2146435072;
	@%p98 bra 	BB25_75;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r130, %temp}, %fd251;
	}
	setp.eq.s32	%p99, %r130, 0;
	@%p99 bra 	BB25_79;

BB25_75:
	and.b32  	%r131, %r5, 2147483647;
	setp.ne.s32	%p100, %r131, 2146435072;
	@%p100 bra 	BB25_76;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r132, %temp}, %fd227;
	}
	setp.ne.s32	%p101, %r132, 0;
	mov.f64 	%fd471, %fd470;
	@%p101 bra 	BB25_80;

	shr.s32 	%r133, %r7, 31;
	and.b32  	%r134, %r133, -2146435072;
	add.s32 	%r135, %r134, 2146435072;
	or.b32  	%r136, %r135, -2147483648;
	selp.b32	%r137, %r136, %r135, %p5;
	mov.u32 	%r138, 0;
	mov.b64 	%fd471, {%r138, %r137};
	bra.uni 	BB25_80;

BB25_71:
	mov.f64 	%fd471, %fd470;
	bra.uni 	BB25_80;

BB25_76:
	mov.f64 	%fd471, %fd470;
	bra.uni 	BB25_80;

BB25_79:
	setp.gt.f64	%p102, %fd24, 0d3FF0000000000000;
	selp.b32	%r139, 2146435072, 0, %p102;
	xor.b32  	%r140, %r139, 2146435072;
	setp.lt.s32	%p103, %r7, 0;
	selp.b32	%r141, %r140, %r139, %p103;
	setp.eq.f64	%p104, %fd227, 0dBFF0000000000000;
	selp.b32	%r142, 1072693248, %r141, %p104;
	mov.u32 	%r143, 0;
	mov.b64 	%fd471, {%r143, %r142};

BB25_80:
	selp.f64	%fd58, 0d3FF0000000000000, %fd471, %p71;
	mov.f64 	%fd255, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd255;
	}
	bfe.u32 	%r144, %r8, 20, 11;
	add.s32 	%r145, %r144, -1012;
	mov.u64 	%rd17, 4621256167635550208;
	shl.b64 	%rd6, %rd17, %r145;
	setp.eq.s64	%p106, %rd6, -9223372036854775808;
	// Callseq Start 566
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd255;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd473, [retval0+0];
	
	//{
	}// Callseq End 566
	and.pred  	%p6, %p22, %p106;
	@!%p6 bra 	BB25_82;
	bra.uni 	BB25_81;

BB25_81:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd473;
	}
	xor.b32  	%r147, %r146, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r148, %temp}, %fd473;
	}
	mov.b64 	%fd473, {%r148, %r147};

BB25_82:
	@%p23 bra 	BB25_85;
	bra.uni 	BB25_83;

BB25_85:
	selp.b32	%r149, %r1, 0, %p106;
	or.b32  	%r150, %r149, 2146435072;
	setp.lt.s32	%p112, %r8, 0;
	selp.b32	%r151, %r150, %r149, %p112;
	mov.u32 	%r152, 0;
	mov.b64 	%fd473, {%r152, %r151};
	bra.uni 	BB25_86;

BB25_83:
	setp.gt.s32	%p109, %r1, -1;
	@%p109 bra 	BB25_86;

	cvt.rzi.f64.f64	%fd257, %fd255;
	setp.neu.f64	%p110, %fd257, 0d4022000000000000;
	selp.f64	%fd473, 0dFFF8000000000000, %fd473, %p110;

BB25_86:
	add.f64 	%fd474, %fd226, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd474;
	}
	and.b32  	%r154, %r153, 2146435072;
	setp.ne.s32	%p113, %r154, 2146435072;
	@%p113 bra 	BB25_87;

	setp.gtu.f64	%p114, %fd1, 0d7FF0000000000000;
	@%p114 bra 	BB25_96;

	and.b32  	%r155, %r8, 2147483647;
	setp.ne.s32	%p115, %r155, 2146435072;
	@%p115 bra 	BB25_91;

	mov.f64 	%fd455, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r156, %temp}, %fd455;
	}
	setp.eq.s32	%p116, %r156, 0;
	@%p116 bra 	BB25_95;

BB25_91:
	and.b32  	%r157, %r1, 2147483647;
	setp.ne.s32	%p117, %r157, 2146435072;
	@%p117 bra 	BB25_92;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r158, %temp}, %fd226;
	}
	setp.ne.s32	%p118, %r158, 0;
	mov.f64 	%fd474, %fd473;
	@%p118 bra 	BB25_96;

	shr.s32 	%r159, %r8, 31;
	and.b32  	%r160, %r159, -2146435072;
	add.s32 	%r161, %r160, 2146435072;
	or.b32  	%r162, %r161, -2147483648;
	selp.b32	%r163, %r162, %r161, %p6;
	mov.u32 	%r164, 0;
	mov.b64 	%fd474, {%r164, %r163};
	bra.uni 	BB25_96;

BB25_87:
	mov.f64 	%fd474, %fd473;
	bra.uni 	BB25_96;

BB25_92:
	mov.f64 	%fd474, %fd473;
	bra.uni 	BB25_96;

BB25_95:
	setp.gt.f64	%p119, %fd1, 0d3FF0000000000000;
	selp.b32	%r165, 2146435072, 0, %p119;
	xor.b32  	%r166, %r165, 2146435072;
	setp.lt.s32	%p120, %r8, 0;
	selp.b32	%r167, %r166, %r165, %p120;
	setp.eq.f64	%p121, %fd226, 0dBFF0000000000000;
	selp.b32	%r168, 1072693248, %r167, %p121;
	mov.u32 	%r169, 0;
	mov.b64 	%fd474, {%r169, %r168};

BB25_96:
	selp.f64	%fd259, 0d3FF0000000000000, %fd474, %p37;
	mul.f64 	%fd260, %fd35, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd261, %fd58, 0d41B68F0000000000, %fd260;
	fma.rn.f64 	%fd262, %fd227, 0d41AE140000000000, %fd261;
	add.f64 	%fd263, %fd262, 0dC17E140000000000;
	fma.rn.f64 	%fd69, %fd263, %fd259, %fd47;
	mov.f64 	%fd264, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd264;
	}
	bfe.u32 	%r170, %r9, 20, 11;
	add.s32 	%r171, %r170, -1012;
	mov.u64 	%rd18, 4616189618054758400;
	shl.b64 	%rd7, %rd18, %r171;
	setp.eq.s64	%p123, %rd7, -9223372036854775808;
	// Callseq Start 567
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd264;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd476, [retval0+0];
	
	//{
	}// Callseq End 567
	and.pred  	%p7, %p56, %p123;
	@!%p7 bra 	BB25_98;
	bra.uni 	BB25_97;

BB25_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd476;
	}
	xor.b32  	%r173, %r172, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r174, %temp}, %fd476;
	}
	mov.b64 	%fd476, {%r174, %r173};

BB25_98:
	@%p57 bra 	BB25_101;
	bra.uni 	BB25_99;

BB25_101:
	selp.b32	%r175, %r5, 0, %p123;
	or.b32  	%r176, %r175, 2146435072;
	setp.lt.s32	%p129, %r9, 0;
	selp.b32	%r177, %r176, %r175, %p129;
	mov.u32 	%r178, 0;
	mov.b64 	%fd476, {%r178, %r177};
	bra.uni 	BB25_102;

BB25_99:
	setp.gt.s32	%p126, %r5, -1;
	@%p126 bra 	BB25_102;

	cvt.rzi.f64.f64	%fd266, %fd264;
	setp.neu.f64	%p127, %fd266, 0d4010000000000000;
	selp.f64	%fd476, 0dFFF8000000000000, %fd476, %p127;

BB25_102:
	add.f64 	%fd477, %fd227, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd477;
	}
	and.b32  	%r180, %r179, 2146435072;
	setp.ne.s32	%p130, %r180, 2146435072;
	@%p130 bra 	BB25_103;

	setp.gtu.f64	%p131, %fd24, 0d7FF0000000000000;
	@%p131 bra 	BB25_112;

	and.b32  	%r181, %r9, 2147483647;
	setp.ne.s32	%p132, %r181, 2146435072;
	@%p132 bra 	BB25_107;

	mov.f64 	%fd456, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r182, %temp}, %fd456;
	}
	setp.eq.s32	%p133, %r182, 0;
	@%p133 bra 	BB25_111;

BB25_107:
	and.b32  	%r183, %r5, 2147483647;
	setp.ne.s32	%p134, %r183, 2146435072;
	@%p134 bra 	BB25_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r184, %temp}, %fd227;
	}
	setp.ne.s32	%p135, %r184, 0;
	mov.f64 	%fd477, %fd476;
	@%p135 bra 	BB25_112;

	shr.s32 	%r185, %r9, 31;
	and.b32  	%r186, %r185, -2146435072;
	add.s32 	%r187, %r186, 2146435072;
	or.b32  	%r188, %r187, -2147483648;
	selp.b32	%r189, %r188, %r187, %p7;
	mov.u32 	%r190, 0;
	mov.b64 	%fd477, {%r190, %r189};
	bra.uni 	BB25_112;

BB25_103:
	mov.f64 	%fd477, %fd476;
	bra.uni 	BB25_112;

BB25_108:
	mov.f64 	%fd477, %fd476;
	bra.uni 	BB25_112;

BB25_111:
	setp.gt.f64	%p136, %fd24, 0d3FF0000000000000;
	selp.b32	%r191, 2146435072, 0, %p136;
	xor.b32  	%r192, %r191, 2146435072;
	setp.lt.s32	%p137, %r9, 0;
	selp.b32	%r193, %r192, %r191, %p137;
	setp.eq.f64	%p138, %fd227, 0dBFF0000000000000;
	selp.b32	%r194, 1072693248, %r193, %p138;
	mov.u32 	%r195, 0;
	mov.b64 	%fd477, {%r195, %r194};

BB25_112:
	selp.f64	%fd80, 0d3FF0000000000000, %fd477, %p71;
	mul.f64 	%fd268, %fd80, 0dC1C634C400000000;
	fma.rn.f64 	%fd269, %fd58, 0d41D634C400000000, %fd268;
	fma.rn.f64 	%fd270, %fd35, 0dC1CD9BB000000000, %fd269;
	fma.rn.f64 	%fd81, %fd227, 0d41AD9BB000000000, %fd270;
	mov.f64 	%fd271, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd271;
	}
	bfe.u32 	%r196, %r10, 20, 11;
	add.s32 	%r197, %r196, -1012;
	mov.u64 	%rd19, 4620693217682128896;
	shl.b64 	%rd8, %rd19, %r197;
	setp.eq.s64	%p140, %rd8, -9223372036854775808;
	// Callseq Start 568
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd479, [retval0+0];
	
	//{
	}// Callseq End 568
	and.pred  	%p8, %p22, %p140;
	@!%p8 bra 	BB25_114;
	bra.uni 	BB25_113;

BB25_113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r198}, %fd479;
	}
	xor.b32  	%r199, %r198, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r200, %temp}, %fd479;
	}
	mov.b64 	%fd479, {%r200, %r199};

BB25_114:
	@%p23 bra 	BB25_117;
	bra.uni 	BB25_115;

BB25_117:
	mov.f64 	%fd434, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r555}, %fd434;
	}
	selp.b32	%r201, %r1, 0, %p140;
	or.b32  	%r202, %r201, 2146435072;
	setp.lt.s32	%p146, %r555, 0;
	selp.b32	%r203, %r202, %r201, %p146;
	mov.u32 	%r204, 0;
	mov.b64 	%fd479, {%r204, %r203};
	bra.uni 	BB25_118;

BB25_115:
	setp.gt.s32	%p143, %r1, -1;
	@%p143 bra 	BB25_118;

	mov.f64 	%fd433, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd273, %fd433;
	setp.neu.f64	%p144, %fd273, 0d4020000000000000;
	selp.f64	%fd479, 0dFFF8000000000000, %fd479, %p144;

BB25_118:
	add.f64 	%fd480, %fd226, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r205}, %fd480;
	}
	and.b32  	%r206, %r205, 2146435072;
	setp.ne.s32	%p147, %r206, 2146435072;
	@%p147 bra 	BB25_119;

	setp.gtu.f64	%p148, %fd1, 0d7FF0000000000000;
	@%p148 bra 	BB25_128;

	mov.f64 	%fd429, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd429;
	}
	and.b32  	%r207, %r552, 2147483647;
	setp.ne.s32	%p149, %r207, 2146435072;
	@%p149 bra 	BB25_123;

	mov.f64 	%fd431, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r208, %temp}, %fd431;
	}
	setp.eq.s32	%p150, %r208, 0;
	@%p150 bra 	BB25_127;

BB25_123:
	and.b32  	%r209, %r1, 2147483647;
	setp.ne.s32	%p151, %r209, 2146435072;
	@%p151 bra 	BB25_124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r210, %temp}, %fd226;
	}
	setp.ne.s32	%p152, %r210, 0;
	mov.f64 	%fd480, %fd479;
	@%p152 bra 	BB25_128;

	mov.f64 	%fd430, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r553}, %fd430;
	}
	shr.s32 	%r211, %r553, 31;
	and.b32  	%r212, %r211, -2146435072;
	add.s32 	%r213, %r212, 2146435072;
	or.b32  	%r214, %r213, -2147483648;
	selp.b32	%r215, %r214, %r213, %p8;
	mov.u32 	%r216, 0;
	mov.b64 	%fd480, {%r216, %r215};
	bra.uni 	BB25_128;

BB25_119:
	mov.f64 	%fd480, %fd479;
	bra.uni 	BB25_128;

BB25_124:
	mov.f64 	%fd480, %fd479;
	bra.uni 	BB25_128;

BB25_127:
	mov.f64 	%fd432, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r554}, %fd432;
	}
	setp.gt.f64	%p153, %fd1, 0d3FF0000000000000;
	selp.b32	%r217, 2146435072, 0, %p153;
	xor.b32  	%r218, %r217, 2146435072;
	setp.lt.s32	%p154, %r554, 0;
	selp.b32	%r219, %r218, %r217, %p154;
	setp.eq.f64	%p155, %fd226, 0dBFF0000000000000;
	selp.b32	%r220, 1072693248, %r219, %p155;
	mov.u32 	%r221, 0;
	mov.b64 	%fd480, {%r221, %r220};

BB25_128:
	selp.f64	%fd275, 0d3FF0000000000000, %fd480, %p37;
	add.f64 	%fd276, %fd81, 0dC170EB4000000000;
	fma.rn.f64 	%fd92, %fd276, %fd275, %fd69;
	mov.f64 	%fd277, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd277;
	}
	bfe.u32 	%r222, %r11, 20, 11;
	add.s32 	%r223, %r222, -1012;
	mov.u64 	%rd20, 4617315517961601024;
	shl.b64 	%rd9, %rd20, %r223;
	setp.eq.s64	%p157, %rd9, -9223372036854775808;
	// Callseq Start 569
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd482, [retval0+0];
	
	//{
	}// Callseq End 569
	and.pred  	%p9, %p56, %p157;
	@!%p9 bra 	BB25_130;
	bra.uni 	BB25_129;

BB25_129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r224}, %fd482;
	}
	xor.b32  	%r225, %r224, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r226, %temp}, %fd482;
	}
	mov.b64 	%fd482, {%r226, %r225};

BB25_130:
	@%p57 bra 	BB25_133;
	bra.uni 	BB25_131;

BB25_133:
	selp.b32	%r227, %r5, 0, %p157;
	or.b32  	%r228, %r227, 2146435072;
	setp.lt.s32	%p163, %r11, 0;
	selp.b32	%r229, %r228, %r227, %p163;
	mov.u32 	%r230, 0;
	mov.b64 	%fd482, {%r230, %r229};
	bra.uni 	BB25_134;

BB25_131:
	setp.gt.s32	%p160, %r5, -1;
	@%p160 bra 	BB25_134;

	cvt.rzi.f64.f64	%fd279, %fd277;
	setp.neu.f64	%p161, %fd279, 0d4014000000000000;
	selp.f64	%fd482, 0dFFF8000000000000, %fd482, %p161;

BB25_134:
	add.f64 	%fd483, %fd227, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd483;
	}
	and.b32  	%r232, %r231, 2146435072;
	setp.ne.s32	%p164, %r232, 2146435072;
	@%p164 bra 	BB25_135;

	setp.gtu.f64	%p165, %fd24, 0d7FF0000000000000;
	@%p165 bra 	BB25_144;

	and.b32  	%r233, %r11, 2147483647;
	setp.ne.s32	%p166, %r233, 2146435072;
	@%p166 bra 	BB25_139;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r234, %temp}, %fd277;
	}
	setp.eq.s32	%p167, %r234, 0;
	@%p167 bra 	BB25_143;

BB25_139:
	and.b32  	%r235, %r5, 2147483647;
	setp.ne.s32	%p168, %r235, 2146435072;
	@%p168 bra 	BB25_140;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r236, %temp}, %fd227;
	}
	setp.ne.s32	%p169, %r236, 0;
	mov.f64 	%fd483, %fd482;
	@%p169 bra 	BB25_144;

	shr.s32 	%r237, %r11, 31;
	and.b32  	%r238, %r237, -2146435072;
	add.s32 	%r239, %r238, 2146435072;
	or.b32  	%r240, %r239, -2147483648;
	selp.b32	%r241, %r240, %r239, %p9;
	mov.u32 	%r242, 0;
	mov.b64 	%fd483, {%r242, %r241};
	bra.uni 	BB25_144;

BB25_135:
	mov.f64 	%fd483, %fd482;
	bra.uni 	BB25_144;

BB25_140:
	mov.f64 	%fd483, %fd482;
	bra.uni 	BB25_144;

BB25_143:
	setp.gt.f64	%p170, %fd24, 0d3FF0000000000000;
	selp.b32	%r243, 2146435072, 0, %p170;
	xor.b32  	%r244, %r243, 2146435072;
	setp.lt.s32	%p171, %r11, 0;
	selp.b32	%r245, %r244, %r243, %p171;
	setp.eq.f64	%p172, %fd227, 0dBFF0000000000000;
	selp.b32	%r246, 1072693248, %r245, %p172;
	mov.u32 	%r247, 0;
	mov.b64 	%fd483, {%r247, %r246};

BB25_144:
	selp.f64	%fd103, 0d3FF0000000000000, %fd483, %p71;
	mov.f64 	%fd281, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd281;
	}
	bfe.u32 	%r248, %r12, 20, 11;
	add.s32 	%r249, %r248, -1012;
	mov.u64 	%rd21, 4619567317775286272;
	shl.b64 	%rd10, %rd21, %r249;
	setp.eq.s64	%p174, %rd10, -9223372036854775808;
	// Callseq Start 570
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd281;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd485, [retval0+0];
	
	//{
	}// Callseq End 570
	and.pred  	%p10, %p22, %p174;
	@!%p10 bra 	BB25_146;
	bra.uni 	BB25_145;

BB25_145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd485;
	}
	xor.b32  	%r251, %r250, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r252, %temp}, %fd485;
	}
	mov.b64 	%fd485, {%r252, %r251};

BB25_146:
	@%p23 bra 	BB25_149;
	bra.uni 	BB25_147;

BB25_149:
	mov.f64 	%fd440, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r559}, %fd440;
	}
	selp.b32	%r253, %r1, 0, %p174;
	or.b32  	%r254, %r253, 2146435072;
	setp.lt.s32	%p180, %r559, 0;
	selp.b32	%r255, %r254, %r253, %p180;
	mov.u32 	%r256, 0;
	mov.b64 	%fd485, {%r256, %r255};
	bra.uni 	BB25_150;

BB25_147:
	setp.gt.s32	%p177, %r1, -1;
	@%p177 bra 	BB25_150;

	mov.f64 	%fd439, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd283, %fd439;
	setp.neu.f64	%p178, %fd283, 0d401C000000000000;
	selp.f64	%fd485, 0dFFF8000000000000, %fd485, %p178;

BB25_150:
	add.f64 	%fd486, %fd226, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r257}, %fd486;
	}
	and.b32  	%r258, %r257, 2146435072;
	setp.ne.s32	%p181, %r258, 2146435072;
	@%p181 bra 	BB25_151;

	setp.gtu.f64	%p182, %fd1, 0d7FF0000000000000;
	@%p182 bra 	BB25_160;

	mov.f64 	%fd435, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r556}, %fd435;
	}
	and.b32  	%r259, %r556, 2147483647;
	setp.ne.s32	%p183, %r259, 2146435072;
	@%p183 bra 	BB25_155;

	mov.f64 	%fd437, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r260, %temp}, %fd437;
	}
	setp.eq.s32	%p184, %r260, 0;
	@%p184 bra 	BB25_159;

BB25_155:
	and.b32  	%r261, %r1, 2147483647;
	setp.ne.s32	%p185, %r261, 2146435072;
	@%p185 bra 	BB25_156;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r262, %temp}, %fd226;
	}
	setp.ne.s32	%p186, %r262, 0;
	mov.f64 	%fd486, %fd485;
	@%p186 bra 	BB25_160;

	mov.f64 	%fd436, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r557}, %fd436;
	}
	shr.s32 	%r263, %r557, 31;
	and.b32  	%r264, %r263, -2146435072;
	add.s32 	%r265, %r264, 2146435072;
	or.b32  	%r266, %r265, -2147483648;
	selp.b32	%r267, %r266, %r265, %p10;
	mov.u32 	%r268, 0;
	mov.b64 	%fd486, {%r268, %r267};
	bra.uni 	BB25_160;

BB25_151:
	mov.f64 	%fd486, %fd485;
	bra.uni 	BB25_160;

BB25_156:
	mov.f64 	%fd486, %fd485;
	bra.uni 	BB25_160;

BB25_159:
	mov.f64 	%fd438, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r558}, %fd438;
	}
	setp.gt.f64	%p187, %fd1, 0d3FF0000000000000;
	selp.b32	%r269, 2146435072, 0, %p187;
	xor.b32  	%r270, %r269, 2146435072;
	setp.lt.s32	%p188, %r558, 0;
	selp.b32	%r271, %r270, %r269, %p188;
	setp.eq.f64	%p189, %fd226, 0dBFF0000000000000;
	selp.b32	%r272, 1072693248, %r271, %p189;
	mov.u32 	%r273, 0;
	mov.b64 	%fd486, {%r273, %r272};

BB25_160:
	selp.f64	%fd285, 0d3FF0000000000000, %fd486, %p37;
	mul.f64 	%fd286, %fd80, 0dC1E308A800000000;
	fma.rn.f64 	%fd287, %fd103, 0d41CE744000000000, %fd286;
	fma.rn.f64 	%fd288, %fd58, 0d41E0EB4000000000, %fd287;
	fma.rn.f64 	%fd289, %fd35, 0dC1C960E000000000, %fd288;
	fma.rn.f64 	%fd290, %fd227, 0d419D010000000000, %fd289;
	add.f64 	%fd291, %fd290, 0dC14EF00000000000;
	fma.rn.f64 	%fd114, %fd291, %fd285, %fd92;
	mov.f64 	%fd292, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd292;
	}
	bfe.u32 	%r274, %r13, 20, 11;
	add.s32 	%r275, %r274, -1012;
	mov.u64 	%rd22, 4618441417868443648;
	shl.b64 	%rd11, %rd22, %r275;
	setp.eq.s64	%p191, %rd11, -9223372036854775808;
	// Callseq Start 571
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd292;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd488, [retval0+0];
	
	//{
	}// Callseq End 571
	and.pred  	%p11, %p56, %p191;
	@!%p11 bra 	BB25_162;
	bra.uni 	BB25_161;

BB25_161:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd488;
	}
	xor.b32  	%r277, %r276, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r278, %temp}, %fd488;
	}
	mov.b64 	%fd488, {%r278, %r277};

BB25_162:
	@%p57 bra 	BB25_165;
	bra.uni 	BB25_163;

BB25_165:
	mov.f64 	%fd447, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd447;
	}
	selp.b32	%r279, %r5, 0, %p191;
	or.b32  	%r280, %r279, 2146435072;
	setp.lt.s32	%p197, %r563, 0;
	selp.b32	%r281, %r280, %r279, %p197;
	mov.u32 	%r282, 0;
	mov.b64 	%fd488, {%r282, %r281};
	bra.uni 	BB25_166;

BB25_163:
	setp.gt.s32	%p194, %r5, -1;
	@%p194 bra 	BB25_166;

	mov.f64 	%fd446, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd294, %fd446;
	setp.neu.f64	%p195, %fd294, 0d4018000000000000;
	selp.f64	%fd488, 0dFFF8000000000000, %fd488, %p195;

BB25_166:
	add.f64 	%fd489, %fd227, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r283}, %fd489;
	}
	and.b32  	%r284, %r283, 2146435072;
	setp.ne.s32	%p198, %r284, 2146435072;
	@%p198 bra 	BB25_167;

	setp.gtu.f64	%p199, %fd24, 0d7FF0000000000000;
	@%p199 bra 	BB25_176;

	mov.f64 	%fd442, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r560}, %fd442;
	}
	and.b32  	%r285, %r560, 2147483647;
	setp.ne.s32	%p200, %r285, 2146435072;
	@%p200 bra 	BB25_171;

	mov.f64 	%fd444, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r286, %temp}, %fd444;
	}
	setp.eq.s32	%p201, %r286, 0;
	@%p201 bra 	BB25_175;

BB25_171:
	and.b32  	%r287, %r5, 2147483647;
	setp.ne.s32	%p202, %r287, 2146435072;
	@%p202 bra 	BB25_172;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r288, %temp}, %fd227;
	}
	setp.ne.s32	%p203, %r288, 0;
	mov.f64 	%fd489, %fd488;
	@%p203 bra 	BB25_176;

	mov.f64 	%fd443, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r561}, %fd443;
	}
	shr.s32 	%r289, %r561, 31;
	and.b32  	%r290, %r289, -2146435072;
	add.s32 	%r291, %r290, 2146435072;
	or.b32  	%r292, %r291, -2147483648;
	selp.b32	%r293, %r292, %r291, %p11;
	mov.u32 	%r294, 0;
	mov.b64 	%fd489, {%r294, %r293};
	bra.uni 	BB25_176;

BB25_167:
	mov.f64 	%fd489, %fd488;
	bra.uni 	BB25_176;

BB25_172:
	mov.f64 	%fd489, %fd488;
	bra.uni 	BB25_176;

BB25_175:
	mov.f64 	%fd445, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r562}, %fd445;
	}
	setp.gt.f64	%p204, %fd24, 0d3FF0000000000000;
	selp.b32	%r295, 2146435072, 0, %p204;
	xor.b32  	%r296, %r295, 2146435072;
	setp.lt.s32	%p205, %r562, 0;
	selp.b32	%r297, %r296, %r295, %p205;
	setp.eq.f64	%p206, %fd227, 0dBFF0000000000000;
	selp.b32	%r298, 1072693248, %r297, %p206;
	mov.u32 	%r299, 0;
	mov.b64 	%fd489, {%r299, %r298};

BB25_176:
	mov.f64 	%fd441, 0d4018000000000000;
	selp.f64	%fd125, 0d3FF0000000000000, %fd489, %p71;
	mul.f64 	%fd296, %fd125, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd297, %fd103, 0d41E634C400000000, %fd296;
	fma.rn.f64 	%fd298, %fd80, 0dC1E8AC6800000000, %fd297;
	fma.rn.f64 	%fd299, %fd58, 0d41D8AC6800000000, %fd298;
	fma.rn.f64 	%fd300, %fd35, 0dC1B5261000000000, %fd299;
	fma.rn.f64 	%fd126, %fd227, 0d41768F0000000000, %fd300;
	// Callseq Start 572
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd441;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd491, [retval0+0];
	
	//{
	}// Callseq End 572
	and.pred  	%p12, %p22, %p191;
	@!%p12 bra 	BB25_178;
	bra.uni 	BB25_177;

BB25_177:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd491;
	}
	xor.b32  	%r301, %r300, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd491;
	}
	mov.b64 	%fd491, {%r302, %r301};

BB25_178:
	@%p23 bra 	BB25_181;
	bra.uni 	BB25_179;

BB25_181:
	mov.f64 	%fd448, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r566}, %fd448;
	}
	bfe.u32 	%r565, %r566, 20, 11;
	add.s32 	%r564, %r565, -1012;
	mov.u64 	%rd24, 4618441417868443648;
	shl.b64 	%rd23, %rd24, %r564;
	setp.eq.s64	%p361, %rd23, -9223372036854775808;
	mov.f64 	%fd428, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r551}, %fd428;
	}
	selp.b32	%r303, %r1, 0, %p361;
	or.b32  	%r304, %r303, 2146435072;
	setp.lt.s32	%p214, %r551, 0;
	selp.b32	%r305, %r304, %r303, %p214;
	mov.u32 	%r306, 0;
	mov.b64 	%fd491, {%r306, %r305};
	bra.uni 	BB25_182;

BB25_179:
	setp.gt.s32	%p211, %r1, -1;
	@%p211 bra 	BB25_182;

	mov.f64 	%fd427, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd303, %fd427;
	setp.neu.f64	%p212, %fd303, 0d4018000000000000;
	selp.f64	%fd491, 0dFFF8000000000000, %fd491, %p212;

BB25_182:
	add.f64 	%fd492, %fd226, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd492;
	}
	and.b32  	%r308, %r307, 2146435072;
	setp.ne.s32	%p215, %r308, 2146435072;
	@%p215 bra 	BB25_183;

	setp.gtu.f64	%p216, %fd1, 0d7FF0000000000000;
	@%p216 bra 	BB25_192;

	mov.f64 	%fd423, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r548}, %fd423;
	}
	and.b32  	%r309, %r548, 2147483647;
	setp.ne.s32	%p217, %r309, 2146435072;
	@%p217 bra 	BB25_187;

	mov.f64 	%fd425, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd425;
	}
	setp.eq.s32	%p218, %r310, 0;
	@%p218 bra 	BB25_191;

BB25_187:
	and.b32  	%r311, %r1, 2147483647;
	setp.ne.s32	%p219, %r311, 2146435072;
	@%p219 bra 	BB25_188;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r312, %temp}, %fd226;
	}
	setp.ne.s32	%p220, %r312, 0;
	mov.f64 	%fd492, %fd491;
	@%p220 bra 	BB25_192;

	mov.f64 	%fd424, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r549}, %fd424;
	}
	shr.s32 	%r313, %r549, 31;
	and.b32  	%r314, %r313, -2146435072;
	add.s32 	%r315, %r314, 2146435072;
	or.b32  	%r316, %r315, -2147483648;
	selp.b32	%r317, %r316, %r315, %p12;
	mov.u32 	%r318, 0;
	mov.b64 	%fd492, {%r318, %r317};
	bra.uni 	BB25_192;

BB25_183:
	mov.f64 	%fd492, %fd491;
	bra.uni 	BB25_192;

BB25_188:
	mov.f64 	%fd492, %fd491;
	bra.uni 	BB25_192;

BB25_191:
	mov.f64 	%fd426, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r550}, %fd426;
	}
	setp.gt.f64	%p221, %fd1, 0d3FF0000000000000;
	selp.b32	%r319, 2146435072, 0, %p221;
	xor.b32  	%r320, %r319, 2146435072;
	setp.lt.s32	%p222, %r550, 0;
	selp.b32	%r321, %r320, %r319, %p222;
	setp.eq.f64	%p223, %fd226, 0dBFF0000000000000;
	selp.b32	%r322, 1072693248, %r321, %p223;
	mov.u32 	%r323, 0;
	mov.b64 	%fd492, {%r323, %r322};

BB25_192:
	mov.f64 	%fd367, 0d401C000000000000;
	selp.f64	%fd305, 0d3FF0000000000000, %fd492, %p37;
	fma.rn.f64 	%fd137, %fd126, %fd305, %fd114;
	// Callseq Start 573
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd367;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd494, [retval0+0];
	
	//{
	}// Callseq End 573
	and.pred  	%p13, %p56, %p174;
	@!%p13 bra 	BB25_194;
	bra.uni 	BB25_193;

BB25_193:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd494;
	}
	xor.b32  	%r325, %r324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd494;
	}
	mov.b64 	%fd494, {%r326, %r325};

BB25_194:
	@%p57 bra 	BB25_197;
	bra.uni 	BB25_195;

BB25_197:
	mov.f64 	%fd422, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r547}, %fd422;
	}
	selp.b32	%r327, %r5, 0, %p174;
	or.b32  	%r328, %r327, 2146435072;
	setp.lt.s32	%p231, %r547, 0;
	selp.b32	%r329, %r328, %r327, %p231;
	mov.u32 	%r330, 0;
	mov.b64 	%fd494, {%r330, %r329};
	bra.uni 	BB25_198;

BB25_195:
	setp.gt.s32	%p228, %r5, -1;
	@%p228 bra 	BB25_198;

	mov.f64 	%fd421, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd308, %fd421;
	setp.neu.f64	%p229, %fd308, 0d401C000000000000;
	selp.f64	%fd494, 0dFFF8000000000000, %fd494, %p229;

BB25_198:
	add.f64 	%fd495, %fd227, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd495;
	}
	and.b32  	%r332, %r331, 2146435072;
	setp.ne.s32	%p232, %r332, 2146435072;
	@%p232 bra 	BB25_199;

	setp.gtu.f64	%p233, %fd24, 0d7FF0000000000000;
	@%p233 bra 	BB25_208;

	mov.f64 	%fd417, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r544}, %fd417;
	}
	and.b32  	%r333, %r544, 2147483647;
	setp.ne.s32	%p234, %r333, 2146435072;
	@%p234 bra 	BB25_203;

	mov.f64 	%fd419, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd419;
	}
	setp.eq.s32	%p235, %r334, 0;
	@%p235 bra 	BB25_207;

BB25_203:
	and.b32  	%r335, %r5, 2147483647;
	setp.ne.s32	%p236, %r335, 2146435072;
	@%p236 bra 	BB25_204;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r336, %temp}, %fd227;
	}
	setp.ne.s32	%p237, %r336, 0;
	mov.f64 	%fd495, %fd494;
	@%p237 bra 	BB25_208;

	mov.f64 	%fd418, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r545}, %fd418;
	}
	shr.s32 	%r337, %r545, 31;
	and.b32  	%r338, %r337, -2146435072;
	add.s32 	%r339, %r338, 2146435072;
	or.b32  	%r340, %r339, -2147483648;
	selp.b32	%r341, %r340, %r339, %p13;
	mov.u32 	%r342, 0;
	mov.b64 	%fd495, {%r342, %r341};
	bra.uni 	BB25_208;

BB25_199:
	mov.f64 	%fd495, %fd494;
	bra.uni 	BB25_208;

BB25_204:
	mov.f64 	%fd495, %fd494;
	bra.uni 	BB25_208;

BB25_207:
	mov.f64 	%fd420, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r546}, %fd420;
	}
	setp.gt.f64	%p238, %fd24, 0d3FF0000000000000;
	selp.b32	%r343, 2146435072, 0, %p238;
	xor.b32  	%r344, %r343, 2146435072;
	setp.lt.s32	%p239, %r546, 0;
	selp.b32	%r345, %r344, %r343, %p239;
	setp.eq.f64	%p240, %fd227, 0dBFF0000000000000;
	selp.b32	%r346, 1072693248, %r345, %p240;
	mov.u32 	%r347, 0;
	mov.b64 	%fd495, {%r347, %r346};

BB25_208:
	mov.f64 	%fd368, 0d4014000000000000;
	selp.f64	%fd148, 0d3FF0000000000000, %fd495, %p71;
	// Callseq Start 574
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd368;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd497, [retval0+0];
	
	//{
	}// Callseq End 574
	and.pred  	%p14, %p22, %p157;
	@!%p14 bra 	BB25_210;
	bra.uni 	BB25_209;

BB25_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r348}, %fd497;
	}
	xor.b32  	%r349, %r348, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r350, %temp}, %fd497;
	}
	mov.b64 	%fd497, {%r350, %r349};

BB25_210:
	@%p23 bra 	BB25_213;
	bra.uni 	BB25_211;

BB25_213:
	mov.f64 	%fd416, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r543}, %fd416;
	}
	selp.b32	%r351, %r1, 0, %p157;
	or.b32  	%r352, %r351, 2146435072;
	setp.lt.s32	%p248, %r543, 0;
	selp.b32	%r353, %r352, %r351, %p248;
	mov.u32 	%r354, 0;
	mov.b64 	%fd497, {%r354, %r353};
	bra.uni 	BB25_214;

BB25_211:
	setp.gt.s32	%p245, %r1, -1;
	@%p245 bra 	BB25_214;

	mov.f64 	%fd415, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd312, %fd415;
	setp.neu.f64	%p246, %fd312, 0d4014000000000000;
	selp.f64	%fd497, 0dFFF8000000000000, %fd497, %p246;

BB25_214:
	add.f64 	%fd498, %fd226, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r355}, %fd498;
	}
	and.b32  	%r356, %r355, 2146435072;
	setp.ne.s32	%p249, %r356, 2146435072;
	@%p249 bra 	BB25_215;

	setp.gtu.f64	%p250, %fd1, 0d7FF0000000000000;
	@%p250 bra 	BB25_224;

	mov.f64 	%fd411, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r540}, %fd411;
	}
	and.b32  	%r357, %r540, 2147483647;
	setp.ne.s32	%p251, %r357, 2146435072;
	@%p251 bra 	BB25_219;

	mov.f64 	%fd413, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r358, %temp}, %fd413;
	}
	setp.eq.s32	%p252, %r358, 0;
	@%p252 bra 	BB25_223;

BB25_219:
	and.b32  	%r359, %r1, 2147483647;
	setp.ne.s32	%p253, %r359, 2146435072;
	@%p253 bra 	BB25_220;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r360, %temp}, %fd226;
	}
	setp.ne.s32	%p254, %r360, 0;
	mov.f64 	%fd498, %fd497;
	@%p254 bra 	BB25_224;

	mov.f64 	%fd412, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r541}, %fd412;
	}
	shr.s32 	%r361, %r541, 31;
	and.b32  	%r362, %r361, -2146435072;
	add.s32 	%r363, %r362, 2146435072;
	or.b32  	%r364, %r363, -2147483648;
	selp.b32	%r365, %r364, %r363, %p14;
	mov.u32 	%r366, 0;
	mov.b64 	%fd498, {%r366, %r365};
	bra.uni 	BB25_224;

BB25_215:
	mov.f64 	%fd498, %fd497;
	bra.uni 	BB25_224;

BB25_220:
	mov.f64 	%fd498, %fd497;
	bra.uni 	BB25_224;

BB25_223:
	mov.f64 	%fd414, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd414;
	}
	setp.gt.f64	%p255, %fd1, 0d3FF0000000000000;
	selp.b32	%r367, 2146435072, 0, %p255;
	xor.b32  	%r368, %r367, 2146435072;
	setp.lt.s32	%p256, %r542, 0;
	selp.b32	%r369, %r368, %r367, %p256;
	setp.eq.f64	%p257, %fd226, 0dBFF0000000000000;
	selp.b32	%r370, 1072693248, %r369, %p257;
	mov.u32 	%r371, 0;
	mov.b64 	%fd498, {%r371, %r370};

BB25_224:
	mov.f64 	%fd369, 0d4020000000000000;
	selp.f64	%fd314, 0d3FF0000000000000, %fd498, %p37;
	mul.f64 	%fd315, %fd125, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd316, %fd148, 0d41C44D8000000000, %fd315;
	fma.rn.f64 	%fd317, %fd103, 0d41E7AFC000000000, %fd316;
	fma.rn.f64 	%fd318, %fd80, 0dC1DD9BB000000000, %fd317;
	fma.rn.f64 	%fd319, %fd58, 0d41C0EB4000000000, %fd318;
	fma.rn.f64 	%fd320, %fd35, 0dC18B120000000000, %fd319;
	fma.rn.f64 	%fd159, %fd320, %fd314, %fd137;
	// Callseq Start 575
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd369;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd500, [retval0+0];
	
	//{
	}// Callseq End 575
	and.pred  	%p15, %p56, %p140;
	@!%p15 bra 	BB25_226;
	bra.uni 	BB25_225;

BB25_225:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd500;
	}
	xor.b32  	%r373, %r372, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r374, %temp}, %fd500;
	}
	mov.b64 	%fd500, {%r374, %r373};

BB25_226:
	@%p57 bra 	BB25_229;
	bra.uni 	BB25_227;

BB25_229:
	mov.f64 	%fd410, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r539}, %fd410;
	}
	selp.b32	%r375, %r5, 0, %p140;
	or.b32  	%r376, %r375, 2146435072;
	setp.lt.s32	%p265, %r539, 0;
	selp.b32	%r377, %r376, %r375, %p265;
	mov.u32 	%r378, 0;
	mov.b64 	%fd500, {%r378, %r377};
	bra.uni 	BB25_230;

BB25_227:
	setp.gt.s32	%p262, %r5, -1;
	@%p262 bra 	BB25_230;

	mov.f64 	%fd409, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd323, %fd409;
	setp.neu.f64	%p263, %fd323, 0d4020000000000000;
	selp.f64	%fd500, 0dFFF8000000000000, %fd500, %p263;

BB25_230:
	add.f64 	%fd501, %fd227, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r379}, %fd501;
	}
	and.b32  	%r380, %r379, 2146435072;
	setp.ne.s32	%p266, %r380, 2146435072;
	@%p266 bra 	BB25_231;

	setp.gtu.f64	%p267, %fd24, 0d7FF0000000000000;
	@%p267 bra 	BB25_240;

	mov.f64 	%fd405, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r536}, %fd405;
	}
	and.b32  	%r381, %r536, 2147483647;
	setp.ne.s32	%p268, %r381, 2146435072;
	@%p268 bra 	BB25_235;

	mov.f64 	%fd407, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r382, %temp}, %fd407;
	}
	setp.eq.s32	%p269, %r382, 0;
	@%p269 bra 	BB25_239;

BB25_235:
	and.b32  	%r383, %r5, 2147483647;
	setp.ne.s32	%p270, %r383, 2146435072;
	@%p270 bra 	BB25_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd227;
	}
	setp.ne.s32	%p271, %r384, 0;
	mov.f64 	%fd501, %fd500;
	@%p271 bra 	BB25_240;

	mov.f64 	%fd406, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r537}, %fd406;
	}
	shr.s32 	%r385, %r537, 31;
	and.b32  	%r386, %r385, -2146435072;
	add.s32 	%r387, %r386, 2146435072;
	or.b32  	%r388, %r387, -2147483648;
	selp.b32	%r389, %r388, %r387, %p15;
	mov.u32 	%r390, 0;
	mov.b64 	%fd501, {%r390, %r389};
	bra.uni 	BB25_240;

BB25_231:
	mov.f64 	%fd501, %fd500;
	bra.uni 	BB25_240;

BB25_236:
	mov.f64 	%fd501, %fd500;
	bra.uni 	BB25_240;

BB25_239:
	mov.f64 	%fd408, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r538}, %fd408;
	}
	setp.gt.f64	%p272, %fd24, 0d3FF0000000000000;
	selp.b32	%r391, 2146435072, 0, %p272;
	xor.b32  	%r392, %r391, 2146435072;
	setp.lt.s32	%p273, %r538, 0;
	selp.b32	%r393, %r392, %r391, %p273;
	setp.eq.f64	%p274, %fd227, 0dBFF0000000000000;
	selp.b32	%r394, 1072693248, %r393, %p274;
	mov.u32 	%r395, 0;
	mov.b64 	%fd501, {%r395, %r394};

BB25_240:
	mov.f64 	%fd370, 0d4010000000000000;
	selp.f64	%fd170, 0d3FF0000000000000, %fd501, %p71;
	mul.f64 	%fd325, %fd170, 0dC1B308A800000000;
	fma.rn.f64 	%fd326, %fd148, 0d41D308A800000000, %fd325;
	fma.rn.f64 	%fd327, %fd125, 0dC1DD9BB000000000, %fd326;
	fma.rn.f64 	%fd328, %fd103, 0d41D634C400000000, %fd327;
	fma.rn.f64 	%fd329, %fd80, 0dC1BFB91800000000, %fd328;
	fma.rn.f64 	%fd171, %fd58, 0d4190EB4000000000, %fd329;
	// Callseq Start 576
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd370;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd503, [retval0+0];
	
	//{
	}// Callseq End 576
	and.pred  	%p16, %p22, %p123;
	@!%p16 bra 	BB25_242;
	bra.uni 	BB25_241;

BB25_241:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r396}, %fd503;
	}
	xor.b32  	%r397, %r396, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r398, %temp}, %fd503;
	}
	mov.b64 	%fd503, {%r398, %r397};

BB25_242:
	@%p23 bra 	BB25_245;
	bra.uni 	BB25_243;

BB25_245:
	mov.f64 	%fd404, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r535}, %fd404;
	}
	selp.b32	%r399, %r1, 0, %p123;
	or.b32  	%r400, %r399, 2146435072;
	setp.lt.s32	%p282, %r535, 0;
	selp.b32	%r401, %r400, %r399, %p282;
	mov.u32 	%r402, 0;
	mov.b64 	%fd503, {%r402, %r401};
	bra.uni 	BB25_246;

BB25_243:
	setp.gt.s32	%p279, %r1, -1;
	@%p279 bra 	BB25_246;

	mov.f64 	%fd403, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd332, %fd403;
	setp.neu.f64	%p280, %fd332, 0d4010000000000000;
	selp.f64	%fd503, 0dFFF8000000000000, %fd503, %p280;

BB25_246:
	add.f64 	%fd504, %fd226, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r403}, %fd504;
	}
	and.b32  	%r404, %r403, 2146435072;
	setp.ne.s32	%p283, %r404, 2146435072;
	@%p283 bra 	BB25_247;

	setp.gtu.f64	%p284, %fd1, 0d7FF0000000000000;
	@%p284 bra 	BB25_256;

	mov.f64 	%fd399, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r532}, %fd399;
	}
	and.b32  	%r405, %r532, 2147483647;
	setp.ne.s32	%p285, %r405, 2146435072;
	@%p285 bra 	BB25_251;

	mov.f64 	%fd401, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd401;
	}
	setp.eq.s32	%p286, %r406, 0;
	@%p286 bra 	BB25_255;

BB25_251:
	and.b32  	%r407, %r1, 2147483647;
	setp.ne.s32	%p287, %r407, 2146435072;
	@%p287 bra 	BB25_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r408, %temp}, %fd226;
	}
	setp.ne.s32	%p288, %r408, 0;
	mov.f64 	%fd504, %fd503;
	@%p288 bra 	BB25_256;

	mov.f64 	%fd400, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r533}, %fd400;
	}
	shr.s32 	%r409, %r533, 31;
	and.b32  	%r410, %r409, -2146435072;
	add.s32 	%r411, %r410, 2146435072;
	or.b32  	%r412, %r411, -2147483648;
	selp.b32	%r413, %r412, %r411, %p16;
	mov.u32 	%r414, 0;
	mov.b64 	%fd504, {%r414, %r413};
	bra.uni 	BB25_256;

BB25_247:
	mov.f64 	%fd504, %fd503;
	bra.uni 	BB25_256;

BB25_252:
	mov.f64 	%fd504, %fd503;
	bra.uni 	BB25_256;

BB25_255:
	mov.f64 	%fd402, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r534}, %fd402;
	}
	setp.gt.f64	%p289, %fd1, 0d3FF0000000000000;
	selp.b32	%r415, 2146435072, 0, %p289;
	xor.b32  	%r416, %r415, 2146435072;
	setp.lt.s32	%p290, %r534, 0;
	selp.b32	%r417, %r416, %r415, %p290;
	setp.eq.f64	%p291, %fd226, 0dBFF0000000000000;
	selp.b32	%r418, 1072693248, %r417, %p291;
	mov.u32 	%r419, 0;
	mov.b64 	%fd504, {%r419, %r418};

BB25_256:
	mov.f64 	%fd371, 0d4022000000000000;
	selp.f64	%fd334, 0d3FF0000000000000, %fd504, %p37;
	fma.rn.f64 	%fd182, %fd171, %fd334, %fd159;
	// Callseq Start 577
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd371;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd506, [retval0+0];
	
	//{
	}// Callseq End 577
	and.pred  	%p17, %p56, %p106;
	@!%p17 bra 	BB25_258;
	bra.uni 	BB25_257;

BB25_257:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r420}, %fd506;
	}
	xor.b32  	%r421, %r420, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r422, %temp}, %fd506;
	}
	mov.b64 	%fd506, {%r422, %r421};

BB25_258:
	@%p57 bra 	BB25_261;
	bra.uni 	BB25_259;

BB25_261:
	mov.f64 	%fd398, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r531}, %fd398;
	}
	selp.b32	%r423, %r5, 0, %p106;
	or.b32  	%r424, %r423, 2146435072;
	setp.lt.s32	%p299, %r531, 0;
	selp.b32	%r425, %r424, %r423, %p299;
	mov.u32 	%r426, 0;
	mov.b64 	%fd506, {%r426, %r425};
	bra.uni 	BB25_262;

BB25_259:
	setp.gt.s32	%p296, %r5, -1;
	@%p296 bra 	BB25_262;

	mov.f64 	%fd397, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd337, %fd397;
	setp.neu.f64	%p297, %fd337, 0d4022000000000000;
	selp.f64	%fd506, 0dFFF8000000000000, %fd506, %p297;

BB25_262:
	add.f64 	%fd507, %fd227, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r427}, %fd507;
	}
	and.b32  	%r428, %r427, 2146435072;
	setp.ne.s32	%p300, %r428, 2146435072;
	@%p300 bra 	BB25_263;

	setp.gtu.f64	%p301, %fd24, 0d7FF0000000000000;
	@%p301 bra 	BB25_272;

	mov.f64 	%fd393, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r528}, %fd393;
	}
	and.b32  	%r429, %r528, 2147483647;
	setp.ne.s32	%p302, %r429, 2146435072;
	@%p302 bra 	BB25_267;

	mov.f64 	%fd395, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd395;
	}
	setp.eq.s32	%p303, %r430, 0;
	@%p303 bra 	BB25_271;

BB25_267:
	and.b32  	%r431, %r5, 2147483647;
	setp.ne.s32	%p304, %r431, 2146435072;
	@%p304 bra 	BB25_268;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd227;
	}
	setp.ne.s32	%p305, %r432, 0;
	mov.f64 	%fd507, %fd506;
	@%p305 bra 	BB25_272;

	mov.f64 	%fd394, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r529}, %fd394;
	}
	shr.s32 	%r433, %r529, 31;
	and.b32  	%r434, %r433, -2146435072;
	add.s32 	%r435, %r434, 2146435072;
	or.b32  	%r436, %r435, -2147483648;
	selp.b32	%r437, %r436, %r435, %p17;
	mov.u32 	%r438, 0;
	mov.b64 	%fd507, {%r438, %r437};
	bra.uni 	BB25_272;

BB25_263:
	mov.f64 	%fd507, %fd506;
	bra.uni 	BB25_272;

BB25_268:
	mov.f64 	%fd507, %fd506;
	bra.uni 	BB25_272;

BB25_271:
	mov.f64 	%fd396, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r530}, %fd396;
	}
	setp.gt.f64	%p306, %fd24, 0d3FF0000000000000;
	selp.b32	%r439, 2146435072, 0, %p306;
	xor.b32  	%r440, %r439, 2146435072;
	setp.lt.s32	%p307, %r530, 0;
	selp.b32	%r441, %r440, %r439, %p307;
	setp.eq.f64	%p308, %fd227, 0dBFF0000000000000;
	selp.b32	%r442, 1072693248, %r441, %p308;
	mov.u32 	%r443, 0;
	mov.b64 	%fd507, {%r443, %r442};

BB25_272:
	mov.f64 	%fd372, 0d4008000000000000;
	selp.f64	%fd193, 0d3FF0000000000000, %fd507, %p71;
	// Callseq Start 578
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd372;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd509, [retval0+0];
	
	//{
	}// Callseq End 578
	and.pred  	%p18, %p22, %p89;
	@!%p18 bra 	BB25_274;
	bra.uni 	BB25_273;

BB25_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r444}, %fd509;
	}
	xor.b32  	%r445, %r444, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r446, %temp}, %fd509;
	}
	mov.b64 	%fd509, {%r446, %r445};

BB25_274:
	@%p23 bra 	BB25_277;
	bra.uni 	BB25_275;

BB25_277:
	mov.f64 	%fd392, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r527}, %fd392;
	}
	selp.b32	%r447, %r1, 0, %p89;
	or.b32  	%r448, %r447, 2146435072;
	setp.lt.s32	%p316, %r527, 0;
	selp.b32	%r449, %r448, %r447, %p316;
	mov.u32 	%r450, 0;
	mov.b64 	%fd509, {%r450, %r449};
	bra.uni 	BB25_278;

BB25_275:
	setp.gt.s32	%p313, %r1, -1;
	@%p313 bra 	BB25_278;

	mov.f64 	%fd391, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd341, %fd391;
	setp.neu.f64	%p314, %fd341, 0d4008000000000000;
	selp.f64	%fd509, 0dFFF8000000000000, %fd509, %p314;

BB25_278:
	add.f64 	%fd510, %fd226, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r451}, %fd510;
	}
	and.b32  	%r452, %r451, 2146435072;
	setp.ne.s32	%p317, %r452, 2146435072;
	@%p317 bra 	BB25_279;

	setp.gtu.f64	%p318, %fd1, 0d7FF0000000000000;
	@%p318 bra 	BB25_288;

	mov.f64 	%fd387, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd387;
	}
	and.b32  	%r453, %r524, 2147483647;
	setp.ne.s32	%p319, %r453, 2146435072;
	@%p319 bra 	BB25_283;

	mov.f64 	%fd389, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r454, %temp}, %fd389;
	}
	setp.eq.s32	%p320, %r454, 0;
	@%p320 bra 	BB25_287;

BB25_283:
	and.b32  	%r455, %r1, 2147483647;
	setp.ne.s32	%p321, %r455, 2146435072;
	@%p321 bra 	BB25_284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r456, %temp}, %fd226;
	}
	setp.ne.s32	%p322, %r456, 0;
	mov.f64 	%fd510, %fd509;
	@%p322 bra 	BB25_288;

	mov.f64 	%fd388, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r525}, %fd388;
	}
	shr.s32 	%r457, %r525, 31;
	and.b32  	%r458, %r457, -2146435072;
	add.s32 	%r459, %r458, 2146435072;
	or.b32  	%r460, %r459, -2147483648;
	selp.b32	%r461, %r460, %r459, %p18;
	mov.u32 	%r462, 0;
	mov.b64 	%fd510, {%r462, %r461};
	bra.uni 	BB25_288;

BB25_279:
	mov.f64 	%fd510, %fd509;
	bra.uni 	BB25_288;

BB25_284:
	mov.f64 	%fd510, %fd509;
	bra.uni 	BB25_288;

BB25_287:
	mov.f64 	%fd390, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r526}, %fd390;
	}
	setp.gt.f64	%p323, %fd1, 0d3FF0000000000000;
	selp.b32	%r463, 2146435072, 0, %p323;
	xor.b32  	%r464, %r463, 2146435072;
	setp.lt.s32	%p324, %r526, 0;
	selp.b32	%r465, %r464, %r463, %p324;
	setp.eq.f64	%p325, %fd226, 0dBFF0000000000000;
	selp.b32	%r466, 1072693248, %r465, %p325;
	mov.u32 	%r467, 0;
	mov.b64 	%fd510, {%r467, %r466};

BB25_288:
	mov.f64 	%fd373, 0d4024000000000000;
	selp.f64	%fd343, 0d3FF0000000000000, %fd510, %p37;
	mul.f64 	%fd344, %fd170, 0dC1B960E000000000;
	fma.rn.f64 	%fd345, %fd193, 0d41968F0000000000, %fd344;
	fma.rn.f64 	%fd346, %fd148, 0d41C68F0000000000, %fd345;
	fma.rn.f64 	%fd347, %fd125, 0dC1C3BD2000000000, %fd346;
	fma.rn.f64 	%fd348, %fd103, 0d41B0EB4000000000, %fd347;
	fma.rn.f64 	%fd349, %fd80, 0dC1868F0000000000, %fd348;
	fma.rn.f64 	%fd204, %fd349, %fd343, %fd182;
	// Callseq Start 579
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd24;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd373;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd512, [retval0+0];
	
	//{
	}// Callseq End 579
	and.pred  	%p19, %p56, %p72;
	@!%p19 bra 	BB25_290;
	bra.uni 	BB25_289;

BB25_289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd512;
	}
	xor.b32  	%r469, %r468, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r470, %temp}, %fd512;
	}
	mov.b64 	%fd512, {%r470, %r469};

BB25_290:
	@%p57 bra 	BB25_293;
	bra.uni 	BB25_291;

BB25_293:
	mov.f64 	%fd386, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r523}, %fd386;
	}
	selp.b32	%r471, %r5, 0, %p72;
	or.b32  	%r472, %r471, 2146435072;
	setp.lt.s32	%p333, %r523, 0;
	selp.b32	%r473, %r472, %r471, %p333;
	mov.u32 	%r474, 0;
	mov.b64 	%fd512, {%r474, %r473};
	bra.uni 	BB25_294;

BB25_291:
	setp.gt.s32	%p330, %r5, -1;
	@%p330 bra 	BB25_294;

	mov.f64 	%fd385, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd352, %fd385;
	setp.neu.f64	%p331, %fd352, 0d4024000000000000;
	selp.f64	%fd512, 0dFFF8000000000000, %fd512, %p331;

BB25_294:
	add.f64 	%fd513, %fd227, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r475}, %fd513;
	}
	and.b32  	%r476, %r475, 2146435072;
	setp.ne.s32	%p334, %r476, 2146435072;
	@%p334 bra 	BB25_295;

	setp.gtu.f64	%p335, %fd24, 0d7FF0000000000000;
	@%p335 bra 	BB25_304;

	mov.f64 	%fd381, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r520}, %fd381;
	}
	and.b32  	%r477, %r520, 2147483647;
	setp.ne.s32	%p336, %r477, 2146435072;
	@%p336 bra 	BB25_299;

	mov.f64 	%fd383, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r478, %temp}, %fd383;
	}
	setp.eq.s32	%p337, %r478, 0;
	@%p337 bra 	BB25_303;

BB25_299:
	and.b32  	%r479, %r5, 2147483647;
	setp.ne.s32	%p338, %r479, 2146435072;
	@%p338 bra 	BB25_300;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r480, %temp}, %fd227;
	}
	setp.ne.s32	%p339, %r480, 0;
	mov.f64 	%fd513, %fd512;
	@%p339 bra 	BB25_304;

	mov.f64 	%fd382, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r521}, %fd382;
	}
	shr.s32 	%r481, %r521, 31;
	and.b32  	%r482, %r481, -2146435072;
	add.s32 	%r483, %r482, 2146435072;
	or.b32  	%r484, %r483, -2147483648;
	selp.b32	%r485, %r484, %r483, %p19;
	mov.u32 	%r486, 0;
	mov.b64 	%fd513, {%r486, %r485};
	bra.uni 	BB25_304;

BB25_295:
	mov.f64 	%fd513, %fd512;
	bra.uni 	BB25_304;

BB25_300:
	mov.f64 	%fd513, %fd512;
	bra.uni 	BB25_304;

BB25_303:
	mov.f64 	%fd384, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r522}, %fd384;
	}
	setp.gt.f64	%p340, %fd24, 0d3FF0000000000000;
	selp.b32	%r487, 2146435072, 0, %p340;
	xor.b32  	%r488, %r487, 2146435072;
	setp.lt.s32	%p341, %r522, 0;
	selp.b32	%r489, %r488, %r487, %p341;
	setp.eq.f64	%p342, %fd227, 0dBFF0000000000000;
	selp.b32	%r490, 1072693248, %r489, %p342;
	mov.u32 	%r491, 0;
	mov.b64 	%fd513, {%r491, %r490};

BB25_304:
	mov.f64 	%fd374, 0d4000000000000000;
	mul.f64 	%fd354, %fd513, 0dC16B120000000000;
	selp.f64	%fd355, 0dC16B120000000000, %fd354, %p71;
	fma.rn.f64 	%fd356, %fd193, 0d4190EB4000000000, %fd355;
	fma.rn.f64 	%fd357, %fd170, 0dC1A0EB4000000000, %fd356;
	fma.rn.f64 	%fd358, %fd148, 0d41A0EB4000000000, %fd357;
	fma.rn.f64 	%fd359, %fd125, 0dC190EB4000000000, %fd358;
	fma.rn.f64 	%fd215, %fd103, 0d416B120000000000, %fd359;
	// Callseq Start 580
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd1;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd374;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd515, [retval0+0];
	
	//{
	}// Callseq End 580
	and.pred  	%p20, %p22, %p55;
	@!%p20 bra 	BB25_306;
	bra.uni 	BB25_305;

BB25_305:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r492}, %fd515;
	}
	xor.b32  	%r493, %r492, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r494, %temp}, %fd515;
	}
	mov.b64 	%fd515, {%r494, %r493};

BB25_306:
	@%p23 bra 	BB25_309;
	bra.uni 	BB25_307;

BB25_309:
	mov.f64 	%fd380, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r519}, %fd380;
	}
	selp.b32	%r495, %r1, 0, %p55;
	or.b32  	%r496, %r495, 2146435072;
	setp.lt.s32	%p350, %r519, 0;
	selp.b32	%r497, %r496, %r495, %p350;
	mov.u32 	%r498, 0;
	mov.b64 	%fd515, {%r498, %r497};
	bra.uni 	BB25_310;

BB25_307:
	setp.gt.s32	%p347, %r1, -1;
	@%p347 bra 	BB25_310;

	mov.f64 	%fd379, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd362, %fd379;
	setp.neu.f64	%p348, %fd362, 0d4000000000000000;
	selp.f64	%fd515, 0dFFF8000000000000, %fd515, %p348;

BB25_310:
	add.f64 	%fd516, %fd226, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r499}, %fd516;
	}
	and.b32  	%r500, %r499, 2146435072;
	setp.ne.s32	%p351, %r500, 2146435072;
	@%p351 bra 	BB25_311;

	setp.gtu.f64	%p352, %fd1, 0d7FF0000000000000;
	@%p352 bra 	BB25_320;

	mov.f64 	%fd375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r516}, %fd375;
	}
	and.b32  	%r501, %r516, 2147483647;
	setp.ne.s32	%p353, %r501, 2146435072;
	@%p353 bra 	BB25_315;

	mov.f64 	%fd377, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r502, %temp}, %fd377;
	}
	setp.eq.s32	%p354, %r502, 0;
	@%p354 bra 	BB25_319;

BB25_315:
	and.b32  	%r503, %r1, 2147483647;
	setp.ne.s32	%p355, %r503, 2146435072;
	@%p355 bra 	BB25_316;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r504, %temp}, %fd226;
	}
	setp.ne.s32	%p356, %r504, 0;
	mov.f64 	%fd516, %fd515;
	@%p356 bra 	BB25_320;

	mov.f64 	%fd376, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r517}, %fd376;
	}
	shr.s32 	%r505, %r517, 31;
	and.b32  	%r506, %r505, -2146435072;
	add.s32 	%r507, %r506, 2146435072;
	or.b32  	%r508, %r507, -2147483648;
	selp.b32	%r509, %r508, %r507, %p20;
	mov.u32 	%r510, 0;
	mov.b64 	%fd516, {%r510, %r509};
	bra.uni 	BB25_320;

BB25_311:
	mov.f64 	%fd516, %fd515;
	bra.uni 	BB25_320;

BB25_316:
	mov.f64 	%fd516, %fd515;
	bra.uni 	BB25_320;

BB25_319:
	mov.f64 	%fd378, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r518}, %fd378;
	}
	setp.gt.f64	%p357, %fd1, 0d3FF0000000000000;
	selp.b32	%r511, 2146435072, 0, %p357;
	xor.b32  	%r512, %r511, 2146435072;
	setp.lt.s32	%p358, %r518, 0;
	selp.b32	%r513, %r512, %r511, %p358;
	setp.eq.f64	%p359, %fd226, 0dBFF0000000000000;
	selp.b32	%r514, 1072693248, %r513, %p359;
	mov.u32 	%r515, 0;
	mov.b64 	%fd516, {%r515, %r514};

BB25_320:
	selp.f64	%fd364, 0d3FF0000000000000, %fd516, %p37;
	fma.rn.f64 	%fd365, %fd215, %fd364, %fd204;
	div.rn.f64 	%fd366, %fd365, 0d40DB120000000000;
	st.param.f64	[func_retval0+0], %fd366;
	ret;
}

	// .globl	_ZN2EW6C6SBTPEdd
.visible .func  (.param .b64 func_retval0) _ZN2EW6C6SBTPEdd(
	.param .b64 _ZN2EW6C6SBTPEdd_param_0,
	.param .b64 _ZN2EW6C6SBTPEdd_param_1,
	.param .b64 _ZN2EW6C6SBTPEdd_param_2
)
{
	.reg .pred 	%p<76>;
	.reg .b32 	%r<114>;
	.reg .f64 	%fd<123>;
	.reg .b64 	%rd<13>;


	ld.param.f64 	%fd48, [_ZN2EW6C6SBTPEdd_param_1];
	ld.param.f64 	%fd49, [_ZN2EW6C6SBTPEdd_param_2];
	sub.f64 	%fd1, %fd49, %fd48;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	mov.f64 	%fd50, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd50;
	}
	bfe.u32 	%r6, %r2, 20, 11;
	add.s32 	%r7, %r6, -1012;
	mov.u64 	%rd4, 4620693217682128896;
	shl.b64 	%rd1, %rd4, %r7;
	setp.eq.s64	%p4, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd1;
	// Callseq Start 581
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd50;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd112, [retval0+0];
	
	//{
	}// Callseq End 581
	setp.lt.s32	%p5, %r1, 0;
	and.pred  	%p1, %p5, %p4;
	@!%p1 bra 	BB26_2;
	bra.uni 	BB26_1;

BB26_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd112;
	}
	xor.b32  	%r9, %r8, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd112;
	}
	mov.b64 	%fd112, {%r10, %r9};

BB26_2:
	setp.eq.f64	%p6, %fd1, 0d0000000000000000;
	@%p6 bra 	BB26_5;
	bra.uni 	BB26_3;

BB26_5:
	selp.b32	%r11, %r1, 0, %p4;
	or.b32  	%r12, %r11, 2146435072;
	setp.lt.s32	%p10, %r2, 0;
	selp.b32	%r13, %r12, %r11, %p10;
	mov.u32 	%r14, 0;
	mov.b64 	%fd112, {%r14, %r13};
	bra.uni 	BB26_6;

BB26_3:
	setp.gt.s32	%p7, %r1, -1;
	@%p7 bra 	BB26_6;

	cvt.rzi.f64.f64	%fd52, %fd50;
	setp.neu.f64	%p8, %fd52, 0d4020000000000000;
	selp.f64	%fd112, 0dFFF8000000000000, %fd112, %p8;

BB26_6:
	add.f64 	%fd113, %fd1, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd113;
	}
	and.b32  	%r16, %r15, 2146435072;
	setp.ne.s32	%p11, %r16, 2146435072;
	@%p11 bra 	BB26_7;

	setp.gtu.f64	%p12, %fd2, 0d7FF0000000000000;
	@%p12 bra 	BB26_16;

	and.b32  	%r17, %r2, 2147483647;
	setp.ne.s32	%p13, %r17, 2146435072;
	@%p13 bra 	BB26_11;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd50;
	}
	setp.eq.s32	%p14, %r18, 0;
	@%p14 bra 	BB26_15;

BB26_11:
	and.b32  	%r19, %r1, 2147483647;
	setp.ne.s32	%p15, %r19, 2146435072;
	@%p15 bra 	BB26_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd1;
	}
	setp.ne.s32	%p16, %r20, 0;
	mov.f64 	%fd113, %fd112;
	@%p16 bra 	BB26_16;

	shr.s32 	%r21, %r2, 31;
	and.b32  	%r22, %r21, -2146435072;
	add.s32 	%r23, %r22, 2146435072;
	or.b32  	%r24, %r23, -2147483648;
	selp.b32	%r25, %r24, %r23, %p1;
	mov.u32 	%r26, 0;
	mov.b64 	%fd113, {%r26, %r25};
	bra.uni 	BB26_16;

BB26_7:
	mov.f64 	%fd113, %fd112;
	bra.uni 	BB26_16;

BB26_12:
	mov.f64 	%fd113, %fd112;
	bra.uni 	BB26_16;

BB26_15:
	setp.gt.f64	%p17, %fd2, 0d3FF0000000000000;
	selp.b32	%r27, 2146435072, 0, %p17;
	xor.b32  	%r28, %r27, 2146435072;
	setp.lt.s32	%p18, %r2, 0;
	selp.b32	%r29, %r28, %r27, %p18;
	setp.eq.f64	%p19, %fd1, 0dBFF0000000000000;
	selp.b32	%r30, 1072693248, %r29, %p19;
	mov.u32 	%r31, 0;
	mov.b64 	%fd113, {%r31, %r30};

BB26_16:
	setp.eq.f64	%p20, %fd1, 0d3FF0000000000000;
	selp.f64	%fd13, 0d3FF0000000000000, %fd113, %p20;
	mov.f64 	%fd54, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd54;
	}
	bfe.u32 	%r32, %r3, 20, 11;
	add.s32 	%r33, %r32, -1012;
	mov.u64 	%rd5, 4619567317775286272;
	shl.b64 	%rd6, %rd5, %r33;
	setp.eq.s64	%p21, %rd6, -9223372036854775808;
	// Callseq Start 582
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd54;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd115, [retval0+0];
	
	//{
	}// Callseq End 582
	and.pred  	%p23, %p5, %p21;
	@!%p23 bra 	BB26_18;
	bra.uni 	BB26_17;

BB26_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd115;
	}
	xor.b32  	%r35, %r34, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd115;
	}
	mov.b64 	%fd115, {%r36, %r35};

BB26_18:
	@%p6 bra 	BB26_21;
	bra.uni 	BB26_19;

BB26_21:
	bfe.u32 	%r37, %r3, 20, 11;
	add.s32 	%r38, %r37, -1012;
	shl.b64 	%rd8, %rd5, %r38;
	setp.eq.s64	%p27, %rd8, -9223372036854775808;
	selp.b32	%r39, %r1, 0, %p27;
	or.b32  	%r40, %r39, 2146435072;
	setp.lt.s32	%p28, %r3, 0;
	selp.b32	%r41, %r40, %r39, %p28;
	mov.u32 	%r42, 0;
	mov.b64 	%fd115, {%r42, %r41};
	bra.uni 	BB26_22;

BB26_19:
	setp.gt.s32	%p25, %r1, -1;
	@%p25 bra 	BB26_22;

	cvt.rzi.f64.f64	%fd57, %fd54;
	setp.neu.f64	%p26, %fd57, 0d401C000000000000;
	selp.f64	%fd115, 0dFFF8000000000000, %fd115, %p26;

BB26_22:
	add.f64 	%fd116, %fd1, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd116;
	}
	and.b32  	%r44, %r43, 2146435072;
	setp.ne.s32	%p29, %r44, 2146435072;
	@%p29 bra 	BB26_23;

	setp.gtu.f64	%p30, %fd2, 0d7FF0000000000000;
	@%p30 bra 	BB26_32;

	and.b32  	%r45, %r3, 2147483647;
	setp.ne.s32	%p31, %r45, 2146435072;
	@%p31 bra 	BB26_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd54;
	}
	setp.eq.s32	%p32, %r46, 0;
	@%p32 bra 	BB26_31;

BB26_27:
	and.b32  	%r47, %r1, 2147483647;
	setp.ne.s32	%p33, %r47, 2146435072;
	@%p33 bra 	BB26_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd1;
	}
	setp.ne.s32	%p34, %r48, 0;
	mov.f64 	%fd116, %fd115;
	@%p34 bra 	BB26_32;

	shr.s32 	%r49, %r3, 31;
	and.b32  	%r50, %r49, -2146435072;
	add.s32 	%r51, %r50, 2146435072;
	or.b32  	%r52, %r51, -2147483648;
	bfe.u32 	%r53, %r3, 20, 11;
	add.s32 	%r54, %r53, -1012;
	shl.b64 	%rd10, %rd5, %r54;
	setp.eq.s64	%p35, %rd10, -9223372036854775808;
	and.pred  	%p37, %p5, %p35;
	selp.b32	%r55, %r52, %r51, %p37;
	mov.u32 	%r56, 0;
	mov.b64 	%fd116, {%r56, %r55};
	bra.uni 	BB26_32;

BB26_23:
	mov.f64 	%fd116, %fd115;
	bra.uni 	BB26_32;

BB26_28:
	mov.f64 	%fd116, %fd115;
	bra.uni 	BB26_32;

BB26_31:
	setp.gt.f64	%p38, %fd2, 0d3FF0000000000000;
	selp.b32	%r57, 2146435072, 0, %p38;
	xor.b32  	%r58, %r57, 2146435072;
	setp.lt.s32	%p39, %r3, 0;
	selp.b32	%r59, %r58, %r57, %p39;
	setp.eq.f64	%p40, %fd1, 0dBFF0000000000000;
	selp.b32	%r60, 1072693248, %r59, %p40;
	mov.u32 	%r61, 0;
	mov.b64 	%fd116, {%r61, %r60};

BB26_32:
	selp.f64	%fd63, 0d3FF0000000000000, %fd116, %p20;
	add.f64 	%fd64, %fd49, 0d401C000000000000;
	mul.f64 	%fd65, %fd64, 0d40AAD00000000000;
	mul.f64 	%fd66, %fd65, %fd63;
	fma.rn.f64 	%fd24, %fd13, 0dC0A9230000000000, %fd66;
	mov.f64 	%fd67, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd67;
	}
	bfe.u32 	%r62, %r4, 20, 11;
	add.s32 	%r63, %r62, -1012;
	mov.u64 	%rd11, 4618441417868443648;
	shl.b64 	%rd2, %rd11, %r63;
	setp.eq.s64	%p42, %rd2, -9223372036854775808;
	// Callseq Start 583
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd67;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd118, [retval0+0];
	
	//{
	}// Callseq End 583
	and.pred  	%p2, %p5, %p42;
	@!%p2 bra 	BB26_34;
	bra.uni 	BB26_33;

BB26_33:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd118;
	}
	xor.b32  	%r65, %r64, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd118;
	}
	mov.b64 	%fd118, {%r66, %r65};

BB26_34:
	@%p6 bra 	BB26_37;
	bra.uni 	BB26_35;

BB26_37:
	selp.b32	%r67, %r1, 0, %p42;
	or.b32  	%r68, %r67, 2146435072;
	setp.lt.s32	%p48, %r4, 0;
	selp.b32	%r69, %r68, %r67, %p48;
	mov.u32 	%r70, 0;
	mov.b64 	%fd118, {%r70, %r69};
	bra.uni 	BB26_38;

BB26_35:
	setp.gt.s32	%p45, %r1, -1;
	@%p45 bra 	BB26_38;

	cvt.rzi.f64.f64	%fd70, %fd67;
	setp.neu.f64	%p46, %fd70, 0d4018000000000000;
	selp.f64	%fd118, 0dFFF8000000000000, %fd118, %p46;

BB26_38:
	add.f64 	%fd119, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd119;
	}
	and.b32  	%r72, %r71, 2146435072;
	setp.ne.s32	%p49, %r72, 2146435072;
	@%p49 bra 	BB26_39;

	setp.gtu.f64	%p50, %fd2, 0d7FF0000000000000;
	@%p50 bra 	BB26_48;

	and.b32  	%r73, %r4, 2147483647;
	setp.ne.s32	%p51, %r73, 2146435072;
	@%p51 bra 	BB26_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd67;
	}
	setp.eq.s32	%p52, %r74, 0;
	@%p52 bra 	BB26_47;

BB26_43:
	and.b32  	%r75, %r1, 2147483647;
	setp.ne.s32	%p53, %r75, 2146435072;
	@%p53 bra 	BB26_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd1;
	}
	setp.ne.s32	%p54, %r76, 0;
	mov.f64 	%fd119, %fd118;
	@%p54 bra 	BB26_48;

	shr.s32 	%r77, %r4, 31;
	and.b32  	%r78, %r77, -2146435072;
	add.s32 	%r79, %r78, 2146435072;
	or.b32  	%r80, %r79, -2147483648;
	selp.b32	%r81, %r80, %r79, %p2;
	mov.u32 	%r82, 0;
	mov.b64 	%fd119, {%r82, %r81};
	bra.uni 	BB26_48;

BB26_39:
	mov.f64 	%fd119, %fd118;
	bra.uni 	BB26_48;

BB26_44:
	mov.f64 	%fd119, %fd118;
	bra.uni 	BB26_48;

BB26_47:
	setp.gt.f64	%p55, %fd2, 0d3FF0000000000000;
	selp.b32	%r83, 2146435072, 0, %p55;
	xor.b32  	%r84, %r83, 2146435072;
	setp.lt.s32	%p56, %r4, 0;
	selp.b32	%r85, %r84, %r83, %p56;
	setp.eq.f64	%p57, %fd1, 0dBFF0000000000000;
	selp.b32	%r86, 1072693248, %r85, %p57;
	mov.u32 	%r87, 0;
	mov.b64 	%fd119, {%r87, %r86};

BB26_48:
	selp.f64	%fd76, 0d3FF0000000000000, %fd119, %p20;
	add.f64 	%fd77, %fd49, 0d4008000000000000;
	mul.f64 	%fd78, %fd77, 0dC0D9230000000000;
	fma.rn.f64 	%fd35, %fd78, %fd76, %fd24;
	mul.f64 	%fd36, %fd49, 0d4008000000000000;
	add.f64 	%fd37, %fd36, 0d4014000000000000;
	mov.f64 	%fd79, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd79;
	}
	bfe.u32 	%r88, %r5, 20, 11;
	add.s32 	%r89, %r88, -1012;
	mov.u64 	%rd12, 4617315517961601024;
	shl.b64 	%rd3, %rd12, %r89;
	setp.eq.s64	%p59, %rd3, -9223372036854775808;
	// Callseq Start 584
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd79;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd121, [retval0+0];
	
	//{
	}// Callseq End 584
	and.pred  	%p3, %p5, %p59;
	@!%p3 bra 	BB26_50;
	bra.uni 	BB26_49;

BB26_49:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd121;
	}
	xor.b32  	%r91, %r90, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd121;
	}
	mov.b64 	%fd121, {%r92, %r91};

BB26_50:
	@%p6 bra 	BB26_53;
	bra.uni 	BB26_51;

BB26_53:
	selp.b32	%r93, %r1, 0, %p59;
	or.b32  	%r94, %r93, 2146435072;
	setp.lt.s32	%p65, %r5, 0;
	selp.b32	%r95, %r94, %r93, %p65;
	mov.u32 	%r96, 0;
	mov.b64 	%fd121, {%r96, %r95};
	bra.uni 	BB26_54;

BB26_51:
	setp.gt.s32	%p62, %r1, -1;
	@%p62 bra 	BB26_54;

	cvt.rzi.f64.f64	%fd82, %fd79;
	setp.neu.f64	%p63, %fd82, 0d4014000000000000;
	selp.f64	%fd121, 0dFFF8000000000000, %fd121, %p63;

BB26_54:
	add.f64 	%fd122, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd122;
	}
	and.b32  	%r98, %r97, 2146435072;
	setp.ne.s32	%p66, %r98, 2146435072;
	@%p66 bra 	BB26_55;

	setp.gtu.f64	%p67, %fd2, 0d7FF0000000000000;
	@%p67 bra 	BB26_64;

	and.b32  	%r99, %r5, 2147483647;
	setp.ne.s32	%p68, %r99, 2146435072;
	@%p68 bra 	BB26_59;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd79;
	}
	setp.eq.s32	%p69, %r100, 0;
	@%p69 bra 	BB26_63;

BB26_59:
	and.b32  	%r101, %r1, 2147483647;
	setp.ne.s32	%p70, %r101, 2146435072;
	@%p70 bra 	BB26_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r102, %temp}, %fd1;
	}
	setp.ne.s32	%p71, %r102, 0;
	mov.f64 	%fd122, %fd121;
	@%p71 bra 	BB26_64;

	shr.s32 	%r103, %r5, 31;
	and.b32  	%r104, %r103, -2146435072;
	add.s32 	%r105, %r104, 2146435072;
	or.b32  	%r106, %r105, -2147483648;
	selp.b32	%r107, %r106, %r105, %p3;
	mov.u32 	%r108, 0;
	mov.b64 	%fd122, {%r108, %r107};
	bra.uni 	BB26_64;

BB26_55:
	mov.f64 	%fd122, %fd121;
	bra.uni 	BB26_64;

BB26_60:
	mov.f64 	%fd122, %fd121;
	bra.uni 	BB26_64;

BB26_63:
	setp.gt.f64	%p72, %fd2, 0d3FF0000000000000;
	selp.b32	%r109, 2146435072, 0, %p72;
	xor.b32  	%r110, %r109, 2146435072;
	setp.lt.s32	%p73, %r5, 0;
	selp.b32	%r111, %r110, %r109, %p73;
	setp.eq.f64	%p74, %fd1, 0dBFF0000000000000;
	selp.b32	%r112, 1072693248, %r111, %p74;
	mov.u32 	%r113, 0;
	mov.b64 	%fd122, {%r113, %r112};

BB26_64:
	selp.f64	%fd88, 0d3FF0000000000000, %fd122, %p20;
	mul.f64 	%fd89, %fd37, 0d40DB120000000000;
	fma.rn.f64 	%fd90, %fd89, %fd88, %fd35;
	add.f64 	%fd91, %fd49, 0d3FF0000000000000;
	mul.f64 	%fd92, %fd91, 0dC102543000000000;
	mul.f64 	%fd93, %fd1, %fd92;
	mul.f64 	%fd94, %fd1, %fd93;
	mul.f64 	%fd95, %fd1, %fd94;
	fma.rn.f64 	%fd96, %fd1, %fd95, %fd90;
	fma.rn.f64 	%fd97, %fd49, 0d4014000000000000, 0d4008000000000000;
	mul.f64 	%fd98, %fd97, 0d40DFFE0000000000;
	mul.f64 	%fd99, %fd1, %fd98;
	mul.f64 	%fd100, %fd1, %fd99;
	fma.rn.f64 	%fd101, %fd1, %fd100, %fd96;
	add.f64 	%fd102, %fd36, 0d3FF0000000000000;
	mul.f64 	%fd103, %fd102, 0dC0E1988000000000;
	mul.f64 	%fd104, %fd1, %fd103;
	fma.rn.f64 	%fd105, %fd1, %fd104, %fd101;
	fma.rn.f64 	%fd106, %fd49, 0d401C000000000000, 0d3FF0000000000000;
	mul.f64 	%fd107, %fd106, 0d40B6580000000000;
	fma.rn.f64 	%fd108, %fd1, %fd107, %fd105;
	fma.rn.f64 	%fd109, %fd49, 0dC0B9230000000000, %fd108;
	mul.f64 	%fd110, %fd13, %fd109;
	st.param.f64	[func_retval0+0], %fd110;
	ret;
}

	// .globl	_ZN2EW23SmoothWave_x_T_IntegralEdddd
.visible .func  (.param .b64 func_retval0) _ZN2EW23SmoothWave_x_T_IntegralEdddd(
	.param .b64 _ZN2EW23SmoothWave_x_T_IntegralEdddd_param_0,
	.param .b64 _ZN2EW23SmoothWave_x_T_IntegralEdddd_param_1,
	.param .b64 _ZN2EW23SmoothWave_x_T_IntegralEdddd_param_2,
	.param .b64 _ZN2EW23SmoothWave_x_T_IntegralEdddd_param_3,
	.param .b64 _ZN2EW23SmoothWave_x_T_IntegralEdddd_param_4
)
{
	.reg .pred 	%p<415>;
	.reg .b32 	%r<635>;
	.reg .f64 	%fd<632>;
	.reg .b64 	%rd<17>;


	ld.param.f64 	%fd266, [_ZN2EW23SmoothWave_x_T_IntegralEdddd_param_1];
	ld.param.f64 	%fd268, [_ZN2EW23SmoothWave_x_T_IntegralEdddd_param_2];
	ld.param.f64 	%fd269, [_ZN2EW23SmoothWave_x_T_IntegralEdddd_param_3];
	ld.param.f64 	%fd270, [_ZN2EW23SmoothWave_x_T_IntegralEdddd_param_4];
	div.rn.f64 	%fd271, %fd268, %fd269;
	add.f64 	%fd272, %fd266, 0dBFF0000000000000;
	setp.gt.f64	%p20, %fd271, %fd272;
	selp.f64	%fd1, %fd271, %fd272, %p20;
	div.rn.f64 	%fd273, %fd268, %fd270;
	setp.lt.f64	%p21, %fd273, %fd266;
	selp.f64	%fd2, %fd273, %fd266, %p21;
	setp.lt.f64	%p22, %fd1, %fd266;
	setp.gt.f64	%p23, %fd2, %fd272;
	and.pred  	%p24, %p22, %p23;
	mov.f64 	%fd631, 0d0000000000000000;
	@!%p24 bra 	BB27_354;
	bra.uni 	BB27_1;

BB27_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd266;
	}
	mov.f64 	%fd274, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd274;
	}
	bfe.u32 	%r15, %r2, 20, 11;
	add.s32 	%r16, %r15, -1012;
	mov.u64 	%rd9, 4613937818241073152;
	shl.b64 	%rd1, %rd9, %r16;
	setp.eq.s64	%p25, %rd1, -9223372036854775808;
	abs.f64 	%fd3, %fd266;
	// Callseq Start 585
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd274;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd599, [retval0+0];
	
	//{
	}// Callseq End 585
	setp.lt.s32	%p26, %r1, 0;
	and.pred  	%p1, %p26, %p25;
	mov.f64 	%fd566, %fd599;
	@!%p1 bra 	BB27_3;
	bra.uni 	BB27_2;

BB27_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd599;
	}
	xor.b32  	%r18, %r17, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd599;
	}
	mov.b64 	%fd566, {%r19, %r18};

BB27_3:
	setp.eq.f64	%p27, %fd266, 0d0000000000000000;
	@%p27 bra 	BB27_6;
	bra.uni 	BB27_4;

BB27_6:
	selp.b32	%r20, %r1, 0, %p25;
	or.b32  	%r21, %r20, 2146435072;
	setp.lt.s32	%p31, %r2, 0;
	selp.b32	%r22, %r21, %r20, %p31;
	mov.u32 	%r23, 0;
	mov.b64 	%fd566, {%r23, %r22};
	bra.uni 	BB27_7;

BB27_4:
	setp.gt.s32	%p28, %r1, -1;
	@%p28 bra 	BB27_7;

	cvt.rzi.f64.f64	%fd276, %fd274;
	setp.neu.f64	%p29, %fd276, 0d4008000000000000;
	selp.f64	%fd566, 0dFFF8000000000000, %fd566, %p29;

BB27_7:
	add.f64 	%fd567, %fd266, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd567;
	}
	and.b32  	%r3, %r24, 2146435072;
	setp.ne.s32	%p32, %r3, 2146435072;
	@%p32 bra 	BB27_8;

	setp.gtu.f64	%p33, %fd3, 0d7FF0000000000000;
	@%p33 bra 	BB27_17;

	and.b32  	%r25, %r2, 2147483647;
	setp.ne.s32	%p34, %r25, 2146435072;
	@%p34 bra 	BB27_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd274;
	}
	setp.eq.s32	%p35, %r26, 0;
	@%p35 bra 	BB27_16;

BB27_12:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r631}, %fd266;
	}
	and.b32  	%r27, %r631, 2147483647;
	setp.ne.s32	%p36, %r27, 2146435072;
	@%p36 bra 	BB27_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r28, %temp}, %fd266;
	}
	setp.ne.s32	%p37, %r28, 0;
	mov.f64 	%fd567, %fd566;
	@%p37 bra 	BB27_17;

	shr.s32 	%r29, %r2, 31;
	and.b32  	%r30, %r29, -2146435072;
	add.s32 	%r31, %r30, 2146435072;
	or.b32  	%r32, %r31, -2147483648;
	selp.b32	%r33, %r32, %r31, %p1;
	mov.u32 	%r34, 0;
	mov.b64 	%fd567, {%r34, %r33};
	bra.uni 	BB27_17;

BB27_8:
	mov.f64 	%fd567, %fd566;
	bra.uni 	BB27_17;

BB27_13:
	mov.f64 	%fd567, %fd566;
	bra.uni 	BB27_17;

BB27_16:
	setp.gt.f64	%p38, %fd3, 0d3FF0000000000000;
	selp.b32	%r35, 2146435072, 0, %p38;
	xor.b32  	%r36, %r35, 2146435072;
	setp.lt.s32	%p39, %r2, 0;
	selp.b32	%r37, %r36, %r35, %p39;
	setp.eq.f64	%p40, %fd266, 0dBFF0000000000000;
	selp.b32	%r38, 1072693248, %r37, %p40;
	mov.u32 	%r39, 0;
	mov.b64 	%fd567, {%r39, %r38};

BB27_17:
	setp.eq.f64	%p41, %fd266, 0d3FF0000000000000;
	selp.f64	%fd14, 0d3FF0000000000000, %fd567, %p41;
	mov.f64 	%fd278, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd278;
	}
	bfe.u32 	%r40, %r4, 20, 11;
	add.s32 	%r41, %r40, -1012;
	mov.u64 	%rd10, 4611686018427387904;
	shl.b64 	%rd2, %rd10, %r41;
	setp.eq.s64	%p42, %rd2, -9223372036854775808;
	// Callseq Start 586
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd278;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd602, [retval0+0];
	
	//{
	}// Callseq End 586
	and.pred  	%p2, %p26, %p42;
	mov.f64 	%fd569, %fd602;
	@!%p2 bra 	BB27_19;
	bra.uni 	BB27_18;

BB27_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd602;
	}
	xor.b32  	%r43, %r42, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r44, %temp}, %fd602;
	}
	mov.b64 	%fd569, {%r44, %r43};

BB27_19:
	@%p27 bra 	BB27_22;
	bra.uni 	BB27_20;

BB27_22:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r622}, %fd266;
	}
	selp.b32	%r45, %r622, 0, %p42;
	or.b32  	%r46, %r45, 2146435072;
	setp.lt.s32	%p48, %r4, 0;
	selp.b32	%r47, %r46, %r45, %p48;
	mov.u32 	%r48, 0;
	mov.b64 	%fd569, {%r48, %r47};
	bra.uni 	BB27_23;

BB27_20:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r621}, %fd266;
	}
	setp.gt.s32	%p45, %r621, -1;
	@%p45 bra 	BB27_23;

	mov.f64 	%fd558, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd280, %fd558;
	setp.neu.f64	%p46, %fd280, 0d4000000000000000;
	selp.f64	%fd569, 0dFFF8000000000000, %fd569, %p46;

BB27_23:
	add.f64 	%fd570, %fd266, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd570;
	}
	and.b32  	%r5, %r49, 2146435072;
	setp.ne.s32	%p49, %r5, 2146435072;
	@%p49 bra 	BB27_24;

	abs.f64 	%fd541, %fd266;
	setp.gtu.f64	%p50, %fd541, 0d7FF0000000000000;
	@%p50 bra 	BB27_33;

	and.b32  	%r50, %r4, 2147483647;
	setp.ne.s32	%p51, %r50, 2146435072;
	@%p51 bra 	BB27_28;

	mov.f64 	%fd542, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd542;
	}
	setp.eq.s32	%p52, %r51, 0;
	@%p52 bra 	BB27_32;

BB27_28:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r605}, %fd266;
	}
	and.b32  	%r52, %r605, 2147483647;
	setp.ne.s32	%p53, %r52, 2146435072;
	@%p53 bra 	BB27_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r53, %temp}, %fd266;
	}
	setp.ne.s32	%p54, %r53, 0;
	mov.f64 	%fd570, %fd569;
	@%p54 bra 	BB27_33;

	shr.s32 	%r54, %r4, 31;
	and.b32  	%r55, %r54, -2146435072;
	add.s32 	%r56, %r55, 2146435072;
	or.b32  	%r57, %r56, -2147483648;
	selp.b32	%r58, %r57, %r56, %p2;
	mov.u32 	%r59, 0;
	mov.b64 	%fd570, {%r59, %r58};
	bra.uni 	BB27_33;

BB27_24:
	mov.f64 	%fd570, %fd569;
	bra.uni 	BB27_33;

BB27_29:
	mov.f64 	%fd570, %fd569;
	bra.uni 	BB27_33;

BB27_32:
	abs.f64 	%fd543, %fd266;
	setp.gt.f64	%p55, %fd543, 0d3FF0000000000000;
	selp.b32	%r60, 2146435072, 0, %p55;
	xor.b32  	%r61, %r60, 2146435072;
	setp.lt.s32	%p56, %r4, 0;
	selp.b32	%r62, %r61, %r60, %p56;
	setp.eq.f64	%p57, %fd266, 0dBFF0000000000000;
	selp.b32	%r63, 1072693248, %r62, %p57;
	mov.u32 	%r64, 0;
	mov.b64 	%fd570, {%r64, %r63};

BB27_33:
	fma.rn.f64 	%fd540, %fd266, 0dC0955B8000000000, 0d4071160000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r604}, %fd266;
	}
	setp.lt.s32	%p404, %r604, 0;
	abs.f64 	%fd539, %fd266;
	selp.f64	%fd26, 0d3FF0000000000000, %fd570, %p41;
	fma.rn.f64 	%fd282, %fd26, 0d40A338C000000000, %fd540;
	fma.rn.f64 	%fd27, %fd14, 0dC09DE68000000000, %fd282;
	mov.f64 	%fd283, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd283;
	}
	bfe.u32 	%r65, %r6, 20, 11;
	add.s32 	%r66, %r65, -1012;
	mov.u64 	%rd11, 4616189618054758400;
	shl.b64 	%rd3, %rd11, %r66;
	setp.eq.s64	%p59, %rd3, -9223372036854775808;
	// Callseq Start 587
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd539;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd283;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd605, [retval0+0];
	
	//{
	}// Callseq End 587
	and.pred  	%p3, %p404, %p59;
	mov.f64 	%fd572, %fd605;
	@!%p3 bra 	BB27_35;
	bra.uni 	BB27_34;

BB27_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd605;
	}
	xor.b32  	%r68, %r67, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd605;
	}
	mov.b64 	%fd572, {%r69, %r68};

BB27_35:
	@%p27 bra 	BB27_38;
	bra.uni 	BB27_36;

BB27_38:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r603}, %fd266;
	}
	selp.b32	%r70, %r603, 0, %p59;
	or.b32  	%r71, %r70, 2146435072;
	setp.lt.s32	%p65, %r6, 0;
	selp.b32	%r72, %r71, %r70, %p65;
	mov.u32 	%r73, 0;
	mov.b64 	%fd572, {%r73, %r72};
	bra.uni 	BB27_39;

BB27_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r601}, %fd266;
	}
	setp.gt.s32	%p62, %r601, -1;
	@%p62 bra 	BB27_39;

	mov.f64 	%fd538, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd285, %fd538;
	setp.neu.f64	%p63, %fd285, 0d4010000000000000;
	selp.f64	%fd572, 0dFFF8000000000000, %fd572, %p63;

BB27_39:
	add.f64 	%fd573, %fd266, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd573;
	}
	and.b32  	%r7, %r74, 2146435072;
	setp.ne.s32	%p66, %r7, 2146435072;
	@%p66 bra 	BB27_40;

	abs.f64 	%fd535, %fd266;
	setp.gtu.f64	%p67, %fd535, 0d7FF0000000000000;
	@%p67 bra 	BB27_49;

	and.b32  	%r75, %r6, 2147483647;
	setp.ne.s32	%p68, %r75, 2146435072;
	@%p68 bra 	BB27_44;

	mov.f64 	%fd536, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd536;
	}
	setp.eq.s32	%p69, %r76, 0;
	@%p69 bra 	BB27_48;

BB27_44:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r602}, %fd266;
	}
	and.b32  	%r77, %r602, 2147483647;
	setp.ne.s32	%p70, %r77, 2146435072;
	@%p70 bra 	BB27_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r78, %temp}, %fd266;
	}
	setp.ne.s32	%p71, %r78, 0;
	mov.f64 	%fd573, %fd572;
	@%p71 bra 	BB27_49;

	shr.s32 	%r79, %r6, 31;
	and.b32  	%r80, %r79, -2146435072;
	add.s32 	%r81, %r80, 2146435072;
	or.b32  	%r82, %r81, -2147483648;
	selp.b32	%r83, %r82, %r81, %p3;
	mov.u32 	%r84, 0;
	mov.b64 	%fd573, {%r84, %r83};
	bra.uni 	BB27_49;

BB27_40:
	mov.f64 	%fd573, %fd572;
	bra.uni 	BB27_49;

BB27_45:
	mov.f64 	%fd573, %fd572;
	bra.uni 	BB27_49;

BB27_48:
	abs.f64 	%fd537, %fd266;
	setp.gt.f64	%p72, %fd537, 0d3FF0000000000000;
	selp.b32	%r85, 2146435072, 0, %p72;
	xor.b32  	%r86, %r85, 2146435072;
	setp.lt.s32	%p73, %r6, 0;
	selp.b32	%r87, %r86, %r85, %p73;
	setp.eq.f64	%p74, %fd266, 0dBFF0000000000000;
	selp.b32	%r88, 1072693248, %r87, %p74;
	mov.u32 	%r89, 0;
	mov.b64 	%fd573, {%r89, %r88};

BB27_49:
	mov.f64 	%fd534, 0d4000000000000000;
	selp.f64	%fd38, 0d3FF0000000000000, %fd573, %p41;
	fma.rn.f64 	%fd39, %fd38, 0d4081160000000000, %fd27;
	abs.f64 	%fd40, %fd2;
	// Callseq Start 588
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd40;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd534;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd575, [retval0+0];
	
	//{
	}// Callseq End 588
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd2;
	}
	setp.lt.s32	%p76, %r8, 0;
	and.pred  	%p4, %p76, %p42;
	@!%p4 bra 	BB27_51;
	bra.uni 	BB27_50;

BB27_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd575;
	}
	xor.b32  	%r91, %r90, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd575;
	}
	mov.b64 	%fd575, {%r92, %r91};

BB27_51:
	setp.eq.f64	%p78, %fd2, 0d0000000000000000;
	@%p78 bra 	BB27_54;
	bra.uni 	BB27_52;

BB27_54:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r625}, %fd2;
	}
	selp.b32	%r93, %r625, 0, %p42;
	or.b32  	%r94, %r93, 2146435072;
	setp.lt.s32	%p82, %r4, 0;
	selp.b32	%r95, %r94, %r93, %p82;
	mov.u32 	%r96, 0;
	mov.b64 	%fd575, {%r96, %r95};
	bra.uni 	BB27_55;

BB27_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r623}, %fd2;
	}
	setp.gt.s32	%p79, %r623, -1;
	@%p79 bra 	BB27_55;

	mov.f64 	%fd465, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd289, %fd465;
	setp.neu.f64	%p80, %fd289, 0d4000000000000000;
	selp.f64	%fd575, 0dFFF8000000000000, %fd575, %p80;

BB27_55:
	add.f64 	%fd576, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd576;
	}
	and.b32  	%r98, %r97, 2146435072;
	setp.ne.s32	%p83, %r98, 2146435072;
	@%p83 bra 	BB27_56;

	abs.f64 	%fd560, %fd2;
	setp.gtu.f64	%p84, %fd560, 0d7FF0000000000000;
	@%p84 bra 	BB27_65;

	and.b32  	%r99, %r4, 2147483647;
	setp.ne.s32	%p85, %r99, 2146435072;
	@%p85 bra 	BB27_60;

	mov.f64 	%fd464, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r100, %temp}, %fd464;
	}
	setp.eq.s32	%p86, %r100, 0;
	@%p86 bra 	BB27_64;

BB27_60:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r624}, %fd2;
	}
	and.b32  	%r101, %r624, 2147483647;
	setp.ne.s32	%p87, %r101, 2146435072;
	@%p87 bra 	BB27_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r102, %temp}, %fd2;
	}
	setp.ne.s32	%p88, %r102, 0;
	mov.f64 	%fd576, %fd575;
	@%p88 bra 	BB27_65;

	shr.s32 	%r103, %r4, 31;
	and.b32  	%r104, %r103, -2146435072;
	add.s32 	%r105, %r104, 2146435072;
	or.b32  	%r106, %r105, -2147483648;
	selp.b32	%r107, %r106, %r105, %p4;
	mov.u32 	%r108, 0;
	mov.b64 	%fd576, {%r108, %r107};
	bra.uni 	BB27_65;

BB27_56:
	mov.f64 	%fd576, %fd575;
	bra.uni 	BB27_65;

BB27_61:
	mov.f64 	%fd576, %fd575;
	bra.uni 	BB27_65;

BB27_64:
	abs.f64 	%fd561, %fd2;
	setp.gt.f64	%p89, %fd561, 0d3FF0000000000000;
	selp.b32	%r109, 2146435072, 0, %p89;
	xor.b32  	%r110, %r109, 2146435072;
	setp.lt.s32	%p90, %r4, 0;
	selp.b32	%r111, %r110, %r109, %p90;
	setp.eq.f64	%p91, %fd2, 0dBFF0000000000000;
	selp.b32	%r112, 1072693248, %r111, %p91;
	mov.u32 	%r113, 0;
	mov.b64 	%fd576, {%r113, %r112};

BB27_65:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r634}, %fd2;
	}
	setp.lt.s32	%p414, %r634, 0;
	abs.f64 	%fd559, %fd2;
	mov.f64 	%fd460, 0d4008000000000000;
	setp.eq.f64	%p92, %fd2, 0d3FF0000000000000;
	selp.f64	%fd291, 0d3FF0000000000000, %fd576, %p92;
	mul.f64 	%fd292, %fd14, %fd39;
	mul.f64 	%fd51, %fd292, %fd291;
	mul.f64 	%fd52, %fd266, 0dC0B55B8000000000;
	add.f64 	%fd53, %fd52, 0d4089A10000000000;
	fma.rn.f64 	%fd293, %fd26, 0d40C806F000000000, %fd53;
	fma.rn.f64 	%fd294, %fd14, 0dC0C66CE000000000, %fd293;
	fma.rn.f64 	%fd54, %fd38, 0d40ADE68000000000, %fd294;
	// Callseq Start 589
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd559;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd460;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd578, [retval0+0];
	
	//{
	}// Callseq End 589
	and.pred  	%p5, %p414, %p25;
	@!%p5 bra 	BB27_67;
	bra.uni 	BB27_66;

BB27_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd578;
	}
	xor.b32  	%r115, %r114, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r116, %temp}, %fd578;
	}
	mov.b64 	%fd578, {%r116, %r115};

BB27_67:
	setp.eq.f64	%p413, %fd2, 0d0000000000000000;
	@%p413 bra 	BB27_70;
	bra.uni 	BB27_68;

BB27_70:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r620}, %fd2;
	}
	selp.b32	%r117, %r620, 0, %p25;
	or.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p99, %r2, 0;
	selp.b32	%r119, %r118, %r117, %p99;
	mov.u32 	%r120, 0;
	mov.b64 	%fd578, {%r120, %r119};
	bra.uni 	BB27_71;

BB27_68:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r619}, %fd2;
	}
	setp.gt.s32	%p96, %r619, -1;
	@%p96 bra 	BB27_71;

	mov.f64 	%fd463, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd297, %fd463;
	setp.neu.f64	%p97, %fd297, 0d4008000000000000;
	selp.f64	%fd578, 0dFFF8000000000000, %fd578, %p97;

BB27_71:
	add.f64 	%fd579, %fd2, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r121}, %fd579;
	}
	and.b32  	%r122, %r121, 2146435072;
	setp.ne.s32	%p100, %r122, 2146435072;
	@%p100 bra 	BB27_72;

	abs.f64 	%fd552, %fd2;
	setp.gtu.f64	%p101, %fd552, 0d7FF0000000000000;
	@%p101 bra 	BB27_81;

	and.b32  	%r123, %r2, 2147483647;
	setp.ne.s32	%p102, %r123, 2146435072;
	@%p102 bra 	BB27_76;

	mov.f64 	%fd462, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r124, %temp}, %fd462;
	}
	setp.eq.s32	%p103, %r124, 0;
	@%p103 bra 	BB27_80;

BB27_76:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r614}, %fd2;
	}
	and.b32  	%r125, %r614, 2147483647;
	setp.ne.s32	%p104, %r125, 2146435072;
	@%p104 bra 	BB27_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r126, %temp}, %fd2;
	}
	setp.ne.s32	%p105, %r126, 0;
	mov.f64 	%fd579, %fd578;
	@%p105 bra 	BB27_81;

	shr.s32 	%r127, %r2, 31;
	and.b32  	%r128, %r127, -2146435072;
	add.s32 	%r129, %r128, 2146435072;
	or.b32  	%r130, %r129, -2147483648;
	selp.b32	%r131, %r130, %r129, %p5;
	mov.u32 	%r132, 0;
	mov.b64 	%fd579, {%r132, %r131};
	bra.uni 	BB27_81;

BB27_72:
	mov.f64 	%fd579, %fd578;
	bra.uni 	BB27_81;

BB27_77:
	mov.f64 	%fd579, %fd578;
	bra.uni 	BB27_81;

BB27_80:
	abs.f64 	%fd553, %fd2;
	setp.gt.f64	%p106, %fd553, 0d3FF0000000000000;
	selp.b32	%r133, 2146435072, 0, %p106;
	xor.b32  	%r134, %r133, 2146435072;
	setp.lt.s32	%p107, %r2, 0;
	selp.b32	%r135, %r134, %r133, %p107;
	setp.eq.f64	%p108, %fd2, 0dBFF0000000000000;
	selp.b32	%r136, 1072693248, %r135, %p108;
	mov.u32 	%r137, 0;
	mov.b64 	%fd579, {%r137, %r136};

BB27_81:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r632}, %fd2;
	}
	setp.lt.s32	%p409, %r632, 0;
	abs.f64 	%fd544, %fd2;
	mov.f64 	%fd461, 0d4010000000000000;
	selp.f64	%fd299, 0d3FF0000000000000, %fd579, %p92;
	mul.f64 	%fd300, %fd26, %fd54;
	mul.f64 	%fd301, %fd300, %fd299;
	div.rn.f64 	%fd302, %fd301, 0dC008000000000000;
	fma.rn.f64 	%fd65, %fd51, 0d3FE0000000000000, %fd302;
	fma.rn.f64 	%fd66, %fd266, 0dC0C004A000000000, 0d4089A10000000000;
	mul.f64 	%fd67, %fd26, 0d40D806F000000000;
	add.f64 	%fd303, %fd66, %fd67;
	fma.rn.f64 	%fd304, %fd14, 0dC0DC081800000000, %fd303;
	fma.rn.f64 	%fd68, %fd38, 0d40C66CE000000000, %fd304;
	// Callseq Start 590
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd544;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd461;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd581, [retval0+0];
	
	//{
	}// Callseq End 590
	and.pred  	%p6, %p409, %p59;
	@!%p6 bra 	BB27_83;
	bra.uni 	BB27_82;

BB27_82:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd581;
	}
	xor.b32  	%r139, %r138, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r140, %temp}, %fd581;
	}
	mov.b64 	%fd581, {%r140, %r139};

BB27_83:
	setp.eq.f64	%p411, %fd2, 0d0000000000000000;
	@%p411 bra 	BB27_86;
	bra.uni 	BB27_84;

BB27_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r613}, %fd2;
	}
	selp.b32	%r141, %r613, 0, %p59;
	or.b32  	%r142, %r141, 2146435072;
	setp.lt.s32	%p116, %r6, 0;
	selp.b32	%r143, %r142, %r141, %p116;
	mov.u32 	%r144, 0;
	mov.b64 	%fd581, {%r144, %r143};
	bra.uni 	BB27_87;

BB27_84:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r606}, %fd2;
	}
	setp.gt.s32	%p113, %r606, -1;
	@%p113 bra 	BB27_87;

	mov.f64 	%fd459, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd307, %fd459;
	setp.neu.f64	%p114, %fd307, 0d4010000000000000;
	selp.f64	%fd581, 0dFFF8000000000000, %fd581, %p114;

BB27_87:
	add.f64 	%fd582, %fd2, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd582;
	}
	and.b32  	%r146, %r145, 2146435072;
	setp.ne.s32	%p117, %r146, 2146435072;
	@%p117 bra 	BB27_88;

	abs.f64 	%fd550, %fd2;
	setp.gtu.f64	%p118, %fd550, 0d7FF0000000000000;
	@%p118 bra 	BB27_97;

	and.b32  	%r147, %r6, 2147483647;
	setp.ne.s32	%p119, %r147, 2146435072;
	@%p119 bra 	BB27_92;

	mov.f64 	%fd458, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r148, %temp}, %fd458;
	}
	setp.eq.s32	%p120, %r148, 0;
	@%p120 bra 	BB27_96;

BB27_92:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r612}, %fd2;
	}
	and.b32  	%r149, %r612, 2147483647;
	setp.ne.s32	%p121, %r149, 2146435072;
	@%p121 bra 	BB27_93;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd2;
	}
	setp.ne.s32	%p122, %r150, 0;
	mov.f64 	%fd582, %fd581;
	@%p122 bra 	BB27_97;

	shr.s32 	%r151, %r6, 31;
	and.b32  	%r152, %r151, -2146435072;
	add.s32 	%r153, %r152, 2146435072;
	or.b32  	%r154, %r153, -2147483648;
	selp.b32	%r155, %r154, %r153, %p6;
	mov.u32 	%r156, 0;
	mov.b64 	%fd582, {%r156, %r155};
	bra.uni 	BB27_97;

BB27_88:
	mov.f64 	%fd582, %fd581;
	bra.uni 	BB27_97;

BB27_93:
	mov.f64 	%fd582, %fd581;
	bra.uni 	BB27_97;

BB27_96:
	abs.f64 	%fd551, %fd2;
	setp.gt.f64	%p123, %fd551, 0d3FF0000000000000;
	selp.b32	%r157, 2146435072, 0, %p123;
	xor.b32  	%r158, %r157, 2146435072;
	setp.lt.s32	%p124, %r6, 0;
	selp.b32	%r159, %r158, %r157, %p124;
	setp.eq.f64	%p125, %fd2, 0dBFF0000000000000;
	selp.b32	%r160, 1072693248, %r159, %p125;
	mov.u32 	%r161, 0;
	mov.b64 	%fd582, {%r161, %r160};

BB27_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r633}, %fd2;
	}
	setp.lt.s32	%p410, %r633, 0;
	abs.f64 	%fd545, %fd2;
	setp.eq.f64	%p393, %fd266, 0d3FF0000000000000;
	selp.f64	%fd426, 0d3FF0000000000000, %fd570, %p393;
	mul.f64 	%fd425, %fd426, 0d40D806F000000000;
	mul.f64 	%fd424, %fd266, 0dC0B55B8000000000;
	selp.f64	%fd309, 0d3FF0000000000000, %fd582, %p92;
	mul.f64 	%fd310, %fd68, %fd266;
	mul.f64 	%fd311, %fd310, %fd309;
	fma.rn.f64 	%fd79, %fd311, 0d3FD0000000000000, %fd65;
	mov.f64 	%fd312, 0dC071160000000000;
	sub.f64 	%fd80, %fd312, %fd424;
	sub.f64 	%fd313, %fd80, %fd425;
	fma.rn.f64 	%fd314, %fd14, 0d40E2B01000000000, %fd313;
	fma.rn.f64 	%fd81, %fd38, 0dC0D2B01000000000, %fd314;
	mov.f64 	%fd315, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd315;
	}
	bfe.u32 	%r162, %r9, 20, 11;
	add.s32 	%r163, %r162, -1012;
	mov.u64 	%rd12, 4617315517961601024;
	shl.b64 	%rd4, %rd12, %r163;
	setp.eq.s64	%p127, %rd4, -9223372036854775808;
	// Callseq Start 591
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd545;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd315;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd584, [retval0+0];
	
	//{
	}// Callseq End 591
	and.pred  	%p7, %p410, %p127;
	@!%p7 bra 	BB27_99;
	bra.uni 	BB27_98;

BB27_98:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd584;
	}
	xor.b32  	%r165, %r164, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r166, %temp}, %fd584;
	}
	mov.b64 	%fd584, {%r166, %r165};

BB27_99:
	setp.eq.f64	%p412, %fd2, 0d0000000000000000;
	@%p412 bra 	BB27_102;
	bra.uni 	BB27_100;

BB27_102:
	mov.f64 	%fd557, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r618}, %fd557;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r611}, %fd2;
	}
	selp.b32	%r167, %r611, 0, %p127;
	or.b32  	%r168, %r167, 2146435072;
	setp.lt.s32	%p133, %r618, 0;
	selp.b32	%r169, %r168, %r167, %p133;
	mov.u32 	%r170, 0;
	mov.b64 	%fd584, {%r170, %r169};
	bra.uni 	BB27_103;

BB27_100:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r607}, %fd2;
	}
	setp.gt.s32	%p130, %r607, -1;
	@%p130 bra 	BB27_103;

	mov.f64 	%fd473, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd317, %fd473;
	setp.neu.f64	%p131, %fd317, 0d4014000000000000;
	selp.f64	%fd584, 0dFFF8000000000000, %fd584, %p131;

BB27_103:
	add.f64 	%fd585, %fd2, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd585;
	}
	and.b32  	%r172, %r171, 2146435072;
	setp.ne.s32	%p134, %r172, 2146435072;
	@%p134 bra 	BB27_104;

	abs.f64 	%fd548, %fd2;
	setp.gtu.f64	%p135, %fd548, 0d7FF0000000000000;
	@%p135 bra 	BB27_113;

	mov.f64 	%fd554, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r615}, %fd554;
	}
	and.b32  	%r173, %r615, 2147483647;
	setp.ne.s32	%p136, %r173, 2146435072;
	@%p136 bra 	BB27_108;

	mov.f64 	%fd472, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r174, %temp}, %fd472;
	}
	setp.eq.s32	%p137, %r174, 0;
	@%p137 bra 	BB27_112;

BB27_108:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r610}, %fd2;
	}
	and.b32  	%r175, %r610, 2147483647;
	setp.ne.s32	%p138, %r175, 2146435072;
	@%p138 bra 	BB27_109;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r176, %temp}, %fd2;
	}
	setp.ne.s32	%p139, %r176, 0;
	mov.f64 	%fd585, %fd584;
	@%p139 bra 	BB27_113;

	mov.f64 	%fd555, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r616}, %fd555;
	}
	shr.s32 	%r177, %r616, 31;
	and.b32  	%r178, %r177, -2146435072;
	add.s32 	%r179, %r178, 2146435072;
	or.b32  	%r180, %r179, -2147483648;
	selp.b32	%r181, %r180, %r179, %p7;
	mov.u32 	%r182, 0;
	mov.b64 	%fd585, {%r182, %r181};
	bra.uni 	BB27_113;

BB27_104:
	mov.f64 	%fd585, %fd584;
	bra.uni 	BB27_113;

BB27_109:
	mov.f64 	%fd585, %fd584;
	bra.uni 	BB27_113;

BB27_112:
	mov.f64 	%fd556, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r617}, %fd556;
	}
	abs.f64 	%fd549, %fd2;
	setp.gt.f64	%p140, %fd549, 0d3FF0000000000000;
	selp.b32	%r183, 2146435072, 0, %p140;
	xor.b32  	%r184, %r183, 2146435072;
	setp.lt.s32	%p141, %r617, 0;
	selp.b32	%r185, %r184, %r183, %p141;
	setp.eq.f64	%p142, %fd2, 0dBFF0000000000000;
	selp.b32	%r186, 1072693248, %r185, %p142;
	mov.u32 	%r187, 0;
	mov.b64 	%fd585, {%r187, %r186};

BB27_113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r626}, %fd2;
	}
	setp.lt.s32	%p405, %r626, 0;
	abs.f64 	%fd546, %fd2;
	selp.f64	%fd319, 0d3FF0000000000000, %fd585, %p92;
	mul.f64 	%fd320, %fd81, %fd319;
	div.rn.f64 	%fd321, %fd320, 0d4014000000000000;
	add.f64 	%fd92, %fd79, %fd321;
	fma.rn.f64 	%fd93, %fd266, 0d40C806F000000000, 0dC0955B8000000000;
	fma.rn.f64 	%fd322, %fd26, 0dC0DC081800000000, %fd93;
	fma.rn.f64 	%fd94, %fd14, 0d40D2B01000000000, %fd322;
	mov.f64 	%fd323, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd323;
	}
	bfe.u32 	%r188, %r10, 20, 11;
	add.s32 	%r189, %r188, -1012;
	mov.u64 	%rd13, 4618441417868443648;
	shl.b64 	%rd5, %rd13, %r189;
	setp.eq.s64	%p144, %rd5, -9223372036854775808;
	// Callseq Start 592
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd546;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd323;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd587, [retval0+0];
	
	//{
	}// Callseq End 592
	and.pred  	%p8, %p405, %p144;
	@!%p8 bra 	BB27_115;
	bra.uni 	BB27_114;

BB27_114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd587;
	}
	xor.b32  	%r191, %r190, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r192, %temp}, %fd587;
	}
	mov.b64 	%fd587, {%r192, %r191};

BB27_115:
	setp.eq.f64	%p406, %fd2, 0d0000000000000000;
	@%p406 bra 	BB27_118;
	bra.uni 	BB27_116;

BB27_118:
	mov.f64 	%fd564, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r630}, %fd564;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r609}, %fd2;
	}
	selp.b32	%r193, %r609, 0, %p144;
	or.b32  	%r194, %r193, 2146435072;
	setp.lt.s32	%p150, %r630, 0;
	selp.b32	%r195, %r194, %r193, %p150;
	mov.u32 	%r196, 0;
	mov.b64 	%fd587, {%r196, %r195};
	bra.uni 	BB27_119;

BB27_116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r608}, %fd2;
	}
	setp.gt.s32	%p147, %r608, -1;
	@%p147 bra 	BB27_119;

	mov.f64 	%fd484, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd325, %fd484;
	setp.neu.f64	%p148, %fd325, 0d4018000000000000;
	selp.f64	%fd587, 0dFFF8000000000000, %fd587, %p148;

BB27_119:
	add.f64 	%fd588, %fd2, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd588;
	}
	and.b32  	%r198, %r197, 2146435072;
	setp.ne.s32	%p151, %r198, 2146435072;
	@%p151 bra 	BB27_120;

	abs.f64 	%fd547, %fd2;
	setp.gtu.f64	%p152, %fd547, 0d7FF0000000000000;
	@%p152 bra 	BB27_129;

	mov.f64 	%fd562, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r628}, %fd562;
	}
	and.b32  	%r199, %r628, 2147483647;
	setp.ne.s32	%p153, %r199, 2146435072;
	@%p153 bra 	BB27_124;

	mov.f64 	%fd483, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r200, %temp}, %fd483;
	}
	setp.eq.s32	%p154, %r200, 0;
	@%p154 bra 	BB27_128;

BB27_124:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r578}, %fd2;
	}
	and.b32  	%r201, %r578, 2147483647;
	setp.ne.s32	%p155, %r201, 2146435072;
	@%p155 bra 	BB27_125;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r202, %temp}, %fd2;
	}
	setp.ne.s32	%p156, %r202, 0;
	mov.f64 	%fd588, %fd587;
	@%p156 bra 	BB27_129;

	mov.f64 	%fd499, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r583}, %fd499;
	}
	shr.s32 	%r203, %r583, 31;
	and.b32  	%r204, %r203, -2146435072;
	add.s32 	%r205, %r204, 2146435072;
	or.b32  	%r206, %r205, -2147483648;
	selp.b32	%r207, %r206, %r205, %p8;
	mov.u32 	%r208, 0;
	mov.b64 	%fd588, {%r208, %r207};
	bra.uni 	BB27_129;

BB27_120:
	mov.f64 	%fd588, %fd587;
	bra.uni 	BB27_129;

BB27_125:
	mov.f64 	%fd588, %fd587;
	bra.uni 	BB27_129;

BB27_128:
	mov.f64 	%fd563, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r629}, %fd563;
	}
	abs.f64 	%fd494, %fd2;
	setp.gt.f64	%p157, %fd494, 0d3FF0000000000000;
	selp.b32	%r209, 2146435072, 0, %p157;
	xor.b32  	%r210, %r209, 2146435072;
	setp.lt.s32	%p158, %r629, 0;
	selp.b32	%r211, %r210, %r209, %p158;
	setp.eq.f64	%p159, %fd2, 0dBFF0000000000000;
	selp.b32	%r212, 1072693248, %r211, %p159;
	mov.u32 	%r213, 0;
	mov.b64 	%fd588, {%r213, %r212};

BB27_129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r627}, %fd2;
	}
	setp.lt.s32	%p407, %r627, 0;
	abs.f64 	%fd485, %fd2;
	selp.f64	%fd327, 0d3FF0000000000000, %fd588, %p92;
	mul.f64 	%fd328, %fd94, %fd327;
	div.rn.f64 	%fd329, %fd328, 0d4018000000000000;
	add.f64 	%fd105, %fd92, %fd329;
	mov.f64 	%fd330, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd330;
	}
	bfe.u32 	%r214, %r11, 20, 11;
	add.s32 	%r215, %r214, -1012;
	mov.u64 	%rd14, 4619567317775286272;
	shl.b64 	%rd6, %rd14, %r215;
	setp.eq.s64	%p161, %rd6, -9223372036854775808;
	// Callseq Start 593
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd485;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd330;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd590, [retval0+0];
	
	//{
	}// Callseq End 593
	and.pred  	%p9, %p407, %p161;
	@!%p9 bra 	BB27_131;
	bra.uni 	BB27_130;

BB27_130:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd590;
	}
	xor.b32  	%r217, %r216, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r218, %temp}, %fd590;
	}
	mov.b64 	%fd590, {%r218, %r217};

BB27_131:
	setp.eq.f64	%p408, %fd2, 0d0000000000000000;
	@%p408 bra 	BB27_134;
	bra.uni 	BB27_132;

BB27_134:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r577}, %fd2;
	}
	selp.b32	%r219, %r577, 0, %p161;
	or.b32  	%r220, %r219, 2146435072;
	setp.lt.s32	%p167, %r11, 0;
	selp.b32	%r221, %r220, %r219, %p167;
	mov.u32 	%r222, 0;
	mov.b64 	%fd590, {%r222, %r221};
	bra.uni 	BB27_135;

BB27_132:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r569}, %fd2;
	}
	setp.gt.s32	%p164, %r569, -1;
	@%p164 bra 	BB27_135;

	mov.f64 	%fd506, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd332, %fd506;
	setp.neu.f64	%p165, %fd332, 0d401C000000000000;
	selp.f64	%fd590, 0dFFF8000000000000, %fd590, %p165;

BB27_135:
	add.f64 	%fd591, %fd2, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd591;
	}
	and.b32  	%r224, %r223, 2146435072;
	setp.ne.s32	%p168, %r224, 2146435072;
	@%p168 bra 	BB27_136;

	abs.f64 	%fd492, %fd2;
	setp.gtu.f64	%p169, %fd492, 0d7FF0000000000000;
	@%p169 bra 	BB27_145;

	and.b32  	%r225, %r11, 2147483647;
	setp.ne.s32	%p170, %r225, 2146435072;
	@%p170 bra 	BB27_140;

	mov.f64 	%fd505, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r226, %temp}, %fd505;
	}
	setp.eq.s32	%p171, %r226, 0;
	@%p171 bra 	BB27_144;

BB27_140:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r576}, %fd2;
	}
	and.b32  	%r227, %r576, 2147483647;
	setp.ne.s32	%p172, %r227, 2146435072;
	@%p172 bra 	BB27_141;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r228, %temp}, %fd2;
	}
	setp.ne.s32	%p173, %r228, 0;
	mov.f64 	%fd591, %fd590;
	@%p173 bra 	BB27_145;

	mov.f64 	%fd511, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r590}, %fd511;
	}
	shr.s32 	%r229, %r590, 31;
	and.b32  	%r230, %r229, -2146435072;
	add.s32 	%r231, %r230, 2146435072;
	or.b32  	%r232, %r231, -2147483648;
	selp.b32	%r233, %r232, %r231, %p9;
	mov.u32 	%r234, 0;
	mov.b64 	%fd591, {%r234, %r233};
	bra.uni 	BB27_145;

BB27_136:
	mov.f64 	%fd591, %fd590;
	bra.uni 	BB27_145;

BB27_141:
	mov.f64 	%fd591, %fd590;
	bra.uni 	BB27_145;

BB27_144:
	abs.f64 	%fd493, %fd2;
	setp.gt.f64	%p174, %fd493, 0d3FF0000000000000;
	selp.b32	%r235, 2146435072, 0, %p174;
	xor.b32  	%r236, %r235, 2146435072;
	setp.lt.s32	%p175, %r11, 0;
	selp.b32	%r237, %r236, %r235, %p175;
	setp.eq.f64	%p176, %fd2, 0dBFF0000000000000;
	selp.b32	%r238, 1072693248, %r237, %p176;
	mov.u32 	%r239, 0;
	mov.b64 	%fd591, {%r239, %r238};

BB27_145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r584}, %fd2;
	}
	setp.lt.s32	%p398, %r584, 0;
	fma.rn.f64 	%fd500, %fd266, 0d40C66CE000000000, 0dC0A338C000000000;
	abs.f64 	%fd486, %fd2;
	setp.eq.f64	%p397, %fd266, 0d3FF0000000000000;
	selp.f64	%fd474, 0d3FF0000000000000, %fd570, %p397;
	selp.f64	%fd334, 0d3FF0000000000000, %fd591, %p92;
	fma.rn.f64 	%fd335, %fd474, 0dC0C66CE000000000, %fd500;
	mul.f64 	%fd336, %fd335, %fd334;
	div.rn.f64 	%fd337, %fd336, 0d401C000000000000;
	add.f64 	%fd117, %fd105, %fd337;
	mov.f64 	%fd338, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd338;
	}
	bfe.u32 	%r240, %r12, 20, 11;
	add.s32 	%r241, %r240, -1012;
	mov.u64 	%rd15, 4620693217682128896;
	shl.b64 	%rd7, %rd15, %r241;
	setp.eq.s64	%p178, %rd7, -9223372036854775808;
	// Callseq Start 594
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd486;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd338;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd593, [retval0+0];
	
	//{
	}// Callseq End 594
	and.pred  	%p10, %p398, %p178;
	@!%p10 bra 	BB27_147;
	bra.uni 	BB27_146;

BB27_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r242}, %fd593;
	}
	xor.b32  	%r243, %r242, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r244, %temp}, %fd593;
	}
	mov.b64 	%fd593, {%r244, %r243};

BB27_147:
	setp.eq.f64	%p400, %fd2, 0d0000000000000000;
	@%p400 bra 	BB27_150;
	bra.uni 	BB27_148;

BB27_150:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r575}, %fd2;
	}
	selp.b32	%r245, %r575, 0, %p178;
	or.b32  	%r246, %r245, 2146435072;
	setp.lt.s32	%p184, %r12, 0;
	selp.b32	%r247, %r246, %r245, %p184;
	mov.u32 	%r248, 0;
	mov.b64 	%fd593, {%r248, %r247};
	bra.uni 	BB27_151;

BB27_148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r570}, %fd2;
	}
	setp.gt.s32	%p181, %r570, -1;
	@%p181 bra 	BB27_151;

	mov.f64 	%fd518, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd340, %fd518;
	setp.neu.f64	%p182, %fd340, 0d4020000000000000;
	selp.f64	%fd593, 0dFFF8000000000000, %fd593, %p182;

BB27_151:
	add.f64 	%fd594, %fd2, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd594;
	}
	and.b32  	%r250, %r249, 2146435072;
	setp.ne.s32	%p185, %r250, 2146435072;
	@%p185 bra 	BB27_152;

	abs.f64 	%fd490, %fd2;
	setp.gtu.f64	%p186, %fd490, 0d7FF0000000000000;
	@%p186 bra 	BB27_161;

	and.b32  	%r251, %r12, 2147483647;
	setp.ne.s32	%p187, %r251, 2146435072;
	@%p187 bra 	BB27_156;

	mov.f64 	%fd517, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r252, %temp}, %fd517;
	}
	setp.eq.s32	%p188, %r252, 0;
	@%p188 bra 	BB27_160;

BB27_156:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r574}, %fd2;
	}
	and.b32  	%r253, %r574, 2147483647;
	setp.ne.s32	%p189, %r253, 2146435072;
	@%p189 bra 	BB27_157;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r254, %temp}, %fd2;
	}
	setp.ne.s32	%p190, %r254, 0;
	mov.f64 	%fd594, %fd593;
	@%p190 bra 	BB27_161;

	mov.f64 	%fd523, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r595}, %fd523;
	}
	shr.s32 	%r255, %r595, 31;
	and.b32  	%r256, %r255, -2146435072;
	add.s32 	%r257, %r256, 2146435072;
	or.b32  	%r258, %r257, -2147483648;
	selp.b32	%r259, %r258, %r257, %p10;
	mov.u32 	%r260, 0;
	mov.b64 	%fd594, {%r260, %r259};
	bra.uni 	BB27_161;

BB27_152:
	mov.f64 	%fd594, %fd593;
	bra.uni 	BB27_161;

BB27_157:
	mov.f64 	%fd594, %fd593;
	bra.uni 	BB27_161;

BB27_160:
	abs.f64 	%fd491, %fd2;
	setp.gt.f64	%p191, %fd491, 0d3FF0000000000000;
	selp.b32	%r261, 2146435072, 0, %p191;
	xor.b32  	%r262, %r261, 2146435072;
	setp.lt.s32	%p192, %r12, 0;
	selp.b32	%r263, %r262, %r261, %p192;
	setp.eq.f64	%p193, %fd2, 0dBFF0000000000000;
	selp.b32	%r264, 1072693248, %r263, %p193;
	mov.u32 	%r265, 0;
	mov.b64 	%fd594, {%r265, %r264};

BB27_161:
	setp.eq.f64	%p402, %fd2, 0d3FF0000000000000;
	fma.rn.f64 	%fd512, %fd266, 0d40ADE68000000000, 0dC09DE68000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r585}, %fd2;
	}
	setp.lt.s32	%p399, %r585, 0;
	abs.f64 	%fd487, %fd2;
	selp.f64	%fd342, 0d3FF0000000000000, %fd594, %p402;
	mul.f64 	%fd343, %fd512, %fd342;
	fma.rn.f64 	%fd129, %fd343, 0d3FC0000000000000, %fd117;
	mov.f64 	%fd344, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd344;
	}
	bfe.u32 	%r266, %r13, 20, 11;
	add.s32 	%r267, %r266, -1012;
	mov.u64 	%rd16, 4621256167635550208;
	shl.b64 	%rd8, %rd16, %r267;
	setp.eq.s64	%p195, %rd8, -9223372036854775808;
	// Callseq Start 595
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd487;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd344;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd596, [retval0+0];
	
	//{
	}// Callseq End 595
	and.pred  	%p11, %p399, %p195;
	@!%p11 bra 	BB27_163;
	bra.uni 	BB27_162;

BB27_162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd596;
	}
	xor.b32  	%r269, %r268, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd596;
	}
	mov.b64 	%fd596, {%r270, %r269};

BB27_163:
	setp.eq.f64	%p401, %fd2, 0d0000000000000000;
	@%p401 bra 	BB27_166;
	bra.uni 	BB27_164;

BB27_166:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r573}, %fd2;
	}
	selp.b32	%r271, %r573, 0, %p195;
	or.b32  	%r272, %r271, 2146435072;
	setp.lt.s32	%p201, %r13, 0;
	selp.b32	%r273, %r272, %r271, %p201;
	mov.u32 	%r274, 0;
	mov.b64 	%fd596, {%r274, %r273};
	bra.uni 	BB27_167;

BB27_164:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd2;
	}
	setp.gt.s32	%p198, %r571, -1;
	@%p198 bra 	BB27_167;

	mov.f64 	%fd528, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd346, %fd528;
	setp.neu.f64	%p199, %fd346, 0d4022000000000000;
	selp.f64	%fd596, 0dFFF8000000000000, %fd596, %p199;

BB27_167:
	add.f64 	%fd597, %fd2, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r275}, %fd597;
	}
	and.b32  	%r276, %r275, 2146435072;
	setp.ne.s32	%p202, %r276, 2146435072;
	@%p202 bra 	BB27_168;

	abs.f64 	%fd488, %fd2;
	setp.gtu.f64	%p203, %fd488, 0d7FF0000000000000;
	@%p203 bra 	BB27_177;

	and.b32  	%r277, %r13, 2147483647;
	setp.ne.s32	%p204, %r277, 2146435072;
	@%p204 bra 	BB27_172;

	mov.f64 	%fd527, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r278, %temp}, %fd527;
	}
	setp.eq.s32	%p205, %r278, 0;
	@%p205 bra 	BB27_176;

BB27_172:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r572}, %fd2;
	}
	and.b32  	%r279, %r572, 2147483647;
	setp.ne.s32	%p206, %r279, 2146435072;
	@%p206 bra 	BB27_173;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r280, %temp}, %fd2;
	}
	setp.ne.s32	%p207, %r280, 0;
	mov.f64 	%fd597, %fd596;
	@%p207 bra 	BB27_177;

	mov.f64 	%fd533, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r600}, %fd533;
	}
	shr.s32 	%r281, %r600, 31;
	and.b32  	%r282, %r281, -2146435072;
	add.s32 	%r283, %r282, 2146435072;
	or.b32  	%r284, %r283, -2147483648;
	selp.b32	%r285, %r284, %r283, %p11;
	mov.u32 	%r286, 0;
	mov.b64 	%fd597, {%r286, %r285};
	bra.uni 	BB27_177;

BB27_168:
	mov.f64 	%fd597, %fd596;
	bra.uni 	BB27_177;

BB27_173:
	mov.f64 	%fd597, %fd596;
	bra.uni 	BB27_177;

BB27_176:
	abs.f64 	%fd489, %fd2;
	setp.gt.f64	%p208, %fd489, 0d3FF0000000000000;
	selp.b32	%r287, 2146435072, 0, %p208;
	xor.b32  	%r288, %r287, 2146435072;
	setp.lt.s32	%p209, %r13, 0;
	selp.b32	%r289, %r288, %r287, %p209;
	setp.eq.f64	%p210, %fd2, 0dBFF0000000000000;
	selp.b32	%r290, 1072693248, %r289, %p210;
	mov.u32 	%r291, 0;
	mov.b64 	%fd597, {%r291, %r290};

BB27_177:
	setp.eq.f64	%p403, %fd2, 0d3FF0000000000000;
	mul.f64 	%fd348, %fd597, 0d4081160000000000;
	div.rn.f64 	%fd349, %fd348, 0d4022000000000000;
	selp.f64	%fd350, 0d404E600000000000, %fd349, %p403;
	sub.f64 	%fd140, %fd129, %fd350;
	@!%p1 bra 	BB27_179;
	bra.uni 	BB27_178;

BB27_178:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r292}, %fd599;
	}
	xor.b32  	%r293, %r292, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r294, %temp}, %fd599;
	}
	mov.b64 	%fd599, {%r294, %r293};

BB27_179:
	@%p27 bra 	BB27_182;
	bra.uni 	BB27_180;

BB27_182:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r564}, %fd266;
	}
	selp.b32	%r295, %r564, 0, %p25;
	or.b32  	%r296, %r295, 2146435072;
	setp.lt.s32	%p216, %r2, 0;
	selp.b32	%r297, %r296, %r295, %p216;
	mov.u32 	%r298, 0;
	mov.b64 	%fd599, {%r298, %r297};
	bra.uni 	BB27_183;

BB27_180:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r550}, %fd266;
	}
	setp.gt.s32	%p213, %r550, -1;
	@%p213 bra 	BB27_183;

	mov.f64 	%fd457, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd352, %fd457;
	setp.neu.f64	%p214, %fd352, 0d4008000000000000;
	selp.f64	%fd599, 0dFFF8000000000000, %fd599, %p214;

BB27_183:
	add.f64 	%fd427, %fd266, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd427;
	}
	and.b32  	%r551, %r552, 2146435072;
	setp.ne.s32	%p394, %r551, 2146435072;
	@%p394 bra 	BB27_184;

	add.f64 	%fd600, %fd266, 0d4008000000000000;
	abs.f64 	%fd453, %fd266;
	setp.gtu.f64	%p218, %fd453, 0d7FF0000000000000;
	@%p218 bra 	BB27_193;

	and.b32  	%r299, %r2, 2147483647;
	setp.ne.s32	%p219, %r299, 2146435072;
	@%p219 bra 	BB27_188;

	mov.f64 	%fd455, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r300, %temp}, %fd455;
	}
	setp.eq.s32	%p220, %r300, 0;
	@%p220 bra 	BB27_192;

BB27_188:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd266;
	}
	and.b32  	%r301, %r563, 2147483647;
	setp.ne.s32	%p221, %r301, 2146435072;
	@%p221 bra 	BB27_189;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd266;
	}
	setp.ne.s32	%p222, %r302, 0;
	mov.f64 	%fd600, %fd599;
	@%p222 bra 	BB27_193;

	shr.s32 	%r303, %r2, 31;
	and.b32  	%r304, %r303, -2146435072;
	add.s32 	%r305, %r304, 2146435072;
	or.b32  	%r306, %r305, -2147483648;
	selp.b32	%r307, %r306, %r305, %p1;
	mov.u32 	%r308, 0;
	mov.b64 	%fd600, {%r308, %r307};
	bra.uni 	BB27_193;

BB27_184:
	mov.f64 	%fd600, %fd599;
	bra.uni 	BB27_193;

BB27_189:
	mov.f64 	%fd600, %fd599;
	bra.uni 	BB27_193;

BB27_192:
	abs.f64 	%fd456, %fd266;
	setp.gt.f64	%p223, %fd456, 0d3FF0000000000000;
	selp.b32	%r309, 2146435072, 0, %p223;
	xor.b32  	%r310, %r309, 2146435072;
	setp.lt.s32	%p224, %r2, 0;
	selp.b32	%r311, %r310, %r309, %p224;
	setp.eq.f64	%p225, %fd266, 0dBFF0000000000000;
	selp.b32	%r312, 1072693248, %r311, %p225;
	mov.u32 	%r313, 0;
	mov.b64 	%fd600, {%r313, %r312};

BB27_193:
	selp.f64	%fd149, 0d3FF0000000000000, %fd600, %p41;
	@!%p2 bra 	BB27_195;
	bra.uni 	BB27_194;

BB27_194:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r314}, %fd602;
	}
	xor.b32  	%r315, %r314, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r316, %temp}, %fd602;
	}
	mov.b64 	%fd602, {%r316, %r315};

BB27_195:
	@%p27 bra 	BB27_198;
	bra.uni 	BB27_196;

BB27_198:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r562}, %fd266;
	}
	selp.b32	%r317, %r562, 0, %p42;
	or.b32  	%r318, %r317, 2146435072;
	setp.lt.s32	%p231, %r4, 0;
	selp.b32	%r319, %r318, %r317, %p231;
	mov.u32 	%r320, 0;
	mov.b64 	%fd602, {%r320, %r319};
	bra.uni 	BB27_199;

BB27_196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r553}, %fd266;
	}
	setp.gt.s32	%p228, %r553, -1;
	@%p228 bra 	BB27_199;

	mov.f64 	%fd452, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd355, %fd452;
	setp.neu.f64	%p229, %fd355, 0d4000000000000000;
	selp.f64	%fd602, 0dFFF8000000000000, %fd602, %p229;

BB27_199:
	add.f64 	%fd428, %fd266, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r555}, %fd428;
	}
	and.b32  	%r554, %r555, 2146435072;
	setp.ne.s32	%p395, %r554, 2146435072;
	@%p395 bra 	BB27_200;

	add.f64 	%fd603, %fd266, 0d4000000000000000;
	abs.f64 	%fd448, %fd266;
	setp.gtu.f64	%p233, %fd448, 0d7FF0000000000000;
	@%p233 bra 	BB27_209;

	and.b32  	%r321, %r4, 2147483647;
	setp.ne.s32	%p234, %r321, 2146435072;
	@%p234 bra 	BB27_204;

	mov.f64 	%fd450, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r322, %temp}, %fd450;
	}
	setp.eq.s32	%p235, %r322, 0;
	@%p235 bra 	BB27_208;

BB27_204:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r561}, %fd266;
	}
	and.b32  	%r323, %r561, 2147483647;
	setp.ne.s32	%p236, %r323, 2146435072;
	@%p236 bra 	BB27_205;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r324, %temp}, %fd266;
	}
	setp.ne.s32	%p237, %r324, 0;
	mov.f64 	%fd603, %fd602;
	@%p237 bra 	BB27_209;

	shr.s32 	%r325, %r4, 31;
	and.b32  	%r326, %r325, -2146435072;
	add.s32 	%r327, %r326, 2146435072;
	or.b32  	%r328, %r327, -2147483648;
	selp.b32	%r329, %r328, %r327, %p2;
	mov.u32 	%r330, 0;
	mov.b64 	%fd603, {%r330, %r329};
	bra.uni 	BB27_209;

BB27_200:
	mov.f64 	%fd603, %fd602;
	bra.uni 	BB27_209;

BB27_205:
	mov.f64 	%fd603, %fd602;
	bra.uni 	BB27_209;

BB27_208:
	abs.f64 	%fd451, %fd266;
	setp.gt.f64	%p238, %fd451, 0d3FF0000000000000;
	selp.b32	%r331, 2146435072, 0, %p238;
	xor.b32  	%r332, %r331, 2146435072;
	setp.lt.s32	%p239, %r4, 0;
	selp.b32	%r333, %r332, %r331, %p239;
	setp.eq.f64	%p240, %fd266, 0dBFF0000000000000;
	selp.b32	%r334, 1072693248, %r333, %p240;
	mov.u32 	%r335, 0;
	mov.b64 	%fd603, {%r335, %r334};

BB27_209:
	fma.rn.f64 	%fd429, %fd266, 0dC0955B8000000000, 0d4071160000000000;
	selp.f64	%fd158, 0d3FF0000000000000, %fd603, %p41;
	fma.rn.f64 	%fd357, %fd158, 0d40A338C000000000, %fd429;
	fma.rn.f64 	%fd159, %fd149, 0dC09DE68000000000, %fd357;
	@!%p3 bra 	BB27_211;
	bra.uni 	BB27_210;

BB27_210:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd605;
	}
	xor.b32  	%r337, %r336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd605;
	}
	mov.b64 	%fd605, {%r338, %r337};

BB27_211:
	@%p27 bra 	BB27_214;
	bra.uni 	BB27_212;

BB27_214:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r560}, %fd266;
	}
	selp.b32	%r339, %r560, 0, %p59;
	or.b32  	%r340, %r339, 2146435072;
	setp.lt.s32	%p246, %r6, 0;
	selp.b32	%r341, %r340, %r339, %p246;
	mov.u32 	%r342, 0;
	mov.b64 	%fd605, {%r342, %r341};
	bra.uni 	BB27_215;

BB27_212:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r556}, %fd266;
	}
	setp.gt.s32	%p243, %r556, -1;
	@%p243 bra 	BB27_215;

	mov.f64 	%fd447, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd359, %fd447;
	setp.neu.f64	%p244, %fd359, 0d4010000000000000;
	selp.f64	%fd605, 0dFFF8000000000000, %fd605, %p244;

BB27_215:
	add.f64 	%fd430, %fd266, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r558}, %fd430;
	}
	and.b32  	%r557, %r558, 2146435072;
	setp.ne.s32	%p396, %r557, 2146435072;
	@%p396 bra 	BB27_216;

	add.f64 	%fd606, %fd266, 0d4010000000000000;
	abs.f64 	%fd443, %fd266;
	setp.gtu.f64	%p248, %fd443, 0d7FF0000000000000;
	@%p248 bra 	BB27_225;

	and.b32  	%r343, %r6, 2147483647;
	setp.ne.s32	%p249, %r343, 2146435072;
	@%p249 bra 	BB27_220;

	mov.f64 	%fd445, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r344, %temp}, %fd445;
	}
	setp.eq.s32	%p250, %r344, 0;
	@%p250 bra 	BB27_224;

BB27_220:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r559}, %fd266;
	}
	and.b32  	%r345, %r559, 2147483647;
	setp.ne.s32	%p251, %r345, 2146435072;
	@%p251 bra 	BB27_221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r346, %temp}, %fd266;
	}
	setp.ne.s32	%p252, %r346, 0;
	mov.f64 	%fd606, %fd605;
	@%p252 bra 	BB27_225;

	shr.s32 	%r347, %r6, 31;
	and.b32  	%r348, %r347, -2146435072;
	add.s32 	%r349, %r348, 2146435072;
	or.b32  	%r350, %r349, -2147483648;
	selp.b32	%r351, %r350, %r349, %p3;
	mov.u32 	%r352, 0;
	mov.b64 	%fd606, {%r352, %r351};
	bra.uni 	BB27_225;

BB27_216:
	mov.f64 	%fd606, %fd605;
	bra.uni 	BB27_225;

BB27_221:
	mov.f64 	%fd606, %fd605;
	bra.uni 	BB27_225;

BB27_224:
	abs.f64 	%fd446, %fd266;
	setp.gt.f64	%p253, %fd446, 0d3FF0000000000000;
	selp.b32	%r353, 2146435072, 0, %p253;
	xor.b32  	%r354, %r353, 2146435072;
	setp.lt.s32	%p254, %r6, 0;
	selp.b32	%r355, %r354, %r353, %p254;
	setp.eq.f64	%p255, %fd266, 0dBFF0000000000000;
	selp.b32	%r356, 1072693248, %r355, %p255;
	mov.u32 	%r357, 0;
	mov.b64 	%fd606, {%r357, %r356};

BB27_225:
	mov.f64 	%fd431, 0d4000000000000000;
	selp.f64	%fd168, 0d3FF0000000000000, %fd606, %p41;
	fma.rn.f64 	%fd169, %fd168, 0d4081160000000000, %fd159;
	abs.f64 	%fd170, %fd1;
	// Callseq Start 596
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd431;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd608, [retval0+0];
	
	//{
	}// Callseq End 596
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd1;
	}
	setp.lt.s32	%p257, %r14, 0;
	and.pred  	%p12, %p257, %p42;
	@!%p12 bra 	BB27_227;
	bra.uni 	BB27_226;

BB27_226:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r358}, %fd608;
	}
	xor.b32  	%r359, %r358, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r360, %temp}, %fd608;
	}
	mov.b64 	%fd608, {%r360, %r359};

BB27_227:
	setp.eq.f64	%p259, %fd1, 0d0000000000000000;
	@%p259 bra 	BB27_230;
	bra.uni 	BB27_228;

BB27_230:
	selp.b32	%r361, %r14, 0, %p42;
	or.b32  	%r362, %r361, 2146435072;
	setp.lt.s32	%p263, %r4, 0;
	selp.b32	%r363, %r362, %r361, %p263;
	mov.u32 	%r364, 0;
	mov.b64 	%fd608, {%r364, %r363};
	bra.uni 	BB27_231;

BB27_228:
	setp.gt.s32	%p260, %r14, -1;
	@%p260 bra 	BB27_231;

	mov.f64 	%fd442, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd363, %fd442;
	setp.neu.f64	%p261, %fd363, 0d4000000000000000;
	selp.f64	%fd608, 0dFFF8000000000000, %fd608, %p261;

BB27_231:
	add.f64 	%fd609, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd609;
	}
	and.b32  	%r366, %r365, 2146435072;
	setp.ne.s32	%p264, %r366, 2146435072;
	@%p264 bra 	BB27_232;

	setp.gtu.f64	%p265, %fd170, 0d7FF0000000000000;
	@%p265 bra 	BB27_241;

	and.b32  	%r367, %r4, 2147483647;
	setp.ne.s32	%p266, %r367, 2146435072;
	@%p266 bra 	BB27_236;

	mov.f64 	%fd441, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r368, %temp}, %fd441;
	}
	setp.eq.s32	%p267, %r368, 0;
	@%p267 bra 	BB27_240;

BB27_236:
	and.b32  	%r369, %r14, 2147483647;
	setp.ne.s32	%p268, %r369, 2146435072;
	@%p268 bra 	BB27_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd1;
	}
	setp.ne.s32	%p269, %r370, 0;
	mov.f64 	%fd609, %fd608;
	@%p269 bra 	BB27_241;

	shr.s32 	%r371, %r4, 31;
	and.b32  	%r372, %r371, -2146435072;
	add.s32 	%r373, %r372, 2146435072;
	or.b32  	%r374, %r373, -2147483648;
	selp.b32	%r375, %r374, %r373, %p12;
	mov.u32 	%r376, 0;
	mov.b64 	%fd609, {%r376, %r375};
	bra.uni 	BB27_241;

BB27_232:
	mov.f64 	%fd609, %fd608;
	bra.uni 	BB27_241;

BB27_237:
	mov.f64 	%fd609, %fd608;
	bra.uni 	BB27_241;

BB27_240:
	setp.gt.f64	%p270, %fd170, 0d3FF0000000000000;
	selp.b32	%r377, 2146435072, 0, %p270;
	xor.b32  	%r378, %r377, 2146435072;
	setp.lt.s32	%p271, %r4, 0;
	selp.b32	%r379, %r378, %r377, %p271;
	setp.eq.f64	%p272, %fd1, 0dBFF0000000000000;
	selp.b32	%r380, 1072693248, %r379, %p272;
	mov.u32 	%r381, 0;
	mov.b64 	%fd609, {%r381, %r380};

BB27_241:
	mul.f64 	%fd434, %fd266, 0dC0B55B8000000000;
	add.f64 	%fd433, %fd434, 0d4089A10000000000;
	mov.f64 	%fd432, 0d4008000000000000;
	setp.eq.f64	%p273, %fd1, 0d3FF0000000000000;
	selp.f64	%fd365, 0d3FF0000000000000, %fd609, %p273;
	mul.f64 	%fd366, %fd149, %fd169;
	mul.f64 	%fd181, %fd366, %fd365;
	fma.rn.f64 	%fd367, %fd158, 0d40C806F000000000, %fd433;
	fma.rn.f64 	%fd368, %fd149, 0dC0C66CE000000000, %fd367;
	fma.rn.f64 	%fd182, %fd168, 0d40ADE68000000000, %fd368;
	// Callseq Start 597
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd432;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd611, [retval0+0];
	
	//{
	}// Callseq End 597
	and.pred  	%p13, %p257, %p25;
	@!%p13 bra 	BB27_243;
	bra.uni 	BB27_242;

BB27_242:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd611;
	}
	xor.b32  	%r383, %r382, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd611;
	}
	mov.b64 	%fd611, {%r384, %r383};

BB27_243:
	@%p259 bra 	BB27_246;
	bra.uni 	BB27_244;

BB27_246:
	selp.b32	%r385, %r14, 0, %p25;
	or.b32  	%r386, %r385, 2146435072;
	setp.lt.s32	%p280, %r2, 0;
	selp.b32	%r387, %r386, %r385, %p280;
	mov.u32 	%r388, 0;
	mov.b64 	%fd611, {%r388, %r387};
	bra.uni 	BB27_247;

BB27_244:
	setp.gt.s32	%p277, %r14, -1;
	@%p277 bra 	BB27_247;

	mov.f64 	%fd440, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd371, %fd440;
	setp.neu.f64	%p278, %fd371, 0d4008000000000000;
	selp.f64	%fd611, 0dFFF8000000000000, %fd611, %p278;

BB27_247:
	add.f64 	%fd612, %fd1, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r389}, %fd612;
	}
	and.b32  	%r390, %r389, 2146435072;
	setp.ne.s32	%p281, %r390, 2146435072;
	@%p281 bra 	BB27_248;

	setp.gtu.f64	%p282, %fd170, 0d7FF0000000000000;
	@%p282 bra 	BB27_257;

	and.b32  	%r391, %r2, 2147483647;
	setp.ne.s32	%p283, %r391, 2146435072;
	@%p283 bra 	BB27_252;

	mov.f64 	%fd439, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r392, %temp}, %fd439;
	}
	setp.eq.s32	%p284, %r392, 0;
	@%p284 bra 	BB27_256;

BB27_252:
	and.b32  	%r393, %r14, 2147483647;
	setp.ne.s32	%p285, %r393, 2146435072;
	@%p285 bra 	BB27_253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r394, %temp}, %fd1;
	}
	setp.ne.s32	%p286, %r394, 0;
	mov.f64 	%fd612, %fd611;
	@%p286 bra 	BB27_257;

	shr.s32 	%r395, %r2, 31;
	and.b32  	%r396, %r395, -2146435072;
	add.s32 	%r397, %r396, 2146435072;
	or.b32  	%r398, %r397, -2147483648;
	selp.b32	%r399, %r398, %r397, %p13;
	mov.u32 	%r400, 0;
	mov.b64 	%fd612, {%r400, %r399};
	bra.uni 	BB27_257;

BB27_248:
	mov.f64 	%fd612, %fd611;
	bra.uni 	BB27_257;

BB27_253:
	mov.f64 	%fd612, %fd611;
	bra.uni 	BB27_257;

BB27_256:
	setp.gt.f64	%p287, %fd170, 0d3FF0000000000000;
	selp.b32	%r401, 2146435072, 0, %p287;
	xor.b32  	%r402, %r401, 2146435072;
	setp.lt.s32	%p288, %r2, 0;
	selp.b32	%r403, %r402, %r401, %p288;
	setp.eq.f64	%p289, %fd1, 0dBFF0000000000000;
	selp.b32	%r404, 1072693248, %r403, %p289;
	mov.u32 	%r405, 0;
	mov.b64 	%fd612, {%r405, %r404};

BB27_257:
	fma.rn.f64 	%fd436, %fd266, 0dC0C004A000000000, 0d4089A10000000000;
	mov.f64 	%fd435, 0d4010000000000000;
	selp.f64	%fd373, 0d3FF0000000000000, %fd612, %p273;
	mul.f64 	%fd374, %fd158, %fd182;
	mul.f64 	%fd375, %fd374, %fd373;
	div.rn.f64 	%fd376, %fd375, 0dC008000000000000;
	fma.rn.f64 	%fd193, %fd181, 0d3FE0000000000000, %fd376;
	mul.f64 	%fd194, %fd158, 0d40D806F000000000;
	add.f64 	%fd377, %fd436, %fd194;
	fma.rn.f64 	%fd378, %fd149, 0dC0DC081800000000, %fd377;
	fma.rn.f64 	%fd195, %fd168, 0d40C66CE000000000, %fd378;
	// Callseq Start 598
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd435;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd614, [retval0+0];
	
	//{
	}// Callseq End 598
	and.pred  	%p14, %p257, %p59;
	@!%p14 bra 	BB27_259;
	bra.uni 	BB27_258;

BB27_258:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r406}, %fd614;
	}
	xor.b32  	%r407, %r406, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r408, %temp}, %fd614;
	}
	mov.b64 	%fd614, {%r408, %r407};

BB27_259:
	@%p259 bra 	BB27_262;
	bra.uni 	BB27_260;

BB27_262:
	selp.b32	%r409, %r14, 0, %p59;
	or.b32  	%r410, %r409, 2146435072;
	setp.lt.s32	%p297, %r6, 0;
	selp.b32	%r411, %r410, %r409, %p297;
	mov.u32 	%r412, 0;
	mov.b64 	%fd614, {%r412, %r411};
	bra.uni 	BB27_263;

BB27_260:
	setp.gt.s32	%p294, %r14, -1;
	@%p294 bra 	BB27_263;

	mov.f64 	%fd438, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd381, %fd438;
	setp.neu.f64	%p295, %fd381, 0d4010000000000000;
	selp.f64	%fd614, 0dFFF8000000000000, %fd614, %p295;

BB27_263:
	add.f64 	%fd615, %fd1, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r413}, %fd615;
	}
	and.b32  	%r414, %r413, 2146435072;
	setp.ne.s32	%p298, %r414, 2146435072;
	@%p298 bra 	BB27_264;

	setp.gtu.f64	%p299, %fd170, 0d7FF0000000000000;
	@%p299 bra 	BB27_273;

	and.b32  	%r415, %r6, 2147483647;
	setp.ne.s32	%p300, %r415, 2146435072;
	@%p300 bra 	BB27_268;

	mov.f64 	%fd437, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r416, %temp}, %fd437;
	}
	setp.eq.s32	%p301, %r416, 0;
	@%p301 bra 	BB27_272;

BB27_268:
	and.b32  	%r417, %r14, 2147483647;
	setp.ne.s32	%p302, %r417, 2146435072;
	@%p302 bra 	BB27_269;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r418, %temp}, %fd1;
	}
	setp.ne.s32	%p303, %r418, 0;
	mov.f64 	%fd615, %fd614;
	@%p303 bra 	BB27_273;

	shr.s32 	%r419, %r6, 31;
	and.b32  	%r420, %r419, -2146435072;
	add.s32 	%r421, %r420, 2146435072;
	or.b32  	%r422, %r421, -2147483648;
	selp.b32	%r423, %r422, %r421, %p14;
	mov.u32 	%r424, 0;
	mov.b64 	%fd615, {%r424, %r423};
	bra.uni 	BB27_273;

BB27_264:
	mov.f64 	%fd615, %fd614;
	bra.uni 	BB27_273;

BB27_269:
	mov.f64 	%fd615, %fd614;
	bra.uni 	BB27_273;

BB27_272:
	setp.gt.f64	%p304, %fd170, 0d3FF0000000000000;
	selp.b32	%r425, 2146435072, 0, %p304;
	xor.b32  	%r426, %r425, 2146435072;
	setp.lt.s32	%p305, %r6, 0;
	selp.b32	%r427, %r426, %r425, %p305;
	setp.eq.f64	%p306, %fd1, 0dBFF0000000000000;
	selp.b32	%r428, 1072693248, %r427, %p306;
	mov.u32 	%r429, 0;
	mov.b64 	%fd615, {%r429, %r428};

BB27_273:
	mul.f64 	%fd469, %fd266, 0dC0B55B8000000000;
	mov.f64 	%fd468, 0dC071160000000000;
	sub.f64 	%fd467, %fd468, %fd469;
	mov.f64 	%fd466, 0d4014000000000000;
	selp.f64	%fd383, 0d3FF0000000000000, %fd615, %p273;
	mul.f64 	%fd384, %fd195, %fd266;
	mul.f64 	%fd385, %fd384, %fd383;
	fma.rn.f64 	%fd206, %fd385, 0d3FD0000000000000, %fd193;
	sub.f64 	%fd386, %fd467, %fd194;
	fma.rn.f64 	%fd387, %fd149, 0d40E2B01000000000, %fd386;
	fma.rn.f64 	%fd207, %fd168, 0dC0D2B01000000000, %fd387;
	// Callseq Start 599
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd466;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd617, [retval0+0];
	
	//{
	}// Callseq End 599
	and.pred  	%p15, %p257, %p127;
	@!%p15 bra 	BB27_275;
	bra.uni 	BB27_274;

BB27_274:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r430}, %fd617;
	}
	xor.b32  	%r431, %r430, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd617;
	}
	mov.b64 	%fd617, {%r432, %r431};

BB27_275:
	@%p259 bra 	BB27_278;
	bra.uni 	BB27_276;

BB27_278:
	mov.f64 	%fd482, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r568}, %fd482;
	}
	selp.b32	%r433, %r14, 0, %p127;
	or.b32  	%r434, %r433, 2146435072;
	setp.lt.s32	%p314, %r568, 0;
	selp.b32	%r435, %r434, %r433, %p314;
	mov.u32 	%r436, 0;
	mov.b64 	%fd617, {%r436, %r435};
	bra.uni 	BB27_279;

BB27_276:
	setp.gt.s32	%p311, %r14, -1;
	@%p311 bra 	BB27_279;

	mov.f64 	%fd471, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd390, %fd471;
	setp.neu.f64	%p312, %fd390, 0d4014000000000000;
	selp.f64	%fd617, 0dFFF8000000000000, %fd617, %p312;

BB27_279:
	add.f64 	%fd618, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r437}, %fd618;
	}
	and.b32  	%r438, %r437, 2146435072;
	setp.ne.s32	%p315, %r438, 2146435072;
	@%p315 bra 	BB27_280;

	setp.gtu.f64	%p316, %fd170, 0d7FF0000000000000;
	@%p316 bra 	BB27_289;

	mov.f64 	%fd479, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r565}, %fd479;
	}
	and.b32  	%r439, %r565, 2147483647;
	setp.ne.s32	%p317, %r439, 2146435072;
	@%p317 bra 	BB27_284;

	mov.f64 	%fd470, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd470;
	}
	setp.eq.s32	%p318, %r440, 0;
	@%p318 bra 	BB27_288;

BB27_284:
	and.b32  	%r441, %r14, 2147483647;
	setp.ne.s32	%p319, %r441, 2146435072;
	@%p319 bra 	BB27_285;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r442, %temp}, %fd1;
	}
	setp.ne.s32	%p320, %r442, 0;
	mov.f64 	%fd618, %fd617;
	@%p320 bra 	BB27_289;

	mov.f64 	%fd480, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r566}, %fd480;
	}
	shr.s32 	%r443, %r566, 31;
	and.b32  	%r444, %r443, -2146435072;
	add.s32 	%r445, %r444, 2146435072;
	or.b32  	%r446, %r445, -2147483648;
	selp.b32	%r447, %r446, %r445, %p15;
	mov.u32 	%r448, 0;
	mov.b64 	%fd618, {%r448, %r447};
	bra.uni 	BB27_289;

BB27_280:
	mov.f64 	%fd618, %fd617;
	bra.uni 	BB27_289;

BB27_285:
	mov.f64 	%fd618, %fd617;
	bra.uni 	BB27_289;

BB27_288:
	mov.f64 	%fd481, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r567}, %fd481;
	}
	setp.gt.f64	%p321, %fd170, 0d3FF0000000000000;
	selp.b32	%r449, 2146435072, 0, %p321;
	xor.b32  	%r450, %r449, 2146435072;
	setp.lt.s32	%p322, %r567, 0;
	selp.b32	%r451, %r450, %r449, %p322;
	setp.eq.f64	%p323, %fd1, 0dBFF0000000000000;
	selp.b32	%r452, 1072693248, %r451, %p323;
	mov.u32 	%r453, 0;
	mov.b64 	%fd618, {%r453, %r452};

BB27_289:
	fma.rn.f64 	%fd476, %fd266, 0d40C806F000000000, 0dC0955B8000000000;
	mov.f64 	%fd475, 0d4018000000000000;
	selp.f64	%fd392, 0d3FF0000000000000, %fd618, %p273;
	mul.f64 	%fd393, %fd207, %fd392;
	div.rn.f64 	%fd394, %fd393, 0d4014000000000000;
	add.f64 	%fd218, %fd206, %fd394;
	fma.rn.f64 	%fd395, %fd158, 0dC0DC081800000000, %fd476;
	fma.rn.f64 	%fd219, %fd149, 0d40D2B01000000000, %fd395;
	// Callseq Start 600
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd475;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd620, [retval0+0];
	
	//{
	}// Callseq End 600
	and.pred  	%p16, %p257, %p144;
	@!%p16 bra 	BB27_291;
	bra.uni 	BB27_290;

BB27_290:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r454}, %fd620;
	}
	xor.b32  	%r455, %r454, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r456, %temp}, %fd620;
	}
	mov.b64 	%fd620, {%r456, %r455};

BB27_291:
	@%p259 bra 	BB27_294;
	bra.uni 	BB27_292;

BB27_294:
	mov.f64 	%fd498, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r582}, %fd498;
	}
	selp.b32	%r457, %r14, 0, %p144;
	or.b32  	%r458, %r457, 2146435072;
	setp.lt.s32	%p331, %r582, 0;
	selp.b32	%r459, %r458, %r457, %p331;
	mov.u32 	%r460, 0;
	mov.b64 	%fd620, {%r460, %r459};
	bra.uni 	BB27_295;

BB27_292:
	setp.gt.s32	%p328, %r14, -1;
	@%p328 bra 	BB27_295;

	mov.f64 	%fd478, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd398, %fd478;
	setp.neu.f64	%p329, %fd398, 0d4018000000000000;
	selp.f64	%fd620, 0dFFF8000000000000, %fd620, %p329;

BB27_295:
	add.f64 	%fd621, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r461}, %fd621;
	}
	and.b32  	%r462, %r461, 2146435072;
	setp.ne.s32	%p332, %r462, 2146435072;
	@%p332 bra 	BB27_296;

	setp.gtu.f64	%p333, %fd170, 0d7FF0000000000000;
	@%p333 bra 	BB27_305;

	mov.f64 	%fd495, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r579}, %fd495;
	}
	and.b32  	%r463, %r579, 2147483647;
	setp.ne.s32	%p334, %r463, 2146435072;
	@%p334 bra 	BB27_300;

	mov.f64 	%fd477, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd477;
	}
	setp.eq.s32	%p335, %r464, 0;
	@%p335 bra 	BB27_304;

BB27_300:
	and.b32  	%r465, %r14, 2147483647;
	setp.ne.s32	%p336, %r465, 2146435072;
	@%p336 bra 	BB27_301;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r466, %temp}, %fd1;
	}
	setp.ne.s32	%p337, %r466, 0;
	mov.f64 	%fd621, %fd620;
	@%p337 bra 	BB27_305;

	mov.f64 	%fd496, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r580}, %fd496;
	}
	shr.s32 	%r467, %r580, 31;
	and.b32  	%r468, %r467, -2146435072;
	add.s32 	%r469, %r468, 2146435072;
	or.b32  	%r470, %r469, -2147483648;
	selp.b32	%r471, %r470, %r469, %p16;
	mov.u32 	%r472, 0;
	mov.b64 	%fd621, {%r472, %r471};
	bra.uni 	BB27_305;

BB27_296:
	mov.f64 	%fd621, %fd620;
	bra.uni 	BB27_305;

BB27_301:
	mov.f64 	%fd621, %fd620;
	bra.uni 	BB27_305;

BB27_304:
	mov.f64 	%fd497, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r581}, %fd497;
	}
	setp.gt.f64	%p338, %fd170, 0d3FF0000000000000;
	selp.b32	%r473, 2146435072, 0, %p338;
	xor.b32  	%r474, %r473, 2146435072;
	setp.lt.s32	%p339, %r581, 0;
	selp.b32	%r475, %r474, %r473, %p339;
	setp.eq.f64	%p340, %fd1, 0dBFF0000000000000;
	selp.b32	%r476, 1072693248, %r475, %p340;
	mov.u32 	%r477, 0;
	mov.b64 	%fd621, {%r477, %r476};

BB27_305:
	fma.rn.f64 	%fd502, %fd266, 0d40C66CE000000000, 0dC0A338C000000000;
	mov.f64 	%fd501, 0d401C000000000000;
	selp.f64	%fd400, 0d3FF0000000000000, %fd621, %p273;
	mul.f64 	%fd401, %fd219, %fd400;
	div.rn.f64 	%fd402, %fd401, 0d4018000000000000;
	add.f64 	%fd230, %fd218, %fd402;
	fma.rn.f64 	%fd231, %fd158, 0dC0C66CE000000000, %fd502;
	// Callseq Start 601
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd501;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd623, [retval0+0];
	
	//{
	}// Callseq End 601
	and.pred  	%p17, %p257, %p161;
	@!%p17 bra 	BB27_307;
	bra.uni 	BB27_306;

BB27_306:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r478}, %fd623;
	}
	xor.b32  	%r479, %r478, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r480, %temp}, %fd623;
	}
	mov.b64 	%fd623, {%r480, %r479};

BB27_307:
	@%p259 bra 	BB27_310;
	bra.uni 	BB27_308;

BB27_310:
	mov.f64 	%fd510, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r589}, %fd510;
	}
	selp.b32	%r481, %r14, 0, %p161;
	or.b32  	%r482, %r481, 2146435072;
	setp.lt.s32	%p348, %r589, 0;
	selp.b32	%r483, %r482, %r481, %p348;
	mov.u32 	%r484, 0;
	mov.b64 	%fd623, {%r484, %r483};
	bra.uni 	BB27_311;

BB27_308:
	setp.gt.s32	%p345, %r14, -1;
	@%p345 bra 	BB27_311;

	mov.f64 	%fd504, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd405, %fd504;
	setp.neu.f64	%p346, %fd405, 0d401C000000000000;
	selp.f64	%fd623, 0dFFF8000000000000, %fd623, %p346;

BB27_311:
	add.f64 	%fd624, %fd1, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd624;
	}
	and.b32  	%r486, %r485, 2146435072;
	setp.ne.s32	%p349, %r486, 2146435072;
	@%p349 bra 	BB27_312;

	setp.gtu.f64	%p350, %fd170, 0d7FF0000000000000;
	@%p350 bra 	BB27_321;

	mov.f64 	%fd507, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r586}, %fd507;
	}
	and.b32  	%r487, %r586, 2147483647;
	setp.ne.s32	%p351, %r487, 2146435072;
	@%p351 bra 	BB27_316;

	mov.f64 	%fd503, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r488, %temp}, %fd503;
	}
	setp.eq.s32	%p352, %r488, 0;
	@%p352 bra 	BB27_320;

BB27_316:
	and.b32  	%r489, %r14, 2147483647;
	setp.ne.s32	%p353, %r489, 2146435072;
	@%p353 bra 	BB27_317;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r490, %temp}, %fd1;
	}
	setp.ne.s32	%p354, %r490, 0;
	mov.f64 	%fd624, %fd623;
	@%p354 bra 	BB27_321;

	mov.f64 	%fd508, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd508;
	}
	shr.s32 	%r491, %r587, 31;
	and.b32  	%r492, %r491, -2146435072;
	add.s32 	%r493, %r492, 2146435072;
	or.b32  	%r494, %r493, -2147483648;
	selp.b32	%r495, %r494, %r493, %p17;
	mov.u32 	%r496, 0;
	mov.b64 	%fd624, {%r496, %r495};
	bra.uni 	BB27_321;

BB27_312:
	mov.f64 	%fd624, %fd623;
	bra.uni 	BB27_321;

BB27_317:
	mov.f64 	%fd624, %fd623;
	bra.uni 	BB27_321;

BB27_320:
	mov.f64 	%fd509, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r588}, %fd509;
	}
	setp.gt.f64	%p355, %fd170, 0d3FF0000000000000;
	selp.b32	%r497, 2146435072, 0, %p355;
	xor.b32  	%r498, %r497, 2146435072;
	setp.lt.s32	%p356, %r588, 0;
	selp.b32	%r499, %r498, %r497, %p356;
	setp.eq.f64	%p357, %fd1, 0dBFF0000000000000;
	selp.b32	%r500, 1072693248, %r499, %p357;
	mov.u32 	%r501, 0;
	mov.b64 	%fd624, {%r501, %r500};

BB27_321:
	mov.f64 	%fd513, 0d4020000000000000;
	selp.f64	%fd407, 0d3FF0000000000000, %fd624, %p273;
	mul.f64 	%fd408, %fd231, %fd407;
	div.rn.f64 	%fd409, %fd408, 0d401C000000000000;
	add.f64 	%fd242, %fd230, %fd409;
	// Callseq Start 602
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd513;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd626, [retval0+0];
	
	//{
	}// Callseq End 602
	and.pred  	%p18, %p257, %p178;
	@!%p18 bra 	BB27_323;
	bra.uni 	BB27_322;

BB27_322:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r502}, %fd626;
	}
	xor.b32  	%r503, %r502, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r504, %temp}, %fd626;
	}
	mov.b64 	%fd626, {%r504, %r503};

BB27_323:
	@%p259 bra 	BB27_326;
	bra.uni 	BB27_324;

BB27_326:
	mov.f64 	%fd522, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r594}, %fd522;
	}
	selp.b32	%r505, %r14, 0, %p178;
	or.b32  	%r506, %r505, 2146435072;
	setp.lt.s32	%p365, %r594, 0;
	selp.b32	%r507, %r506, %r505, %p365;
	mov.u32 	%r508, 0;
	mov.b64 	%fd626, {%r508, %r507};
	bra.uni 	BB27_327;

BB27_324:
	setp.gt.s32	%p362, %r14, -1;
	@%p362 bra 	BB27_327;

	mov.f64 	%fd516, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd412, %fd516;
	setp.neu.f64	%p363, %fd412, 0d4020000000000000;
	selp.f64	%fd626, 0dFFF8000000000000, %fd626, %p363;

BB27_327:
	add.f64 	%fd627, %fd1, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r509}, %fd627;
	}
	and.b32  	%r510, %r509, 2146435072;
	setp.ne.s32	%p366, %r510, 2146435072;
	@%p366 bra 	BB27_328;

	setp.gtu.f64	%p367, %fd170, 0d7FF0000000000000;
	@%p367 bra 	BB27_337;

	mov.f64 	%fd519, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r591}, %fd519;
	}
	and.b32  	%r511, %r591, 2147483647;
	setp.ne.s32	%p368, %r511, 2146435072;
	@%p368 bra 	BB27_332;

	mov.f64 	%fd515, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r512, %temp}, %fd515;
	}
	setp.eq.s32	%p369, %r512, 0;
	@%p369 bra 	BB27_336;

BB27_332:
	and.b32  	%r513, %r14, 2147483647;
	setp.ne.s32	%p370, %r513, 2146435072;
	@%p370 bra 	BB27_333;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r514, %temp}, %fd1;
	}
	setp.ne.s32	%p371, %r514, 0;
	mov.f64 	%fd627, %fd626;
	@%p371 bra 	BB27_337;

	mov.f64 	%fd520, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r592}, %fd520;
	}
	shr.s32 	%r515, %r592, 31;
	and.b32  	%r516, %r515, -2146435072;
	add.s32 	%r517, %r516, 2146435072;
	or.b32  	%r518, %r517, -2147483648;
	selp.b32	%r519, %r518, %r517, %p18;
	mov.u32 	%r520, 0;
	mov.b64 	%fd627, {%r520, %r519};
	bra.uni 	BB27_337;

BB27_328:
	mov.f64 	%fd627, %fd626;
	bra.uni 	BB27_337;

BB27_333:
	mov.f64 	%fd627, %fd626;
	bra.uni 	BB27_337;

BB27_336:
	mov.f64 	%fd521, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r593}, %fd521;
	}
	setp.gt.f64	%p372, %fd170, 0d3FF0000000000000;
	selp.b32	%r521, 2146435072, 0, %p372;
	xor.b32  	%r522, %r521, 2146435072;
	setp.lt.s32	%p373, %r593, 0;
	selp.b32	%r523, %r522, %r521, %p373;
	setp.eq.f64	%p374, %fd1, 0dBFF0000000000000;
	selp.b32	%r524, 1072693248, %r523, %p374;
	mov.u32 	%r525, 0;
	mov.b64 	%fd627, {%r525, %r524};

BB27_337:
	mov.f64 	%fd524, 0d4022000000000000;
	fma.rn.f64 	%fd514, %fd266, 0d40ADE68000000000, 0dC09DE68000000000;
	selp.f64	%fd414, 0d3FF0000000000000, %fd627, %p273;
	mul.f64 	%fd415, %fd514, %fd414;
	fma.rn.f64 	%fd253, %fd415, 0d3FC0000000000000, %fd242;
	// Callseq Start 603
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd524;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd629, [retval0+0];
	
	//{
	}// Callseq End 603
	and.pred  	%p19, %p257, %p195;
	@!%p19 bra 	BB27_339;
	bra.uni 	BB27_338;

BB27_338:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r526}, %fd629;
	}
	xor.b32  	%r527, %r526, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r528, %temp}, %fd629;
	}
	mov.b64 	%fd629, {%r528, %r527};

BB27_339:
	@%p259 bra 	BB27_342;
	bra.uni 	BB27_340;

BB27_342:
	mov.f64 	%fd532, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r599}, %fd532;
	}
	selp.b32	%r529, %r14, 0, %p195;
	or.b32  	%r530, %r529, 2146435072;
	setp.lt.s32	%p382, %r599, 0;
	selp.b32	%r531, %r530, %r529, %p382;
	mov.u32 	%r532, 0;
	mov.b64 	%fd629, {%r532, %r531};
	bra.uni 	BB27_343;

BB27_340:
	setp.gt.s32	%p379, %r14, -1;
	@%p379 bra 	BB27_343;

	mov.f64 	%fd526, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd418, %fd526;
	setp.neu.f64	%p380, %fd418, 0d4022000000000000;
	selp.f64	%fd629, 0dFFF8000000000000, %fd629, %p380;

BB27_343:
	add.f64 	%fd630, %fd1, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r533}, %fd630;
	}
	and.b32  	%r534, %r533, 2146435072;
	setp.ne.s32	%p383, %r534, 2146435072;
	@%p383 bra 	BB27_344;

	setp.gtu.f64	%p384, %fd170, 0d7FF0000000000000;
	@%p384 bra 	BB27_353;

	mov.f64 	%fd529, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r596}, %fd529;
	}
	and.b32  	%r535, %r596, 2147483647;
	setp.ne.s32	%p385, %r535, 2146435072;
	@%p385 bra 	BB27_348;

	mov.f64 	%fd525, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r536, %temp}, %fd525;
	}
	setp.eq.s32	%p386, %r536, 0;
	@%p386 bra 	BB27_352;

BB27_348:
	and.b32  	%r537, %r14, 2147483647;
	setp.ne.s32	%p387, %r537, 2146435072;
	@%p387 bra 	BB27_349;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r538, %temp}, %fd1;
	}
	setp.ne.s32	%p388, %r538, 0;
	mov.f64 	%fd630, %fd629;
	@%p388 bra 	BB27_353;

	mov.f64 	%fd530, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r597}, %fd530;
	}
	shr.s32 	%r539, %r597, 31;
	and.b32  	%r540, %r539, -2146435072;
	add.s32 	%r541, %r540, 2146435072;
	or.b32  	%r542, %r541, -2147483648;
	selp.b32	%r543, %r542, %r541, %p19;
	mov.u32 	%r544, 0;
	mov.b64 	%fd630, {%r544, %r543};
	bra.uni 	BB27_353;

BB27_344:
	mov.f64 	%fd630, %fd629;
	bra.uni 	BB27_353;

BB27_349:
	mov.f64 	%fd630, %fd629;
	bra.uni 	BB27_353;

BB27_352:
	mov.f64 	%fd531, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r598}, %fd531;
	}
	setp.gt.f64	%p389, %fd170, 0d3FF0000000000000;
	selp.b32	%r545, 2146435072, 0, %p389;
	xor.b32  	%r546, %r545, 2146435072;
	setp.lt.s32	%p390, %r598, 0;
	selp.b32	%r547, %r546, %r545, %p390;
	setp.eq.f64	%p391, %fd1, 0dBFF0000000000000;
	selp.b32	%r548, 1072693248, %r547, %p391;
	mov.u32 	%r549, 0;
	mov.b64 	%fd630, {%r549, %r548};

BB27_353:
	mul.f64 	%fd420, %fd630, 0d4081160000000000;
	div.rn.f64 	%fd421, %fd420, 0d4022000000000000;
	selp.f64	%fd422, 0d404E600000000000, %fd421, %p273;
	sub.f64 	%fd423, %fd253, %fd422;
	sub.f64 	%fd631, %fd140, %fd423;

BB27_354:
	st.param.f64	[func_retval0+0], %fd631;
	ret;
}

	// .globl	_ZN2EW27VerySmoothBump_x_T_IntegralEdddd
.visible .func  (.param .b64 func_retval0) _ZN2EW27VerySmoothBump_x_T_IntegralEdddd(
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_0,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_1,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_2,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_3,
	.param .b64 _ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_4
)
{
	.reg .pred 	%p<750>;
	.reg .b32 	%r<1095>;
	.reg .f64 	%fd<1069>;
	.reg .b64 	%rd<39>;


	ld.param.f64 	%fd442, [_ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_1];
	ld.param.f64 	%fd444, [_ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_2];
	ld.param.f64 	%fd445, [_ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_3];
	ld.param.f64 	%fd446, [_ZN2EW27VerySmoothBump_x_T_IntegralEdddd_param_4];
	div.rn.f64 	%fd447, %fd444, %fd445;
	add.f64 	%fd448, %fd442, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd447, %fd448;
	selp.f64	%fd1, %fd447, %fd448, %p32;
	div.rn.f64 	%fd449, %fd444, %fd446;
	setp.lt.f64	%p33, %fd449, %fd442;
	selp.f64	%fd2, %fd449, %fd442, %p33;
	setp.lt.f64	%p34, %fd1, %fd442;
	setp.gt.f64	%p35, %fd2, %fd448;
	and.pred  	%p36, %p34, %p35;
	mov.f64 	%fd1068, 0d0000000000000000;
	@!%p36 bra 	BB28_642;
	bra.uni 	BB28_1;

BB28_1:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd2;
	}
	mov.f64 	%fd450, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd450;
	}
	bfe.u32 	%r24, %r2, 20, 11;
	add.s32 	%r25, %r24, -1012;
	mov.u64 	%rd12, 4622382067542392832;
	shl.b64 	%rd1, %rd12, %r25;
	setp.eq.s64	%p37, %rd1, -9223372036854775808;
	abs.f64 	%fd3, %fd2;
	// Callseq Start 604
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd3;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd450;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd949, [retval0+0];
	
	//{
	}// Callseq End 604
	setp.lt.s32	%p38, %r1, 0;
	and.pred  	%p1, %p38, %p37;
	@!%p1 bra 	BB28_3;
	bra.uni 	BB28_2;

BB28_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd949;
	}
	xor.b32  	%r27, %r26, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r28, %temp}, %fd949;
	}
	mov.b64 	%fd949, {%r28, %r27};

BB28_3:
	setp.eq.f64	%p39, %fd2, 0d0000000000000000;
	@%p39 bra 	BB28_6;
	bra.uni 	BB28_4;

BB28_6:
	mov.f64 	%fd940, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1080}, %fd940;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1079}, %fd2;
	}
	selp.b32	%r29, %r1079, 0, %p37;
	or.b32  	%r30, %r29, 2146435072;
	setp.lt.s32	%p43, %r1080, 0;
	selp.b32	%r31, %r30, %r29, %p43;
	mov.u32 	%r32, 0;
	mov.b64 	%fd949, {%r32, %r31};
	bra.uni 	BB28_7;

BB28_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1074}, %fd2;
	}
	setp.gt.s32	%p40, %r1074, -1;
	@%p40 bra 	BB28_7;

	mov.f64 	%fd939, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd452, %fd939;
	setp.neu.f64	%p41, %fd452, 0d4026000000000000;
	selp.f64	%fd949, 0dFFF8000000000000, %fd949, %p41;

BB28_7:
	add.f64 	%fd950, %fd2, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd950;
	}
	and.b32  	%r34, %r33, 2146435072;
	setp.ne.s32	%p44, %r34, 2146435072;
	@%p44 bra 	BB28_8;

	abs.f64 	%fd933, %fd2;
	setp.gtu.f64	%p45, %fd933, 0d7FF0000000000000;
	@%p45 bra 	BB28_17;

	mov.f64 	%fd934, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1075}, %fd934;
	}
	and.b32  	%r35, %r1075, 2147483647;
	setp.ne.s32	%p46, %r35, 2146435072;
	@%p46 bra 	BB28_12;

	mov.f64 	%fd936, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd936;
	}
	setp.eq.s32	%p47, %r36, 0;
	@%p47 bra 	BB28_16;

BB28_12:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1076}, %fd2;
	}
	and.b32  	%r37, %r1076, 2147483647;
	setp.ne.s32	%p48, %r37, 2146435072;
	@%p48 bra 	BB28_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd2;
	}
	setp.ne.s32	%p49, %r38, 0;
	mov.f64 	%fd950, %fd949;
	@%p49 bra 	BB28_17;

	mov.f64 	%fd935, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1077}, %fd935;
	}
	shr.s32 	%r39, %r1077, 31;
	and.b32  	%r40, %r39, -2146435072;
	add.s32 	%r41, %r40, 2146435072;
	or.b32  	%r42, %r41, -2147483648;
	selp.b32	%r43, %r42, %r41, %p1;
	mov.u32 	%r44, 0;
	mov.b64 	%fd950, {%r44, %r43};
	bra.uni 	BB28_17;

BB28_8:
	mov.f64 	%fd950, %fd949;
	bra.uni 	BB28_17;

BB28_13:
	mov.f64 	%fd950, %fd949;
	bra.uni 	BB28_17;

BB28_16:
	abs.f64 	%fd938, %fd2;
	mov.f64 	%fd937, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1078}, %fd937;
	}
	setp.gt.f64	%p50, %fd938, 0d3FF0000000000000;
	selp.b32	%r45, 2146435072, 0, %p50;
	xor.b32  	%r46, %r45, 2146435072;
	setp.lt.s32	%p51, %r1078, 0;
	selp.b32	%r47, %r46, %r45, %p51;
	setp.eq.f64	%p52, %fd2, 0dBFF0000000000000;
	selp.b32	%r48, 1072693248, %r47, %p52;
	mov.u32 	%r49, 0;
	mov.b64 	%fd950, {%r49, %r48};

BB28_17:
	abs.f64 	%fd932, %fd2;
	mov.f64 	%fd454, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd454;
	}
	bfe.u32 	%r50, %r3, 20, 11;
	add.s32 	%r51, %r50, -1012;
	mov.u64 	%rd13, 4622945017495814144;
	shl.b64 	%rd2, %rd13, %r51;
	setp.eq.s64	%p53, %rd2, -9223372036854775808;
	// Callseq Start 605
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd932;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd454;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd952, [retval0+0];
	
	//{
	}// Callseq End 605
	and.pred  	%p2, %p38, %p53;
	@!%p2 bra 	BB28_19;
	bra.uni 	BB28_18;

BB28_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd952;
	}
	xor.b32  	%r53, %r52, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd952;
	}
	mov.b64 	%fd952, {%r54, %r53};

BB28_19:
	@%p39 bra 	BB28_22;
	bra.uni 	BB28_20;

BB28_22:
	mov.f64 	%fd912, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1042}, %fd912;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1041}, %fd2;
	}
	selp.b32	%r55, %r1041, 0, %p53;
	or.b32  	%r56, %r55, 2146435072;
	setp.lt.s32	%p59, %r1042, 0;
	selp.b32	%r57, %r56, %r55, %p59;
	mov.u32 	%r58, 0;
	mov.b64 	%fd952, {%r58, %r57};
	bra.uni 	BB28_23;

BB28_20:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1036}, %fd2;
	}
	setp.gt.s32	%p56, %r1036, -1;
	@%p56 bra 	BB28_23;

	mov.f64 	%fd911, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd456, %fd911;
	setp.neu.f64	%p57, %fd456, 0d4028000000000000;
	selp.f64	%fd952, 0dFFF8000000000000, %fd952, %p57;

BB28_23:
	add.f64 	%fd953, %fd2, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd953;
	}
	and.b32  	%r60, %r59, 2146435072;
	setp.ne.s32	%p60, %r60, 2146435072;
	@%p60 bra 	BB28_24;

	abs.f64 	%fd905, %fd2;
	setp.gtu.f64	%p61, %fd905, 0d7FF0000000000000;
	@%p61 bra 	BB28_33;

	mov.f64 	%fd906, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1037}, %fd906;
	}
	and.b32  	%r61, %r1037, 2147483647;
	setp.ne.s32	%p62, %r61, 2146435072;
	@%p62 bra 	BB28_28;

	mov.f64 	%fd908, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd908;
	}
	setp.eq.s32	%p63, %r62, 0;
	@%p63 bra 	BB28_32;

BB28_28:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1038}, %fd2;
	}
	and.b32  	%r63, %r1038, 2147483647;
	setp.ne.s32	%p64, %r63, 2146435072;
	@%p64 bra 	BB28_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd2;
	}
	setp.ne.s32	%p65, %r64, 0;
	mov.f64 	%fd953, %fd952;
	@%p65 bra 	BB28_33;

	mov.f64 	%fd907, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1039}, %fd907;
	}
	shr.s32 	%r65, %r1039, 31;
	and.b32  	%r66, %r65, -2146435072;
	add.s32 	%r67, %r66, 2146435072;
	or.b32  	%r68, %r67, -2147483648;
	selp.b32	%r69, %r68, %r67, %p2;
	mov.u32 	%r70, 0;
	mov.b64 	%fd953, {%r70, %r69};
	bra.uni 	BB28_33;

BB28_24:
	mov.f64 	%fd953, %fd952;
	bra.uni 	BB28_33;

BB28_29:
	mov.f64 	%fd953, %fd952;
	bra.uni 	BB28_33;

BB28_32:
	mov.f64 	%fd910, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1040}, %fd910;
	}
	abs.f64 	%fd909, %fd2;
	setp.gt.f64	%p66, %fd909, 0d3FF0000000000000;
	selp.b32	%r71, 2146435072, 0, %p66;
	xor.b32  	%r72, %r71, 2146435072;
	setp.lt.s32	%p67, %r1040, 0;
	selp.b32	%r73, %r72, %r71, %p67;
	setp.eq.f64	%p68, %fd2, 0dBFF0000000000000;
	selp.b32	%r74, 1072693248, %r73, %p68;
	mov.u32 	%r75, 0;
	mov.b64 	%fd953, {%r75, %r74};

BB28_33:
	fma.rn.f64 	%fd904, %fd442, 0d41789C0000000000, 0dC1689C0000000000;
	mul.f64 	%fd458, %fd953, 0dC1420C0000000000;
	setp.eq.f64	%p69, %fd2, 0d3FF0000000000000;
	selp.f64	%fd459, 0dC1420C0000000000, %fd458, %p69;
	selp.f64	%fd460, 0d3FF0000000000000, %fd950, %p69;
	fma.rn.f64 	%fd25, %fd904, %fd460, %fd459;
	mov.f64 	%fd461, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd461;
	}
	bfe.u32 	%r76, %r4, 20, 11;
	add.s32 	%r77, %r76, -1012;
	mov.u64 	%rd14, 4611686018427387904;
	shl.b64 	%rd3, %rd14, %r77;
	setp.eq.s64	%p70, %rd3, -9223372036854775808;
	abs.f64 	%fd26, %fd442;
	// Callseq Start 606
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd461;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1015, [retval0+0];
	
	//{
	}// Callseq End 606
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd442;
	}
	setp.lt.s32	%p71, %r5, 0;
	and.pred  	%p3, %p71, %p70;
	mov.f64 	%fd955, %fd1015;
	@!%p3 bra 	BB28_35;
	bra.uni 	BB28_34;

BB28_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd1015;
	}
	xor.b32  	%r79, %r78, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r80, %temp}, %fd1015;
	}
	mov.b64 	%fd955, {%r80, %r79};

BB28_35:
	setp.eq.f64	%p72, %fd442, 0d0000000000000000;
	@%p72 bra 	BB28_38;
	bra.uni 	BB28_36;

BB28_38:
	mov.f64 	%fd944, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1085}, %fd944;
	}
	selp.b32	%r81, %r5, 0, %p70;
	or.b32  	%r82, %r81, 2146435072;
	setp.lt.s32	%p76, %r1085, 0;
	selp.b32	%r83, %r82, %r81, %p76;
	mov.u32 	%r84, 0;
	mov.b64 	%fd955, {%r84, %r83};
	bra.uni 	BB28_39;

BB28_36:
	setp.gt.s32	%p73, %r5, -1;
	@%p73 bra 	BB28_39;

	mov.f64 	%fd913, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd463, %fd913;
	setp.neu.f64	%p74, %fd463, 0d4000000000000000;
	selp.f64	%fd955, 0dFFF8000000000000, %fd955, %p74;

BB28_39:
	add.f64 	%fd956, %fd442, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd956;
	}
	and.b32  	%r6, %r85, 2146435072;
	setp.ne.s32	%p77, %r6, 2146435072;
	@%p77 bra 	BB28_40;

	setp.gtu.f64	%p78, %fd26, 0d7FF0000000000000;
	@%p78 bra 	BB28_49;

	mov.f64 	%fd941, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1082}, %fd941;
	}
	and.b32  	%r86, %r1082, 2147483647;
	setp.ne.s32	%p79, %r86, 2146435072;
	@%p79 bra 	BB28_44;

	mov.f64 	%fd880, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r87, %temp}, %fd880;
	}
	setp.eq.s32	%p80, %r87, 0;
	@%p80 bra 	BB28_48;

BB28_44:
	and.b32  	%r88, %r5, 2147483647;
	setp.ne.s32	%p81, %r88, 2146435072;
	@%p81 bra 	BB28_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd442;
	}
	setp.ne.s32	%p82, %r89, 0;
	mov.f64 	%fd956, %fd955;
	@%p82 bra 	BB28_49;

	mov.f64 	%fd942, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1083}, %fd942;
	}
	shr.s32 	%r90, %r1083, 31;
	and.b32  	%r91, %r90, -2146435072;
	add.s32 	%r92, %r91, 2146435072;
	or.b32  	%r93, %r92, -2147483648;
	selp.b32	%r94, %r93, %r92, %p3;
	mov.u32 	%r95, 0;
	mov.b64 	%fd956, {%r95, %r94};
	bra.uni 	BB28_49;

BB28_40:
	mov.f64 	%fd956, %fd955;
	bra.uni 	BB28_49;

BB28_45:
	mov.f64 	%fd956, %fd955;
	bra.uni 	BB28_49;

BB28_48:
	mov.f64 	%fd943, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1084}, %fd943;
	}
	setp.gt.f64	%p83, %fd26, 0d3FF0000000000000;
	selp.b32	%r96, 2146435072, 0, %p83;
	xor.b32  	%r97, %r96, 2146435072;
	setp.lt.s32	%p84, %r1084, 0;
	selp.b32	%r98, %r97, %r96, %p84;
	setp.eq.f64	%p85, %fd442, 0dBFF0000000000000;
	selp.b32	%r99, 1072693248, %r98, %p85;
	mov.u32 	%r100, 0;
	mov.b64 	%fd956, {%r100, %r99};

BB28_49:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1081}, %fd2;
	}
	setp.lt.s32	%p746, %r1081, 0;
	abs.f64 	%fd879, %fd2;
	setp.eq.f64	%p86, %fd442, 0d3FF0000000000000;
	mov.f64 	%fd465, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd465;
	}
	bfe.u32 	%r101, %r7, 20, 11;
	add.s32 	%r102, %r101, -1012;
	mov.u64 	%rd15, 4621819117588971520;
	shl.b64 	%rd4, %rd15, %r102;
	setp.eq.s64	%p87, %rd4, -9223372036854775808;
	// Callseq Start 607
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd879;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd465;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd958, [retval0+0];
	
	//{
	}// Callseq End 607
	and.pred  	%p4, %p746, %p87;
	@!%p4 bra 	BB28_51;
	bra.uni 	BB28_50;

BB28_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd958;
	}
	xor.b32  	%r104, %r103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd958;
	}
	mov.b64 	%fd958, {%r105, %r104};

BB28_51:
	setp.eq.f64	%p740, %fd2, 0d0000000000000000;
	@%p740 bra 	BB28_54;
	bra.uni 	BB28_52;

BB28_54:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1033}, %fd2;
	}
	selp.b32	%r106, %r1033, 0, %p87;
	or.b32  	%r107, %r106, 2146435072;
	setp.lt.s32	%p93, %r7, 0;
	selp.b32	%r108, %r107, %r106, %p93;
	mov.u32 	%r109, 0;
	mov.b64 	%fd958, {%r109, %r108};
	bra.uni 	BB28_55;

BB28_52:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1031}, %fd2;
	}
	setp.gt.s32	%p90, %r1031, -1;
	@%p90 bra 	BB28_55;

	mov.f64 	%fd878, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd467, %fd878;
	setp.neu.f64	%p91, %fd467, 0d4024000000000000;
	selp.f64	%fd958, 0dFFF8000000000000, %fd958, %p91;

BB28_55:
	add.f64 	%fd959, %fd2, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd959;
	}
	and.b32  	%r111, %r110, 2146435072;
	setp.ne.s32	%p94, %r111, 2146435072;
	@%p94 bra 	BB28_56;

	abs.f64 	%fd875, %fd2;
	setp.gtu.f64	%p95, %fd875, 0d7FF0000000000000;
	@%p95 bra 	BB28_65;

	and.b32  	%r112, %r7, 2147483647;
	setp.ne.s32	%p96, %r112, 2146435072;
	@%p96 bra 	BB28_60;

	mov.f64 	%fd876, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd876;
	}
	setp.eq.s32	%p97, %r113, 0;
	@%p97 bra 	BB28_64;

BB28_60:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1032}, %fd2;
	}
	and.b32  	%r114, %r1032, 2147483647;
	setp.ne.s32	%p98, %r114, 2146435072;
	@%p98 bra 	BB28_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd2;
	}
	setp.ne.s32	%p99, %r115, 0;
	mov.f64 	%fd959, %fd958;
	@%p99 bra 	BB28_65;

	shr.s32 	%r116, %r7, 31;
	and.b32  	%r117, %r116, -2146435072;
	add.s32 	%r118, %r117, 2146435072;
	or.b32  	%r119, %r118, -2147483648;
	selp.b32	%r120, %r119, %r118, %p4;
	mov.u32 	%r121, 0;
	mov.b64 	%fd959, {%r121, %r120};
	bra.uni 	BB28_65;

BB28_56:
	mov.f64 	%fd959, %fd958;
	bra.uni 	BB28_65;

BB28_61:
	mov.f64 	%fd959, %fd958;
	bra.uni 	BB28_65;

BB28_64:
	abs.f64 	%fd877, %fd2;
	setp.gt.f64	%p100, %fd877, 0d3FF0000000000000;
	selp.b32	%r122, 2146435072, 0, %p100;
	xor.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p101, %r7, 0;
	selp.b32	%r124, %r123, %r122, %p101;
	setp.eq.f64	%p102, %fd2, 0dBFF0000000000000;
	selp.b32	%r125, 1072693248, %r124, %p102;
	mov.u32 	%r126, 0;
	mov.b64 	%fd959, {%r126, %r125};

BB28_65:
	setp.eq.f64	%p741, %fd2, 0d3FF0000000000000;
	mul.f64 	%fd874, %fd442, 0d419E744000000000;
	selp.f64	%fd873, 0d3FF0000000000000, %fd956, %p86;
	fma.rn.f64 	%fd872, %fd873, 0dC19E744000000000, %fd874;
	setp.lt.s32	%p722, %r5, 0;
	selp.f64	%fd469, 0d3FF0000000000000, %fd959, %p741;
	add.f64 	%fd470, %fd872, 0dC17B120000000000;
	fma.rn.f64 	%fd50, %fd470, %fd469, %fd25;
	mov.f64 	%fd471, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd471;
	}
	bfe.u32 	%r127, %r8, 20, 11;
	add.s32 	%r128, %r127, -1012;
	mov.u64 	%rd16, 4613937818241073152;
	shl.b64 	%rd5, %rd16, %r128;
	setp.eq.s64	%p104, %rd5, -9223372036854775808;
	// Callseq Start 608
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd471;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1021, [retval0+0];
	
	//{
	}// Callseq End 608
	and.pred  	%p5, %p722, %p104;
	mov.f64 	%fd961, %fd1021;
	@!%p5 bra 	BB28_67;
	bra.uni 	BB28_66;

BB28_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r129}, %fd1021;
	}
	xor.b32  	%r130, %r129, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r131, %temp}, %fd1021;
	}
	mov.b64 	%fd961, {%r131, %r130};

BB28_67:
	@%p72 bra 	BB28_70;
	bra.uni 	BB28_68;

BB28_70:
	selp.b32	%r132, %r5, 0, %p104;
	or.b32  	%r133, %r132, 2146435072;
	setp.lt.s32	%p110, %r8, 0;
	selp.b32	%r134, %r133, %r132, %p110;
	mov.u32 	%r135, 0;
	mov.b64 	%fd961, {%r135, %r134};
	bra.uni 	BB28_71;

BB28_68:
	setp.gt.s32	%p107, %r5, -1;
	@%p107 bra 	BB28_71;

	mov.f64 	%fd881, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd473, %fd881;
	setp.neu.f64	%p108, %fd473, 0d4008000000000000;
	selp.f64	%fd961, 0dFFF8000000000000, %fd961, %p108;

BB28_71:
	add.f64 	%fd962, %fd442, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd962;
	}
	and.b32  	%r9, %r136, 2146435072;
	setp.ne.s32	%p111, %r9, 2146435072;
	@%p111 bra 	BB28_72;

	setp.gtu.f64	%p112, %fd26, 0d7FF0000000000000;
	@%p112 bra 	BB28_81;

	and.b32  	%r137, %r8, 2147483647;
	setp.ne.s32	%p113, %r137, 2146435072;
	@%p113 bra 	BB28_76;

	mov.f64 	%fd861, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r138, %temp}, %fd861;
	}
	setp.eq.s32	%p114, %r138, 0;
	@%p114 bra 	BB28_80;

BB28_76:
	and.b32  	%r139, %r5, 2147483647;
	setp.ne.s32	%p115, %r139, 2146435072;
	@%p115 bra 	BB28_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r140, %temp}, %fd442;
	}
	setp.ne.s32	%p116, %r140, 0;
	mov.f64 	%fd962, %fd961;
	@%p116 bra 	BB28_81;

	shr.s32 	%r141, %r8, 31;
	and.b32  	%r142, %r141, -2146435072;
	add.s32 	%r143, %r142, 2146435072;
	or.b32  	%r144, %r143, -2147483648;
	selp.b32	%r145, %r144, %r143, %p5;
	mov.u32 	%r146, 0;
	mov.b64 	%fd962, {%r146, %r145};
	bra.uni 	BB28_81;

BB28_72:
	mov.f64 	%fd962, %fd961;
	bra.uni 	BB28_81;

BB28_77:
	mov.f64 	%fd962, %fd961;
	bra.uni 	BB28_81;

BB28_80:
	setp.gt.f64	%p117, %fd26, 0d3FF0000000000000;
	selp.b32	%r147, 2146435072, 0, %p117;
	xor.b32  	%r148, %r147, 2146435072;
	setp.lt.s32	%p118, %r8, 0;
	selp.b32	%r149, %r148, %r147, %p118;
	setp.eq.f64	%p119, %fd442, 0dBFF0000000000000;
	selp.b32	%r150, 1072693248, %r149, %p119;
	mov.u32 	%r151, 0;
	mov.b64 	%fd962, {%r151, %r150};

BB28_81:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1064}, %fd2;
	}
	setp.lt.s32	%p744, %r1064, 0;
	abs.f64 	%fd853, %fd2;
	mov.f64 	%fd475, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd475;
	}
	bfe.u32 	%r152, %r10, 20, 11;
	add.s32 	%r153, %r152, -1012;
	mov.u64 	%rd17, 4621256167635550208;
	shl.b64 	%rd6, %rd17, %r153;
	setp.eq.s64	%p121, %rd6, -9223372036854775808;
	// Callseq Start 609
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd853;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd475;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd964, [retval0+0];
	
	//{
	}// Callseq End 609
	and.pred  	%p6, %p744, %p121;
	@!%p6 bra 	BB28_83;
	bra.uni 	BB28_82;

BB28_82:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd964;
	}
	xor.b32  	%r155, %r154, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r156, %temp}, %fd964;
	}
	mov.b64 	%fd964, {%r156, %r155};

BB28_83:
	setp.eq.f64	%p742, %fd2, 0d0000000000000000;
	@%p742 bra 	BB28_86;
	bra.uni 	BB28_84;

BB28_86:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1030}, %fd2;
	}
	selp.b32	%r157, %r1030, 0, %p121;
	or.b32  	%r158, %r157, 2146435072;
	setp.lt.s32	%p127, %r10, 0;
	selp.b32	%r159, %r158, %r157, %p127;
	mov.u32 	%r160, 0;
	mov.b64 	%fd964, {%r160, %r159};
	bra.uni 	BB28_87;

BB28_84:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1028}, %fd2;
	}
	setp.gt.s32	%p124, %r1028, -1;
	@%p124 bra 	BB28_87;

	mov.f64 	%fd870, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd477, %fd870;
	setp.neu.f64	%p125, %fd477, 0d4022000000000000;
	selp.f64	%fd964, 0dFFF8000000000000, %fd964, %p125;

BB28_87:
	add.f64 	%fd965, %fd2, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd965;
	}
	and.b32  	%r162, %r161, 2146435072;
	setp.ne.s32	%p128, %r162, 2146435072;
	@%p128 bra 	BB28_88;

	abs.f64 	%fd859, %fd2;
	setp.gtu.f64	%p129, %fd859, 0d7FF0000000000000;
	@%p129 bra 	BB28_97;

	and.b32  	%r163, %r10, 2147483647;
	setp.ne.s32	%p130, %r163, 2146435072;
	@%p130 bra 	BB28_92;

	mov.f64 	%fd869, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r164, %temp}, %fd869;
	}
	setp.eq.s32	%p131, %r164, 0;
	@%p131 bra 	BB28_96;

BB28_92:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1029}, %fd2;
	}
	and.b32  	%r165, %r1029, 2147483647;
	setp.ne.s32	%p132, %r165, 2146435072;
	@%p132 bra 	BB28_93;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r166, %temp}, %fd2;
	}
	setp.ne.s32	%p133, %r166, 0;
	mov.f64 	%fd965, %fd964;
	@%p133 bra 	BB28_97;

	shr.s32 	%r167, %r10, 31;
	and.b32  	%r168, %r167, -2146435072;
	add.s32 	%r169, %r168, 2146435072;
	or.b32  	%r170, %r169, -2147483648;
	selp.b32	%r171, %r170, %r169, %p6;
	mov.u32 	%r172, 0;
	mov.b64 	%fd965, {%r172, %r171};
	bra.uni 	BB28_97;

BB28_88:
	mov.f64 	%fd965, %fd964;
	bra.uni 	BB28_97;

BB28_93:
	mov.f64 	%fd965, %fd964;
	bra.uni 	BB28_97;

BB28_96:
	abs.f64 	%fd860, %fd2;
	setp.gt.f64	%p134, %fd860, 0d3FF0000000000000;
	selp.b32	%r173, 2146435072, 0, %p134;
	xor.b32  	%r174, %r173, 2146435072;
	setp.lt.s32	%p135, %r10, 0;
	selp.b32	%r175, %r174, %r173, %p135;
	setp.eq.f64	%p136, %fd2, 0dBFF0000000000000;
	selp.b32	%r176, 1072693248, %r175, %p136;
	mov.u32 	%r177, 0;
	mov.b64 	%fd965, {%r177, %r176};

BB28_97:
	setp.eq.f64	%p743, %fd2, 0d3FF0000000000000;
	selp.f64	%fd863, 0d3FF0000000000000, %fd962, %p86;
	mul.f64 	%fd862, %fd442, 0dC1AE140000000000;
	selp.f64	%fd854, 0d3FF0000000000000, %fd956, %p86;
	setp.lt.s32	%p719, %r5, 0;
	selp.f64	%fd479, 0d3FF0000000000000, %fd965, %p743;
	mul.f64 	%fd480, %fd854, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd481, %fd863, 0d41B68F0000000000, %fd480;
	sub.f64 	%fd482, %fd481, %fd862;
	add.f64 	%fd483, %fd482, 0dC17E140000000000;
	fma.rn.f64 	%fd73, %fd483, %fd479, %fd50;
	mov.f64 	%fd484, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd484;
	}
	bfe.u32 	%r178, %r11, 20, 11;
	add.s32 	%r179, %r178, -1012;
	mov.u64 	%rd18, 4616189618054758400;
	shl.b64 	%rd7, %rd18, %r179;
	setp.eq.s64	%p138, %rd7, -9223372036854775808;
	// Callseq Start 610
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd484;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1027, [retval0+0];
	
	//{
	}// Callseq End 610
	and.pred  	%p7, %p719, %p138;
	mov.f64 	%fd967, %fd1027;
	@!%p7 bra 	BB28_99;
	bra.uni 	BB28_98;

BB28_98:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd1027;
	}
	xor.b32  	%r181, %r180, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r182, %temp}, %fd1027;
	}
	mov.b64 	%fd967, {%r182, %r181};

BB28_99:
	@%p72 bra 	BB28_102;
	bra.uni 	BB28_100;

BB28_102:
	selp.b32	%r183, %r5, 0, %p138;
	or.b32  	%r184, %r183, 2146435072;
	setp.lt.s32	%p144, %r11, 0;
	selp.b32	%r185, %r184, %r183, %p144;
	mov.u32 	%r186, 0;
	mov.b64 	%fd967, {%r186, %r185};
	bra.uni 	BB28_103;

BB28_100:
	setp.gt.s32	%p141, %r5, -1;
	@%p141 bra 	BB28_103;

	mov.f64 	%fd871, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd486, %fd871;
	setp.neu.f64	%p142, %fd486, 0d4010000000000000;
	selp.f64	%fd967, 0dFFF8000000000000, %fd967, %p142;

BB28_103:
	add.f64 	%fd968, %fd442, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd968;
	}
	and.b32  	%r12, %r187, 2146435072;
	setp.ne.s32	%p145, %r12, 2146435072;
	@%p145 bra 	BB28_104;

	setp.gtu.f64	%p146, %fd26, 0d7FF0000000000000;
	@%p146 bra 	BB28_113;

	and.b32  	%r188, %r11, 2147483647;
	setp.ne.s32	%p147, %r188, 2146435072;
	@%p147 bra 	BB28_108;

	mov.f64 	%fd852, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r189, %temp}, %fd852;
	}
	setp.eq.s32	%p148, %r189, 0;
	@%p148 bra 	BB28_112;

BB28_108:
	and.b32  	%r190, %r5, 2147483647;
	setp.ne.s32	%p149, %r190, 2146435072;
	@%p149 bra 	BB28_109;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r191, %temp}, %fd442;
	}
	setp.ne.s32	%p150, %r191, 0;
	mov.f64 	%fd968, %fd967;
	@%p150 bra 	BB28_113;

	shr.s32 	%r192, %r11, 31;
	and.b32  	%r193, %r192, -2146435072;
	add.s32 	%r194, %r193, 2146435072;
	or.b32  	%r195, %r194, -2147483648;
	selp.b32	%r196, %r195, %r194, %p7;
	mov.u32 	%r197, 0;
	mov.b64 	%fd968, {%r197, %r196};
	bra.uni 	BB28_113;

BB28_104:
	mov.f64 	%fd968, %fd967;
	bra.uni 	BB28_113;

BB28_109:
	mov.f64 	%fd968, %fd967;
	bra.uni 	BB28_113;

BB28_112:
	setp.gt.f64	%p151, %fd26, 0d3FF0000000000000;
	selp.b32	%r198, 2146435072, 0, %p151;
	xor.b32  	%r199, %r198, 2146435072;
	setp.lt.s32	%p152, %r11, 0;
	selp.b32	%r200, %r199, %r198, %p152;
	setp.eq.f64	%p153, %fd442, 0dBFF0000000000000;
	selp.b32	%r201, 1072693248, %r200, %p153;
	mov.u32 	%r202, 0;
	mov.b64 	%fd968, {%r202, %r201};

BB28_113:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1065}, %fd2;
	}
	setp.lt.s32	%p745, %r1065, 0;
	selp.f64	%fd864, 0d3FF0000000000000, %fd962, %p86;
	selp.f64	%fd855, 0d3FF0000000000000, %fd956, %p86;
	abs.f64 	%fd851, %fd2;
	selp.f64	%fd84, 0d3FF0000000000000, %fd968, %p86;
	mul.f64 	%fd488, %fd84, 0dC1C634C400000000;
	fma.rn.f64 	%fd489, %fd864, 0d41D634C400000000, %fd488;
	fma.rn.f64 	%fd490, %fd855, 0dC1CD9BB000000000, %fd489;
	mul.f64 	%fd85, %fd442, 0d41AD9BB000000000;
	add.f64 	%fd86, %fd85, %fd490;
	mov.f64 	%fd491, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd491;
	}
	bfe.u32 	%r203, %r13, 20, 11;
	add.s32 	%r204, %r203, -1012;
	mov.u64 	%rd19, 4620693217682128896;
	shl.b64 	%rd8, %rd19, %r204;
	setp.eq.s64	%p155, %rd8, -9223372036854775808;
	// Callseq Start 611
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd851;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd491;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd970, [retval0+0];
	
	//{
	}// Callseq End 611
	and.pred  	%p8, %p745, %p155;
	@!%p8 bra 	BB28_115;
	bra.uni 	BB28_114;

BB28_114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r205}, %fd970;
	}
	xor.b32  	%r206, %r205, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r207, %temp}, %fd970;
	}
	mov.b64 	%fd970, {%r207, %r206};

BB28_115:
	setp.eq.f64	%p729, %fd2, 0d0000000000000000;
	@%p729 bra 	BB28_118;
	bra.uni 	BB28_116;

BB28_118:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1027}, %fd2;
	}
	selp.b32	%r208, %r1027, 0, %p155;
	or.b32  	%r209, %r208, 2146435072;
	setp.lt.s32	%p161, %r13, 0;
	selp.b32	%r210, %r209, %r208, %p161;
	mov.u32 	%r211, 0;
	mov.b64 	%fd970, {%r211, %r210};
	bra.uni 	BB28_119;

BB28_116:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1022}, %fd2;
	}
	setp.gt.s32	%p158, %r1022, -1;
	@%p158 bra 	BB28_119;

	mov.f64 	%fd847, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd493, %fd847;
	setp.neu.f64	%p159, %fd493, 0d4020000000000000;
	selp.f64	%fd970, 0dFFF8000000000000, %fd970, %p159;

BB28_119:
	add.f64 	%fd971, %fd2, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd971;
	}
	and.b32  	%r213, %r212, 2146435072;
	setp.ne.s32	%p162, %r213, 2146435072;
	@%p162 bra 	BB28_120;

	abs.f64 	%fd844, %fd2;
	setp.gtu.f64	%p163, %fd844, 0d7FF0000000000000;
	@%p163 bra 	BB28_129;

	and.b32  	%r214, %r13, 2147483647;
	setp.ne.s32	%p164, %r214, 2146435072;
	@%p164 bra 	BB28_124;

	mov.f64 	%fd845, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r215, %temp}, %fd845;
	}
	setp.eq.s32	%p165, %r215, 0;
	@%p165 bra 	BB28_128;

BB28_124:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1026}, %fd2;
	}
	and.b32  	%r216, %r1026, 2147483647;
	setp.ne.s32	%p166, %r216, 2146435072;
	@%p166 bra 	BB28_125;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r217, %temp}, %fd2;
	}
	setp.ne.s32	%p167, %r217, 0;
	mov.f64 	%fd971, %fd970;
	@%p167 bra 	BB28_129;

	shr.s32 	%r218, %r13, 31;
	and.b32  	%r219, %r218, -2146435072;
	add.s32 	%r220, %r219, 2146435072;
	or.b32  	%r221, %r220, -2147483648;
	selp.b32	%r222, %r221, %r220, %p8;
	mov.u32 	%r223, 0;
	mov.b64 	%fd971, {%r223, %r222};
	bra.uni 	BB28_129;

BB28_120:
	mov.f64 	%fd971, %fd970;
	bra.uni 	BB28_129;

BB28_125:
	mov.f64 	%fd971, %fd970;
	bra.uni 	BB28_129;

BB28_128:
	abs.f64 	%fd846, %fd2;
	setp.gt.f64	%p168, %fd846, 0d3FF0000000000000;
	selp.b32	%r224, 2146435072, 0, %p168;
	xor.b32  	%r225, %r224, 2146435072;
	setp.lt.s32	%p169, %r13, 0;
	selp.b32	%r226, %r225, %r224, %p169;
	setp.eq.f64	%p170, %fd2, 0dBFF0000000000000;
	selp.b32	%r227, 1072693248, %r226, %p170;
	mov.u32 	%r228, 0;
	mov.b64 	%fd971, {%r228, %r227};

BB28_129:
	setp.eq.f64	%p731, %fd2, 0d3FF0000000000000;
	setp.lt.s32	%p717, %r5, 0;
	selp.f64	%fd495, 0d3FF0000000000000, %fd971, %p731;
	add.f64 	%fd496, %fd86, 0dC170EB4000000000;
	fma.rn.f64 	%fd97, %fd496, %fd495, %fd73;
	mov.f64 	%fd497, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd497;
	}
	bfe.u32 	%r229, %r14, 20, 11;
	add.s32 	%r230, %r229, -1012;
	mov.u64 	%rd20, 4617315517961601024;
	shl.b64 	%rd9, %rd20, %r230;
	setp.eq.s64	%p172, %rd9, -9223372036854775808;
	// Callseq Start 612
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd497;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1033, [retval0+0];
	
	//{
	}// Callseq End 612
	and.pred  	%p9, %p717, %p172;
	mov.f64 	%fd973, %fd1033;
	@!%p9 bra 	BB28_131;
	bra.uni 	BB28_130;

BB28_130:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd1033;
	}
	xor.b32  	%r232, %r231, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r233, %temp}, %fd1033;
	}
	mov.b64 	%fd973, {%r233, %r232};

BB28_131:
	@%p72 bra 	BB28_134;
	bra.uni 	BB28_132;

BB28_134:
	selp.b32	%r234, %r5, 0, %p172;
	or.b32  	%r235, %r234, 2146435072;
	setp.lt.s32	%p178, %r14, 0;
	selp.b32	%r236, %r235, %r234, %p178;
	mov.u32 	%r237, 0;
	mov.b64 	%fd973, {%r237, %r236};
	bra.uni 	BB28_135;

BB28_132:
	setp.gt.s32	%p175, %r5, -1;
	@%p175 bra 	BB28_135;

	mov.f64 	%fd914, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd499, %fd914;
	setp.neu.f64	%p176, %fd499, 0d4014000000000000;
	selp.f64	%fd973, 0dFFF8000000000000, %fd973, %p176;

BB28_135:
	add.f64 	%fd974, %fd442, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd974;
	}
	and.b32  	%r15, %r238, 2146435072;
	setp.ne.s32	%p179, %r15, 2146435072;
	@%p179 bra 	BB28_136;

	setp.gtu.f64	%p180, %fd26, 0d7FF0000000000000;
	@%p180 bra 	BB28_145;

	and.b32  	%r239, %r14, 2147483647;
	setp.ne.s32	%p181, %r239, 2146435072;
	@%p181 bra 	BB28_140;

	mov.f64 	%fd887, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r240, %temp}, %fd887;
	}
	setp.eq.s32	%p182, %r240, 0;
	@%p182 bra 	BB28_144;

BB28_140:
	and.b32  	%r241, %r5, 2147483647;
	setp.ne.s32	%p183, %r241, 2146435072;
	@%p183 bra 	BB28_141;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd442;
	}
	setp.ne.s32	%p184, %r242, 0;
	mov.f64 	%fd974, %fd973;
	@%p184 bra 	BB28_145;

	shr.s32 	%r243, %r14, 31;
	and.b32  	%r244, %r243, -2146435072;
	add.s32 	%r245, %r244, 2146435072;
	or.b32  	%r246, %r245, -2147483648;
	selp.b32	%r247, %r246, %r245, %p9;
	mov.u32 	%r248, 0;
	mov.b64 	%fd974, {%r248, %r247};
	bra.uni 	BB28_145;

BB28_136:
	mov.f64 	%fd974, %fd973;
	bra.uni 	BB28_145;

BB28_141:
	mov.f64 	%fd974, %fd973;
	bra.uni 	BB28_145;

BB28_144:
	setp.gt.f64	%p185, %fd26, 0d3FF0000000000000;
	selp.b32	%r249, 2146435072, 0, %p185;
	xor.b32  	%r250, %r249, 2146435072;
	setp.lt.s32	%p186, %r14, 0;
	selp.b32	%r251, %r250, %r249, %p186;
	setp.eq.f64	%p187, %fd442, 0dBFF0000000000000;
	selp.b32	%r252, 1072693248, %r251, %p187;
	mov.u32 	%r253, 0;
	mov.b64 	%fd974, {%r253, %r252};

BB28_145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1043}, %fd2;
	}
	setp.lt.s32	%p733, %r1043, 0;
	abs.f64 	%fd841, %fd2;
	mov.f64 	%fd501, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd501;
	}
	bfe.u32 	%r254, %r16, 20, 11;
	add.s32 	%r255, %r254, -1012;
	mov.u64 	%rd21, 4619567317775286272;
	shl.b64 	%rd10, %rd21, %r255;
	setp.eq.s64	%p189, %rd10, -9223372036854775808;
	// Callseq Start 613
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd841;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd501;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd976, [retval0+0];
	
	//{
	}// Callseq End 613
	and.pred  	%p10, %p733, %p189;
	@!%p10 bra 	BB28_147;
	bra.uni 	BB28_146;

BB28_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd976;
	}
	xor.b32  	%r257, %r256, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r258, %temp}, %fd976;
	}
	mov.b64 	%fd976, {%r258, %r257};

BB28_147:
	setp.eq.f64	%p730, %fd2, 0d0000000000000000;
	@%p730 bra 	BB28_150;
	bra.uni 	BB28_148;

BB28_150:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1025}, %fd2;
	}
	selp.b32	%r259, %r1025, 0, %p189;
	or.b32  	%r260, %r259, 2146435072;
	setp.lt.s32	%p195, %r16, 0;
	selp.b32	%r261, %r260, %r259, %p195;
	mov.u32 	%r262, 0;
	mov.b64 	%fd976, {%r262, %r261};
	bra.uni 	BB28_151;

BB28_148:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1023}, %fd2;
	}
	setp.gt.s32	%p192, %r1023, -1;
	@%p192 bra 	BB28_151;

	mov.f64 	%fd850, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd503, %fd850;
	setp.neu.f64	%p193, %fd503, 0d401C000000000000;
	selp.f64	%fd976, 0dFFF8000000000000, %fd976, %p193;

BB28_151:
	add.f64 	%fd977, %fd2, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r263}, %fd977;
	}
	and.b32  	%r264, %r263, 2146435072;
	setp.ne.s32	%p196, %r264, 2146435072;
	@%p196 bra 	BB28_152;

	abs.f64 	%fd842, %fd2;
	setp.gtu.f64	%p197, %fd842, 0d7FF0000000000000;
	@%p197 bra 	BB28_161;

	and.b32  	%r265, %r16, 2147483647;
	setp.ne.s32	%p198, %r265, 2146435072;
	@%p198 bra 	BB28_156;

	mov.f64 	%fd849, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r266, %temp}, %fd849;
	}
	setp.eq.s32	%p199, %r266, 0;
	@%p199 bra 	BB28_160;

BB28_156:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1024}, %fd2;
	}
	and.b32  	%r267, %r1024, 2147483647;
	setp.ne.s32	%p200, %r267, 2146435072;
	@%p200 bra 	BB28_157;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r268, %temp}, %fd2;
	}
	setp.ne.s32	%p201, %r268, 0;
	mov.f64 	%fd977, %fd976;
	@%p201 bra 	BB28_161;

	shr.s32 	%r269, %r16, 31;
	and.b32  	%r270, %r269, -2146435072;
	add.s32 	%r271, %r270, 2146435072;
	or.b32  	%r272, %r271, -2147483648;
	selp.b32	%r273, %r272, %r271, %p10;
	mov.u32 	%r274, 0;
	mov.b64 	%fd977, {%r274, %r273};
	bra.uni 	BB28_161;

BB28_152:
	mov.f64 	%fd977, %fd976;
	bra.uni 	BB28_161;

BB28_157:
	mov.f64 	%fd977, %fd976;
	bra.uni 	BB28_161;

BB28_160:
	abs.f64 	%fd843, %fd2;
	setp.gt.f64	%p202, %fd843, 0d3FF0000000000000;
	selp.b32	%r275, 2146435072, 0, %p202;
	xor.b32  	%r276, %r275, 2146435072;
	setp.lt.s32	%p203, %r16, 0;
	selp.b32	%r277, %r276, %r275, %p203;
	setp.eq.f64	%p204, %fd2, 0dBFF0000000000000;
	selp.b32	%r278, 1072693248, %r277, %p204;
	mov.u32 	%r279, 0;
	mov.b64 	%fd977, {%r279, %r278};

BB28_161:
	setp.eq.f64	%p732, %fd2, 0d3FF0000000000000;
	selp.f64	%fd888, 0d3FF0000000000000, %fd974, %p86;
	selp.f64	%fd882, 0d3FF0000000000000, %fd968, %p86;
	selp.f64	%fd865, 0d3FF0000000000000, %fd962, %p86;
	selp.f64	%fd856, 0d3FF0000000000000, %fd956, %p86;
	mul.f64 	%fd848, %fd442, 0dC19D010000000000;
	setp.lt.s32	%p718, %r5, 0;
	selp.f64	%fd505, 0d3FF0000000000000, %fd977, %p732;
	mul.f64 	%fd506, %fd882, 0dC1E308A800000000;
	fma.rn.f64 	%fd507, %fd888, 0d41CE744000000000, %fd506;
	fma.rn.f64 	%fd508, %fd865, 0d41E0EB4000000000, %fd507;
	fma.rn.f64 	%fd509, %fd856, 0dC1C960E000000000, %fd508;
	sub.f64 	%fd510, %fd509, %fd848;
	add.f64 	%fd511, %fd510, 0dC14EF00000000000;
	fma.rn.f64 	%fd120, %fd511, %fd505, %fd97;
	mov.f64 	%fd512, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd512;
	}
	bfe.u32 	%r280, %r17, 20, 11;
	add.s32 	%r281, %r280, -1012;
	mov.u64 	%rd22, 4618441417868443648;
	shl.b64 	%rd11, %rd22, %r281;
	setp.eq.s64	%p206, %rd11, -9223372036854775808;
	// Callseq Start 614
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd512;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1039, [retval0+0];
	
	//{
	}// Callseq End 614
	and.pred  	%p11, %p718, %p206;
	mov.f64 	%fd979, %fd1039;
	@!%p11 bra 	BB28_163;
	bra.uni 	BB28_162;

BB28_162:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd1039;
	}
	xor.b32  	%r283, %r282, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r284, %temp}, %fd1039;
	}
	mov.b64 	%fd979, {%r284, %r283};

BB28_163:
	@%p72 bra 	BB28_166;
	bra.uni 	BB28_164;

BB28_166:
	selp.b32	%r285, %r5, 0, %p206;
	or.b32  	%r286, %r285, 2146435072;
	setp.lt.s32	%p212, %r17, 0;
	selp.b32	%r287, %r286, %r285, %p212;
	mov.u32 	%r288, 0;
	mov.b64 	%fd979, {%r288, %r287};
	bra.uni 	BB28_167;

BB28_164:
	setp.gt.s32	%p209, %r5, -1;
	@%p209 bra 	BB28_167;

	mov.f64 	%fd840, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd514, %fd840;
	setp.neu.f64	%p210, %fd514, 0d4018000000000000;
	selp.f64	%fd979, 0dFFF8000000000000, %fd979, %p210;

BB28_167:
	add.f64 	%fd980, %fd442, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r289}, %fd980;
	}
	and.b32  	%r18, %r289, 2146435072;
	setp.ne.s32	%p213, %r18, 2146435072;
	@%p213 bra 	BB28_168;

	setp.gtu.f64	%p214, %fd26, 0d7FF0000000000000;
	@%p214 bra 	BB28_177;

	and.b32  	%r290, %r17, 2147483647;
	setp.ne.s32	%p215, %r290, 2146435072;
	@%p215 bra 	BB28_172;

	mov.f64 	%fd839, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r291, %temp}, %fd839;
	}
	setp.eq.s32	%p216, %r291, 0;
	@%p216 bra 	BB28_176;

BB28_172:
	and.b32  	%r292, %r5, 2147483647;
	setp.ne.s32	%p217, %r292, 2146435072;
	@%p217 bra 	BB28_173;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r293, %temp}, %fd442;
	}
	setp.ne.s32	%p218, %r293, 0;
	mov.f64 	%fd980, %fd979;
	@%p218 bra 	BB28_177;

	shr.s32 	%r294, %r17, 31;
	and.b32  	%r295, %r294, -2146435072;
	add.s32 	%r296, %r295, 2146435072;
	or.b32  	%r297, %r296, -2147483648;
	selp.b32	%r298, %r297, %r296, %p11;
	mov.u32 	%r299, 0;
	mov.b64 	%fd980, {%r299, %r298};
	bra.uni 	BB28_177;

BB28_168:
	mov.f64 	%fd980, %fd979;
	bra.uni 	BB28_177;

BB28_173:
	mov.f64 	%fd980, %fd979;
	bra.uni 	BB28_177;

BB28_176:
	setp.gt.f64	%p219, %fd26, 0d3FF0000000000000;
	selp.b32	%r300, 2146435072, 0, %p219;
	xor.b32  	%r301, %r300, 2146435072;
	setp.lt.s32	%p220, %r17, 0;
	selp.b32	%r302, %r301, %r300, %p220;
	setp.eq.f64	%p221, %fd442, 0dBFF0000000000000;
	selp.b32	%r303, 1072693248, %r302, %p221;
	mov.u32 	%r304, 0;
	mov.b64 	%fd980, {%r304, %r303};

BB28_177:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1044}, %fd2;
	}
	setp.lt.s32	%p734, %r1044, 0;
	selp.f64	%fd889, 0d3FF0000000000000, %fd974, %p86;
	selp.f64	%fd883, 0d3FF0000000000000, %fd968, %p86;
	selp.f64	%fd866, 0d3FF0000000000000, %fd962, %p86;
	selp.f64	%fd857, 0d3FF0000000000000, %fd956, %p86;
	mov.f64 	%fd838, 0d4018000000000000;
	abs.f64 	%fd837, %fd2;
	selp.f64	%fd131, 0d3FF0000000000000, %fd980, %p86;
	mul.f64 	%fd516, %fd131, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd517, %fd889, 0d41E634C400000000, %fd516;
	fma.rn.f64 	%fd518, %fd883, 0dC1E8AC6800000000, %fd517;
	fma.rn.f64 	%fd519, %fd866, 0d41D8AC6800000000, %fd518;
	fma.rn.f64 	%fd520, %fd857, 0dC1B5261000000000, %fd519;
	mul.f64 	%fd132, %fd442, 0d41768F0000000000;
	add.f64 	%fd133, %fd132, %fd520;
	// Callseq Start 615
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd837;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd838;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd982, [retval0+0];
	
	//{
	}// Callseq End 615
	and.pred  	%p12, %p734, %p206;
	@!%p12 bra 	BB28_179;
	bra.uni 	BB28_178;

BB28_178:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd982;
	}
	xor.b32  	%r306, %r305, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r307, %temp}, %fd982;
	}
	mov.b64 	%fd982, {%r307, %r306};

BB28_179:
	setp.eq.f64	%p723, %fd2, 0d0000000000000000;
	@%p723 bra 	BB28_182;
	bra.uni 	BB28_180;

BB28_182:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1007}, %fd2;
	}
	selp.b32	%r308, %r1007, 0, %p206;
	or.b32  	%r309, %r308, 2146435072;
	setp.lt.s32	%p229, %r17, 0;
	selp.b32	%r310, %r309, %r308, %p229;
	mov.u32 	%r311, 0;
	mov.b64 	%fd982, {%r311, %r310};
	bra.uni 	BB28_183;

BB28_180:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1002}, %fd2;
	}
	setp.gt.s32	%p226, %r1002, -1;
	@%p226 bra 	BB28_183;

	mov.f64 	%fd828, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd523, %fd828;
	setp.neu.f64	%p227, %fd523, 0d4018000000000000;
	selp.f64	%fd982, 0dFFF8000000000000, %fd982, %p227;

BB28_183:
	add.f64 	%fd983, %fd2, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd983;
	}
	and.b32  	%r313, %r312, 2146435072;
	setp.ne.s32	%p230, %r313, 2146435072;
	@%p230 bra 	BB28_184;

	abs.f64 	%fd825, %fd2;
	setp.gtu.f64	%p231, %fd825, 0d7FF0000000000000;
	@%p231 bra 	BB28_193;

	and.b32  	%r314, %r17, 2147483647;
	setp.ne.s32	%p232, %r314, 2146435072;
	@%p232 bra 	BB28_188;

	mov.f64 	%fd826, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r315, %temp}, %fd826;
	}
	setp.eq.s32	%p233, %r315, 0;
	@%p233 bra 	BB28_192;

BB28_188:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1006}, %fd2;
	}
	and.b32  	%r316, %r1006, 2147483647;
	setp.ne.s32	%p234, %r316, 2146435072;
	@%p234 bra 	BB28_189;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r317, %temp}, %fd2;
	}
	setp.ne.s32	%p235, %r317, 0;
	mov.f64 	%fd983, %fd982;
	@%p235 bra 	BB28_193;

	shr.s32 	%r318, %r17, 31;
	and.b32  	%r319, %r318, -2146435072;
	add.s32 	%r320, %r319, 2146435072;
	or.b32  	%r321, %r320, -2147483648;
	selp.b32	%r322, %r321, %r320, %p12;
	mov.u32 	%r323, 0;
	mov.b64 	%fd983, {%r323, %r322};
	bra.uni 	BB28_193;

BB28_184:
	mov.f64 	%fd983, %fd982;
	bra.uni 	BB28_193;

BB28_189:
	mov.f64 	%fd983, %fd982;
	bra.uni 	BB28_193;

BB28_192:
	abs.f64 	%fd827, %fd2;
	setp.gt.f64	%p236, %fd827, 0d3FF0000000000000;
	selp.b32	%r324, 2146435072, 0, %p236;
	xor.b32  	%r325, %r324, 2146435072;
	setp.lt.s32	%p237, %r17, 0;
	selp.b32	%r326, %r325, %r324, %p237;
	setp.eq.f64	%p238, %fd2, 0dBFF0000000000000;
	selp.b32	%r327, 1072693248, %r326, %p238;
	mov.u32 	%r328, 0;
	mov.b64 	%fd983, {%r328, %r327};

BB28_193:
	setp.eq.f64	%p725, %fd2, 0d3FF0000000000000;
	mov.f64 	%fd811, 0d401C000000000000;
	setp.lt.s32	%p703, %r5, 0;
	selp.f64	%fd525, 0d3FF0000000000000, %fd983, %p725;
	fma.rn.f64 	%fd144, %fd133, %fd525, %fd120;
	// Callseq Start 616
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd811;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1045, [retval0+0];
	
	//{
	}// Callseq End 616
	and.pred  	%p13, %p703, %p189;
	mov.f64 	%fd985, %fd1045;
	@!%p13 bra 	BB28_195;
	bra.uni 	BB28_194;

BB28_194:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd1045;
	}
	xor.b32  	%r330, %r329, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r331, %temp}, %fd1045;
	}
	mov.b64 	%fd985, {%r331, %r330};

BB28_195:
	@%p72 bra 	BB28_198;
	bra.uni 	BB28_196;

BB28_198:
	selp.b32	%r332, %r5, 0, %p189;
	or.b32  	%r333, %r332, 2146435072;
	setp.lt.s32	%p246, %r16, 0;
	selp.b32	%r334, %r333, %r332, %p246;
	mov.u32 	%r335, 0;
	mov.b64 	%fd985, {%r335, %r334};
	bra.uni 	BB28_199;

BB28_196:
	setp.gt.s32	%p243, %r5, -1;
	@%p243 bra 	BB28_199;

	mov.f64 	%fd824, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd528, %fd824;
	setp.neu.f64	%p244, %fd528, 0d401C000000000000;
	selp.f64	%fd985, 0dFFF8000000000000, %fd985, %p244;

BB28_199:
	add.f64 	%fd151, %fd442, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd151;
	}
	and.b32  	%r19, %r336, 2146435072;
	setp.ne.s32	%p247, %r19, 2146435072;
	@%p247 bra 	BB28_200;

	add.f64 	%fd986, %fd442, 0d401C000000000000;
	setp.gtu.f64	%p248, %fd26, 0d7FF0000000000000;
	@%p248 bra 	BB28_209;

	and.b32  	%r337, %r16, 2147483647;
	setp.ne.s32	%p249, %r337, 2146435072;
	@%p249 bra 	BB28_204;

	mov.f64 	%fd823, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd823;
	}
	setp.eq.s32	%p250, %r338, 0;
	@%p250 bra 	BB28_208;

BB28_204:
	and.b32  	%r339, %r5, 2147483647;
	setp.ne.s32	%p251, %r339, 2146435072;
	@%p251 bra 	BB28_205;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r340, %temp}, %fd442;
	}
	setp.ne.s32	%p252, %r340, 0;
	mov.f64 	%fd986, %fd985;
	@%p252 bra 	BB28_209;

	shr.s32 	%r341, %r16, 31;
	and.b32  	%r342, %r341, -2146435072;
	add.s32 	%r343, %r342, 2146435072;
	or.b32  	%r344, %r343, -2147483648;
	selp.b32	%r345, %r344, %r343, %p13;
	mov.u32 	%r346, 0;
	mov.b64 	%fd986, {%r346, %r345};
	bra.uni 	BB28_209;

BB28_200:
	mov.f64 	%fd986, %fd985;
	bra.uni 	BB28_209;

BB28_205:
	mov.f64 	%fd986, %fd985;
	bra.uni 	BB28_209;

BB28_208:
	setp.gt.f64	%p253, %fd26, 0d3FF0000000000000;
	selp.b32	%r347, 2146435072, 0, %p253;
	xor.b32  	%r348, %r347, 2146435072;
	setp.lt.s32	%p254, %r16, 0;
	selp.b32	%r349, %r348, %r347, %p254;
	setp.eq.f64	%p255, %fd442, 0dBFF0000000000000;
	selp.b32	%r350, 1072693248, %r349, %p255;
	mov.u32 	%r351, 0;
	mov.b64 	%fd986, {%r351, %r350};

BB28_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1034}, %fd2;
	}
	setp.lt.s32	%p727, %r1034, 0;
	mov.f64 	%fd813, 0d4014000000000000;
	abs.f64 	%fd812, %fd2;
	// Callseq Start 617
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd812;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd813;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd988, [retval0+0];
	
	//{
	}// Callseq End 617
	and.pred  	%p14, %p727, %p172;
	@!%p14 bra 	BB28_211;
	bra.uni 	BB28_210;

BB28_210:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r352}, %fd988;
	}
	xor.b32  	%r353, %r352, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd988;
	}
	mov.b64 	%fd988, {%r354, %r353};

BB28_211:
	setp.eq.f64	%p724, %fd2, 0d0000000000000000;
	@%p724 bra 	BB28_214;
	bra.uni 	BB28_212;

BB28_214:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1005}, %fd2;
	}
	selp.b32	%r355, %r1005, 0, %p172;
	or.b32  	%r356, %r355, 2146435072;
	setp.lt.s32	%p263, %r14, 0;
	selp.b32	%r357, %r356, %r355, %p263;
	mov.u32 	%r358, 0;
	mov.b64 	%fd988, {%r358, %r357};
	bra.uni 	BB28_215;

BB28_212:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1003}, %fd2;
	}
	setp.gt.s32	%p260, %r1003, -1;
	@%p260 bra 	BB28_215;

	mov.f64 	%fd822, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd532, %fd822;
	setp.neu.f64	%p261, %fd532, 0d4014000000000000;
	selp.f64	%fd988, 0dFFF8000000000000, %fd988, %p261;

BB28_215:
	add.f64 	%fd989, %fd2, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r359}, %fd989;
	}
	and.b32  	%r360, %r359, 2146435072;
	setp.ne.s32	%p264, %r360, 2146435072;
	@%p264 bra 	BB28_216;

	abs.f64 	%fd819, %fd2;
	setp.gtu.f64	%p265, %fd819, 0d7FF0000000000000;
	@%p265 bra 	BB28_225;

	and.b32  	%r361, %r14, 2147483647;
	setp.ne.s32	%p266, %r361, 2146435072;
	@%p266 bra 	BB28_220;

	mov.f64 	%fd820, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd820;
	}
	setp.eq.s32	%p267, %r362, 0;
	@%p267 bra 	BB28_224;

BB28_220:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1004}, %fd2;
	}
	and.b32  	%r363, %r1004, 2147483647;
	setp.ne.s32	%p268, %r363, 2146435072;
	@%p268 bra 	BB28_221;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r364, %temp}, %fd2;
	}
	setp.ne.s32	%p269, %r364, 0;
	mov.f64 	%fd989, %fd988;
	@%p269 bra 	BB28_225;

	shr.s32 	%r365, %r14, 31;
	and.b32  	%r366, %r365, -2146435072;
	add.s32 	%r367, %r366, 2146435072;
	or.b32  	%r368, %r367, -2147483648;
	selp.b32	%r369, %r368, %r367, %p14;
	mov.u32 	%r370, 0;
	mov.b64 	%fd989, {%r370, %r369};
	bra.uni 	BB28_225;

BB28_216:
	mov.f64 	%fd989, %fd988;
	bra.uni 	BB28_225;

BB28_221:
	mov.f64 	%fd989, %fd988;
	bra.uni 	BB28_225;

BB28_224:
	abs.f64 	%fd821, %fd2;
	setp.gt.f64	%p270, %fd821, 0d3FF0000000000000;
	selp.b32	%r371, 2146435072, 0, %p270;
	xor.b32  	%r372, %r371, 2146435072;
	setp.lt.s32	%p271, %r14, 0;
	selp.b32	%r373, %r372, %r371, %p271;
	setp.eq.f64	%p272, %fd2, 0dBFF0000000000000;
	selp.b32	%r374, 1072693248, %r373, %p272;
	mov.u32 	%r375, 0;
	mov.b64 	%fd989, {%r375, %r374};

BB28_225:
	selp.f64	%fd899, 0d3FF0000000000000, %fd986, %p86;
	selp.f64	%fd894, 0d3FF0000000000000, %fd980, %p86;
	setp.eq.f64	%p726, %fd2, 0d3FF0000000000000;
	selp.f64	%fd890, 0d3FF0000000000000, %fd974, %p86;
	selp.f64	%fd884, 0d3FF0000000000000, %fd968, %p86;
	selp.f64	%fd867, 0d3FF0000000000000, %fd962, %p86;
	selp.f64	%fd858, 0d3FF0000000000000, %fd956, %p86;
	mov.f64 	%fd814, 0d4020000000000000;
	setp.lt.s32	%p704, %r5, 0;
	selp.f64	%fd534, 0d3FF0000000000000, %fd989, %p726;
	mul.f64 	%fd535, %fd894, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd536, %fd899, 0d41C44D8000000000, %fd535;
	fma.rn.f64 	%fd537, %fd890, 0d41E7AFC000000000, %fd536;
	fma.rn.f64 	%fd538, %fd884, 0dC1DD9BB000000000, %fd537;
	fma.rn.f64 	%fd539, %fd867, 0d41C0EB4000000000, %fd538;
	fma.rn.f64 	%fd540, %fd858, 0dC18B120000000000, %fd539;
	fma.rn.f64 	%fd166, %fd540, %fd534, %fd144;
	// Callseq Start 618
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd814;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1051, [retval0+0];
	
	//{
	}// Callseq End 618
	and.pred  	%p15, %p704, %p155;
	mov.f64 	%fd991, %fd1051;
	@!%p15 bra 	BB28_227;
	bra.uni 	BB28_226;

BB28_226:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r376}, %fd1051;
	}
	xor.b32  	%r377, %r376, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd1051;
	}
	mov.b64 	%fd991, {%r378, %r377};

BB28_227:
	@%p72 bra 	BB28_230;
	bra.uni 	BB28_228;

BB28_230:
	selp.b32	%r379, %r5, 0, %p155;
	or.b32  	%r380, %r379, 2146435072;
	setp.lt.s32	%p280, %r13, 0;
	selp.b32	%r381, %r380, %r379, %p280;
	mov.u32 	%r382, 0;
	mov.b64 	%fd991, {%r382, %r381};
	bra.uni 	BB28_231;

BB28_228:
	setp.gt.s32	%p277, %r5, -1;
	@%p277 bra 	BB28_231;

	mov.f64 	%fd818, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd543, %fd818;
	setp.neu.f64	%p278, %fd543, 0d4020000000000000;
	selp.f64	%fd991, 0dFFF8000000000000, %fd991, %p278;

BB28_231:
	add.f64 	%fd173, %fd442, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r383}, %fd173;
	}
	and.b32  	%r20, %r383, 2146435072;
	setp.ne.s32	%p281, %r20, 2146435072;
	@%p281 bra 	BB28_232;

	add.f64 	%fd992, %fd442, 0d4020000000000000;
	setp.gtu.f64	%p282, %fd26, 0d7FF0000000000000;
	@%p282 bra 	BB28_241;

	and.b32  	%r384, %r13, 2147483647;
	setp.ne.s32	%p283, %r384, 2146435072;
	@%p283 bra 	BB28_236;

	mov.f64 	%fd817, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r385, %temp}, %fd817;
	}
	setp.eq.s32	%p284, %r385, 0;
	@%p284 bra 	BB28_240;

BB28_236:
	and.b32  	%r386, %r5, 2147483647;
	setp.ne.s32	%p285, %r386, 2146435072;
	@%p285 bra 	BB28_237;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r387, %temp}, %fd442;
	}
	setp.ne.s32	%p286, %r387, 0;
	mov.f64 	%fd992, %fd991;
	@%p286 bra 	BB28_241;

	shr.s32 	%r388, %r13, 31;
	and.b32  	%r389, %r388, -2146435072;
	add.s32 	%r390, %r389, 2146435072;
	or.b32  	%r391, %r390, -2147483648;
	selp.b32	%r392, %r391, %r390, %p15;
	mov.u32 	%r393, 0;
	mov.b64 	%fd992, {%r393, %r392};
	bra.uni 	BB28_241;

BB28_232:
	mov.f64 	%fd992, %fd991;
	bra.uni 	BB28_241;

BB28_237:
	mov.f64 	%fd992, %fd991;
	bra.uni 	BB28_241;

BB28_240:
	setp.gt.f64	%p287, %fd26, 0d3FF0000000000000;
	selp.b32	%r394, 2146435072, 0, %p287;
	xor.b32  	%r395, %r394, 2146435072;
	setp.lt.s32	%p288, %r13, 0;
	selp.b32	%r396, %r395, %r394, %p288;
	setp.eq.f64	%p289, %fd442, 0dBFF0000000000000;
	selp.b32	%r397, 1072693248, %r396, %p289;
	mov.u32 	%r398, 0;
	mov.b64 	%fd992, {%r398, %r397};

BB28_241:
	selp.f64	%fd900, 0d3FF0000000000000, %fd986, %p86;
	selp.f64	%fd895, 0d3FF0000000000000, %fd980, %p86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1035}, %fd2;
	}
	setp.lt.s32	%p728, %r1035, 0;
	selp.f64	%fd891, 0d3FF0000000000000, %fd974, %p86;
	selp.f64	%fd885, 0d3FF0000000000000, %fd968, %p86;
	selp.f64	%fd868, 0d3FF0000000000000, %fd962, %p86;
	mov.f64 	%fd816, 0d4010000000000000;
	abs.f64 	%fd815, %fd2;
	selp.f64	%fd177, 0d3FF0000000000000, %fd992, %p86;
	mul.f64 	%fd545, %fd177, 0dC1B308A800000000;
	fma.rn.f64 	%fd546, %fd900, 0d41D308A800000000, %fd545;
	fma.rn.f64 	%fd547, %fd895, 0dC1DD9BB000000000, %fd546;
	fma.rn.f64 	%fd548, %fd891, 0d41D634C400000000, %fd547;
	fma.rn.f64 	%fd549, %fd885, 0dC1BFB91800000000, %fd548;
	fma.rn.f64 	%fd178, %fd868, 0d4190EB4000000000, %fd549;
	// Callseq Start 619
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd815;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd816;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd994, [retval0+0];
	
	//{
	}// Callseq End 619
	and.pred  	%p16, %p728, %p138;
	@!%p16 bra 	BB28_243;
	bra.uni 	BB28_242;

BB28_242:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r399}, %fd994;
	}
	xor.b32  	%r400, %r399, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r401, %temp}, %fd994;
	}
	mov.b64 	%fd994, {%r401, %r400};

BB28_243:
	setp.eq.f64	%p720, %fd2, 0d0000000000000000;
	@%p720 bra 	BB28_246;
	bra.uni 	BB28_244;

BB28_246:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1001}, %fd2;
	}
	selp.b32	%r402, %r1001, 0, %p138;
	or.b32  	%r403, %r402, 2146435072;
	setp.lt.s32	%p297, %r11, 0;
	selp.b32	%r404, %r403, %r402, %p297;
	mov.u32 	%r405, 0;
	mov.b64 	%fd994, {%r405, %r404};
	bra.uni 	BB28_247;

BB28_244:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r979}, %fd2;
	}
	setp.gt.s32	%p294, %r979, -1;
	@%p294 bra 	BB28_247;

	mov.f64 	%fd810, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd552, %fd810;
	setp.neu.f64	%p295, %fd552, 0d4010000000000000;
	selp.f64	%fd994, 0dFFF8000000000000, %fd994, %p295;

BB28_247:
	add.f64 	%fd995, %fd2, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r406}, %fd995;
	}
	and.b32  	%r407, %r406, 2146435072;
	setp.ne.s32	%p298, %r407, 2146435072;
	@%p298 bra 	BB28_248;

	abs.f64 	%fd807, %fd2;
	setp.gtu.f64	%p299, %fd807, 0d7FF0000000000000;
	@%p299 bra 	BB28_257;

	and.b32  	%r408, %r11, 2147483647;
	setp.ne.s32	%p300, %r408, 2146435072;
	@%p300 bra 	BB28_252;

	mov.f64 	%fd808, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd808;
	}
	setp.eq.s32	%p301, %r409, 0;
	@%p301 bra 	BB28_256;

BB28_252:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1000}, %fd2;
	}
	and.b32  	%r410, %r1000, 2147483647;
	setp.ne.s32	%p302, %r410, 2146435072;
	@%p302 bra 	BB28_253;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r411, %temp}, %fd2;
	}
	setp.ne.s32	%p303, %r411, 0;
	mov.f64 	%fd995, %fd994;
	@%p303 bra 	BB28_257;

	shr.s32 	%r412, %r11, 31;
	and.b32  	%r413, %r412, -2146435072;
	add.s32 	%r414, %r413, 2146435072;
	or.b32  	%r415, %r414, -2147483648;
	selp.b32	%r416, %r415, %r414, %p16;
	mov.u32 	%r417, 0;
	mov.b64 	%fd995, {%r417, %r416};
	bra.uni 	BB28_257;

BB28_248:
	mov.f64 	%fd995, %fd994;
	bra.uni 	BB28_257;

BB28_253:
	mov.f64 	%fd995, %fd994;
	bra.uni 	BB28_257;

BB28_256:
	abs.f64 	%fd809, %fd2;
	setp.gt.f64	%p304, %fd809, 0d3FF0000000000000;
	selp.b32	%r418, 2146435072, 0, %p304;
	xor.b32  	%r419, %r418, 2146435072;
	setp.lt.s32	%p305, %r11, 0;
	selp.b32	%r420, %r419, %r418, %p305;
	setp.eq.f64	%p306, %fd2, 0dBFF0000000000000;
	selp.b32	%r421, 1072693248, %r420, %p306;
	mov.u32 	%r422, 0;
	mov.b64 	%fd995, {%r422, %r421};

BB28_257:
	setp.eq.f64	%p721, %fd2, 0d3FF0000000000000;
	mov.f64 	%fd714, 0d4022000000000000;
	setp.lt.s32	%p698, %r5, 0;
	selp.f64	%fd554, 0d3FF0000000000000, %fd995, %p721;
	fma.rn.f64 	%fd189, %fd178, %fd554, %fd166;
	// Callseq Start 620
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd714;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1057, [retval0+0];
	
	//{
	}// Callseq End 620
	and.pred  	%p17, %p698, %p121;
	mov.f64 	%fd997, %fd1057;
	@!%p17 bra 	BB28_259;
	bra.uni 	BB28_258;

BB28_258:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r423}, %fd1057;
	}
	xor.b32  	%r424, %r423, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r425, %temp}, %fd1057;
	}
	mov.b64 	%fd997, {%r425, %r424};

BB28_259:
	@%p72 bra 	BB28_262;
	bra.uni 	BB28_260;

BB28_262:
	selp.b32	%r426, %r5, 0, %p121;
	or.b32  	%r427, %r426, 2146435072;
	setp.lt.s32	%p314, %r10, 0;
	selp.b32	%r428, %r427, %r426, %p314;
	mov.u32 	%r429, 0;
	mov.b64 	%fd997, {%r429, %r428};
	bra.uni 	BB28_263;

BB28_260:
	setp.gt.s32	%p311, %r5, -1;
	@%p311 bra 	BB28_263;

	mov.f64 	%fd806, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd557, %fd806;
	setp.neu.f64	%p312, %fd557, 0d4022000000000000;
	selp.f64	%fd997, 0dFFF8000000000000, %fd997, %p312;

BB28_263:
	add.f64 	%fd196, %fd442, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r430}, %fd196;
	}
	and.b32  	%r21, %r430, 2146435072;
	setp.ne.s32	%p315, %r21, 2146435072;
	@%p315 bra 	BB28_264;

	add.f64 	%fd998, %fd442, 0d4022000000000000;
	setp.gtu.f64	%p316, %fd26, 0d7FF0000000000000;
	@%p316 bra 	BB28_273;

	and.b32  	%r431, %r10, 2147483647;
	setp.ne.s32	%p317, %r431, 2146435072;
	@%p317 bra 	BB28_268;

	mov.f64 	%fd805, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd805;
	}
	setp.eq.s32	%p318, %r432, 0;
	@%p318 bra 	BB28_272;

BB28_268:
	and.b32  	%r433, %r5, 2147483647;
	setp.ne.s32	%p319, %r433, 2146435072;
	@%p319 bra 	BB28_269;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r434, %temp}, %fd442;
	}
	setp.ne.s32	%p320, %r434, 0;
	mov.f64 	%fd998, %fd997;
	@%p320 bra 	BB28_273;

	shr.s32 	%r435, %r10, 31;
	and.b32  	%r436, %r435, -2146435072;
	add.s32 	%r437, %r436, 2146435072;
	or.b32  	%r438, %r437, -2147483648;
	selp.b32	%r439, %r438, %r437, %p17;
	mov.u32 	%r440, 0;
	mov.b64 	%fd998, {%r440, %r439};
	bra.uni 	BB28_273;

BB28_264:
	mov.f64 	%fd998, %fd997;
	bra.uni 	BB28_273;

BB28_269:
	mov.f64 	%fd998, %fd997;
	bra.uni 	BB28_273;

BB28_272:
	setp.gt.f64	%p321, %fd26, 0d3FF0000000000000;
	selp.b32	%r441, 2146435072, 0, %p321;
	xor.b32  	%r442, %r441, 2146435072;
	setp.lt.s32	%p322, %r10, 0;
	selp.b32	%r443, %r442, %r441, %p322;
	setp.eq.f64	%p323, %fd442, 0dBFF0000000000000;
	selp.b32	%r444, 1072693248, %r443, %p323;
	mov.u32 	%r445, 0;
	mov.b64 	%fd998, {%r445, %r444};

BB28_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1016}, %fd2;
	}
	setp.lt.s32	%p709, %r1016, 0;
	mov.f64 	%fd716, 0d4008000000000000;
	abs.f64 	%fd715, %fd2;
	selp.f64	%fd200, 0d3FF0000000000000, %fd998, %p86;
	// Callseq Start 621
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd715;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd716;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1000, [retval0+0];
	
	//{
	}// Callseq End 621
	and.pred  	%p18, %p709, %p104;
	@!%p18 bra 	BB28_275;
	bra.uni 	BB28_274;

BB28_274:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r446}, %fd1000;
	}
	xor.b32  	%r447, %r446, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd1000;
	}
	mov.b64 	%fd1000, {%r448, %r447};

BB28_275:
	setp.eq.f64	%p711, %fd2, 0d0000000000000000;
	@%p711 bra 	BB28_278;
	bra.uni 	BB28_276;

BB28_278:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r999}, %fd2;
	}
	selp.b32	%r449, %r999, 0, %p104;
	or.b32  	%r450, %r449, 2146435072;
	setp.lt.s32	%p331, %r8, 0;
	selp.b32	%r451, %r450, %r449, %p331;
	mov.u32 	%r452, 0;
	mov.b64 	%fd1000, {%r452, %r451};
	bra.uni 	BB28_279;

BB28_276:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd2;
	}
	setp.gt.s32	%p328, %r980, -1;
	@%p328 bra 	BB28_279;

	mov.f64 	%fd804, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd561, %fd804;
	setp.neu.f64	%p329, %fd561, 0d4008000000000000;
	selp.f64	%fd1000, 0dFFF8000000000000, %fd1000, %p329;

BB28_279:
	add.f64 	%fd1001, %fd2, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r453}, %fd1001;
	}
	and.b32  	%r454, %r453, 2146435072;
	setp.ne.s32	%p332, %r454, 2146435072;
	@%p332 bra 	BB28_280;

	abs.f64 	%fd801, %fd2;
	setp.gtu.f64	%p333, %fd801, 0d7FF0000000000000;
	@%p333 bra 	BB28_289;

	and.b32  	%r455, %r8, 2147483647;
	setp.ne.s32	%p334, %r455, 2146435072;
	@%p334 bra 	BB28_284;

	mov.f64 	%fd802, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r456, %temp}, %fd802;
	}
	setp.eq.s32	%p335, %r456, 0;
	@%p335 bra 	BB28_288;

BB28_284:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r998}, %fd2;
	}
	and.b32  	%r457, %r998, 2147483647;
	setp.ne.s32	%p336, %r457, 2146435072;
	@%p336 bra 	BB28_285;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r458, %temp}, %fd2;
	}
	setp.ne.s32	%p337, %r458, 0;
	mov.f64 	%fd1001, %fd1000;
	@%p337 bra 	BB28_289;

	shr.s32 	%r459, %r8, 31;
	and.b32  	%r460, %r459, -2146435072;
	add.s32 	%r461, %r460, 2146435072;
	or.b32  	%r462, %r461, -2147483648;
	selp.b32	%r463, %r462, %r461, %p18;
	mov.u32 	%r464, 0;
	mov.b64 	%fd1001, {%r464, %r463};
	bra.uni 	BB28_289;

BB28_280:
	mov.f64 	%fd1001, %fd1000;
	bra.uni 	BB28_289;

BB28_285:
	mov.f64 	%fd1001, %fd1000;
	bra.uni 	BB28_289;

BB28_288:
	abs.f64 	%fd803, %fd2;
	setp.gt.f64	%p338, %fd803, 0d3FF0000000000000;
	selp.b32	%r465, 2146435072, 0, %p338;
	xor.b32  	%r466, %r465, 2146435072;
	setp.lt.s32	%p339, %r8, 0;
	selp.b32	%r467, %r466, %r465, %p339;
	setp.eq.f64	%p340, %fd2, 0dBFF0000000000000;
	selp.b32	%r468, 1072693248, %r467, %p340;
	mov.u32 	%r469, 0;
	mov.b64 	%fd1001, {%r469, %r468};

BB28_289:
	selp.f64	%fd901, 0d3FF0000000000000, %fd986, %p86;
	selp.f64	%fd896, 0d3FF0000000000000, %fd980, %p86;
	selp.f64	%fd892, 0d3FF0000000000000, %fd974, %p86;
	selp.f64	%fd886, 0d3FF0000000000000, %fd968, %p86;
	setp.eq.f64	%p713, %fd2, 0d3FF0000000000000;
	setp.lt.s32	%p699, %r5, 0;
	mov.f64 	%fd717, 0d4024000000000000;
	selp.f64	%fd563, 0d3FF0000000000000, %fd1001, %p713;
	mul.f64 	%fd564, %fd177, 0dC1B960E000000000;
	fma.rn.f64 	%fd565, %fd200, 0d41968F0000000000, %fd564;
	fma.rn.f64 	%fd566, %fd901, 0d41C68F0000000000, %fd565;
	fma.rn.f64 	%fd567, %fd896, 0dC1C3BD2000000000, %fd566;
	fma.rn.f64 	%fd568, %fd892, 0d41B0EB4000000000, %fd567;
	fma.rn.f64 	%fd569, %fd886, 0dC1868F0000000000, %fd568;
	fma.rn.f64 	%fd211, %fd569, %fd563, %fd189;
	// Callseq Start 622
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd26;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd717;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1063, [retval0+0];
	
	//{
	}// Callseq End 622
	and.pred  	%p19, %p699, %p87;
	mov.f64 	%fd1003, %fd1063;
	@!%p19 bra 	BB28_291;
	bra.uni 	BB28_290;

BB28_290:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r470}, %fd1063;
	}
	xor.b32  	%r471, %r470, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r472, %temp}, %fd1063;
	}
	mov.b64 	%fd1003, {%r472, %r471};

BB28_291:
	@%p72 bra 	BB28_294;
	bra.uni 	BB28_292;

BB28_294:
	mov.f64 	%fd947, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1094}, %fd947;
	}
	bfe.u32 	%r1093, %r1094, 20, 11;
	add.s32 	%r1092, %r1093, -1012;
	mov.u64 	%rd38, 4621819117588971520;
	shl.b64 	%rd37, %rd38, %r1092;
	setp.eq.s64	%p749, %rd37, -9223372036854775808;
	selp.b32	%r473, %r5, 0, %p749;
	or.b32  	%r474, %r473, 2146435072;
	setp.lt.s32	%p348, %r1094, 0;
	selp.b32	%r475, %r474, %r473, %p348;
	mov.u32 	%r476, 0;
	mov.b64 	%fd1003, {%r476, %r475};
	bra.uni 	BB28_295;

BB28_292:
	setp.gt.s32	%p345, %r5, -1;
	@%p345 bra 	BB28_295;

	mov.f64 	%fd800, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd572, %fd800;
	setp.neu.f64	%p346, %fd572, 0d4024000000000000;
	selp.f64	%fd1003, 0dFFF8000000000000, %fd1003, %p346;

BB28_295:
	add.f64 	%fd218, %fd442, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd218;
	}
	and.b32  	%r22, %r477, 2146435072;
	setp.ne.s32	%p349, %r22, 2146435072;
	@%p349 bra 	BB28_296;

	add.f64 	%fd1004, %fd442, 0d4024000000000000;
	setp.gtu.f64	%p350, %fd26, 0d7FF0000000000000;
	@%p350 bra 	BB28_305;

	and.b32  	%r478, %r7, 2147483647;
	setp.ne.s32	%p351, %r478, 2146435072;
	@%p351 bra 	BB28_300;

	mov.f64 	%fd799, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r479, %temp}, %fd799;
	}
	setp.eq.s32	%p352, %r479, 0;
	@%p352 bra 	BB28_304;

BB28_300:
	and.b32  	%r480, %r5, 2147483647;
	setp.ne.s32	%p353, %r480, 2146435072;
	@%p353 bra 	BB28_301;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r481, %temp}, %fd442;
	}
	setp.ne.s32	%p354, %r481, 0;
	mov.f64 	%fd1004, %fd1003;
	@%p354 bra 	BB28_305;

	shr.s32 	%r482, %r7, 31;
	and.b32  	%r483, %r482, -2146435072;
	add.s32 	%r484, %r483, 2146435072;
	or.b32  	%r485, %r484, -2147483648;
	selp.b32	%r486, %r485, %r484, %p19;
	mov.u32 	%r487, 0;
	mov.b64 	%fd1004, {%r487, %r486};
	bra.uni 	BB28_305;

BB28_296:
	mov.f64 	%fd1004, %fd1003;
	bra.uni 	BB28_305;

BB28_301:
	mov.f64 	%fd1004, %fd1003;
	bra.uni 	BB28_305;

BB28_304:
	setp.gt.f64	%p355, %fd26, 0d3FF0000000000000;
	selp.b32	%r488, 2146435072, 0, %p355;
	xor.b32  	%r489, %r488, 2146435072;
	setp.lt.s32	%p356, %r7, 0;
	selp.b32	%r490, %r489, %r488, %p356;
	setp.eq.f64	%p357, %fd442, 0dBFF0000000000000;
	selp.b32	%r491, 1072693248, %r490, %p357;
	mov.u32 	%r492, 0;
	mov.b64 	%fd1004, {%r492, %r491};

BB28_305:
	selp.f64	%fd902, 0d3FF0000000000000, %fd986, %p86;
	selp.f64	%fd897, 0d3FF0000000000000, %fd980, %p86;
	selp.f64	%fd893, 0d3FF0000000000000, %fd974, %p86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1017}, %fd2;
	}
	setp.lt.s32	%p710, %r1017, 0;
	mov.f64 	%fd719, 0d4000000000000000;
	abs.f64 	%fd718, %fd2;
	mul.f64 	%fd574, %fd1004, 0dC16B120000000000;
	selp.f64	%fd575, 0dC16B120000000000, %fd574, %p86;
	fma.rn.f64 	%fd576, %fd200, 0d4190EB4000000000, %fd575;
	fma.rn.f64 	%fd577, %fd177, 0dC1A0EB4000000000, %fd576;
	fma.rn.f64 	%fd578, %fd902, 0d41A0EB4000000000, %fd577;
	fma.rn.f64 	%fd579, %fd897, 0dC190EB4000000000, %fd578;
	fma.rn.f64 	%fd222, %fd893, 0d416B120000000000, %fd579;
	// Callseq Start 623
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd718;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd719;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1006, [retval0+0];
	
	//{
	}// Callseq End 623
	and.pred  	%p20, %p710, %p70;
	@!%p20 bra 	BB28_307;
	bra.uni 	BB28_306;

BB28_306:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r493}, %fd1006;
	}
	xor.b32  	%r494, %r493, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r495, %temp}, %fd1006;
	}
	mov.b64 	%fd1006, {%r495, %r494};

BB28_307:
	setp.eq.f64	%p712, %fd2, 0d0000000000000000;
	@%p712 bra 	BB28_310;
	bra.uni 	BB28_308;

BB28_310:
	mov.f64 	%fd931, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1073}, %fd931;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r997}, %fd2;
	}
	selp.b32	%r496, %r997, 0, %p70;
	or.b32  	%r497, %r496, 2146435072;
	setp.lt.s32	%p365, %r1073, 0;
	selp.b32	%r498, %r497, %r496, %p365;
	mov.u32 	%r499, 0;
	mov.b64 	%fd1006, {%r499, %r498};
	bra.uni 	BB28_311;

BB28_308:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r981}, %fd2;
	}
	setp.gt.s32	%p362, %r981, -1;
	@%p362 bra 	BB28_311;

	mov.f64 	%fd798, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd582, %fd798;
	setp.neu.f64	%p363, %fd582, 0d4000000000000000;
	selp.f64	%fd1006, 0dFFF8000000000000, %fd1006, %p363;

BB28_311:
	add.f64 	%fd1007, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r500}, %fd1007;
	}
	and.b32  	%r501, %r500, 2146435072;
	setp.ne.s32	%p366, %r501, 2146435072;
	@%p366 bra 	BB28_312;

	abs.f64 	%fd795, %fd2;
	setp.gtu.f64	%p367, %fd795, 0d7FF0000000000000;
	@%p367 bra 	BB28_321;

	mov.f64 	%fd929, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1071}, %fd929;
	}
	and.b32  	%r502, %r1071, 2147483647;
	setp.ne.s32	%p368, %r502, 2146435072;
	@%p368 bra 	BB28_316;

	mov.f64 	%fd796, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r503, %temp}, %fd796;
	}
	setp.eq.s32	%p369, %r503, 0;
	@%p369 bra 	BB28_320;

BB28_316:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r996}, %fd2;
	}
	and.b32  	%r504, %r996, 2147483647;
	setp.ne.s32	%p370, %r504, 2146435072;
	@%p370 bra 	BB28_317;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd2;
	}
	setp.ne.s32	%p371, %r505, 0;
	mov.f64 	%fd1007, %fd1006;
	@%p371 bra 	BB28_321;

	mov.f64 	%fd928, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1070}, %fd928;
	}
	shr.s32 	%r506, %r1070, 31;
	and.b32  	%r507, %r506, -2146435072;
	add.s32 	%r508, %r507, 2146435072;
	or.b32  	%r509, %r508, -2147483648;
	selp.b32	%r510, %r509, %r508, %p20;
	mov.u32 	%r511, 0;
	mov.b64 	%fd1007, {%r511, %r510};
	bra.uni 	BB28_321;

BB28_312:
	mov.f64 	%fd1007, %fd1006;
	bra.uni 	BB28_321;

BB28_317:
	mov.f64 	%fd1007, %fd1006;
	bra.uni 	BB28_321;

BB28_320:
	mov.f64 	%fd930, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1072}, %fd930;
	}
	abs.f64 	%fd797, %fd2;
	setp.gt.f64	%p372, %fd797, 0d3FF0000000000000;
	selp.b32	%r512, 2146435072, 0, %p372;
	xor.b32  	%r513, %r512, 2146435072;
	setp.lt.s32	%p373, %r1072, 0;
	selp.b32	%r514, %r513, %r512, %p373;
	setp.eq.f64	%p374, %fd2, 0dBFF0000000000000;
	selp.b32	%r515, 1072693248, %r514, %p374;
	mov.u32 	%r516, 0;
	mov.b64 	%fd1007, {%r516, %r515};

BB28_321:
	mov.f64 	%fd922, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1060}, %fd922;
	}
	bfe.u32 	%r1059, %r1060, 20, 11;
	add.s32 	%r1058, %r1059, -1012;
	mov.u64 	%rd30, 4622382067542392832;
	shl.b64 	%rd29, %rd30, %r1058;
	setp.eq.s64	%p738, %rd29, -9223372036854775808;
	setp.eq.f64	%p714, %fd2, 0d3FF0000000000000;
	mov.f64 	%fd720, 0d4026000000000000;
	selp.f64	%fd584, 0d3FF0000000000000, %fd1007, %p714;
	fma.rn.f64 	%fd233, %fd222, %fd584, %fd211;
	abs.f64 	%fd234, %fd1;
	// Callseq Start 624
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd720;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1009, [retval0+0];
	
	//{
	}// Callseq End 624
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd1;
	}
	setp.lt.s32	%p376, %r23, 0;
	and.pred  	%p21, %p376, %p738;
	@!%p21 bra 	BB28_323;
	bra.uni 	BB28_322;

BB28_322:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r517}, %fd1009;
	}
	xor.b32  	%r518, %r517, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r519, %temp}, %fd1009;
	}
	mov.b64 	%fd1009, {%r519, %r518};

BB28_323:
	setp.eq.f64	%p378, %fd1, 0d0000000000000000;
	@%p378 bra 	BB28_326;
	bra.uni 	BB28_324;

BB28_326:
	mov.f64 	%fd915, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1047}, %fd915;
	}
	bfe.u32 	%r1046, %r1047, 20, 11;
	add.s32 	%r1045, %r1046, -1012;
	mov.u64 	%rd24, 4622382067542392832;
	shl.b64 	%rd23, %rd24, %r1045;
	setp.eq.s64	%p735, %rd23, -9223372036854775808;
	mov.f64 	%fd794, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r995}, %fd794;
	}
	selp.b32	%r520, %r23, 0, %p735;
	or.b32  	%r521, %r520, 2146435072;
	setp.lt.s32	%p382, %r995, 0;
	selp.b32	%r522, %r521, %r520, %p382;
	mov.u32 	%r523, 0;
	mov.b64 	%fd1009, {%r523, %r522};
	bra.uni 	BB28_327;

BB28_324:
	setp.gt.s32	%p379, %r23, -1;
	@%p379 bra 	BB28_327;

	mov.f64 	%fd793, 0d4026000000000000;
	cvt.rzi.f64.f64	%fd587, %fd793;
	setp.neu.f64	%p380, %fd587, 0d4026000000000000;
	selp.f64	%fd1009, 0dFFF8000000000000, %fd1009, %p380;

BB28_327:
	add.f64 	%fd1010, %fd1, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd1010;
	}
	and.b32  	%r525, %r524, 2146435072;
	setp.ne.s32	%p383, %r525, 2146435072;
	@%p383 bra 	BB28_328;

	setp.gtu.f64	%p384, %fd234, 0d7FF0000000000000;
	@%p384 bra 	BB28_337;

	mov.f64 	%fd789, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r992}, %fd789;
	}
	and.b32  	%r526, %r992, 2147483647;
	setp.ne.s32	%p385, %r526, 2146435072;
	@%p385 bra 	BB28_332;

	mov.f64 	%fd791, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r527, %temp}, %fd791;
	}
	setp.eq.s32	%p386, %r527, 0;
	@%p386 bra 	BB28_336;

BB28_332:
	and.b32  	%r528, %r23, 2147483647;
	setp.ne.s32	%p387, %r528, 2146435072;
	@%p387 bra 	BB28_333;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r529, %temp}, %fd1;
	}
	setp.ne.s32	%p388, %r529, 0;
	mov.f64 	%fd1010, %fd1009;
	@%p388 bra 	BB28_337;

	mov.f64 	%fd790, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r993}, %fd790;
	}
	shr.s32 	%r530, %r993, 31;
	and.b32  	%r531, %r530, -2146435072;
	add.s32 	%r532, %r531, 2146435072;
	or.b32  	%r533, %r532, -2147483648;
	selp.b32	%r534, %r533, %r532, %p21;
	mov.u32 	%r535, 0;
	mov.b64 	%fd1010, {%r535, %r534};
	bra.uni 	BB28_337;

BB28_328:
	mov.f64 	%fd1010, %fd1009;
	bra.uni 	BB28_337;

BB28_333:
	mov.f64 	%fd1010, %fd1009;
	bra.uni 	BB28_337;

BB28_336:
	mov.f64 	%fd792, 0d4026000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r994}, %fd792;
	}
	setp.gt.f64	%p389, %fd234, 0d3FF0000000000000;
	selp.b32	%r536, 2146435072, 0, %p389;
	xor.b32  	%r537, %r536, 2146435072;
	setp.lt.s32	%p390, %r994, 0;
	selp.b32	%r538, %r537, %r536, %p390;
	setp.eq.f64	%p391, %fd1, 0dBFF0000000000000;
	selp.b32	%r539, 1072693248, %r538, %p391;
	mov.u32 	%r540, 0;
	mov.b64 	%fd1010, {%r540, %r539};

BB28_337:
	mov.f64 	%fd923, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1063}, %fd923;
	}
	bfe.u32 	%r1062, %r1063, 20, 11;
	add.s32 	%r1061, %r1062, -1012;
	mov.u64 	%rd32, 4622945017495814144;
	shl.b64 	%rd31, %rd32, %r1061;
	setp.eq.s64	%p739, %rd31, -9223372036854775808;
	fma.rn.f64 	%fd722, %fd442, 0d41789C0000000000, 0dC1689C0000000000;
	mov.f64 	%fd721, 0d4028000000000000;
	setp.eq.f64	%p392, %fd1, 0d3FF0000000000000;
	selp.f64	%fd589, 0d3FF0000000000000, %fd1010, %p392;
	mul.f64 	%fd245, %fd722, %fd589;
	// Callseq Start 625
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd721;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1012, [retval0+0];
	
	//{
	}// Callseq End 625
	and.pred  	%p22, %p376, %p739;
	@!%p22 bra 	BB28_339;
	bra.uni 	BB28_338;

BB28_338:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r541}, %fd1012;
	}
	xor.b32  	%r542, %r541, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r543, %temp}, %fd1012;
	}
	mov.b64 	%fd1012, {%r543, %r542};

BB28_339:
	@%p378 bra 	BB28_342;
	bra.uni 	BB28_340;

BB28_342:
	mov.f64 	%fd916, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1050}, %fd916;
	}
	bfe.u32 	%r1049, %r1050, 20, 11;
	add.s32 	%r1048, %r1049, -1012;
	mov.u64 	%rd26, 4622945017495814144;
	shl.b64 	%rd25, %rd26, %r1048;
	setp.eq.s64	%p736, %rd25, -9223372036854775808;
	mov.f64 	%fd788, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r991}, %fd788;
	}
	selp.b32	%r544, %r23, 0, %p736;
	or.b32  	%r545, %r544, 2146435072;
	setp.lt.s32	%p399, %r991, 0;
	selp.b32	%r546, %r545, %r544, %p399;
	mov.u32 	%r547, 0;
	mov.b64 	%fd1012, {%r547, %r546};
	bra.uni 	BB28_343;

BB28_340:
	setp.gt.s32	%p396, %r23, -1;
	@%p396 bra 	BB28_343;

	mov.f64 	%fd787, 0d4028000000000000;
	cvt.rzi.f64.f64	%fd592, %fd787;
	setp.neu.f64	%p397, %fd592, 0d4028000000000000;
	selp.f64	%fd1012, 0dFFF8000000000000, %fd1012, %p397;

BB28_343:
	add.f64 	%fd1013, %fd1, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r548}, %fd1013;
	}
	and.b32  	%r549, %r548, 2146435072;
	setp.ne.s32	%p400, %r549, 2146435072;
	@%p400 bra 	BB28_344;

	setp.gtu.f64	%p401, %fd234, 0d7FF0000000000000;
	@%p401 bra 	BB28_353;

	mov.f64 	%fd783, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r988}, %fd783;
	}
	and.b32  	%r550, %r988, 2147483647;
	setp.ne.s32	%p402, %r550, 2146435072;
	@%p402 bra 	BB28_348;

	mov.f64 	%fd785, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r551, %temp}, %fd785;
	}
	setp.eq.s32	%p403, %r551, 0;
	@%p403 bra 	BB28_352;

BB28_348:
	and.b32  	%r552, %r23, 2147483647;
	setp.ne.s32	%p404, %r552, 2146435072;
	@%p404 bra 	BB28_349;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r553, %temp}, %fd1;
	}
	setp.ne.s32	%p405, %r553, 0;
	mov.f64 	%fd1013, %fd1012;
	@%p405 bra 	BB28_353;

	mov.f64 	%fd784, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r989}, %fd784;
	}
	shr.s32 	%r554, %r989, 31;
	and.b32  	%r555, %r554, -2146435072;
	add.s32 	%r556, %r555, 2146435072;
	or.b32  	%r557, %r556, -2147483648;
	selp.b32	%r558, %r557, %r556, %p22;
	mov.u32 	%r559, 0;
	mov.b64 	%fd1013, {%r559, %r558};
	bra.uni 	BB28_353;

BB28_344:
	mov.f64 	%fd1013, %fd1012;
	bra.uni 	BB28_353;

BB28_349:
	mov.f64 	%fd1013, %fd1012;
	bra.uni 	BB28_353;

BB28_352:
	mov.f64 	%fd786, 0d4028000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r990}, %fd786;
	}
	setp.gt.f64	%p406, %fd234, 0d3FF0000000000000;
	selp.b32	%r560, 2146435072, 0, %p406;
	xor.b32  	%r561, %r560, 2146435072;
	setp.lt.s32	%p407, %r990, 0;
	selp.b32	%r562, %r561, %r560, %p407;
	setp.eq.f64	%p408, %fd1, 0dBFF0000000000000;
	selp.b32	%r563, 1072693248, %r562, %p408;
	mov.u32 	%r564, 0;
	mov.b64 	%fd1013, {%r564, %r563};

BB28_353:
	mul.f64 	%fd594, %fd1013, 0dC1420C0000000000;
	selp.f64	%fd595, 0dC1420C0000000000, %fd594, %p392;
	add.f64 	%fd256, %fd245, %fd595;
	@!%p3 bra 	BB28_355;
	bra.uni 	BB28_354;

BB28_354:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r565}, %fd1015;
	}
	xor.b32  	%r566, %r565, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r567, %temp}, %fd1015;
	}
	mov.b64 	%fd1015, {%r567, %r566};

BB28_355:
	@%p72 bra 	BB28_358;
	bra.uni 	BB28_356;

BB28_358:
	mov.f64 	%fd927, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1069}, %fd927;
	}
	selp.b32	%r568, %r5, 0, %p70;
	or.b32  	%r569, %r568, 2146435072;
	setp.lt.s32	%p414, %r1069, 0;
	selp.b32	%r570, %r569, %r568, %p414;
	mov.u32 	%r571, 0;
	mov.b64 	%fd1015, {%r571, %r570};
	bra.uni 	BB28_359;

BB28_356:
	setp.gt.s32	%p411, %r5, -1;
	@%p411 bra 	BB28_359;

	mov.f64 	%fd782, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd597, %fd782;
	setp.neu.f64	%p412, %fd597, 0d4000000000000000;
	selp.f64	%fd1015, 0dFFF8000000000000, %fd1015, %p412;

BB28_359:
	add.f64 	%fd829, %fd442, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1009}, %fd829;
	}
	and.b32  	%r1008, %r1009, 2146435072;
	setp.ne.s32	%p705, %r1008, 2146435072;
	@%p705 bra 	BB28_360;

	add.f64 	%fd1016, %fd442, 0d4000000000000000;
	setp.gtu.f64	%p416, %fd26, 0d7FF0000000000000;
	@%p416 bra 	BB28_369;

	mov.f64 	%fd924, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1066}, %fd924;
	}
	and.b32  	%r572, %r1066, 2147483647;
	setp.ne.s32	%p417, %r572, 2146435072;
	@%p417 bra 	BB28_364;

	mov.f64 	%fd781, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r573, %temp}, %fd781;
	}
	setp.eq.s32	%p418, %r573, 0;
	@%p418 bra 	BB28_368;

BB28_364:
	and.b32  	%r574, %r5, 2147483647;
	setp.ne.s32	%p419, %r574, 2146435072;
	@%p419 bra 	BB28_365;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r575, %temp}, %fd442;
	}
	setp.ne.s32	%p420, %r575, 0;
	mov.f64 	%fd1016, %fd1015;
	@%p420 bra 	BB28_369;

	mov.f64 	%fd925, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1067}, %fd925;
	}
	shr.s32 	%r576, %r1067, 31;
	and.b32  	%r577, %r576, -2146435072;
	add.s32 	%r578, %r577, 2146435072;
	or.b32  	%r579, %r578, -2147483648;
	selp.b32	%r580, %r579, %r578, %p3;
	mov.u32 	%r581, 0;
	mov.b64 	%fd1016, {%r581, %r580};
	bra.uni 	BB28_369;

BB28_360:
	mov.f64 	%fd1016, %fd1015;
	bra.uni 	BB28_369;

BB28_365:
	mov.f64 	%fd1016, %fd1015;
	bra.uni 	BB28_369;

BB28_368:
	mov.f64 	%fd926, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1068}, %fd926;
	}
	setp.gt.f64	%p421, %fd26, 0d3FF0000000000000;
	selp.b32	%r582, 2146435072, 0, %p421;
	xor.b32  	%r583, %r582, 2146435072;
	setp.lt.s32	%p422, %r1068, 0;
	selp.b32	%r584, %r583, %r582, %p422;
	setp.eq.f64	%p423, %fd442, 0dBFF0000000000000;
	selp.b32	%r585, 1072693248, %r584, %p423;
	mov.u32 	%r586, 0;
	mov.b64 	%fd1016, {%r586, %r585};

BB28_369:
	mov.f64 	%fd946, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1091}, %fd946;
	}
	bfe.u32 	%r1090, %r1091, 20, 11;
	add.s32 	%r1089, %r1090, -1012;
	mov.u64 	%rd36, 4621819117588971520;
	shl.b64 	%rd35, %rd36, %r1089;
	setp.eq.s64	%p748, %rd35, -9223372036854775808;
	mul.f64 	%fd724, %fd442, 0d419E744000000000;
	mov.f64 	%fd723, 0d4024000000000000;
	selp.f64	%fd265, 0d3FF0000000000000, %fd1016, %p86;
	fma.rn.f64 	%fd266, %fd265, 0dC19E744000000000, %fd724;
	// Callseq Start 626
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd723;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1018, [retval0+0];
	
	//{
	}// Callseq End 626
	and.pred  	%p23, %p376, %p748;
	@!%p23 bra 	BB28_371;
	bra.uni 	BB28_370;

BB28_370:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd1018;
	}
	xor.b32  	%r588, %r587, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r589, %temp}, %fd1018;
	}
	mov.b64 	%fd1018, {%r589, %r588};

BB28_371:
	@%p378 bra 	BB28_374;
	bra.uni 	BB28_372;

BB28_374:
	mov.f64 	%fd945, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1088}, %fd945;
	}
	bfe.u32 	%r1087, %r1088, 20, 11;
	add.s32 	%r1086, %r1087, -1012;
	mov.u64 	%rd34, 4621819117588971520;
	shl.b64 	%rd33, %rd34, %r1086;
	setp.eq.s64	%p747, %rd33, -9223372036854775808;
	selp.b32	%r590, %r23, 0, %p747;
	or.b32  	%r591, %r590, 2146435072;
	setp.lt.s32	%p431, %r1088, 0;
	selp.b32	%r592, %r591, %r590, %p431;
	mov.u32 	%r593, 0;
	mov.b64 	%fd1018, {%r593, %r592};
	bra.uni 	BB28_375;

BB28_372:
	setp.gt.s32	%p428, %r23, -1;
	@%p428 bra 	BB28_375;

	mov.f64 	%fd779, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd601, %fd779;
	setp.neu.f64	%p429, %fd601, 0d4024000000000000;
	selp.f64	%fd1018, 0dFFF8000000000000, %fd1018, %p429;

BB28_375:
	add.f64 	%fd1019, %fd1, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r594}, %fd1019;
	}
	and.b32  	%r595, %r594, 2146435072;
	setp.ne.s32	%p432, %r595, 2146435072;
	@%p432 bra 	BB28_376;

	setp.gtu.f64	%p433, %fd234, 0d7FF0000000000000;
	@%p433 bra 	BB28_385;

	and.b32  	%r596, %r7, 2147483647;
	setp.ne.s32	%p434, %r596, 2146435072;
	@%p434 bra 	BB28_380;

	mov.f64 	%fd778, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r597, %temp}, %fd778;
	}
	setp.eq.s32	%p435, %r597, 0;
	@%p435 bra 	BB28_384;

BB28_380:
	and.b32  	%r598, %r23, 2147483647;
	setp.ne.s32	%p436, %r598, 2146435072;
	@%p436 bra 	BB28_381;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r599, %temp}, %fd1;
	}
	setp.ne.s32	%p437, %r599, 0;
	mov.f64 	%fd1019, %fd1018;
	@%p437 bra 	BB28_385;

	shr.s32 	%r600, %r7, 31;
	and.b32  	%r601, %r600, -2146435072;
	add.s32 	%r602, %r601, 2146435072;
	or.b32  	%r603, %r602, -2147483648;
	selp.b32	%r604, %r603, %r602, %p23;
	mov.u32 	%r605, 0;
	mov.b64 	%fd1019, {%r605, %r604};
	bra.uni 	BB28_385;

BB28_376:
	mov.f64 	%fd1019, %fd1018;
	bra.uni 	BB28_385;

BB28_381:
	mov.f64 	%fd1019, %fd1018;
	bra.uni 	BB28_385;

BB28_384:
	setp.gt.f64	%p438, %fd234, 0d3FF0000000000000;
	selp.b32	%r606, 2146435072, 0, %p438;
	xor.b32  	%r607, %r606, 2146435072;
	setp.lt.s32	%p439, %r7, 0;
	selp.b32	%r608, %r607, %r606, %p439;
	setp.eq.f64	%p440, %fd1, 0dBFF0000000000000;
	selp.b32	%r609, 1072693248, %r608, %p440;
	mov.u32 	%r610, 0;
	mov.b64 	%fd1019, {%r610, %r609};

BB28_385:
	selp.f64	%fd603, 0d3FF0000000000000, %fd1019, %p392;
	add.f64 	%fd604, %fd266, 0dC17B120000000000;
	fma.rn.f64 	%fd277, %fd604, %fd603, %fd256;
	@!%p5 bra 	BB28_387;
	bra.uni 	BB28_386;

BB28_386:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r611}, %fd1021;
	}
	xor.b32  	%r612, %r611, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r613, %temp}, %fd1021;
	}
	mov.b64 	%fd1021, {%r613, %r612};

BB28_387:
	@%p72 bra 	BB28_390;
	bra.uni 	BB28_388;

BB28_390:
	selp.b32	%r614, %r5, 0, %p104;
	or.b32  	%r615, %r614, 2146435072;
	setp.lt.s32	%p446, %r8, 0;
	selp.b32	%r616, %r615, %r614, %p446;
	mov.u32 	%r617, 0;
	mov.b64 	%fd1021, {%r617, %r616};
	bra.uni 	BB28_391;

BB28_388:
	setp.gt.s32	%p443, %r5, -1;
	@%p443 bra 	BB28_391;

	mov.f64 	%fd777, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd606, %fd777;
	setp.neu.f64	%p444, %fd606, 0d4008000000000000;
	selp.f64	%fd1021, 0dFFF8000000000000, %fd1021, %p444;

BB28_391:
	add.f64 	%fd725, %fd442, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r983}, %fd725;
	}
	and.b32  	%r982, %r983, 2146435072;
	setp.ne.s32	%p700, %r982, 2146435072;
	@%p700 bra 	BB28_392;

	add.f64 	%fd1022, %fd442, 0d4008000000000000;
	setp.gtu.f64	%p448, %fd26, 0d7FF0000000000000;
	@%p448 bra 	BB28_401;

	and.b32  	%r618, %r8, 2147483647;
	setp.ne.s32	%p449, %r618, 2146435072;
	@%p449 bra 	BB28_396;

	mov.f64 	%fd776, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r619, %temp}, %fd776;
	}
	setp.eq.s32	%p450, %r619, 0;
	@%p450 bra 	BB28_400;

BB28_396:
	and.b32  	%r620, %r5, 2147483647;
	setp.ne.s32	%p451, %r620, 2146435072;
	@%p451 bra 	BB28_397;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r621, %temp}, %fd442;
	}
	setp.ne.s32	%p452, %r621, 0;
	mov.f64 	%fd1022, %fd1021;
	@%p452 bra 	BB28_401;

	shr.s32 	%r622, %r8, 31;
	and.b32  	%r623, %r622, -2146435072;
	add.s32 	%r624, %r623, 2146435072;
	or.b32  	%r625, %r624, -2147483648;
	selp.b32	%r626, %r625, %r624, %p5;
	mov.u32 	%r627, 0;
	mov.b64 	%fd1022, {%r627, %r626};
	bra.uni 	BB28_401;

BB28_392:
	mov.f64 	%fd1022, %fd1021;
	bra.uni 	BB28_401;

BB28_397:
	mov.f64 	%fd1022, %fd1021;
	bra.uni 	BB28_401;

BB28_400:
	setp.gt.f64	%p453, %fd26, 0d3FF0000000000000;
	selp.b32	%r628, 2146435072, 0, %p453;
	xor.b32  	%r629, %r628, 2146435072;
	setp.lt.s32	%p454, %r8, 0;
	selp.b32	%r630, %r629, %r628, %p454;
	setp.eq.f64	%p455, %fd442, 0dBFF0000000000000;
	selp.b32	%r631, 1072693248, %r630, %p455;
	mov.u32 	%r632, 0;
	mov.b64 	%fd1022, {%r632, %r631};

BB28_401:
	mov.f64 	%fd726, 0d4022000000000000;
	selp.f64	%fd286, 0d3FF0000000000000, %fd1022, %p86;
	// Callseq Start 627
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd726;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1024, [retval0+0];
	
	//{
	}// Callseq End 627
	and.pred  	%p24, %p376, %p121;
	@!%p24 bra 	BB28_403;
	bra.uni 	BB28_402;

BB28_402:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r633}, %fd1024;
	}
	xor.b32  	%r634, %r633, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r635, %temp}, %fd1024;
	}
	mov.b64 	%fd1024, {%r635, %r634};

BB28_403:
	@%p378 bra 	BB28_406;
	bra.uni 	BB28_404;

BB28_406:
	selp.b32	%r636, %r23, 0, %p121;
	or.b32  	%r637, %r636, 2146435072;
	setp.lt.s32	%p463, %r10, 0;
	selp.b32	%r638, %r637, %r636, %p463;
	mov.u32 	%r639, 0;
	mov.b64 	%fd1024, {%r639, %r638};
	bra.uni 	BB28_407;

BB28_404:
	setp.gt.s32	%p460, %r23, -1;
	@%p460 bra 	BB28_407;

	mov.f64 	%fd774, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd610, %fd774;
	setp.neu.f64	%p461, %fd610, 0d4022000000000000;
	selp.f64	%fd1024, 0dFFF8000000000000, %fd1024, %p461;

BB28_407:
	add.f64 	%fd1025, %fd1, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r640}, %fd1025;
	}
	and.b32  	%r641, %r640, 2146435072;
	setp.ne.s32	%p464, %r641, 2146435072;
	@%p464 bra 	BB28_408;

	setp.gtu.f64	%p465, %fd234, 0d7FF0000000000000;
	@%p465 bra 	BB28_417;

	and.b32  	%r642, %r10, 2147483647;
	setp.ne.s32	%p466, %r642, 2146435072;
	@%p466 bra 	BB28_412;

	mov.f64 	%fd773, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r643, %temp}, %fd773;
	}
	setp.eq.s32	%p467, %r643, 0;
	@%p467 bra 	BB28_416;

BB28_412:
	and.b32  	%r644, %r23, 2147483647;
	setp.ne.s32	%p468, %r644, 2146435072;
	@%p468 bra 	BB28_413;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r645, %temp}, %fd1;
	}
	setp.ne.s32	%p469, %r645, 0;
	mov.f64 	%fd1025, %fd1024;
	@%p469 bra 	BB28_417;

	shr.s32 	%r646, %r10, 31;
	and.b32  	%r647, %r646, -2146435072;
	add.s32 	%r648, %r647, 2146435072;
	or.b32  	%r649, %r648, -2147483648;
	selp.b32	%r650, %r649, %r648, %p24;
	mov.u32 	%r651, 0;
	mov.b64 	%fd1025, {%r651, %r650};
	bra.uni 	BB28_417;

BB28_408:
	mov.f64 	%fd1025, %fd1024;
	bra.uni 	BB28_417;

BB28_413:
	mov.f64 	%fd1025, %fd1024;
	bra.uni 	BB28_417;

BB28_416:
	setp.gt.f64	%p470, %fd234, 0d3FF0000000000000;
	selp.b32	%r652, 2146435072, 0, %p470;
	xor.b32  	%r653, %r652, 2146435072;
	setp.lt.s32	%p471, %r10, 0;
	selp.b32	%r654, %r653, %r652, %p471;
	setp.eq.f64	%p472, %fd1, 0dBFF0000000000000;
	selp.b32	%r655, 1072693248, %r654, %p472;
	mov.u32 	%r656, 0;
	mov.b64 	%fd1025, {%r656, %r655};

BB28_417:
	mul.f64 	%fd727, %fd442, 0dC1AE140000000000;
	selp.f64	%fd612, 0d3FF0000000000000, %fd1025, %p392;
	mul.f64 	%fd613, %fd265, 0dC1C0EB4000000000;
	fma.rn.f64 	%fd614, %fd286, 0d41B68F0000000000, %fd613;
	sub.f64 	%fd615, %fd614, %fd727;
	add.f64 	%fd616, %fd615, 0dC17E140000000000;
	fma.rn.f64 	%fd297, %fd616, %fd612, %fd277;
	@!%p7 bra 	BB28_419;
	bra.uni 	BB28_418;

BB28_418:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r657}, %fd1027;
	}
	xor.b32  	%r658, %r657, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r659, %temp}, %fd1027;
	}
	mov.b64 	%fd1027, {%r659, %r658};

BB28_419:
	@%p72 bra 	BB28_422;
	bra.uni 	BB28_420;

BB28_422:
	selp.b32	%r660, %r5, 0, %p138;
	or.b32  	%r661, %r660, 2146435072;
	setp.lt.s32	%p478, %r11, 0;
	selp.b32	%r662, %r661, %r660, %p478;
	mov.u32 	%r663, 0;
	mov.b64 	%fd1027, {%r663, %r662};
	bra.uni 	BB28_423;

BB28_420:
	setp.gt.s32	%p475, %r5, -1;
	@%p475 bra 	BB28_423;

	mov.f64 	%fd772, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd618, %fd772;
	setp.neu.f64	%p476, %fd618, 0d4010000000000000;
	selp.f64	%fd1027, 0dFFF8000000000000, %fd1027, %p476;

BB28_423:
	add.f64 	%fd728, %fd442, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r985}, %fd728;
	}
	and.b32  	%r984, %r985, 2146435072;
	setp.ne.s32	%p701, %r984, 2146435072;
	@%p701 bra 	BB28_424;

	add.f64 	%fd1028, %fd442, 0d4010000000000000;
	setp.gtu.f64	%p480, %fd26, 0d7FF0000000000000;
	@%p480 bra 	BB28_433;

	and.b32  	%r664, %r11, 2147483647;
	setp.ne.s32	%p481, %r664, 2146435072;
	@%p481 bra 	BB28_428;

	mov.f64 	%fd771, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r665, %temp}, %fd771;
	}
	setp.eq.s32	%p482, %r665, 0;
	@%p482 bra 	BB28_432;

BB28_428:
	and.b32  	%r666, %r5, 2147483647;
	setp.ne.s32	%p483, %r666, 2146435072;
	@%p483 bra 	BB28_429;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r667, %temp}, %fd442;
	}
	setp.ne.s32	%p484, %r667, 0;
	mov.f64 	%fd1028, %fd1027;
	@%p484 bra 	BB28_433;

	shr.s32 	%r668, %r11, 31;
	and.b32  	%r669, %r668, -2146435072;
	add.s32 	%r670, %r669, 2146435072;
	or.b32  	%r671, %r670, -2147483648;
	selp.b32	%r672, %r671, %r670, %p7;
	mov.u32 	%r673, 0;
	mov.b64 	%fd1028, {%r673, %r672};
	bra.uni 	BB28_433;

BB28_424:
	mov.f64 	%fd1028, %fd1027;
	bra.uni 	BB28_433;

BB28_429:
	mov.f64 	%fd1028, %fd1027;
	bra.uni 	BB28_433;

BB28_432:
	setp.gt.f64	%p485, %fd26, 0d3FF0000000000000;
	selp.b32	%r674, 2146435072, 0, %p485;
	xor.b32  	%r675, %r674, 2146435072;
	setp.lt.s32	%p486, %r11, 0;
	selp.b32	%r676, %r675, %r674, %p486;
	setp.eq.f64	%p487, %fd442, 0dBFF0000000000000;
	selp.b32	%r677, 1072693248, %r676, %p487;
	mov.u32 	%r678, 0;
	mov.b64 	%fd1028, {%r678, %r677};

BB28_433:
	mul.f64 	%fd730, %fd442, 0d41AD9BB000000000;
	mov.f64 	%fd729, 0d4020000000000000;
	selp.f64	%fd306, 0d3FF0000000000000, %fd1028, %p86;
	mul.f64 	%fd620, %fd306, 0dC1C634C400000000;
	fma.rn.f64 	%fd621, %fd286, 0d41D634C400000000, %fd620;
	fma.rn.f64 	%fd622, %fd265, 0dC1CD9BB000000000, %fd621;
	add.f64 	%fd307, %fd730, %fd622;
	// Callseq Start 628
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd729;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1030, [retval0+0];
	
	//{
	}// Callseq End 628
	and.pred  	%p25, %p376, %p155;
	@!%p25 bra 	BB28_435;
	bra.uni 	BB28_434;

BB28_434:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r679}, %fd1030;
	}
	xor.b32  	%r680, %r679, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r681, %temp}, %fd1030;
	}
	mov.b64 	%fd1030, {%r681, %r680};

BB28_435:
	@%p378 bra 	BB28_438;
	bra.uni 	BB28_436;

BB28_438:
	selp.b32	%r682, %r23, 0, %p155;
	or.b32  	%r683, %r682, 2146435072;
	setp.lt.s32	%p495, %r13, 0;
	selp.b32	%r684, %r683, %r682, %p495;
	mov.u32 	%r685, 0;
	mov.b64 	%fd1030, {%r685, %r684};
	bra.uni 	BB28_439;

BB28_436:
	setp.gt.s32	%p492, %r23, -1;
	@%p492 bra 	BB28_439;

	mov.f64 	%fd769, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd625, %fd769;
	setp.neu.f64	%p493, %fd625, 0d4020000000000000;
	selp.f64	%fd1030, 0dFFF8000000000000, %fd1030, %p493;

BB28_439:
	add.f64 	%fd1031, %fd1, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r686}, %fd1031;
	}
	and.b32  	%r687, %r686, 2146435072;
	setp.ne.s32	%p496, %r687, 2146435072;
	@%p496 bra 	BB28_440;

	setp.gtu.f64	%p497, %fd234, 0d7FF0000000000000;
	@%p497 bra 	BB28_449;

	and.b32  	%r688, %r13, 2147483647;
	setp.ne.s32	%p498, %r688, 2146435072;
	@%p498 bra 	BB28_444;

	mov.f64 	%fd768, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r689, %temp}, %fd768;
	}
	setp.eq.s32	%p499, %r689, 0;
	@%p499 bra 	BB28_448;

BB28_444:
	and.b32  	%r690, %r23, 2147483647;
	setp.ne.s32	%p500, %r690, 2146435072;
	@%p500 bra 	BB28_445;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r691, %temp}, %fd1;
	}
	setp.ne.s32	%p501, %r691, 0;
	mov.f64 	%fd1031, %fd1030;
	@%p501 bra 	BB28_449;

	shr.s32 	%r692, %r13, 31;
	and.b32  	%r693, %r692, -2146435072;
	add.s32 	%r694, %r693, 2146435072;
	or.b32  	%r695, %r694, -2147483648;
	selp.b32	%r696, %r695, %r694, %p25;
	mov.u32 	%r697, 0;
	mov.b64 	%fd1031, {%r697, %r696};
	bra.uni 	BB28_449;

BB28_440:
	mov.f64 	%fd1031, %fd1030;
	bra.uni 	BB28_449;

BB28_445:
	mov.f64 	%fd1031, %fd1030;
	bra.uni 	BB28_449;

BB28_448:
	setp.gt.f64	%p502, %fd234, 0d3FF0000000000000;
	selp.b32	%r698, 2146435072, 0, %p502;
	xor.b32  	%r699, %r698, 2146435072;
	setp.lt.s32	%p503, %r13, 0;
	selp.b32	%r700, %r699, %r698, %p503;
	setp.eq.f64	%p504, %fd1, 0dBFF0000000000000;
	selp.b32	%r701, 1072693248, %r700, %p504;
	mov.u32 	%r702, 0;
	mov.b64 	%fd1031, {%r702, %r701};

BB28_449:
	selp.f64	%fd627, 0d3FF0000000000000, %fd1031, %p392;
	add.f64 	%fd628, %fd307, 0dC170EB4000000000;
	fma.rn.f64 	%fd318, %fd628, %fd627, %fd297;
	@!%p9 bra 	BB28_451;
	bra.uni 	BB28_450;

BB28_450:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r703}, %fd1033;
	}
	xor.b32  	%r704, %r703, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r705, %temp}, %fd1033;
	}
	mov.b64 	%fd1033, {%r705, %r704};

BB28_451:
	@%p72 bra 	BB28_454;
	bra.uni 	BB28_452;

BB28_454:
	selp.b32	%r706, %r5, 0, %p172;
	or.b32  	%r707, %r706, 2146435072;
	setp.lt.s32	%p510, %r14, 0;
	selp.b32	%r708, %r707, %r706, %p510;
	mov.u32 	%r709, 0;
	mov.b64 	%fd1033, {%r709, %r708};
	bra.uni 	BB28_455;

BB28_452:
	setp.gt.s32	%p507, %r5, -1;
	@%p507 bra 	BB28_455;

	mov.f64 	%fd767, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd630, %fd767;
	setp.neu.f64	%p508, %fd630, 0d4014000000000000;
	selp.f64	%fd1033, 0dFFF8000000000000, %fd1033, %p508;

BB28_455:
	add.f64 	%fd731, %fd442, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r987}, %fd731;
	}
	and.b32  	%r986, %r987, 2146435072;
	setp.ne.s32	%p702, %r986, 2146435072;
	@%p702 bra 	BB28_456;

	add.f64 	%fd1034, %fd442, 0d4014000000000000;
	setp.gtu.f64	%p512, %fd26, 0d7FF0000000000000;
	@%p512 bra 	BB28_465;

	and.b32  	%r710, %r14, 2147483647;
	setp.ne.s32	%p513, %r710, 2146435072;
	@%p513 bra 	BB28_460;

	mov.f64 	%fd766, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r711, %temp}, %fd766;
	}
	setp.eq.s32	%p514, %r711, 0;
	@%p514 bra 	BB28_464;

BB28_460:
	and.b32  	%r712, %r5, 2147483647;
	setp.ne.s32	%p515, %r712, 2146435072;
	@%p515 bra 	BB28_461;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r713, %temp}, %fd442;
	}
	setp.ne.s32	%p516, %r713, 0;
	mov.f64 	%fd1034, %fd1033;
	@%p516 bra 	BB28_465;

	shr.s32 	%r714, %r14, 31;
	and.b32  	%r715, %r714, -2146435072;
	add.s32 	%r716, %r715, 2146435072;
	or.b32  	%r717, %r716, -2147483648;
	selp.b32	%r718, %r717, %r716, %p9;
	mov.u32 	%r719, 0;
	mov.b64 	%fd1034, {%r719, %r718};
	bra.uni 	BB28_465;

BB28_456:
	mov.f64 	%fd1034, %fd1033;
	bra.uni 	BB28_465;

BB28_461:
	mov.f64 	%fd1034, %fd1033;
	bra.uni 	BB28_465;

BB28_464:
	setp.gt.f64	%p517, %fd26, 0d3FF0000000000000;
	selp.b32	%r720, 2146435072, 0, %p517;
	xor.b32  	%r721, %r720, 2146435072;
	setp.lt.s32	%p518, %r14, 0;
	selp.b32	%r722, %r721, %r720, %p518;
	setp.eq.f64	%p519, %fd442, 0dBFF0000000000000;
	selp.b32	%r723, 1072693248, %r722, %p519;
	mov.u32 	%r724, 0;
	mov.b64 	%fd1034, {%r724, %r723};

BB28_465:
	mov.f64 	%fd732, 0d401C000000000000;
	selp.f64	%fd327, 0d3FF0000000000000, %fd1034, %p86;
	// Callseq Start 629
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd732;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1036, [retval0+0];
	
	//{
	}// Callseq End 629
	and.pred  	%p26, %p376, %p189;
	@!%p26 bra 	BB28_467;
	bra.uni 	BB28_466;

BB28_466:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r725}, %fd1036;
	}
	xor.b32  	%r726, %r725, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r727, %temp}, %fd1036;
	}
	mov.b64 	%fd1036, {%r727, %r726};

BB28_467:
	@%p378 bra 	BB28_470;
	bra.uni 	BB28_468;

BB28_470:
	selp.b32	%r728, %r23, 0, %p189;
	or.b32  	%r729, %r728, 2146435072;
	setp.lt.s32	%p527, %r16, 0;
	selp.b32	%r730, %r729, %r728, %p527;
	mov.u32 	%r731, 0;
	mov.b64 	%fd1036, {%r731, %r730};
	bra.uni 	BB28_471;

BB28_468:
	setp.gt.s32	%p524, %r23, -1;
	@%p524 bra 	BB28_471;

	mov.f64 	%fd764, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd634, %fd764;
	setp.neu.f64	%p525, %fd634, 0d401C000000000000;
	selp.f64	%fd1036, 0dFFF8000000000000, %fd1036, %p525;

BB28_471:
	add.f64 	%fd1037, %fd1, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r732}, %fd1037;
	}
	and.b32  	%r733, %r732, 2146435072;
	setp.ne.s32	%p528, %r733, 2146435072;
	@%p528 bra 	BB28_472;

	setp.gtu.f64	%p529, %fd234, 0d7FF0000000000000;
	@%p529 bra 	BB28_481;

	and.b32  	%r734, %r16, 2147483647;
	setp.ne.s32	%p530, %r734, 2146435072;
	@%p530 bra 	BB28_476;

	mov.f64 	%fd763, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r735, %temp}, %fd763;
	}
	setp.eq.s32	%p531, %r735, 0;
	@%p531 bra 	BB28_480;

BB28_476:
	and.b32  	%r736, %r23, 2147483647;
	setp.ne.s32	%p532, %r736, 2146435072;
	@%p532 bra 	BB28_477;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r737, %temp}, %fd1;
	}
	setp.ne.s32	%p533, %r737, 0;
	mov.f64 	%fd1037, %fd1036;
	@%p533 bra 	BB28_481;

	shr.s32 	%r738, %r16, 31;
	and.b32  	%r739, %r738, -2146435072;
	add.s32 	%r740, %r739, 2146435072;
	or.b32  	%r741, %r740, -2147483648;
	selp.b32	%r742, %r741, %r740, %p26;
	mov.u32 	%r743, 0;
	mov.b64 	%fd1037, {%r743, %r742};
	bra.uni 	BB28_481;

BB28_472:
	mov.f64 	%fd1037, %fd1036;
	bra.uni 	BB28_481;

BB28_477:
	mov.f64 	%fd1037, %fd1036;
	bra.uni 	BB28_481;

BB28_480:
	setp.gt.f64	%p534, %fd234, 0d3FF0000000000000;
	selp.b32	%r744, 2146435072, 0, %p534;
	xor.b32  	%r745, %r744, 2146435072;
	setp.lt.s32	%p535, %r16, 0;
	selp.b32	%r746, %r745, %r744, %p535;
	setp.eq.f64	%p536, %fd1, 0dBFF0000000000000;
	selp.b32	%r747, 1072693248, %r746, %p536;
	mov.u32 	%r748, 0;
	mov.b64 	%fd1037, {%r748, %r747};

BB28_481:
	mul.f64 	%fd733, %fd442, 0dC19D010000000000;
	selp.f64	%fd636, 0d3FF0000000000000, %fd1037, %p392;
	mul.f64 	%fd637, %fd306, 0dC1E308A800000000;
	fma.rn.f64 	%fd638, %fd327, 0d41CE744000000000, %fd637;
	fma.rn.f64 	%fd639, %fd286, 0d41E0EB4000000000, %fd638;
	fma.rn.f64 	%fd640, %fd265, 0dC1C960E000000000, %fd639;
	sub.f64 	%fd641, %fd640, %fd733;
	add.f64 	%fd642, %fd641, 0dC14EF00000000000;
	fma.rn.f64 	%fd338, %fd642, %fd636, %fd318;
	@!%p11 bra 	BB28_483;
	bra.uni 	BB28_482;

BB28_482:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r749}, %fd1039;
	}
	xor.b32  	%r750, %r749, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r751, %temp}, %fd1039;
	}
	mov.b64 	%fd1039, {%r751, %r750};

BB28_483:
	@%p72 bra 	BB28_486;
	bra.uni 	BB28_484;

BB28_486:
	selp.b32	%r752, %r5, 0, %p206;
	or.b32  	%r753, %r752, 2146435072;
	setp.lt.s32	%p542, %r17, 0;
	selp.b32	%r754, %r753, %r752, %p542;
	mov.u32 	%r755, 0;
	mov.b64 	%fd1039, {%r755, %r754};
	bra.uni 	BB28_487;

BB28_484:
	setp.gt.s32	%p539, %r5, -1;
	@%p539 bra 	BB28_487;

	mov.f64 	%fd762, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd644, %fd762;
	setp.neu.f64	%p540, %fd644, 0d4018000000000000;
	selp.f64	%fd1039, 0dFFF8000000000000, %fd1039, %p540;

BB28_487:
	add.f64 	%fd830, %fd442, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1011}, %fd830;
	}
	and.b32  	%r1010, %r1011, 2146435072;
	setp.ne.s32	%p706, %r1010, 2146435072;
	@%p706 bra 	BB28_488;

	add.f64 	%fd1040, %fd442, 0d4018000000000000;
	setp.gtu.f64	%p544, %fd26, 0d7FF0000000000000;
	@%p544 bra 	BB28_497;

	and.b32  	%r756, %r17, 2147483647;
	setp.ne.s32	%p545, %r756, 2146435072;
	@%p545 bra 	BB28_492;

	mov.f64 	%fd761, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r757, %temp}, %fd761;
	}
	setp.eq.s32	%p546, %r757, 0;
	@%p546 bra 	BB28_496;

BB28_492:
	and.b32  	%r758, %r5, 2147483647;
	setp.ne.s32	%p547, %r758, 2146435072;
	@%p547 bra 	BB28_493;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r759, %temp}, %fd442;
	}
	setp.ne.s32	%p548, %r759, 0;
	mov.f64 	%fd1040, %fd1039;
	@%p548 bra 	BB28_497;

	shr.s32 	%r760, %r17, 31;
	and.b32  	%r761, %r760, -2146435072;
	add.s32 	%r762, %r761, 2146435072;
	or.b32  	%r763, %r762, -2147483648;
	selp.b32	%r764, %r763, %r762, %p11;
	mov.u32 	%r765, 0;
	mov.b64 	%fd1040, {%r765, %r764};
	bra.uni 	BB28_497;

BB28_488:
	mov.f64 	%fd1040, %fd1039;
	bra.uni 	BB28_497;

BB28_493:
	mov.f64 	%fd1040, %fd1039;
	bra.uni 	BB28_497;

BB28_496:
	setp.gt.f64	%p549, %fd26, 0d3FF0000000000000;
	selp.b32	%r766, 2146435072, 0, %p549;
	xor.b32  	%r767, %r766, 2146435072;
	setp.lt.s32	%p550, %r17, 0;
	selp.b32	%r768, %r767, %r766, %p550;
	setp.eq.f64	%p551, %fd442, 0dBFF0000000000000;
	selp.b32	%r769, 1072693248, %r768, %p551;
	mov.u32 	%r770, 0;
	mov.b64 	%fd1040, {%r770, %r769};

BB28_497:
	mul.f64 	%fd735, %fd442, 0d41768F0000000000;
	mov.f64 	%fd734, 0d4018000000000000;
	selp.f64	%fd347, 0d3FF0000000000000, %fd1040, %p86;
	mul.f64 	%fd646, %fd347, 0dC1CD9BB000000000;
	fma.rn.f64 	%fd647, %fd327, 0d41E634C400000000, %fd646;
	fma.rn.f64 	%fd648, %fd306, 0dC1E8AC6800000000, %fd647;
	fma.rn.f64 	%fd649, %fd286, 0d41D8AC6800000000, %fd648;
	fma.rn.f64 	%fd650, %fd265, 0dC1B5261000000000, %fd649;
	add.f64 	%fd348, %fd735, %fd650;
	// Callseq Start 630
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd734;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1042, [retval0+0];
	
	//{
	}// Callseq End 630
	and.pred  	%p27, %p376, %p206;
	@!%p27 bra 	BB28_499;
	bra.uni 	BB28_498;

BB28_498:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r771}, %fd1042;
	}
	xor.b32  	%r772, %r771, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r773, %temp}, %fd1042;
	}
	mov.b64 	%fd1042, {%r773, %r772};

BB28_499:
	@%p378 bra 	BB28_502;
	bra.uni 	BB28_500;

BB28_502:
	selp.b32	%r774, %r23, 0, %p206;
	or.b32  	%r775, %r774, 2146435072;
	setp.lt.s32	%p559, %r17, 0;
	selp.b32	%r776, %r775, %r774, %p559;
	mov.u32 	%r777, 0;
	mov.b64 	%fd1042, {%r777, %r776};
	bra.uni 	BB28_503;

BB28_500:
	setp.gt.s32	%p556, %r23, -1;
	@%p556 bra 	BB28_503;

	mov.f64 	%fd759, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd653, %fd759;
	setp.neu.f64	%p557, %fd653, 0d4018000000000000;
	selp.f64	%fd1042, 0dFFF8000000000000, %fd1042, %p557;

BB28_503:
	add.f64 	%fd1043, %fd1, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r778}, %fd1043;
	}
	and.b32  	%r779, %r778, 2146435072;
	setp.ne.s32	%p560, %r779, 2146435072;
	@%p560 bra 	BB28_504;

	setp.gtu.f64	%p561, %fd234, 0d7FF0000000000000;
	@%p561 bra 	BB28_513;

	and.b32  	%r780, %r17, 2147483647;
	setp.ne.s32	%p562, %r780, 2146435072;
	@%p562 bra 	BB28_508;

	mov.f64 	%fd758, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r781, %temp}, %fd758;
	}
	setp.eq.s32	%p563, %r781, 0;
	@%p563 bra 	BB28_512;

BB28_508:
	and.b32  	%r782, %r23, 2147483647;
	setp.ne.s32	%p564, %r782, 2146435072;
	@%p564 bra 	BB28_509;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r783, %temp}, %fd1;
	}
	setp.ne.s32	%p565, %r783, 0;
	mov.f64 	%fd1043, %fd1042;
	@%p565 bra 	BB28_513;

	shr.s32 	%r784, %r17, 31;
	and.b32  	%r785, %r784, -2146435072;
	add.s32 	%r786, %r785, 2146435072;
	or.b32  	%r787, %r786, -2147483648;
	selp.b32	%r788, %r787, %r786, %p27;
	mov.u32 	%r789, 0;
	mov.b64 	%fd1043, {%r789, %r788};
	bra.uni 	BB28_513;

BB28_504:
	mov.f64 	%fd1043, %fd1042;
	bra.uni 	BB28_513;

BB28_509:
	mov.f64 	%fd1043, %fd1042;
	bra.uni 	BB28_513;

BB28_512:
	setp.gt.f64	%p566, %fd234, 0d3FF0000000000000;
	selp.b32	%r790, 2146435072, 0, %p566;
	xor.b32  	%r791, %r790, 2146435072;
	setp.lt.s32	%p567, %r17, 0;
	selp.b32	%r792, %r791, %r790, %p567;
	setp.eq.f64	%p568, %fd1, 0dBFF0000000000000;
	selp.b32	%r793, 1072693248, %r792, %p568;
	mov.u32 	%r794, 0;
	mov.b64 	%fd1043, {%r794, %r793};

BB28_513:
	selp.f64	%fd655, 0d3FF0000000000000, %fd1043, %p392;
	fma.rn.f64 	%fd359, %fd348, %fd655, %fd338;
	@!%p13 bra 	BB28_515;
	bra.uni 	BB28_514;

BB28_514:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r795}, %fd1045;
	}
	xor.b32  	%r796, %r795, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r797, %temp}, %fd1045;
	}
	mov.b64 	%fd1045, {%r797, %r796};

BB28_515:
	@%p72 bra 	BB28_518;
	bra.uni 	BB28_516;

BB28_518:
	selp.b32	%r798, %r5, 0, %p189;
	or.b32  	%r799, %r798, 2146435072;
	setp.lt.s32	%p574, %r16, 0;
	selp.b32	%r800, %r799, %r798, %p574;
	mov.u32 	%r801, 0;
	mov.b64 	%fd1045, {%r801, %r800};
	bra.uni 	BB28_519;

BB28_516:
	setp.gt.s32	%p571, %r5, -1;
	@%p571 bra 	BB28_519;

	mov.f64 	%fd757, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd657, %fd757;
	setp.neu.f64	%p572, %fd657, 0d401C000000000000;
	selp.f64	%fd1045, 0dFFF8000000000000, %fd1045, %p572;

BB28_519:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1013}, %fd151;
	}
	and.b32  	%r1012, %r1013, 2146435072;
	setp.ne.s32	%p707, %r1012, 2146435072;
	@%p707 bra 	BB28_520;

	add.f64 	%fd1046, %fd442, 0d401C000000000000;
	setp.gtu.f64	%p576, %fd26, 0d7FF0000000000000;
	@%p576 bra 	BB28_529;

	and.b32  	%r802, %r16, 2147483647;
	setp.ne.s32	%p577, %r802, 2146435072;
	@%p577 bra 	BB28_524;

	mov.f64 	%fd756, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r803, %temp}, %fd756;
	}
	setp.eq.s32	%p578, %r803, 0;
	@%p578 bra 	BB28_528;

BB28_524:
	and.b32  	%r804, %r5, 2147483647;
	setp.ne.s32	%p579, %r804, 2146435072;
	@%p579 bra 	BB28_525;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r805, %temp}, %fd442;
	}
	setp.ne.s32	%p580, %r805, 0;
	mov.f64 	%fd1046, %fd1045;
	@%p580 bra 	BB28_529;

	shr.s32 	%r806, %r16, 31;
	and.b32  	%r807, %r806, -2146435072;
	add.s32 	%r808, %r807, 2146435072;
	or.b32  	%r809, %r808, -2147483648;
	selp.b32	%r810, %r809, %r808, %p13;
	mov.u32 	%r811, 0;
	mov.b64 	%fd1046, {%r811, %r810};
	bra.uni 	BB28_529;

BB28_520:
	mov.f64 	%fd1046, %fd1045;
	bra.uni 	BB28_529;

BB28_525:
	mov.f64 	%fd1046, %fd1045;
	bra.uni 	BB28_529;

BB28_528:
	setp.gt.f64	%p581, %fd26, 0d3FF0000000000000;
	selp.b32	%r812, 2146435072, 0, %p581;
	xor.b32  	%r813, %r812, 2146435072;
	setp.lt.s32	%p582, %r16, 0;
	selp.b32	%r814, %r813, %r812, %p582;
	setp.eq.f64	%p583, %fd442, 0dBFF0000000000000;
	selp.b32	%r815, 1072693248, %r814, %p583;
	mov.u32 	%r816, 0;
	mov.b64 	%fd1046, {%r816, %r815};

BB28_529:
	mov.f64 	%fd736, 0d4014000000000000;
	selp.f64	%fd368, 0d3FF0000000000000, %fd1046, %p86;
	// Callseq Start 631
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd736;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1048, [retval0+0];
	
	//{
	}// Callseq End 631
	and.pred  	%p28, %p376, %p172;
	@!%p28 bra 	BB28_531;
	bra.uni 	BB28_530;

BB28_530:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r817}, %fd1048;
	}
	xor.b32  	%r818, %r817, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r819, %temp}, %fd1048;
	}
	mov.b64 	%fd1048, {%r819, %r818};

BB28_531:
	@%p378 bra 	BB28_534;
	bra.uni 	BB28_532;

BB28_534:
	selp.b32	%r820, %r23, 0, %p172;
	or.b32  	%r821, %r820, 2146435072;
	setp.lt.s32	%p591, %r14, 0;
	selp.b32	%r822, %r821, %r820, %p591;
	mov.u32 	%r823, 0;
	mov.b64 	%fd1048, {%r823, %r822};
	bra.uni 	BB28_535;

BB28_532:
	setp.gt.s32	%p588, %r23, -1;
	@%p588 bra 	BB28_535;

	mov.f64 	%fd754, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd661, %fd754;
	setp.neu.f64	%p589, %fd661, 0d4014000000000000;
	selp.f64	%fd1048, 0dFFF8000000000000, %fd1048, %p589;

BB28_535:
	add.f64 	%fd1049, %fd1, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r824}, %fd1049;
	}
	and.b32  	%r825, %r824, 2146435072;
	setp.ne.s32	%p592, %r825, 2146435072;
	@%p592 bra 	BB28_536;

	setp.gtu.f64	%p593, %fd234, 0d7FF0000000000000;
	@%p593 bra 	BB28_545;

	and.b32  	%r826, %r14, 2147483647;
	setp.ne.s32	%p594, %r826, 2146435072;
	@%p594 bra 	BB28_540;

	mov.f64 	%fd753, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r827, %temp}, %fd753;
	}
	setp.eq.s32	%p595, %r827, 0;
	@%p595 bra 	BB28_544;

BB28_540:
	and.b32  	%r828, %r23, 2147483647;
	setp.ne.s32	%p596, %r828, 2146435072;
	@%p596 bra 	BB28_541;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r829, %temp}, %fd1;
	}
	setp.ne.s32	%p597, %r829, 0;
	mov.f64 	%fd1049, %fd1048;
	@%p597 bra 	BB28_545;

	shr.s32 	%r830, %r14, 31;
	and.b32  	%r831, %r830, -2146435072;
	add.s32 	%r832, %r831, 2146435072;
	or.b32  	%r833, %r832, -2147483648;
	selp.b32	%r834, %r833, %r832, %p28;
	mov.u32 	%r835, 0;
	mov.b64 	%fd1049, {%r835, %r834};
	bra.uni 	BB28_545;

BB28_536:
	mov.f64 	%fd1049, %fd1048;
	bra.uni 	BB28_545;

BB28_541:
	mov.f64 	%fd1049, %fd1048;
	bra.uni 	BB28_545;

BB28_544:
	setp.gt.f64	%p598, %fd234, 0d3FF0000000000000;
	selp.b32	%r836, 2146435072, 0, %p598;
	xor.b32  	%r837, %r836, 2146435072;
	setp.lt.s32	%p599, %r14, 0;
	selp.b32	%r838, %r837, %r836, %p599;
	setp.eq.f64	%p600, %fd1, 0dBFF0000000000000;
	selp.b32	%r839, 1072693248, %r838, %p600;
	mov.u32 	%r840, 0;
	mov.b64 	%fd1049, {%r840, %r839};

BB28_545:
	selp.f64	%fd663, 0d3FF0000000000000, %fd1049, %p392;
	mul.f64 	%fd664, %fd347, 0dC1E1C3D000000000;
	fma.rn.f64 	%fd665, %fd368, 0d41C44D8000000000, %fd664;
	fma.rn.f64 	%fd666, %fd327, 0d41E7AFC000000000, %fd665;
	fma.rn.f64 	%fd667, %fd306, 0dC1DD9BB000000000, %fd666;
	fma.rn.f64 	%fd668, %fd286, 0d41C0EB4000000000, %fd667;
	fma.rn.f64 	%fd669, %fd265, 0dC18B120000000000, %fd668;
	fma.rn.f64 	%fd379, %fd669, %fd663, %fd359;
	@!%p15 bra 	BB28_547;
	bra.uni 	BB28_546;

BB28_546:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r841}, %fd1051;
	}
	xor.b32  	%r842, %r841, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r843, %temp}, %fd1051;
	}
	mov.b64 	%fd1051, {%r843, %r842};

BB28_547:
	@%p72 bra 	BB28_550;
	bra.uni 	BB28_548;

BB28_550:
	selp.b32	%r844, %r5, 0, %p155;
	or.b32  	%r845, %r844, 2146435072;
	setp.lt.s32	%p606, %r13, 0;
	selp.b32	%r846, %r845, %r844, %p606;
	mov.u32 	%r847, 0;
	mov.b64 	%fd1051, {%r847, %r846};
	bra.uni 	BB28_551;

BB28_548:
	setp.gt.s32	%p603, %r5, -1;
	@%p603 bra 	BB28_551;

	mov.f64 	%fd752, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd671, %fd752;
	setp.neu.f64	%p604, %fd671, 0d4020000000000000;
	selp.f64	%fd1051, 0dFFF8000000000000, %fd1051, %p604;

BB28_551:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1015}, %fd173;
	}
	and.b32  	%r1014, %r1015, 2146435072;
	setp.ne.s32	%p708, %r1014, 2146435072;
	@%p708 bra 	BB28_552;

	add.f64 	%fd1052, %fd442, 0d4020000000000000;
	setp.gtu.f64	%p608, %fd26, 0d7FF0000000000000;
	@%p608 bra 	BB28_561;

	and.b32  	%r848, %r13, 2147483647;
	setp.ne.s32	%p609, %r848, 2146435072;
	@%p609 bra 	BB28_556;

	mov.f64 	%fd751, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r849, %temp}, %fd751;
	}
	setp.eq.s32	%p610, %r849, 0;
	@%p610 bra 	BB28_560;

BB28_556:
	and.b32  	%r850, %r5, 2147483647;
	setp.ne.s32	%p611, %r850, 2146435072;
	@%p611 bra 	BB28_557;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r851, %temp}, %fd442;
	}
	setp.ne.s32	%p612, %r851, 0;
	mov.f64 	%fd1052, %fd1051;
	@%p612 bra 	BB28_561;

	shr.s32 	%r852, %r13, 31;
	and.b32  	%r853, %r852, -2146435072;
	add.s32 	%r854, %r853, 2146435072;
	or.b32  	%r855, %r854, -2147483648;
	selp.b32	%r856, %r855, %r854, %p15;
	mov.u32 	%r857, 0;
	mov.b64 	%fd1052, {%r857, %r856};
	bra.uni 	BB28_561;

BB28_552:
	mov.f64 	%fd1052, %fd1051;
	bra.uni 	BB28_561;

BB28_557:
	mov.f64 	%fd1052, %fd1051;
	bra.uni 	BB28_561;

BB28_560:
	setp.gt.f64	%p613, %fd26, 0d3FF0000000000000;
	selp.b32	%r858, 2146435072, 0, %p613;
	xor.b32  	%r859, %r858, 2146435072;
	setp.lt.s32	%p614, %r13, 0;
	selp.b32	%r860, %r859, %r858, %p614;
	setp.eq.f64	%p615, %fd442, 0dBFF0000000000000;
	selp.b32	%r861, 1072693248, %r860, %p615;
	mov.u32 	%r862, 0;
	mov.b64 	%fd1052, {%r862, %r861};

BB28_561:
	mov.f64 	%fd737, 0d4010000000000000;
	selp.f64	%fd388, 0d3FF0000000000000, %fd1052, %p86;
	mul.f64 	%fd673, %fd388, 0dC1B308A800000000;
	fma.rn.f64 	%fd674, %fd368, 0d41D308A800000000, %fd673;
	fma.rn.f64 	%fd675, %fd347, 0dC1DD9BB000000000, %fd674;
	fma.rn.f64 	%fd676, %fd327, 0d41D634C400000000, %fd675;
	fma.rn.f64 	%fd677, %fd306, 0dC1BFB91800000000, %fd676;
	fma.rn.f64 	%fd389, %fd286, 0d4190EB4000000000, %fd677;
	// Callseq Start 632
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd737;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1054, [retval0+0];
	
	//{
	}// Callseq End 632
	and.pred  	%p29, %p376, %p138;
	@!%p29 bra 	BB28_563;
	bra.uni 	BB28_562;

BB28_562:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd1054;
	}
	xor.b32  	%r864, %r863, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r865, %temp}, %fd1054;
	}
	mov.b64 	%fd1054, {%r865, %r864};

BB28_563:
	@%p378 bra 	BB28_566;
	bra.uni 	BB28_564;

BB28_566:
	selp.b32	%r866, %r23, 0, %p138;
	or.b32  	%r867, %r866, 2146435072;
	setp.lt.s32	%p623, %r11, 0;
	selp.b32	%r868, %r867, %r866, %p623;
	mov.u32 	%r869, 0;
	mov.b64 	%fd1054, {%r869, %r868};
	bra.uni 	BB28_567;

BB28_564:
	setp.gt.s32	%p620, %r23, -1;
	@%p620 bra 	BB28_567;

	mov.f64 	%fd749, 0d4010000000000000;
	cvt.rzi.f64.f64	%fd680, %fd749;
	setp.neu.f64	%p621, %fd680, 0d4010000000000000;
	selp.f64	%fd1054, 0dFFF8000000000000, %fd1054, %p621;

BB28_567:
	add.f64 	%fd1055, %fd1, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r870}, %fd1055;
	}
	and.b32  	%r871, %r870, 2146435072;
	setp.ne.s32	%p624, %r871, 2146435072;
	@%p624 bra 	BB28_568;

	setp.gtu.f64	%p625, %fd234, 0d7FF0000000000000;
	@%p625 bra 	BB28_577;

	and.b32  	%r872, %r11, 2147483647;
	setp.ne.s32	%p626, %r872, 2146435072;
	@%p626 bra 	BB28_572;

	mov.f64 	%fd748, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r873, %temp}, %fd748;
	}
	setp.eq.s32	%p627, %r873, 0;
	@%p627 bra 	BB28_576;

BB28_572:
	and.b32  	%r874, %r23, 2147483647;
	setp.ne.s32	%p628, %r874, 2146435072;
	@%p628 bra 	BB28_573;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r875, %temp}, %fd1;
	}
	setp.ne.s32	%p629, %r875, 0;
	mov.f64 	%fd1055, %fd1054;
	@%p629 bra 	BB28_577;

	shr.s32 	%r876, %r11, 31;
	and.b32  	%r877, %r876, -2146435072;
	add.s32 	%r878, %r877, 2146435072;
	or.b32  	%r879, %r878, -2147483648;
	selp.b32	%r880, %r879, %r878, %p29;
	mov.u32 	%r881, 0;
	mov.b64 	%fd1055, {%r881, %r880};
	bra.uni 	BB28_577;

BB28_568:
	mov.f64 	%fd1055, %fd1054;
	bra.uni 	BB28_577;

BB28_573:
	mov.f64 	%fd1055, %fd1054;
	bra.uni 	BB28_577;

BB28_576:
	setp.gt.f64	%p630, %fd234, 0d3FF0000000000000;
	selp.b32	%r882, 2146435072, 0, %p630;
	xor.b32  	%r883, %r882, 2146435072;
	setp.lt.s32	%p631, %r11, 0;
	selp.b32	%r884, %r883, %r882, %p631;
	setp.eq.f64	%p632, %fd1, 0dBFF0000000000000;
	selp.b32	%r885, 1072693248, %r884, %p632;
	mov.u32 	%r886, 0;
	mov.b64 	%fd1055, {%r886, %r885};

BB28_577:
	selp.f64	%fd682, 0d3FF0000000000000, %fd1055, %p392;
	fma.rn.f64 	%fd400, %fd389, %fd682, %fd379;
	@!%p17 bra 	BB28_579;
	bra.uni 	BB28_578;

BB28_578:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r887}, %fd1057;
	}
	xor.b32  	%r888, %r887, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r889, %temp}, %fd1057;
	}
	mov.b64 	%fd1057, {%r889, %r888};

BB28_579:
	@%p72 bra 	BB28_582;
	bra.uni 	BB28_580;

BB28_582:
	selp.b32	%r890, %r5, 0, %p121;
	or.b32  	%r891, %r890, 2146435072;
	setp.lt.s32	%p638, %r10, 0;
	selp.b32	%r892, %r891, %r890, %p638;
	mov.u32 	%r893, 0;
	mov.b64 	%fd1057, {%r893, %r892};
	bra.uni 	BB28_583;

BB28_580:
	setp.gt.s32	%p635, %r5, -1;
	@%p635 bra 	BB28_583;

	mov.f64 	%fd747, 0d4022000000000000;
	cvt.rzi.f64.f64	%fd684, %fd747;
	setp.neu.f64	%p636, %fd684, 0d4022000000000000;
	selp.f64	%fd1057, 0dFFF8000000000000, %fd1057, %p636;

BB28_583:
	add.f64 	%fd831, %fd442, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1019}, %fd831;
	}
	and.b32  	%r1018, %r1019, 2146435072;
	setp.ne.s32	%p715, %r1018, 2146435072;
	@%p715 bra 	BB28_584;

	add.f64 	%fd1058, %fd442, 0d4022000000000000;
	setp.gtu.f64	%p640, %fd26, 0d7FF0000000000000;
	@%p640 bra 	BB28_593;

	and.b32  	%r894, %r10, 2147483647;
	setp.ne.s32	%p641, %r894, 2146435072;
	@%p641 bra 	BB28_588;

	mov.f64 	%fd746, 0d4022000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r895, %temp}, %fd746;
	}
	setp.eq.s32	%p642, %r895, 0;
	@%p642 bra 	BB28_592;

BB28_588:
	and.b32  	%r896, %r5, 2147483647;
	setp.ne.s32	%p643, %r896, 2146435072;
	@%p643 bra 	BB28_589;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r897, %temp}, %fd442;
	}
	setp.ne.s32	%p644, %r897, 0;
	mov.f64 	%fd1058, %fd1057;
	@%p644 bra 	BB28_593;

	shr.s32 	%r898, %r10, 31;
	and.b32  	%r899, %r898, -2146435072;
	add.s32 	%r900, %r899, 2146435072;
	or.b32  	%r901, %r900, -2147483648;
	selp.b32	%r902, %r901, %r900, %p17;
	mov.u32 	%r903, 0;
	mov.b64 	%fd1058, {%r903, %r902};
	bra.uni 	BB28_593;

BB28_584:
	mov.f64 	%fd1058, %fd1057;
	bra.uni 	BB28_593;

BB28_589:
	mov.f64 	%fd1058, %fd1057;
	bra.uni 	BB28_593;

BB28_592:
	setp.gt.f64	%p645, %fd26, 0d3FF0000000000000;
	selp.b32	%r904, 2146435072, 0, %p645;
	xor.b32  	%r905, %r904, 2146435072;
	setp.lt.s32	%p646, %r10, 0;
	selp.b32	%r906, %r905, %r904, %p646;
	setp.eq.f64	%p647, %fd442, 0dBFF0000000000000;
	selp.b32	%r907, 1072693248, %r906, %p647;
	mov.u32 	%r908, 0;
	mov.b64 	%fd1058, {%r908, %r907};

BB28_593:
	mov.f64 	%fd738, 0d4008000000000000;
	selp.f64	%fd409, 0d3FF0000000000000, %fd1058, %p86;
	// Callseq Start 633
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd738;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1060, [retval0+0];
	
	//{
	}// Callseq End 633
	and.pred  	%p30, %p376, %p104;
	@!%p30 bra 	BB28_595;
	bra.uni 	BB28_594;

BB28_594:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r909}, %fd1060;
	}
	xor.b32  	%r910, %r909, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r911, %temp}, %fd1060;
	}
	mov.b64 	%fd1060, {%r911, %r910};

BB28_595:
	@%p378 bra 	BB28_598;
	bra.uni 	BB28_596;

BB28_598:
	selp.b32	%r912, %r23, 0, %p104;
	or.b32  	%r913, %r912, 2146435072;
	setp.lt.s32	%p655, %r8, 0;
	selp.b32	%r914, %r913, %r912, %p655;
	mov.u32 	%r915, 0;
	mov.b64 	%fd1060, {%r915, %r914};
	bra.uni 	BB28_599;

BB28_596:
	setp.gt.s32	%p652, %r23, -1;
	@%p652 bra 	BB28_599;

	mov.f64 	%fd745, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd688, %fd745;
	setp.neu.f64	%p653, %fd688, 0d4008000000000000;
	selp.f64	%fd1060, 0dFFF8000000000000, %fd1060, %p653;

BB28_599:
	add.f64 	%fd1061, %fd1, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r916}, %fd1061;
	}
	and.b32  	%r917, %r916, 2146435072;
	setp.ne.s32	%p656, %r917, 2146435072;
	@%p656 bra 	BB28_600;

	setp.gtu.f64	%p657, %fd234, 0d7FF0000000000000;
	@%p657 bra 	BB28_609;

	and.b32  	%r918, %r8, 2147483647;
	setp.ne.s32	%p658, %r918, 2146435072;
	@%p658 bra 	BB28_604;

	mov.f64 	%fd744, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r919, %temp}, %fd744;
	}
	setp.eq.s32	%p659, %r919, 0;
	@%p659 bra 	BB28_608;

BB28_604:
	and.b32  	%r920, %r23, 2147483647;
	setp.ne.s32	%p660, %r920, 2146435072;
	@%p660 bra 	BB28_605;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r921, %temp}, %fd1;
	}
	setp.ne.s32	%p661, %r921, 0;
	mov.f64 	%fd1061, %fd1060;
	@%p661 bra 	BB28_609;

	shr.s32 	%r922, %r8, 31;
	and.b32  	%r923, %r922, -2146435072;
	add.s32 	%r924, %r923, 2146435072;
	or.b32  	%r925, %r924, -2147483648;
	selp.b32	%r926, %r925, %r924, %p30;
	mov.u32 	%r927, 0;
	mov.b64 	%fd1061, {%r927, %r926};
	bra.uni 	BB28_609;

BB28_600:
	mov.f64 	%fd1061, %fd1060;
	bra.uni 	BB28_609;

BB28_605:
	mov.f64 	%fd1061, %fd1060;
	bra.uni 	BB28_609;

BB28_608:
	setp.gt.f64	%p662, %fd234, 0d3FF0000000000000;
	selp.b32	%r928, 2146435072, 0, %p662;
	xor.b32  	%r929, %r928, 2146435072;
	setp.lt.s32	%p663, %r8, 0;
	selp.b32	%r930, %r929, %r928, %p663;
	setp.eq.f64	%p664, %fd1, 0dBFF0000000000000;
	selp.b32	%r931, 1072693248, %r930, %p664;
	mov.u32 	%r932, 0;
	mov.b64 	%fd1061, {%r932, %r931};

BB28_609:
	selp.f64	%fd690, 0d3FF0000000000000, %fd1061, %p392;
	mul.f64 	%fd691, %fd388, 0dC1B960E000000000;
	fma.rn.f64 	%fd692, %fd409, 0d41968F0000000000, %fd691;
	fma.rn.f64 	%fd693, %fd368, 0d41C68F0000000000, %fd692;
	fma.rn.f64 	%fd694, %fd347, 0dC1C3BD2000000000, %fd693;
	fma.rn.f64 	%fd695, %fd327, 0d41B0EB4000000000, %fd694;
	fma.rn.f64 	%fd696, %fd306, 0dC1868F0000000000, %fd695;
	fma.rn.f64 	%fd420, %fd696, %fd690, %fd400;
	@!%p19 bra 	BB28_611;
	bra.uni 	BB28_610;

BB28_610:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r933}, %fd1063;
	}
	xor.b32  	%r934, %r933, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r935, %temp}, %fd1063;
	}
	mov.b64 	%fd1063, {%r935, %r934};

BB28_611:
	@%p72 bra 	BB28_614;
	bra.uni 	BB28_612;

BB28_614:
	mov.f64 	%fd921, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1057}, %fd921;
	}
	bfe.u32 	%r1056, %r1057, 20, 11;
	add.s32 	%r1055, %r1056, -1012;
	mov.u64 	%rd28, 4621819117588971520;
	shl.b64 	%rd27, %rd28, %r1055;
	setp.eq.s64	%p737, %rd27, -9223372036854775808;
	selp.b32	%r936, %r5, 0, %p737;
	or.b32  	%r937, %r936, 2146435072;
	setp.lt.s32	%p670, %r1057, 0;
	selp.b32	%r938, %r937, %r936, %p670;
	mov.u32 	%r939, 0;
	mov.b64 	%fd1063, {%r939, %r938};
	bra.uni 	BB28_615;

BB28_612:
	setp.gt.s32	%p667, %r5, -1;
	@%p667 bra 	BB28_615;

	mov.f64 	%fd743, 0d4024000000000000;
	cvt.rzi.f64.f64	%fd698, %fd743;
	setp.neu.f64	%p668, %fd698, 0d4024000000000000;
	selp.f64	%fd1063, 0dFFF8000000000000, %fd1063, %p668;

BB28_615:
	add.f64 	%fd834, %fd442, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1021}, %fd834;
	}
	and.b32  	%r1020, %r1021, 2146435072;
	setp.ne.s32	%p716, %r1020, 2146435072;
	@%p716 bra 	BB28_616;

	add.f64 	%fd1064, %fd442, 0d4024000000000000;
	setp.gtu.f64	%p672, %fd26, 0d7FF0000000000000;
	@%p672 bra 	BB28_625;

	and.b32  	%r940, %r7, 2147483647;
	setp.ne.s32	%p673, %r940, 2146435072;
	@%p673 bra 	BB28_620;

	mov.f64 	%fd742, 0d4024000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r941, %temp}, %fd742;
	}
	setp.eq.s32	%p674, %r941, 0;
	@%p674 bra 	BB28_624;

BB28_620:
	and.b32  	%r942, %r5, 2147483647;
	setp.ne.s32	%p675, %r942, 2146435072;
	@%p675 bra 	BB28_621;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r943, %temp}, %fd442;
	}
	setp.ne.s32	%p676, %r943, 0;
	mov.f64 	%fd1064, %fd1063;
	@%p676 bra 	BB28_625;

	shr.s32 	%r944, %r7, 31;
	and.b32  	%r945, %r944, -2146435072;
	add.s32 	%r946, %r945, 2146435072;
	or.b32  	%r947, %r946, -2147483648;
	selp.b32	%r948, %r947, %r946, %p19;
	mov.u32 	%r949, 0;
	mov.b64 	%fd1064, {%r949, %r948};
	bra.uni 	BB28_625;

BB28_616:
	mov.f64 	%fd1064, %fd1063;
	bra.uni 	BB28_625;

BB28_621:
	mov.f64 	%fd1064, %fd1063;
	bra.uni 	BB28_625;

BB28_624:
	setp.gt.f64	%p677, %fd26, 0d3FF0000000000000;
	selp.b32	%r950, 2146435072, 0, %p677;
	xor.b32  	%r951, %r950, 2146435072;
	setp.lt.s32	%p678, %r7, 0;
	selp.b32	%r952, %r951, %r950, %p678;
	setp.eq.f64	%p679, %fd442, 0dBFF0000000000000;
	selp.b32	%r953, 1072693248, %r952, %p679;
	mov.u32 	%r954, 0;
	mov.b64 	%fd1064, {%r954, %r953};

BB28_625:
	mov.f64 	%fd739, 0d4000000000000000;
	mul.f64 	%fd700, %fd1064, 0dC16B120000000000;
	selp.f64	%fd701, 0dC16B120000000000, %fd700, %p86;
	fma.rn.f64 	%fd702, %fd409, 0d4190EB4000000000, %fd701;
	fma.rn.f64 	%fd703, %fd388, 0dC1A0EB4000000000, %fd702;
	fma.rn.f64 	%fd704, %fd368, 0d41A0EB4000000000, %fd703;
	fma.rn.f64 	%fd705, %fd347, 0dC190EB4000000000, %fd704;
	fma.rn.f64 	%fd429, %fd327, 0d416B120000000000, %fd705;
	// Callseq Start 634
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd234;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd739;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1066, [retval0+0];
	
	//{
	}// Callseq End 634
	and.pred  	%p31, %p376, %p70;
	@!%p31 bra 	BB28_627;
	bra.uni 	BB28_626;

BB28_626:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r955}, %fd1066;
	}
	xor.b32  	%r956, %r955, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r957, %temp}, %fd1066;
	}
	mov.b64 	%fd1066, {%r957, %r956};

BB28_627:
	@%p378 bra 	BB28_630;
	bra.uni 	BB28_628;

BB28_630:
	mov.f64 	%fd920, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1054}, %fd920;
	}
	selp.b32	%r958, %r23, 0, %p70;
	or.b32  	%r959, %r958, 2146435072;
	setp.lt.s32	%p687, %r1054, 0;
	selp.b32	%r960, %r959, %r958, %p687;
	mov.u32 	%r961, 0;
	mov.b64 	%fd1066, {%r961, %r960};
	bra.uni 	BB28_631;

BB28_628:
	setp.gt.s32	%p684, %r23, -1;
	@%p684 bra 	BB28_631;

	mov.f64 	%fd741, 0d4000000000000000;
	cvt.rzi.f64.f64	%fd708, %fd741;
	setp.neu.f64	%p685, %fd708, 0d4000000000000000;
	selp.f64	%fd1066, 0dFFF8000000000000, %fd1066, %p685;

BB28_631:
	add.f64 	%fd1067, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r962}, %fd1067;
	}
	and.b32  	%r963, %r962, 2146435072;
	setp.ne.s32	%p688, %r963, 2146435072;
	@%p688 bra 	BB28_632;

	setp.gtu.f64	%p689, %fd234, 0d7FF0000000000000;
	@%p689 bra 	BB28_641;

	mov.f64 	%fd917, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1051}, %fd917;
	}
	and.b32  	%r964, %r1051, 2147483647;
	setp.ne.s32	%p690, %r964, 2146435072;
	@%p690 bra 	BB28_636;

	mov.f64 	%fd740, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r965, %temp}, %fd740;
	}
	setp.eq.s32	%p691, %r965, 0;
	@%p691 bra 	BB28_640;

BB28_636:
	and.b32  	%r966, %r23, 2147483647;
	setp.ne.s32	%p692, %r966, 2146435072;
	@%p692 bra 	BB28_637;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r967, %temp}, %fd1;
	}
	setp.ne.s32	%p693, %r967, 0;
	mov.f64 	%fd1067, %fd1066;
	@%p693 bra 	BB28_641;

	mov.f64 	%fd918, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1052}, %fd918;
	}
	shr.s32 	%r968, %r1052, 31;
	and.b32  	%r969, %r968, -2146435072;
	add.s32 	%r970, %r969, 2146435072;
	or.b32  	%r971, %r970, -2147483648;
	selp.b32	%r972, %r971, %r970, %p31;
	mov.u32 	%r973, 0;
	mov.b64 	%fd1067, {%r973, %r972};
	bra.uni 	BB28_641;

BB28_632:
	mov.f64 	%fd1067, %fd1066;
	bra.uni 	BB28_641;

BB28_637:
	mov.f64 	%fd1067, %fd1066;
	bra.uni 	BB28_641;

BB28_640:
	mov.f64 	%fd919, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1053}, %fd919;
	}
	setp.gt.f64	%p694, %fd234, 0d3FF0000000000000;
	selp.b32	%r974, 2146435072, 0, %p694;
	xor.b32  	%r975, %r974, 2146435072;
	setp.lt.s32	%p695, %r1053, 0;
	selp.b32	%r976, %r975, %r974, %p695;
	setp.eq.f64	%p696, %fd1, 0dBFF0000000000000;
	selp.b32	%r977, 1072693248, %r976, %p696;
	mov.u32 	%r978, 0;
	mov.b64 	%fd1067, {%r978, %r977};

BB28_641:
	selp.f64	%fd710, 0d3FF0000000000000, %fd1067, %p392;
	fma.rn.f64 	%fd711, %fd429, %fd710, %fd420;
	div.rn.f64 	%fd712, %fd711, 0d40DB120000000000;
	div.rn.f64 	%fd713, %fd233, 0d40DB120000000000;
	sub.f64 	%fd1068, %fd713, %fd712;

BB28_642:
	st.param.f64	[func_retval0+0], %fd1068;
	ret;
}

	// .globl	_ZN2EW25C6SmoothBump_x_T_IntegralEdddd
.visible .func  (.param .b64 func_retval0) _ZN2EW25C6SmoothBump_x_T_IntegralEdddd(
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_0,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_1,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_2,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_3,
	.param .b64 _ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_4
)
{
	.reg .pred 	%p<150>;
	.reg .b32 	%r<207>;
	.reg .f64 	%fd<224>;
	.reg .b64 	%rd<9>;


	ld.param.f64 	%fd105, [_ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_1];
	ld.param.f64 	%fd107, [_ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_2];
	ld.param.f64 	%fd108, [_ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_3];
	ld.param.f64 	%fd109, [_ZN2EW25C6SmoothBump_x_T_IntegralEdddd_param_4];
	div.rn.f64 	%fd110, %fd107, %fd108;
	add.f64 	%fd111, %fd105, 0dBFF0000000000000;
	setp.gt.f64	%p9, %fd110, %fd111;
	selp.f64	%fd1, %fd110, %fd111, %p9;
	div.rn.f64 	%fd112, %fd107, %fd109;
	setp.lt.f64	%p10, %fd112, %fd105;
	selp.f64	%fd2, %fd112, %fd105, %p10;
	setp.lt.f64	%p11, %fd1, %fd105;
	setp.gt.f64	%p12, %fd2, %fd111;
	and.pred  	%p13, %p11, %p12;
	mov.f64 	%fd223, 0d0000000000000000;
	@!%p13 bra 	BB29_130;
	bra.uni 	BB29_1;

BB29_1:
	sub.f64 	%fd3, %fd105, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd3;
	}
	mov.f64 	%fd113, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd113;
	}
	bfe.u32 	%r7, %r2, 20, 11;
	add.s32 	%r8, %r7, -1012;
	mov.u64 	%rd5, 4620693217682128896;
	shl.b64 	%rd1, %rd5, %r8;
	setp.eq.s64	%p14, %rd1, -9223372036854775808;
	abs.f64 	%fd4, %fd3;
	// Callseq Start 635
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd200, [retval0+0];
	
	//{
	}// Callseq End 635
	setp.lt.s32	%p15, %r1, 0;
	and.pred  	%p1, %p15, %p14;
	@!%p1 bra 	BB29_3;
	bra.uni 	BB29_2;

BB29_2:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd200;
	}
	xor.b32  	%r10, %r9, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r11, %temp}, %fd200;
	}
	mov.b64 	%fd200, {%r11, %r10};

BB29_3:
	setp.eq.f64	%p16, %fd3, 0d0000000000000000;
	@%p16 bra 	BB29_6;
	bra.uni 	BB29_4;

BB29_6:
	selp.b32	%r12, %r1, 0, %p14;
	or.b32  	%r13, %r12, 2146435072;
	setp.lt.s32	%p20, %r2, 0;
	selp.b32	%r14, %r13, %r12, %p20;
	mov.u32 	%r15, 0;
	mov.b64 	%fd200, {%r15, %r14};
	bra.uni 	BB29_7;

BB29_4:
	setp.gt.s32	%p17, %r1, -1;
	@%p17 bra 	BB29_7;

	cvt.rzi.f64.f64	%fd115, %fd113;
	setp.neu.f64	%p18, %fd115, 0d4020000000000000;
	selp.f64	%fd200, 0dFFF8000000000000, %fd200, %p18;

BB29_7:
	add.f64 	%fd201, %fd3, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd201;
	}
	and.b32  	%r17, %r16, 2146435072;
	setp.ne.s32	%p21, %r17, 2146435072;
	@%p21 bra 	BB29_8;

	setp.gtu.f64	%p22, %fd4, 0d7FF0000000000000;
	@%p22 bra 	BB29_17;

	and.b32  	%r18, %r2, 2147483647;
	setp.ne.s32	%p23, %r18, 2146435072;
	@%p23 bra 	BB29_12;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd113;
	}
	setp.eq.s32	%p24, %r19, 0;
	@%p24 bra 	BB29_16;

BB29_12:
	and.b32  	%r20, %r1, 2147483647;
	setp.ne.s32	%p25, %r20, 2146435072;
	@%p25 bra 	BB29_13;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd3;
	}
	setp.ne.s32	%p26, %r21, 0;
	mov.f64 	%fd201, %fd200;
	@%p26 bra 	BB29_17;

	shr.s32 	%r22, %r2, 31;
	and.b32  	%r23, %r22, -2146435072;
	add.s32 	%r24, %r23, 2146435072;
	or.b32  	%r25, %r24, -2147483648;
	selp.b32	%r26, %r25, %r24, %p1;
	mov.u32 	%r27, 0;
	mov.b64 	%fd201, {%r27, %r26};
	bra.uni 	BB29_17;

BB29_8:
	mov.f64 	%fd201, %fd200;
	bra.uni 	BB29_17;

BB29_13:
	mov.f64 	%fd201, %fd200;
	bra.uni 	BB29_17;

BB29_16:
	setp.gt.f64	%p27, %fd4, 0d3FF0000000000000;
	selp.b32	%r28, 2146435072, 0, %p27;
	xor.b32  	%r29, %r28, 2146435072;
	setp.lt.s32	%p28, %r2, 0;
	selp.b32	%r30, %r29, %r28, %p28;
	setp.eq.f64	%p29, %fd3, 0dBFF0000000000000;
	selp.b32	%r31, 1072693248, %r30, %p29;
	mov.u32 	%r32, 0;
	mov.b64 	%fd201, {%r32, %r31};

BB29_17:
	setp.eq.f64	%p30, %fd3, 0d3FF0000000000000;
	selp.f64	%fd15, 0d3FF0000000000000, %fd201, %p30;
	add.f64 	%fd117, %fd105, 0d401C000000000000;
	mul.f64 	%fd16, %fd117, 0d40AAD00000000000;
	mov.f64 	%fd118, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd118;
	}
	bfe.u32 	%r33, %r3, 20, 11;
	add.s32 	%r34, %r33, -1012;
	mov.u64 	%rd6, 4619567317775286272;
	shl.b64 	%rd2, %rd6, %r34;
	setp.eq.s64	%p31, %rd2, -9223372036854775808;
	// Callseq Start 636
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd118;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd203, [retval0+0];
	
	//{
	}// Callseq End 636
	and.pred  	%p2, %p15, %p31;
	@!%p2 bra 	BB29_19;
	bra.uni 	BB29_18;

BB29_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd203;
	}
	xor.b32  	%r36, %r35, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd203;
	}
	mov.b64 	%fd203, {%r37, %r36};

BB29_19:
	@%p16 bra 	BB29_22;
	bra.uni 	BB29_20;

BB29_22:
	selp.b32	%r38, %r1, 0, %p31;
	or.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p37, %r3, 0;
	selp.b32	%r40, %r39, %r38, %p37;
	mov.u32 	%r41, 0;
	mov.b64 	%fd203, {%r41, %r40};
	bra.uni 	BB29_23;

BB29_20:
	setp.gt.s32	%p34, %r1, -1;
	@%p34 bra 	BB29_23;

	cvt.rzi.f64.f64	%fd120, %fd118;
	setp.neu.f64	%p35, %fd120, 0d401C000000000000;
	selp.f64	%fd203, 0dFFF8000000000000, %fd203, %p35;

BB29_23:
	add.f64 	%fd204, %fd3, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd204;
	}
	and.b32  	%r43, %r42, 2146435072;
	setp.ne.s32	%p38, %r43, 2146435072;
	@%p38 bra 	BB29_24;

	setp.gtu.f64	%p39, %fd4, 0d7FF0000000000000;
	@%p39 bra 	BB29_33;

	and.b32  	%r44, %r3, 2147483647;
	setp.ne.s32	%p40, %r44, 2146435072;
	@%p40 bra 	BB29_28;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd118;
	}
	setp.eq.s32	%p41, %r45, 0;
	@%p41 bra 	BB29_32;

BB29_28:
	and.b32  	%r46, %r1, 2147483647;
	setp.ne.s32	%p42, %r46, 2146435072;
	@%p42 bra 	BB29_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd3;
	}
	setp.ne.s32	%p43, %r47, 0;
	mov.f64 	%fd204, %fd203;
	@%p43 bra 	BB29_33;

	shr.s32 	%r48, %r3, 31;
	and.b32  	%r49, %r48, -2146435072;
	add.s32 	%r50, %r49, 2146435072;
	or.b32  	%r51, %r50, -2147483648;
	selp.b32	%r52, %r51, %r50, %p2;
	mov.u32 	%r53, 0;
	mov.b64 	%fd204, {%r53, %r52};
	bra.uni 	BB29_33;

BB29_24:
	mov.f64 	%fd204, %fd203;
	bra.uni 	BB29_33;

BB29_29:
	mov.f64 	%fd204, %fd203;
	bra.uni 	BB29_33;

BB29_32:
	setp.gt.f64	%p44, %fd4, 0d3FF0000000000000;
	selp.b32	%r54, 2146435072, 0, %p44;
	xor.b32  	%r55, %r54, 2146435072;
	setp.lt.s32	%p45, %r3, 0;
	selp.b32	%r56, %r55, %r54, %p45;
	setp.eq.f64	%p46, %fd3, 0dBFF0000000000000;
	selp.b32	%r57, 1072693248, %r56, %p46;
	mov.u32 	%r58, 0;
	mov.b64 	%fd204, {%r58, %r57};

BB29_33:
	selp.f64	%fd122, 0d3FF0000000000000, %fd204, %p30;
	mul.f64 	%fd123, %fd16, %fd122;
	fma.rn.f64 	%fd27, %fd15, 0dC0A9230000000000, %fd123;
	add.f64 	%fd124, %fd105, 0d4008000000000000;
	mul.f64 	%fd28, %fd124, 0d40D9230000000000;
	mov.f64 	%fd125, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd125;
	}
	bfe.u32 	%r59, %r4, 20, 11;
	add.s32 	%r60, %r59, -1012;
	mov.u64 	%rd7, 4618441417868443648;
	shl.b64 	%rd3, %rd7, %r60;
	setp.eq.s64	%p48, %rd3, -9223372036854775808;
	// Callseq Start 637
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd125;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd206, [retval0+0];
	
	//{
	}// Callseq End 637
	and.pred  	%p3, %p15, %p48;
	@!%p3 bra 	BB29_35;
	bra.uni 	BB29_34;

BB29_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd206;
	}
	xor.b32  	%r62, %r61, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd206;
	}
	mov.b64 	%fd206, {%r63, %r62};

BB29_35:
	@%p16 bra 	BB29_38;
	bra.uni 	BB29_36;

BB29_38:
	selp.b32	%r64, %r1, 0, %p48;
	or.b32  	%r65, %r64, 2146435072;
	setp.lt.s32	%p54, %r4, 0;
	selp.b32	%r66, %r65, %r64, %p54;
	mov.u32 	%r67, 0;
	mov.b64 	%fd206, {%r67, %r66};
	bra.uni 	BB29_39;

BB29_36:
	setp.gt.s32	%p51, %r1, -1;
	@%p51 bra 	BB29_39;

	cvt.rzi.f64.f64	%fd127, %fd125;
	setp.neu.f64	%p52, %fd127, 0d4018000000000000;
	selp.f64	%fd206, 0dFFF8000000000000, %fd206, %p52;

BB29_39:
	add.f64 	%fd207, %fd3, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd207;
	}
	and.b32  	%r69, %r68, 2146435072;
	setp.ne.s32	%p55, %r69, 2146435072;
	@%p55 bra 	BB29_40;

	setp.gtu.f64	%p56, %fd4, 0d7FF0000000000000;
	@%p56 bra 	BB29_49;

	and.b32  	%r70, %r4, 2147483647;
	setp.ne.s32	%p57, %r70, 2146435072;
	@%p57 bra 	BB29_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd125;
	}
	setp.eq.s32	%p58, %r71, 0;
	@%p58 bra 	BB29_48;

BB29_44:
	and.b32  	%r72, %r1, 2147483647;
	setp.ne.s32	%p59, %r72, 2146435072;
	@%p59 bra 	BB29_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd3;
	}
	setp.ne.s32	%p60, %r73, 0;
	mov.f64 	%fd207, %fd206;
	@%p60 bra 	BB29_49;

	shr.s32 	%r74, %r4, 31;
	and.b32  	%r75, %r74, -2146435072;
	add.s32 	%r76, %r75, 2146435072;
	or.b32  	%r77, %r76, -2147483648;
	selp.b32	%r78, %r77, %r76, %p3;
	mov.u32 	%r79, 0;
	mov.b64 	%fd207, {%r79, %r78};
	bra.uni 	BB29_49;

BB29_40:
	mov.f64 	%fd207, %fd206;
	bra.uni 	BB29_49;

BB29_45:
	mov.f64 	%fd207, %fd206;
	bra.uni 	BB29_49;

BB29_48:
	setp.gt.f64	%p61, %fd4, 0d3FF0000000000000;
	selp.b32	%r80, 2146435072, 0, %p61;
	xor.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p62, %r4, 0;
	selp.b32	%r82, %r81, %r80, %p62;
	setp.eq.f64	%p63, %fd3, 0dBFF0000000000000;
	selp.b32	%r83, 1072693248, %r82, %p63;
	mov.u32 	%r84, 0;
	mov.b64 	%fd207, {%r84, %r83};

BB29_49:
	selp.f64	%fd129, 0d3FF0000000000000, %fd207, %p30;
	mul.f64 	%fd130, %fd28, %fd129;
	sub.f64 	%fd39, %fd27, %fd130;
	mul.f64 	%fd40, %fd105, 0d4008000000000000;
	add.f64 	%fd131, %fd40, 0d4014000000000000;
	mul.f64 	%fd41, %fd131, 0d40DB120000000000;
	mov.f64 	%fd132, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd132;
	}
	bfe.u32 	%r85, %r5, 20, 11;
	add.s32 	%r86, %r85, -1012;
	mov.u64 	%rd8, 4617315517961601024;
	shl.b64 	%rd4, %rd8, %r86;
	setp.eq.s64	%p65, %rd4, -9223372036854775808;
	// Callseq Start 638
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd4;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd132;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd209, [retval0+0];
	
	//{
	}// Callseq End 638
	and.pred  	%p4, %p15, %p65;
	@!%p4 bra 	BB29_51;
	bra.uni 	BB29_50;

BB29_50:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd209;
	}
	xor.b32  	%r88, %r87, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd209;
	}
	mov.b64 	%fd209, {%r89, %r88};

BB29_51:
	@%p16 bra 	BB29_54;
	bra.uni 	BB29_52;

BB29_54:
	selp.b32	%r90, %r1, 0, %p65;
	or.b32  	%r91, %r90, 2146435072;
	setp.lt.s32	%p71, %r5, 0;
	selp.b32	%r92, %r91, %r90, %p71;
	mov.u32 	%r93, 0;
	mov.b64 	%fd209, {%r93, %r92};
	bra.uni 	BB29_55;

BB29_52:
	setp.gt.s32	%p68, %r1, -1;
	@%p68 bra 	BB29_55;

	cvt.rzi.f64.f64	%fd134, %fd132;
	setp.neu.f64	%p69, %fd134, 0d4014000000000000;
	selp.f64	%fd209, 0dFFF8000000000000, %fd209, %p69;

BB29_55:
	add.f64 	%fd210, %fd3, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd210;
	}
	and.b32  	%r95, %r94, 2146435072;
	setp.ne.s32	%p72, %r95, 2146435072;
	@%p72 bra 	BB29_56;

	setp.gtu.f64	%p73, %fd4, 0d7FF0000000000000;
	@%p73 bra 	BB29_65;

	and.b32  	%r96, %r5, 2147483647;
	setp.ne.s32	%p74, %r96, 2146435072;
	@%p74 bra 	BB29_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r97, %temp}, %fd132;
	}
	setp.eq.s32	%p75, %r97, 0;
	@%p75 bra 	BB29_64;

BB29_60:
	and.b32  	%r98, %r1, 2147483647;
	setp.ne.s32	%p76, %r98, 2146435072;
	@%p76 bra 	BB29_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r99, %temp}, %fd3;
	}
	setp.ne.s32	%p77, %r99, 0;
	mov.f64 	%fd210, %fd209;
	@%p77 bra 	BB29_65;

	shr.s32 	%r100, %r5, 31;
	and.b32  	%r101, %r100, -2146435072;
	add.s32 	%r102, %r101, 2146435072;
	or.b32  	%r103, %r102, -2147483648;
	selp.b32	%r104, %r103, %r102, %p4;
	mov.u32 	%r105, 0;
	mov.b64 	%fd210, {%r105, %r104};
	bra.uni 	BB29_65;

BB29_56:
	mov.f64 	%fd210, %fd209;
	bra.uni 	BB29_65;

BB29_61:
	mov.f64 	%fd210, %fd209;
	bra.uni 	BB29_65;

BB29_64:
	setp.gt.f64	%p78, %fd4, 0d3FF0000000000000;
	selp.b32	%r106, 2146435072, 0, %p78;
	xor.b32  	%r107, %r106, 2146435072;
	setp.lt.s32	%p79, %r5, 0;
	selp.b32	%r108, %r107, %r106, %p79;
	setp.eq.f64	%p80, %fd3, 0dBFF0000000000000;
	selp.b32	%r109, 1072693248, %r108, %p80;
	mov.u32 	%r110, 0;
	mov.b64 	%fd210, {%r110, %r109};

BB29_65:
	selp.f64	%fd136, 0d3FF0000000000000, %fd210, %p30;
	fma.rn.f64 	%fd137, %fd41, %fd136, %fd39;
	add.f64 	%fd138, %fd105, 0d3FF0000000000000;
	mul.f64 	%fd52, %fd138, 0d4102543000000000;
	mul.f64 	%fd139, %fd52, %fd3;
	mul.f64 	%fd140, %fd3, %fd139;
	mul.f64 	%fd141, %fd3, %fd140;
	mul.f64 	%fd142, %fd3, %fd141;
	sub.f64 	%fd143, %fd137, %fd142;
	fma.rn.f64 	%fd144, %fd105, 0d4014000000000000, 0d4008000000000000;
	mul.f64 	%fd53, %fd144, 0d40DFFE0000000000;
	mul.f64 	%fd145, %fd53, %fd3;
	mul.f64 	%fd146, %fd3, %fd145;
	fma.rn.f64 	%fd147, %fd3, %fd146, %fd143;
	add.f64 	%fd148, %fd40, 0d3FF0000000000000;
	mul.f64 	%fd54, %fd148, 0d40E1988000000000;
	mul.f64 	%fd149, %fd54, %fd3;
	mul.f64 	%fd150, %fd3, %fd149;
	sub.f64 	%fd151, %fd147, %fd150;
	fma.rn.f64 	%fd152, %fd105, 0d401C000000000000, 0d3FF0000000000000;
	mul.f64 	%fd55, %fd152, 0d40B6580000000000;
	fma.rn.f64 	%fd153, %fd55, %fd3, %fd151;
	mul.f64 	%fd56, %fd105, 0d40B9230000000000;
	sub.f64 	%fd154, %fd153, %fd56;
	mul.f64 	%fd57, %fd15, %fd154;
	sub.f64 	%fd58, %fd105, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd58;
	}
	abs.f64 	%fd59, %fd58;
	// Callseq Start 639
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd59;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd212, [retval0+0];
	
	//{
	}// Callseq End 639
	setp.lt.s32	%p82, %r6, 0;
	and.pred  	%p5, %p82, %p14;
	@!%p5 bra 	BB29_67;
	bra.uni 	BB29_66;

BB29_66:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd212;
	}
	xor.b32  	%r112, %r111, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd212;
	}
	mov.b64 	%fd212, {%r113, %r112};

BB29_67:
	setp.eq.f64	%p84, %fd58, 0d0000000000000000;
	@%p84 bra 	BB29_70;
	bra.uni 	BB29_68;

BB29_70:
	selp.b32	%r114, %r6, 0, %p14;
	or.b32  	%r115, %r114, 2146435072;
	setp.lt.s32	%p88, %r2, 0;
	selp.b32	%r116, %r115, %r114, %p88;
	mov.u32 	%r117, 0;
	mov.b64 	%fd212, {%r117, %r116};
	bra.uni 	BB29_71;

BB29_68:
	setp.gt.s32	%p85, %r6, -1;
	@%p85 bra 	BB29_71;

	mov.f64 	%fd198, 0d4020000000000000;
	cvt.rzi.f64.f64	%fd157, %fd198;
	setp.neu.f64	%p86, %fd157, 0d4020000000000000;
	selp.f64	%fd212, 0dFFF8000000000000, %fd212, %p86;

BB29_71:
	add.f64 	%fd213, %fd58, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r118}, %fd213;
	}
	and.b32  	%r119, %r118, 2146435072;
	setp.ne.s32	%p89, %r119, 2146435072;
	@%p89 bra 	BB29_72;

	setp.gtu.f64	%p90, %fd59, 0d7FF0000000000000;
	@%p90 bra 	BB29_81;

	and.b32  	%r120, %r2, 2147483647;
	setp.ne.s32	%p91, %r120, 2146435072;
	@%p91 bra 	BB29_76;

	mov.f64 	%fd197, 0d4020000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd197;
	}
	setp.eq.s32	%p92, %r121, 0;
	@%p92 bra 	BB29_80;

BB29_76:
	and.b32  	%r122, %r6, 2147483647;
	setp.ne.s32	%p93, %r122, 2146435072;
	@%p93 bra 	BB29_77;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r123, %temp}, %fd58;
	}
	setp.ne.s32	%p94, %r123, 0;
	mov.f64 	%fd213, %fd212;
	@%p94 bra 	BB29_81;

	shr.s32 	%r124, %r2, 31;
	and.b32  	%r125, %r124, -2146435072;
	add.s32 	%r126, %r125, 2146435072;
	or.b32  	%r127, %r126, -2147483648;
	selp.b32	%r128, %r127, %r126, %p5;
	mov.u32 	%r129, 0;
	mov.b64 	%fd213, {%r129, %r128};
	bra.uni 	BB29_81;

BB29_72:
	mov.f64 	%fd213, %fd212;
	bra.uni 	BB29_81;

BB29_77:
	mov.f64 	%fd213, %fd212;
	bra.uni 	BB29_81;

BB29_80:
	setp.gt.f64	%p95, %fd59, 0d3FF0000000000000;
	selp.b32	%r130, 2146435072, 0, %p95;
	xor.b32  	%r131, %r130, 2146435072;
	setp.lt.s32	%p96, %r2, 0;
	selp.b32	%r132, %r131, %r130, %p96;
	setp.eq.f64	%p97, %fd58, 0dBFF0000000000000;
	selp.b32	%r133, 1072693248, %r132, %p97;
	mov.u32 	%r134, 0;
	mov.b64 	%fd213, {%r134, %r133};

BB29_81:
	mov.f64 	%fd191, 0d401C000000000000;
	setp.eq.f64	%p98, %fd58, 0d3FF0000000000000;
	selp.f64	%fd70, 0d3FF0000000000000, %fd213, %p98;
	// Callseq Start 640
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd59;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd215, [retval0+0];
	
	//{
	}// Callseq End 640
	and.pred  	%p6, %p82, %p31;
	@!%p6 bra 	BB29_83;
	bra.uni 	BB29_82;

BB29_82:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd215;
	}
	xor.b32  	%r136, %r135, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r137, %temp}, %fd215;
	}
	mov.b64 	%fd215, {%r137, %r136};

BB29_83:
	@%p84 bra 	BB29_86;
	bra.uni 	BB29_84;

BB29_86:
	selp.b32	%r138, %r6, 0, %p31;
	or.b32  	%r139, %r138, 2146435072;
	setp.lt.s32	%p105, %r3, 0;
	selp.b32	%r140, %r139, %r138, %p105;
	mov.u32 	%r141, 0;
	mov.b64 	%fd215, {%r141, %r140};
	bra.uni 	BB29_87;

BB29_84:
	setp.gt.s32	%p102, %r6, -1;
	@%p102 bra 	BB29_87;

	mov.f64 	%fd196, 0d401C000000000000;
	cvt.rzi.f64.f64	%fd161, %fd196;
	setp.neu.f64	%p103, %fd161, 0d401C000000000000;
	selp.f64	%fd215, 0dFFF8000000000000, %fd215, %p103;

BB29_87:
	add.f64 	%fd216, %fd58, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd216;
	}
	and.b32  	%r143, %r142, 2146435072;
	setp.ne.s32	%p106, %r143, 2146435072;
	@%p106 bra 	BB29_88;

	setp.gtu.f64	%p107, %fd59, 0d7FF0000000000000;
	@%p107 bra 	BB29_97;

	and.b32  	%r144, %r3, 2147483647;
	setp.ne.s32	%p108, %r144, 2146435072;
	@%p108 bra 	BB29_92;

	mov.f64 	%fd195, 0d401C000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r145, %temp}, %fd195;
	}
	setp.eq.s32	%p109, %r145, 0;
	@%p109 bra 	BB29_96;

BB29_92:
	and.b32  	%r146, %r6, 2147483647;
	setp.ne.s32	%p110, %r146, 2146435072;
	@%p110 bra 	BB29_93;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd58;
	}
	setp.ne.s32	%p111, %r147, 0;
	mov.f64 	%fd216, %fd215;
	@%p111 bra 	BB29_97;

	shr.s32 	%r148, %r3, 31;
	and.b32  	%r149, %r148, -2146435072;
	add.s32 	%r150, %r149, 2146435072;
	or.b32  	%r151, %r150, -2147483648;
	selp.b32	%r152, %r151, %r150, %p6;
	mov.u32 	%r153, 0;
	mov.b64 	%fd216, {%r153, %r152};
	bra.uni 	BB29_97;

BB29_88:
	mov.f64 	%fd216, %fd215;
	bra.uni 	BB29_97;

BB29_93:
	mov.f64 	%fd216, %fd215;
	bra.uni 	BB29_97;

BB29_96:
	setp.gt.f64	%p112, %fd59, 0d3FF0000000000000;
	selp.b32	%r154, 2146435072, 0, %p112;
	xor.b32  	%r155, %r154, 2146435072;
	setp.lt.s32	%p113, %r3, 0;
	selp.b32	%r156, %r155, %r154, %p113;
	setp.eq.f64	%p114, %fd58, 0dBFF0000000000000;
	selp.b32	%r157, 1072693248, %r156, %p114;
	mov.u32 	%r158, 0;
	mov.b64 	%fd216, {%r158, %r157};

BB29_97:
	mov.f64 	%fd192, 0d4018000000000000;
	selp.f64	%fd163, 0d3FF0000000000000, %fd216, %p98;
	mul.f64 	%fd164, %fd16, %fd163;
	fma.rn.f64 	%fd81, %fd70, 0dC0A9230000000000, %fd164;
	// Callseq Start 641
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd59;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd192;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd218, [retval0+0];
	
	//{
	}// Callseq End 641
	and.pred  	%p7, %p82, %p48;
	@!%p7 bra 	BB29_99;
	bra.uni 	BB29_98;

BB29_98:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd218;
	}
	xor.b32  	%r160, %r159, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r161, %temp}, %fd218;
	}
	mov.b64 	%fd218, {%r161, %r160};

BB29_99:
	@%p84 bra 	BB29_102;
	bra.uni 	BB29_100;

BB29_102:
	selp.b32	%r162, %r6, 0, %p48;
	or.b32  	%r163, %r162, 2146435072;
	setp.lt.s32	%p122, %r4, 0;
	selp.b32	%r164, %r163, %r162, %p122;
	mov.u32 	%r165, 0;
	mov.b64 	%fd218, {%r165, %r164};
	bra.uni 	BB29_103;

BB29_100:
	setp.gt.s32	%p119, %r6, -1;
	@%p119 bra 	BB29_103;

	mov.f64 	%fd194, 0d4018000000000000;
	cvt.rzi.f64.f64	%fd167, %fd194;
	setp.neu.f64	%p120, %fd167, 0d4018000000000000;
	selp.f64	%fd218, 0dFFF8000000000000, %fd218, %p120;

BB29_103:
	add.f64 	%fd219, %fd58, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd219;
	}
	and.b32  	%r167, %r166, 2146435072;
	setp.ne.s32	%p123, %r167, 2146435072;
	@%p123 bra 	BB29_104;

	setp.gtu.f64	%p124, %fd59, 0d7FF0000000000000;
	@%p124 bra 	BB29_113;

	and.b32  	%r168, %r4, 2147483647;
	setp.ne.s32	%p125, %r168, 2146435072;
	@%p125 bra 	BB29_108;

	mov.f64 	%fd193, 0d4018000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r169, %temp}, %fd193;
	}
	setp.eq.s32	%p126, %r169, 0;
	@%p126 bra 	BB29_112;

BB29_108:
	and.b32  	%r170, %r6, 2147483647;
	setp.ne.s32	%p127, %r170, 2146435072;
	@%p127 bra 	BB29_109;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r171, %temp}, %fd58;
	}
	setp.ne.s32	%p128, %r171, 0;
	mov.f64 	%fd219, %fd218;
	@%p128 bra 	BB29_113;

	shr.s32 	%r172, %r4, 31;
	and.b32  	%r173, %r172, -2146435072;
	add.s32 	%r174, %r173, 2146435072;
	or.b32  	%r175, %r174, -2147483648;
	selp.b32	%r176, %r175, %r174, %p7;
	mov.u32 	%r177, 0;
	mov.b64 	%fd219, {%r177, %r176};
	bra.uni 	BB29_113;

BB29_104:
	mov.f64 	%fd219, %fd218;
	bra.uni 	BB29_113;

BB29_109:
	mov.f64 	%fd219, %fd218;
	bra.uni 	BB29_113;

BB29_112:
	setp.gt.f64	%p129, %fd59, 0d3FF0000000000000;
	selp.b32	%r178, 2146435072, 0, %p129;
	xor.b32  	%r179, %r178, 2146435072;
	setp.lt.s32	%p130, %r4, 0;
	selp.b32	%r180, %r179, %r178, %p130;
	setp.eq.f64	%p131, %fd58, 0dBFF0000000000000;
	selp.b32	%r181, 1072693248, %r180, %p131;
	mov.u32 	%r182, 0;
	mov.b64 	%fd219, {%r182, %r181};

BB29_113:
	selp.f64	%fd169, 0d3FF0000000000000, %fd219, %p98;
	mul.f64 	%fd170, %fd28, %fd169;
	sub.f64 	%fd92, %fd81, %fd170;
	// Callseq Start 642
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd59;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd132;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd221, [retval0+0];
	
	//{
	}// Callseq End 642
	and.pred  	%p8, %p82, %p65;
	@!%p8 bra 	BB29_115;
	bra.uni 	BB29_114;

BB29_114:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd221;
	}
	xor.b32  	%r184, %r183, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r185, %temp}, %fd221;
	}
	mov.b64 	%fd221, {%r185, %r184};

BB29_115:
	@%p84 bra 	BB29_118;
	bra.uni 	BB29_116;

BB29_118:
	selp.b32	%r186, %r6, 0, %p65;
	or.b32  	%r187, %r186, 2146435072;
	setp.lt.s32	%p139, %r5, 0;
	selp.b32	%r188, %r187, %r186, %p139;
	mov.u32 	%r189, 0;
	mov.b64 	%fd221, {%r189, %r188};
	bra.uni 	BB29_119;

BB29_116:
	setp.gt.s32	%p136, %r6, -1;
	@%p136 bra 	BB29_119;

	cvt.rzi.f64.f64	%fd173, %fd132;
	setp.neu.f64	%p137, %fd173, 0d4014000000000000;
	selp.f64	%fd221, 0dFFF8000000000000, %fd221, %p137;

BB29_119:
	add.f64 	%fd222, %fd58, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd222;
	}
	and.b32  	%r191, %r190, 2146435072;
	setp.ne.s32	%p140, %r191, 2146435072;
	@%p140 bra 	BB29_120;

	setp.gtu.f64	%p141, %fd59, 0d7FF0000000000000;
	@%p141 bra 	BB29_129;

	and.b32  	%r192, %r5, 2147483647;
	setp.ne.s32	%p142, %r192, 2146435072;
	@%p142 bra 	BB29_124;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r193, %temp}, %fd132;
	}
	setp.eq.s32	%p143, %r193, 0;
	@%p143 bra 	BB29_128;

BB29_124:
	and.b32  	%r194, %r6, 2147483647;
	setp.ne.s32	%p144, %r194, 2146435072;
	@%p144 bra 	BB29_125;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r195, %temp}, %fd58;
	}
	setp.ne.s32	%p145, %r195, 0;
	mov.f64 	%fd222, %fd221;
	@%p145 bra 	BB29_129;

	shr.s32 	%r196, %r5, 31;
	and.b32  	%r197, %r196, -2146435072;
	add.s32 	%r198, %r197, 2146435072;
	or.b32  	%r199, %r198, -2147483648;
	selp.b32	%r200, %r199, %r198, %p8;
	mov.u32 	%r201, 0;
	mov.b64 	%fd222, {%r201, %r200};
	bra.uni 	BB29_129;

BB29_120:
	mov.f64 	%fd222, %fd221;
	bra.uni 	BB29_129;

BB29_125:
	mov.f64 	%fd222, %fd221;
	bra.uni 	BB29_129;

BB29_128:
	setp.gt.f64	%p146, %fd59, 0d3FF0000000000000;
	selp.b32	%r202, 2146435072, 0, %p146;
	xor.b32  	%r203, %r202, 2146435072;
	setp.lt.s32	%p147, %r5, 0;
	selp.b32	%r204, %r203, %r202, %p147;
	setp.eq.f64	%p148, %fd58, 0dBFF0000000000000;
	selp.b32	%r205, 1072693248, %r204, %p148;
	mov.u32 	%r206, 0;
	mov.b64 	%fd222, {%r206, %r205};

BB29_129:
	selp.f64	%fd175, 0d3FF0000000000000, %fd222, %p98;
	fma.rn.f64 	%fd176, %fd41, %fd175, %fd92;
	mul.f64 	%fd177, %fd52, %fd58;
	mul.f64 	%fd178, %fd58, %fd177;
	mul.f64 	%fd179, %fd58, %fd178;
	mul.f64 	%fd180, %fd58, %fd179;
	sub.f64 	%fd181, %fd176, %fd180;
	mul.f64 	%fd182, %fd53, %fd58;
	mul.f64 	%fd183, %fd58, %fd182;
	fma.rn.f64 	%fd184, %fd58, %fd183, %fd181;
	mul.f64 	%fd185, %fd54, %fd58;
	mul.f64 	%fd186, %fd58, %fd185;
	sub.f64 	%fd187, %fd184, %fd186;
	fma.rn.f64 	%fd188, %fd55, %fd58, %fd187;
	sub.f64 	%fd189, %fd188, %fd56;
	mul.f64 	%fd190, %fd70, %fd189;
	sub.f64 	%fd223, %fd57, %fd190;

BB29_130:
	st.param.f64	[func_retval0+0], %fd223;
	ret;
}

	// .globl	_ZN2EW21Gaussian_x_T_IntegralEddddd
.visible .func  (.param .b64 func_retval0) _ZN2EW21Gaussian_x_T_IntegralEddddd(
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_0,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_1,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_2,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_3,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_4,
	.param .b64 _ZN2EW21Gaussian_x_T_IntegralEddddd_param_5
)
{
	.reg .pred 	%p<55>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<116>;
	.reg .f64 	%fd<379>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd50, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_1];
	ld.param.f64 	%fd51, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_2];
	ld.param.f64 	%fd52, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_3];
	ld.param.f64 	%fd54, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_5];
	div.rn.f64 	%fd55, %fd51, %fd54;
	sub.f64 	%fd1, %fd50, %fd55;
	mul.f64 	%fd2, %fd52, 0d3FF6A09E667F3BCD;
	div.rn.f64 	%fd3, %fd1, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd3;
	}
	and.b32  	%r2, %r1, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd3;
	}
	setp.lt.u32	%p3, %r2, 1072693248;
	@%p3 bra 	BB30_6;
	bra.uni 	BB30_1;

BB30_6:
	mul.f64 	%fd135, %fd3, %fd3;
	mov.f64 	%fd136, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd137, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd138, %fd137, %fd135, %fd136;
	mov.f64 	%fd139, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd140, %fd138, %fd135, %fd139;
	mov.f64 	%fd141, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd142, %fd140, %fd135, %fd141;
	mov.f64 	%fd143, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd144, %fd142, %fd135, %fd143;
	mov.f64 	%fd145, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd146, %fd144, %fd135, %fd145;
	mov.f64 	%fd147, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd148, %fd146, %fd135, %fd147;
	mov.f64 	%fd149, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd150, %fd148, %fd135, %fd149;
	mov.f64 	%fd151, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd152, %fd150, %fd135, %fd151;
	mov.f64 	%fd153, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd154, %fd152, %fd135, %fd153;
	mov.f64 	%fd155, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd156, %fd154, %fd135, %fd155;
	mov.f64 	%fd157, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd158, %fd156, %fd135, %fd157;
	mul.f64 	%fd369, %fd3, %fd158;
	bra.uni 	BB30_7;

BB30_1:
	setp.lt.u32	%p4, %r2, 2146435072;
	@%p4 bra 	BB30_5;
	bra.uni 	BB30_2;

BB30_5:
	mov.b64 	%fd57, {%r3, %r2};
	mov.f64 	%fd58, 0dBCF1384CE38C616A;
	mov.f64 	%fd59, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd60, %fd59, %fd57, %fd58;
	mov.f64 	%fd61, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd62, %fd60, %fd57, %fd61;
	mov.f64 	%fd63, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd64, %fd62, %fd57, %fd63;
	mov.f64 	%fd65, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd66, %fd64, %fd57, %fd65;
	mov.f64 	%fd67, 0dBE0933832F358D51;
	fma.rn.f64 	%fd68, %fd66, %fd57, %fd67;
	mov.f64 	%fd69, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd70, %fd68, %fd57, %fd69;
	mov.f64 	%fd71, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd72, %fd70, %fd57, %fd71;
	mov.f64 	%fd73, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd74, %fd72, %fd57, %fd73;
	mov.f64 	%fd75, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd76, %fd74, %fd57, %fd75;
	mov.f64 	%fd77, 0d3EE09F503825C543;
	fma.rn.f64 	%fd78, %fd76, %fd57, %fd77;
	mov.f64 	%fd79, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd80, %fd78, %fd57, %fd79;
	mov.f64 	%fd81, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd82, %fd80, %fd57, %fd81;
	mov.f64 	%fd83, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd84, %fd82, %fd57, %fd83;
	mov.f64 	%fd85, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd86, %fd84, %fd57, %fd85;
	mov.f64 	%fd87, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd88, %fd86, %fd57, %fd87;
	mov.f64 	%fd89, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd90, %fd88, %fd57, %fd89;
	mov.f64 	%fd91, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd92, %fd90, %fd57, %fd91;
	mov.f64 	%fd93, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd94, %fd92, %fd57, %fd93;
	mov.f64 	%fd95, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd96, %fd94, %fd57, %fd95;
	mov.f64 	%fd97, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd98, %fd96, %fd57, %fd97;
	mov.f64 	%fd99, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd100, %fd98, %fd57, %fd99;
	mov.f64 	%fd101, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd102, %fd100, %fd57, %fd101;
	mov.f64 	%fd103, 0d4338000000000000;
	mov.f64 	%fd104, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd105, %fd102, %fd104, %fd103;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd105;
	}
	mov.f64 	%fd106, 0dC338000000000000;
	add.rn.f64 	%fd107, %fd105, %fd106;
	mov.f64 	%fd108, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd109, %fd107, %fd108, %fd102;
	mov.f64 	%fd110, 0d3E928AF3FCA213EA;
	mov.f64 	%fd111, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd112, %fd111, %fd109, %fd110;
	mov.f64 	%fd113, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd114, %fd112, %fd109, %fd113;
	mov.f64 	%fd115, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd116, %fd114, %fd109, %fd115;
	mov.f64 	%fd117, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd118, %fd116, %fd109, %fd117;
	mov.f64 	%fd119, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd120, %fd118, %fd109, %fd119;
	mov.f64 	%fd121, 0d3F81111111122322;
	fma.rn.f64 	%fd122, %fd120, %fd109, %fd121;
	mov.f64 	%fd123, 0d3FA55555555502A1;
	fma.rn.f64 	%fd124, %fd122, %fd109, %fd123;
	mov.f64 	%fd125, 0d3FC5555555555511;
	fma.rn.f64 	%fd126, %fd124, %fd109, %fd125;
	mov.f64 	%fd127, 0d3FE000000000000B;
	fma.rn.f64 	%fd128, %fd126, %fd109, %fd127;
	mov.f64 	%fd129, 0d3FF0000000000000;
	fma.rn.f64 	%fd130, %fd128, %fd109, %fd129;
	fma.rn.f64 	%fd131, %fd130, %fd109, %fd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd131;
	}
	shl.b32 	%r22, %r20, 20;
	add.s32 	%r23, %r21, %r22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r24, %temp}, %fd131;
	}
	mov.b64 	%fd132, {%r24, %r23};
	sub.f64 	%fd133, %fd129, %fd132;
	setp.gt.u32	%p8, %r2, 1075294207;
	selp.f64	%fd134, 0d3FF0000000000000, %fd133, %p8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd134;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd134;
	}
	and.b32  	%r27, %r1, -2147483648;
	or.b32  	%r28, %r26, %r27;
	mov.b64 	%fd369, {%r25, %r28};
	bra.uni 	BB30_7;

BB30_2:
	setp.eq.s32	%p5, %r2, 2146435072;
	setp.eq.s32	%p6, %r3, 0;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB30_4;
	bra.uni 	BB30_3;

BB30_4:
	mov.f64 	%fd56, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r16, %temp}, %fd56;
	}
	and.b32  	%r17, %r1, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd56;
	}
	or.b32  	%r19, %r18, %r17;
	mov.b64 	%fd369, {%r16, %r19};
	bra.uni 	BB30_7;

BB30_3:
	add.f64 	%fd369, %fd3, %fd3;

BB30_7:
	ld.param.f64 	%fd368, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_3];
	mul.f64 	%fd367, %fd368, 0d3FF6A09E667F3BCD;
	ld.param.f64 	%fd363, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_1];
	ld.param.f64 	%fd362, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_4];
	ld.param.f64 	%fd361, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_2];
	div.rn.f64 	%fd159, %fd361, %fd362;
	sub.f64 	%fd9, %fd363, %fd159;
	div.rn.f64 	%fd10, %fd9, %fd367;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd10;
	}
	and.b32  	%r5, %r4, 2147483647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd10;
	}
	setp.lt.u32	%p9, %r5, 1072693248;
	@%p9 bra 	BB30_13;
	bra.uni 	BB30_8;

BB30_13:
	mul.f64 	%fd239, %fd10, %fd10;
	mov.f64 	%fd240, 0d3E4D5F4BB7A316F6;
	mov.f64 	%fd241, 0dBE0A83AA3B08FBC2;
	fma.rn.f64 	%fd242, %fd241, %fd239, %fd240;
	mov.f64 	%fd243, 0dBE85BDCE301B3CDF;
	fma.rn.f64 	%fd244, %fd242, %fd239, %fd243;
	mov.f64 	%fd245, 0d3EBB978FADB81BC9;
	fma.rn.f64 	%fd246, %fd244, %fd239, %fd245;
	mov.f64 	%fd247, 0dBEEF4C99D6AE5FB8;
	fma.rn.f64 	%fd248, %fd246, %fd239, %fd247;
	mov.f64 	%fd249, 0d3F1F9A2AF549012E;
	fma.rn.f64 	%fd250, %fd248, %fd239, %fd249;
	mov.f64 	%fd251, 0dBF4C02DAFC636A47;
	fma.rn.f64 	%fd252, %fd250, %fd239, %fd251;
	mov.f64 	%fd253, 0d3F7565BCCF619AC0;
	fma.rn.f64 	%fd254, %fd252, %fd239, %fd253;
	mov.f64 	%fd255, 0dBF9B82CE311E321A;
	fma.rn.f64 	%fd256, %fd254, %fd239, %fd255;
	mov.f64 	%fd257, 0d3FBCE2F21A04075C;
	fma.rn.f64 	%fd258, %fd256, %fd239, %fd257;
	mov.f64 	%fd259, 0dBFD812746B0379B4;
	fma.rn.f64 	%fd260, %fd258, %fd239, %fd259;
	mov.f64 	%fd261, 0d3FF20DD750429B6D;
	fma.rn.f64 	%fd262, %fd260, %fd239, %fd261;
	mul.f64 	%fd370, %fd10, %fd262;
	bra.uni 	BB30_14;

BB30_8:
	setp.lt.u32	%p10, %r5, 2146435072;
	@%p10 bra 	BB30_12;
	bra.uni 	BB30_9;

BB30_12:
	mov.b64 	%fd161, {%r6, %r5};
	mov.f64 	%fd162, 0dBCF1384CE38C616A;
	mov.f64 	%fd163, 0d3C8B9C2B870030E8;
	fma.rn.f64 	%fd164, %fd163, %fd161, %fd162;
	mov.f64 	%fd165, 0d3D4458AE9746C2FD;
	fma.rn.f64 	%fd166, %fd164, %fd161, %fd165;
	mov.f64 	%fd167, 0dBD8E4A44D4F1AB56;
	fma.rn.f64 	%fd168, %fd166, %fd161, %fd167;
	mov.f64 	%fd169, 0d3DCFDF15265C58EE;
	fma.rn.f64 	%fd170, %fd168, %fd161, %fd169;
	mov.f64 	%fd171, 0dBE0933832F358D51;
	fma.rn.f64 	%fd172, %fd170, %fd161, %fd171;
	mov.f64 	%fd173, 0d3E3F136D3F719446;
	fma.rn.f64 	%fd174, %fd172, %fd161, %fd173;
	mov.f64 	%fd175, 0dBE6E94C2FE151B3B;
	fma.rn.f64 	%fd176, %fd174, %fd161, %fd175;
	mov.f64 	%fd177, 0d3E985A70310EE0A8;
	fma.rn.f64 	%fd178, %fd176, %fd161, %fd177;
	mov.f64 	%fd179, 0dBEBF944DA1520B74;
	fma.rn.f64 	%fd180, %fd178, %fd161, %fd179;
	mov.f64 	%fd181, 0d3EE09F503825C543;
	fma.rn.f64 	%fd182, %fd180, %fd161, %fd181;
	mov.f64 	%fd183, 0dBEFBEEFE9F949E59;
	fma.rn.f64 	%fd184, %fd182, %fd161, %fd183;
	mov.f64 	%fd185, 0d3F11D785C6E28857;
	fma.rn.f64 	%fd186, %fd184, %fd161, %fd185;
	mov.f64 	%fd187, 0dBF1D866B223048C7;
	fma.rn.f64 	%fd188, %fd186, %fd161, %fd187;
	mov.f64 	%fd189, 0d3EF258F0847E8908;
	fma.rn.f64 	%fd190, %fd188, %fd161, %fd189;
	mov.f64 	%fd191, 0d3F429CFC58DBB776;
	fma.rn.f64 	%fd192, %fd190, %fd161, %fd191;
	mov.f64 	%fd193, 0dBF5BE16D3F71F3C5;
	fma.rn.f64 	%fd194, %fd192, %fd161, %fd193;
	mov.f64 	%fd195, 0d3F2E8BDA60326B1A;
	fma.rn.f64 	%fd196, %fd194, %fd161, %fd195;
	mov.f64 	%fd197, 0d3F938FB20B0988A6;
	fma.rn.f64 	%fd198, %fd196, %fd161, %fd197;
	mov.f64 	%fd199, 0dBFBA4E3A80F64E33;
	fma.rn.f64 	%fd200, %fd198, %fd161, %fd199;
	mov.f64 	%fd201, 0dBFE45F3E88093928;
	fma.rn.f64 	%fd202, %fd200, %fd161, %fd201;
	mov.f64 	%fd203, 0dBFF20DD599CAEEA0;
	fma.rn.f64 	%fd204, %fd202, %fd161, %fd203;
	mov.f64 	%fd205, 0dBE883BE1E31CE133;
	fma.rn.f64 	%fd206, %fd204, %fd161, %fd205;
	mov.f64 	%fd207, 0d4338000000000000;
	mov.f64 	%fd208, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd209, %fd206, %fd208, %fd207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd209;
	}
	mov.f64 	%fd210, 0dC338000000000000;
	add.rn.f64 	%fd211, %fd209, %fd210;
	mov.f64 	%fd212, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd213, %fd211, %fd212, %fd206;
	mov.f64 	%fd214, 0d3E928AF3FCA213EA;
	mov.f64 	%fd215, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd216, %fd215, %fd213, %fd214;
	mov.f64 	%fd217, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd218, %fd216, %fd213, %fd217;
	mov.f64 	%fd219, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd220, %fd218, %fd213, %fd219;
	mov.f64 	%fd221, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd222, %fd220, %fd213, %fd221;
	mov.f64 	%fd223, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd224, %fd222, %fd213, %fd223;
	mov.f64 	%fd225, 0d3F81111111122322;
	fma.rn.f64 	%fd226, %fd224, %fd213, %fd225;
	mov.f64 	%fd227, 0d3FA55555555502A1;
	fma.rn.f64 	%fd228, %fd226, %fd213, %fd227;
	mov.f64 	%fd229, 0d3FC5555555555511;
	fma.rn.f64 	%fd230, %fd228, %fd213, %fd229;
	mov.f64 	%fd231, 0d3FE000000000000B;
	fma.rn.f64 	%fd232, %fd230, %fd213, %fd231;
	mov.f64 	%fd233, 0d3FF0000000000000;
	fma.rn.f64 	%fd234, %fd232, %fd213, %fd233;
	fma.rn.f64 	%fd235, %fd234, %fd213, %fd233;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd235;
	}
	shl.b32 	%r35, %r33, 20;
	add.s32 	%r36, %r34, %r35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd235;
	}
	mov.b64 	%fd236, {%r37, %r36};
	sub.f64 	%fd237, %fd233, %fd236;
	setp.gt.u32	%p14, %r5, 1075294207;
	selp.f64	%fd238, 0d3FF0000000000000, %fd237, %p14;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd238;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd238;
	}
	and.b32  	%r40, %r4, -2147483648;
	or.b32  	%r41, %r39, %r40;
	mov.b64 	%fd370, {%r38, %r41};
	bra.uni 	BB30_14;

BB30_9:
	setp.eq.s32	%p11, %r5, 2146435072;
	setp.eq.s32	%p12, %r6, 0;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	BB30_11;
	bra.uni 	BB30_10;

BB30_11:
	mov.f64 	%fd160, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r29, %temp}, %fd160;
	}
	and.b32  	%r30, %r4, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd160;
	}
	or.b32  	%r32, %r31, %r30;
	mov.b64 	%fd370, {%r29, %r32};
	bra.uni 	BB30_14;

BB30_10:
	add.f64 	%fd370, %fd10, %fd10;

BB30_14:
	sub.f64 	%fd16, %fd369, %fd370;
	mov.f64 	%fd263, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd263;
	}
	bfe.u32 	%r42, %r7, 20, 11;
	add.s32 	%r43, %r42, -1012;
	mov.u64 	%rd2, 4611686018427387904;
	shl.b64 	%rd1, %rd2, %r43;
	setp.eq.s64	%p15, %rd1, -9223372036854775808;
	abs.f64 	%fd17, %fd1;
	// Callseq Start 643
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd17;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd263;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd372, [retval0+0];
	
	//{
	}// Callseq End 643
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd1;
	}
	setp.lt.s32	%p16, %r8, 0;
	and.pred  	%p1, %p16, %p15;
	@!%p1 bra 	BB30_16;
	bra.uni 	BB30_15;

BB30_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd372;
	}
	xor.b32  	%r45, %r44, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r46, %temp}, %fd372;
	}
	mov.b64 	%fd372, {%r46, %r45};

BB30_16:
	setp.eq.f64	%p17, %fd1, 0d0000000000000000;
	@%p17 bra 	BB30_19;
	bra.uni 	BB30_17;

BB30_19:
	selp.b32	%r47, %r8, 0, %p15;
	or.b32  	%r48, %r47, 2146435072;
	setp.lt.s32	%p21, %r7, 0;
	selp.b32	%r49, %r48, %r47, %p21;
	mov.u32 	%r50, 0;
	mov.b64 	%fd372, {%r50, %r49};
	bra.uni 	BB30_20;

BB30_17:
	setp.gt.s32	%p18, %r8, -1;
	@%p18 bra 	BB30_20;

	cvt.rzi.f64.f64	%fd265, %fd263;
	setp.neu.f64	%p19, %fd265, 0d4000000000000000;
	selp.f64	%fd372, 0dFFF8000000000000, %fd372, %p19;

BB30_20:
	add.f64 	%fd373, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd373;
	}
	and.b32  	%r52, %r51, 2146435072;
	setp.ne.s32	%p22, %r52, 2146435072;
	@%p22 bra 	BB30_21;

	setp.gtu.f64	%p23, %fd17, 0d7FF0000000000000;
	@%p23 bra 	BB30_30;

	and.b32  	%r53, %r7, 2147483647;
	setp.ne.s32	%p24, %r53, 2146435072;
	@%p24 bra 	BB30_25;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd263;
	}
	setp.eq.s32	%p25, %r54, 0;
	@%p25 bra 	BB30_29;

BB30_25:
	and.b32  	%r55, %r8, 2147483647;
	setp.ne.s32	%p26, %r55, 2146435072;
	@%p26 bra 	BB30_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r56, %temp}, %fd1;
	}
	setp.ne.s32	%p27, %r56, 0;
	mov.f64 	%fd373, %fd372;
	@%p27 bra 	BB30_30;

	shr.s32 	%r57, %r7, 31;
	and.b32  	%r58, %r57, -2146435072;
	add.s32 	%r59, %r58, 2146435072;
	or.b32  	%r60, %r59, -2147483648;
	selp.b32	%r61, %r60, %r59, %p1;
	mov.u32 	%r62, 0;
	mov.b64 	%fd373, {%r62, %r61};
	bra.uni 	BB30_30;

BB30_21:
	mov.f64 	%fd373, %fd372;
	bra.uni 	BB30_30;

BB30_26:
	mov.f64 	%fd373, %fd372;
	bra.uni 	BB30_30;

BB30_29:
	setp.gt.f64	%p28, %fd17, 0d3FF0000000000000;
	selp.b32	%r63, 2146435072, 0, %p28;
	xor.b32  	%r64, %r63, 2146435072;
	setp.lt.s32	%p29, %r7, 0;
	selp.b32	%r65, %r64, %r63, %p29;
	setp.eq.f64	%p30, %fd1, 0dBFF0000000000000;
	selp.b32	%r66, 1072693248, %r65, %p30;
	mov.u32 	%r67, 0;
	mov.b64 	%fd373, {%r67, %r66};

BB30_30:
	ld.param.f64 	%fd365, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_3];
	neg.f64 	%fd267, %fd373;
	setp.eq.f64	%p31, %fd1, 0d3FF0000000000000;
	selp.f64	%fd268, 0dBFF0000000000000, %fd267, %p31;
	add.f64 	%fd269, %fd365, %fd365;
	mul.f64 	%fd28, %fd269, %fd365;
	div.rn.f64 	%fd29, %fd268, %fd28;
	mov.f64 	%fd270, 0d4338000000000000;
	mov.f64 	%fd271, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd272, %fd29, %fd271, %fd270;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd272;
	}
	mov.f64 	%fd273, 0dC338000000000000;
	add.rn.f64 	%fd274, %fd272, %fd273;
	mov.f64 	%fd275, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd276, %fd274, %fd275, %fd29;
	mov.f64 	%fd277, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd278, %fd274, %fd277, %fd276;
	mov.f64 	%fd279, 0d3E928AF3FCA213EA;
	mov.f64 	%fd280, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd281, %fd280, %fd278, %fd279;
	mov.f64 	%fd282, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd283, %fd281, %fd278, %fd282;
	mov.f64 	%fd284, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd285, %fd283, %fd278, %fd284;
	mov.f64 	%fd286, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd287, %fd285, %fd278, %fd286;
	mov.f64 	%fd288, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd289, %fd287, %fd278, %fd288;
	mov.f64 	%fd290, 0d3F81111111122322;
	fma.rn.f64 	%fd291, %fd289, %fd278, %fd290;
	mov.f64 	%fd292, 0d3FA55555555502A1;
	fma.rn.f64 	%fd293, %fd291, %fd278, %fd292;
	mov.f64 	%fd294, 0d3FC5555555555511;
	fma.rn.f64 	%fd295, %fd293, %fd278, %fd294;
	mov.f64 	%fd296, 0d3FE000000000000B;
	fma.rn.f64 	%fd297, %fd295, %fd278, %fd296;
	mov.f64 	%fd298, 0d3FF0000000000000;
	fma.rn.f64 	%fd299, %fd297, %fd278, %fd298;
	fma.rn.f64 	%fd300, %fd299, %fd278, %fd298;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd300;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd300;
	}
	shl.b32 	%r68, %r9, 20;
	add.s32 	%r69, %r11, %r68;
	mov.b64 	%fd374, {%r10, %r69};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd29;
	}
	mov.b32 	 %f3, %r70;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p32, %f1, 0f4086232B;
	@%p32 bra 	BB30_33;

	setp.lt.f64	%p33, %fd29, 0d0000000000000000;
	add.f64 	%fd301, %fd29, 0d7FF0000000000000;
	selp.f64	%fd374, 0d0000000000000000, %fd301, %p33;
	setp.geu.f32	%p34, %f1, 0f40874800;
	@%p34 bra 	BB30_33;

	shr.u32 	%r71, %r9, 31;
	add.s32 	%r72, %r9, %r71;
	shr.s32 	%r73, %r72, 1;
	shl.b32 	%r74, %r73, 20;
	add.s32 	%r75, %r74, %r11;
	mov.b64 	%fd302, {%r10, %r75};
	sub.s32 	%r76, %r9, %r73;
	shl.b32 	%r77, %r76, 20;
	add.s32 	%r78, %r77, 1072693248;
	mov.u32 	%r79, 0;
	mov.b64 	%fd303, {%r79, %r78};
	mul.f64 	%fd374, %fd302, %fd303;

BB30_33:
	abs.f64 	%fd34, %fd9;
	// Callseq Start 644
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd34;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd263;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd376, [retval0+0];
	
	//{
	}// Callseq End 644
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r12}, %fd9;
	}
	setp.lt.s32	%p35, %r12, 0;
	and.pred  	%p2, %p35, %p15;
	@!%p2 bra 	BB30_35;
	bra.uni 	BB30_34;

BB30_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd376;
	}
	xor.b32  	%r81, %r80, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r82, %temp}, %fd376;
	}
	mov.b64 	%fd376, {%r82, %r81};

BB30_35:
	setp.eq.f64	%p37, %fd9, 0d0000000000000000;
	@%p37 bra 	BB30_38;
	bra.uni 	BB30_36;

BB30_38:
	selp.b32	%r83, %r12, 0, %p15;
	or.b32  	%r84, %r83, 2146435072;
	setp.lt.s32	%p41, %r7, 0;
	selp.b32	%r85, %r84, %r83, %p41;
	mov.u32 	%r86, 0;
	mov.b64 	%fd376, {%r86, %r85};
	bra.uni 	BB30_39;

BB30_36:
	setp.gt.s32	%p38, %r12, -1;
	@%p38 bra 	BB30_39;

	cvt.rzi.f64.f64	%fd306, %fd263;
	setp.neu.f64	%p39, %fd306, 0d4000000000000000;
	selp.f64	%fd376, 0dFFF8000000000000, %fd376, %p39;

BB30_39:
	add.f64 	%fd377, %fd9, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd377;
	}
	and.b32  	%r88, %r87, 2146435072;
	setp.ne.s32	%p42, %r88, 2146435072;
	@%p42 bra 	BB30_40;

	setp.gtu.f64	%p43, %fd34, 0d7FF0000000000000;
	@%p43 bra 	BB30_49;

	and.b32  	%r89, %r7, 2147483647;
	setp.ne.s32	%p44, %r89, 2146435072;
	@%p44 bra 	BB30_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd263;
	}
	setp.eq.s32	%p45, %r90, 0;
	@%p45 bra 	BB30_48;

BB30_44:
	and.b32  	%r91, %r12, 2147483647;
	setp.ne.s32	%p46, %r91, 2146435072;
	@%p46 bra 	BB30_45;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd9;
	}
	setp.ne.s32	%p47, %r92, 0;
	mov.f64 	%fd377, %fd376;
	@%p47 bra 	BB30_49;

	shr.s32 	%r93, %r7, 31;
	and.b32  	%r94, %r93, -2146435072;
	add.s32 	%r95, %r94, 2146435072;
	or.b32  	%r96, %r95, -2147483648;
	selp.b32	%r97, %r96, %r95, %p2;
	mov.u32 	%r98, 0;
	mov.b64 	%fd377, {%r98, %r97};
	bra.uni 	BB30_49;

BB30_40:
	mov.f64 	%fd377, %fd376;
	bra.uni 	BB30_49;

BB30_45:
	mov.f64 	%fd377, %fd376;
	bra.uni 	BB30_49;

BB30_48:
	setp.gt.f64	%p48, %fd34, 0d3FF0000000000000;
	selp.b32	%r99, 2146435072, 0, %p48;
	xor.b32  	%r100, %r99, 2146435072;
	setp.lt.s32	%p49, %r7, 0;
	selp.b32	%r101, %r100, %r99, %p49;
	setp.eq.f64	%p50, %fd9, 0dBFF0000000000000;
	selp.b32	%r102, 1072693248, %r101, %p50;
	mov.u32 	%r103, 0;
	mov.b64 	%fd377, {%r103, %r102};

BB30_49:
	mov.f64 	%fd360, 0d3F81111111122322;
	mov.f64 	%fd359, 0d3F56C16C1852B7AF;
	mov.f64 	%fd358, 0d3F2A01A014761F65;
	mov.f64 	%fd357, 0d3EFA01997C89EB71;
	mov.f64 	%fd356, 0d3EC71DEE62401315;
	mov.f64 	%fd355, 0d3E928AF3FCA213EA;
	mov.f64 	%fd354, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd353, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd352, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd351, 0dC338000000000000;
	mov.f64 	%fd350, 0d4338000000000000;
	mov.f64 	%fd349, 0d3FF71547652B82FE;
	neg.f64 	%fd308, %fd377;
	setp.eq.f64	%p51, %fd9, 0d3FF0000000000000;
	selp.f64	%fd309, 0dBFF0000000000000, %fd308, %p51;
	div.rn.f64 	%fd45, %fd309, %fd28;
	fma.rn.f64 	%fd312, %fd45, %fd349, %fd350;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd312;
	}
	add.rn.f64 	%fd314, %fd312, %fd351;
	fma.rn.f64 	%fd316, %fd314, %fd352, %fd45;
	fma.rn.f64 	%fd318, %fd314, %fd353, %fd316;
	fma.rn.f64 	%fd321, %fd354, %fd318, %fd355;
	fma.rn.f64 	%fd323, %fd321, %fd318, %fd356;
	fma.rn.f64 	%fd325, %fd323, %fd318, %fd357;
	fma.rn.f64 	%fd327, %fd325, %fd318, %fd358;
	fma.rn.f64 	%fd329, %fd327, %fd318, %fd359;
	fma.rn.f64 	%fd331, %fd329, %fd318, %fd360;
	fma.rn.f64 	%fd333, %fd331, %fd318, %fd292;
	fma.rn.f64 	%fd335, %fd333, %fd318, %fd294;
	fma.rn.f64 	%fd337, %fd335, %fd318, %fd296;
	fma.rn.f64 	%fd339, %fd337, %fd318, %fd298;
	fma.rn.f64 	%fd340, %fd339, %fd318, %fd298;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd340;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd340;
	}
	shl.b32 	%r104, %r13, 20;
	add.s32 	%r105, %r15, %r104;
	mov.b64 	%fd378, {%r14, %r105};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd45;
	}
	mov.b32 	 %f4, %r106;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p52, %f2, 0f4086232B;
	@%p52 bra 	BB30_52;

	setp.lt.f64	%p53, %fd45, 0d0000000000000000;
	add.f64 	%fd341, %fd45, 0d7FF0000000000000;
	selp.f64	%fd378, 0d0000000000000000, %fd341, %p53;
	setp.geu.f32	%p54, %f2, 0f40874800;
	@%p54 bra 	BB30_52;

	shr.u32 	%r107, %r13, 31;
	add.s32 	%r108, %r13, %r107;
	shr.s32 	%r109, %r108, 1;
	shl.b32 	%r110, %r109, 20;
	add.s32 	%r111, %r110, %r15;
	mov.b64 	%fd342, {%r14, %r111};
	sub.s32 	%r112, %r13, %r109;
	shl.b32 	%r113, %r112, 20;
	add.s32 	%r114, %r113, 1072693248;
	mov.u32 	%r115, 0;
	mov.b64 	%fd343, {%r115, %r114};
	mul.f64 	%fd378, %fd342, %fd343;

BB30_52:
	ld.param.f64 	%fd366, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_3];
	ld.param.f64 	%fd364, [_ZN2EW21Gaussian_x_T_IntegralEddddd_param_1];
	sub.f64 	%fd344, %fd374, %fd378;
	div.rn.f64 	%fd345, %fd366, 0dC0040D931FF62705;
	mul.f64 	%fd346, %fd345, %fd344;
	mul.f64 	%fd347, %fd364, 0dBFE0000000000000;
	fma.rn.f64 	%fd348, %fd347, %fd16, %fd346;
	st.param.f64	[func_retval0+0], %fd348;
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB31_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB31_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB31_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB31_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd15;
	neg.f64 	%fd17, %fd15;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd16, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd16, %fd16;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, 1127219200;
	mov.b64 	%fd79, {%r25, %r26};
	mov.u32 	%r27, -2147483648;
	mov.b64 	%fd80, {%r27, %r26};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd18;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB31_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB31_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB31_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB31_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB31_10;

BB31_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB31_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


