# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ex_4.srcs/sources_1/new/ColScan.vhd" \
"../../../../Ex_4.srcs/sim_1/imports/codes/top_tb.vhd" \

# Do not sort compile order
nosort
