INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_new.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_new.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_new.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_new.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/IFFT.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFFT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/sequence_train/LTS_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/OFDM_Data_Modem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OFDM_Data_Modem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/sequence_train/STS_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/Trans_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Trans_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/cp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/data_conv_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_conv_code
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/data_interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/data_maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/data_pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/data_puncturing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_puncturing
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/data_scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/ofdm_tx_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/spram_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_128
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/spram_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spram_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/sequence_train/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/OFDM_Data_Modem/sync_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/network_shared_file/xilinx_project/ofdm_new/ofdm_Transmitter_file/tb/OFDM_Tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OFDM_Tx_tb
