# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.080   */3.596         */0.409         U12_ALU/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.064   */6.004         */0.424         U12_ALU/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.066   */8.683         */0.422         U12_ALU/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.073   */10.675        */0.416         U12_ALU/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.082   */11.589        */0.407         U12_ALU/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.082   */11.867        */0.407         U12_ALU/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.080   */12.264        */0.409         U12_ALU/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.081   */12.618        */0.407         U12_ALU/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.069   */12.762        */0.419         U12_ALU/\ALU_OUT_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   */12.863        */4.000         SO[3]    1
REF_CLK(R)->ALU_CLK(R)	20.084   */12.967        */0.406         U12_ALU/\ALU_OUT_reg[11] /D    1
DFTCLK(R)->DFTCLK(R)	15.975   13.009/*        4.000/*         SO[1]    1
DFTCLK(R)->DFTCLK(R)	15.975   13.039/*        4.000/*         SO[2]    1
REF_CLK(R)->ALU_CLK(R)	20.082   */13.155        */0.406         U12_ALU/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.083   */13.381        */0.406         U12_ALU/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.072   */13.474        */0.417         U12_ALU/\ALU_OUT_reg[8] /D    1
DFTCLK(R)->DFTCLK(R)	19.806   */13.735        */0.486         U6_CLK_DIV_TX/output_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.073   */13.933        */0.415         U12_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.071   */14.290        */0.417         U12_ALU/\ALU_OUT_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	19.806   */14.308        */0.487         U8_CLK_DIV_RX/output_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.067   */14.486        */0.421         U12_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */14.664        */0.404         U11_REG_FILE/\Rd_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */14.679        */0.407         U11_REG_FILE/\Rd_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */14.687        */0.405         U11_REG_FILE/\Rd_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */14.746        */0.408         U11_REG_FILE/\Rd_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */14.757        */0.407         U11_REG_FILE/\Rd_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */14.759        */0.409         U11_REG_FILE/\Rd_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */14.783        */0.405         U11_REG_FILE/\Rd_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */14.806        */0.406         U11_REG_FILE/\Rd_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	19.972   */15.121        */0.517         U11_REG_FILE/\REG_FILE_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.056   */15.129        */0.428         U11_REG_FILE/\REG_FILE_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.975   */15.134        */0.514         U11_REG_FILE/\REG_FILE_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	19.970   */15.138        */0.518         U11_REG_FILE/\REG_FILE_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	19.973   */15.155        */0.516         U11_REG_FILE/\REG_FILE_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	19.976   */15.166        */0.512         U11_REG_FILE/\REG_FILE_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.168        */0.423         U11_REG_FILE/\REG_FILE_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.170        */0.422         U11_REG_FILE/\REG_FILE_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.051   */15.176        */0.432         U11_REG_FILE/\REG_FILE_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.189        */0.417         U11_REG_FILE/\REG_FILE_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.064   */15.195        */0.428         U11_REG_FILE/\REG_FILE_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.199        */0.430         U11_REG_FILE/\REG_FILE_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.202        */0.414         U11_REG_FILE/\REG_FILE_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.045   */15.205        */0.446         U11_REG_FILE/\REG_FILE_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.207        */0.413         U11_REG_FILE/\REG_FILE_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.208        */0.422         U11_REG_FILE/\REG_FILE_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.210        */0.411         U11_REG_FILE/\REG_FILE_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.213        */0.424         U11_REG_FILE/\REG_FILE_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.216        */0.417         U11_REG_FILE/\REG_FILE_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.219        */0.411         U11_REG_FILE/\REG_FILE_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.219        */0.417         U11_REG_FILE/\REG_FILE_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.038   */15.221        */0.449         U11_REG_FILE/\REG_FILE_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.222        */0.421         U11_REG_FILE/\REG_FILE_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.225        */0.414         U11_REG_FILE/\REG_FILE_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.229        */0.414         U11_REG_FILE/\REG_FILE_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.229        */0.415         U11_REG_FILE/\REG_FILE_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.229        */0.413         U11_REG_FILE/\REG_FILE_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.231        */0.420         U11_REG_FILE/\REG_FILE_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.232        */0.420         U11_REG_FILE/\REG_FILE_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.232        */0.415         U11_REG_FILE/\REG_FILE_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.233        */0.421         U11_REG_FILE/\REG_FILE_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.234        */0.414         U11_REG_FILE/\REG_FILE_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.234        */0.415         U11_REG_FILE/\REG_FILE_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.234        */0.421         U11_REG_FILE/\REG_FILE_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.236        */0.414         U11_REG_FILE/\REG_FILE_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.237        */0.414         U11_REG_FILE/\REG_FILE_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.238        */0.414         U11_REG_FILE/\REG_FILE_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.238        */0.412         U11_REG_FILE/\REG_FILE_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.238        */0.412         U11_REG_FILE/\REG_FILE_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.239        */0.412         U11_REG_FILE/\REG_FILE_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.240        */0.412         U11_REG_FILE/\REG_FILE_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.240        */0.413         U11_REG_FILE/\REG_FILE_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.241        */0.412         U11_REG_FILE/\REG_FILE_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.245        */0.418         U11_REG_FILE/\REG_FILE_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.245        */0.416         U11_REG_FILE/\REG_FILE_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.245        */0.417         U11_REG_FILE/\REG_FILE_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.246        */0.418         U11_REG_FILE/\REG_FILE_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.246        */0.418         U11_REG_FILE/\REG_FILE_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.247        */0.411         U11_REG_FILE/\REG_FILE_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.247        */0.420         U11_REG_FILE/\REG_FILE_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.247        */0.412         U11_REG_FILE/\REG_FILE_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.248        */0.432         U11_REG_FILE/\REG_FILE_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.248        */0.410         U11_REG_FILE/\REG_FILE_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.248        */0.412         U11_REG_FILE/\REG_FILE_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.248        */0.413         U11_REG_FILE/\REG_FILE_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.249        */0.416         U11_REG_FILE/\REG_FILE_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.252        */0.417         U11_REG_FILE/\REG_FILE_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.253        */0.418         U11_REG_FILE/\REG_FILE_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.254        */0.416         U11_REG_FILE/\REG_FILE_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.255        */0.414         U11_REG_FILE/\REG_FILE_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.257        */0.429         U11_REG_FILE/\REG_FILE_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.258        */0.415         U11_REG_FILE/\REG_FILE_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.262        */0.413         U11_REG_FILE/\REG_FILE_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.263        */0.413         U11_REG_FILE/\REG_FILE_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.264        */0.414         U11_REG_FILE/\REG_FILE_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.264        */0.412         U11_REG_FILE/\REG_FILE_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.055   */15.265        */0.431         U11_REG_FILE/\REG_FILE_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.265        */0.415         U11_REG_FILE/\REG_FILE_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.266        */0.419         U11_REG_FILE/\REG_FILE_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.266        */0.417         U11_REG_FILE/\REG_FILE_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.266        */0.418         U11_REG_FILE/\REG_FILE_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.266        */0.415         U11_REG_FILE/\REG_FILE_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.267        */0.415         U11_REG_FILE/\REG_FILE_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.268        */0.415         U11_REG_FILE/\REG_FILE_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.269        */0.413         U11_REG_FILE/\REG_FILE_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.269        */0.415         U11_REG_FILE/\REG_FILE_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.269        */0.411         U11_REG_FILE/\REG_FILE_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.271        */0.416         U11_REG_FILE/\REG_FILE_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.272        */0.413         U11_REG_FILE/\REG_FILE_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.272        */0.411         U11_REG_FILE/\REG_FILE_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	21.172   */15.272        */0.448         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.274        */0.411         U11_REG_FILE/\REG_FILE_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.274        */0.414         U11_REG_FILE/\REG_FILE_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.274        */0.412         U11_REG_FILE/\REG_FILE_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.275        */0.415         U11_REG_FILE/\REG_FILE_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.276        */0.413         U11_REG_FILE/\REG_FILE_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.278        */0.413         U11_REG_FILE/\REG_FILE_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.278        */0.412         U11_REG_FILE/\REG_FILE_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.281        */0.414         U11_REG_FILE/\REG_FILE_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.282        */0.415         U11_REG_FILE/\REG_FILE_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.282        */0.415         U11_REG_FILE/\REG_FILE_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.283        */0.416         U11_REG_FILE/\REG_FILE_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.283        */0.414         U11_REG_FILE/\REG_FILE_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.285        */0.416         U11_REG_FILE/\REG_FILE_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	21.220   */15.287        */0.428         U6_CLK_DIV_TX/\cyc_counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.287        */0.423         U11_REG_FILE/\REG_FILE_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.289        */0.411         U11_REG_FILE/\REG_FILE_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.221   */15.290        */0.428         U6_CLK_DIV_TX/\cyc_counter_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.294        */0.413         U11_REG_FILE/\REG_FILE_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.067   */15.295        */0.421         U11_REG_FILE/\REG_FILE_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.297        */0.411         U11_REG_FILE/\REG_FILE_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */15.302        */0.420         U11_REG_FILE/\REG_FILE_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.068   */15.302        */0.421         U11_REG_FILE/\REG_FILE_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.304        */0.419         U11_REG_FILE/\REG_FILE_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.070   */15.305        */0.419         U11_REG_FILE/\REG_FILE_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.310        */0.419         U11_REG_FILE/\REG_FILE_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	21.115   */15.311        */0.531         U8_CLK_DIV_RX/\cyc_counter_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.311        */0.418         U11_REG_FILE/\REG_FILE_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	21.224   */15.312        */0.424         U6_CLK_DIV_TX/\cyc_counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.224   */15.312        */0.424         U6_CLK_DIV_TX/\cyc_counter_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.313        */0.418         U11_REG_FILE/\REG_FILE_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.314        */0.417         U11_REG_FILE/\REG_FILE_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.315        */0.417         U11_REG_FILE/\REG_FILE_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.315        */0.418         U11_REG_FILE/\REG_FILE_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.319        */0.418         U11_REG_FILE/\REG_FILE_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.320        */0.416         U11_REG_FILE/\REG_FILE_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	21.225   */15.320        */0.423         U6_CLK_DIV_TX/\cyc_counter_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.323        */0.417         U11_REG_FILE/\REG_FILE_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.324        */0.416         U11_REG_FILE/\REG_FILE_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.324        */0.417         U11_REG_FILE/\REG_FILE_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.227   */15.333        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.334        */0.416         U11_REG_FILE/\REG_FILE_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	21.227   */15.336        */0.421         U6_CLK_DIV_TX/\cyc_counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.336        */0.413         U11_REG_FILE/\REG_FILE_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.339        */0.413         U11_REG_FILE/\REG_FILE_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.344        */0.411         U11_REG_FILE/\REG_FILE_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	21.229   */15.349        */0.419         U6_CLK_DIV_TX/\cyc_counter_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.352        */0.410         U11_REG_FILE/\REG_FILE_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.371        */0.414         U11_REG_FILE/\REG_FILE_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.372        */0.413         U11_REG_FILE/\REG_FILE_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.373        */0.413         U11_REG_FILE/\REG_FILE_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.374        */0.414         U11_REG_FILE/\REG_FILE_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.375        */0.415         U11_REG_FILE/\REG_FILE_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.383        */0.412         U11_REG_FILE/\REG_FILE_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.383        */0.412         U11_REG_FILE/\REG_FILE_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.387        */0.410         U11_REG_FILE/\REG_FILE_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   15.400/*        0.340/*         U11_REG_FILE/\REG_FILE_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   15.412/*        0.320/*         U11_REG_FILE/\REG_FILE_reg[1][0] /D    1
@(R)->ALU_CLK(R)	19.659   15.446/*        0.376/*         U12_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.659   15.453/*        0.376/*         U12_ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	19.659   15.456/*        0.376/*         U12_ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.659   15.460/*        0.376/*         U12_ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.660   15.460/*        0.376/*         U12_ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.660   15.461/*        0.376/*         U12_ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.660   15.461/*        0.376/*         U12_ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.660   15.462/*        0.376/*         U12_ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.660   15.462/*        0.376/*         U12_ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.660   15.462/*        0.376/*         U12_ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.660   15.465/*        0.376/*         U12_ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.660   15.467/*        0.376/*         U12_ALU/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.660   15.469/*        0.376/*         U12_ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.661   15.473/*        0.376/*         U12_ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.659   15.473/*        0.376/*         U12_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.660   15.475/*        0.376/*         U12_ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.661   15.478/*        0.376/*         U12_ALU/\ALU_OUT_reg[14] /RN    1
DFTCLK(R)->DFTCLK(R)	21.117   */15.482        */0.530         U8_CLK_DIV_RX/\cyc_counter_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.547        */0.416         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.559        */0.424         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.061   */15.563        */0.426         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.564        */0.423         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.062   */15.564        */0.426         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.063   */15.565        */0.423         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.109   */15.569        */0.538         U6_CLK_DIV_TX/x_flag_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.060   */15.572        */0.424         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.573        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.576        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.580        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */15.581        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	21.148   */15.581        */0.472         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.588        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.590        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.591        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.592        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.065   */15.595        */0.419         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.595        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.597        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.598        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.599        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.600        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.086   */15.601        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.608        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.615        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.616        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.617        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.073   */15.620        */0.414         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */15.620        */0.412         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */15.623        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.623        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.624        */0.411         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.072   */15.625        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.627        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.628        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */15.629        */0.410         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.631        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.085   */15.634        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.636        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.636        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.636        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.075   */15.641        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.641        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.090   */15.642        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.645        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.648        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.649        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.649        */0.405         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.082   */15.649        */0.405         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.659        */0.413         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.663        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.663        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.670        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.673        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.673        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.675        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.083   */15.675        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */15.675        */0.409         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.087   */15.678        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.683        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */15.684        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */15.685        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   */15.688        */0.408         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */15.689        */0.406         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.088   */15.694        */0.407         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	21.116   */15.775        */0.531         U8_CLK_DIV_RX/\cyc_counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.165   */15.817        */0.453         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.124   */15.826        */0.522         U8_CLK_DIV_RX/\cyc_counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */15.907        */0.409         U10_SYS_CTRL/\Address_seq_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.333   15.929/*        0.286/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.282   15.966/*        0.337/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.198   */16.017        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.199   */16.018        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.199   */16.018        */0.420         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.200   */16.023        */0.419         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.202   */16.031        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.299   16.032/*        0.320/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.202   */16.035        */0.417         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.211   */16.050        */0.408         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.200   */16.082        */0.418         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.083   */16.082        */0.535         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.129   */16.102        */0.517         U8_CLK_DIV_RX/x_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.144   */16.106        */0.475         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.089   */16.106        */0.402         U3_FIFO/U3/\wptr_reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */16.115        */0.408         U3_FIFO/U3/\wptr_reg_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.223   16.120/*        0.269/*         U3_FIFO/U3/\wptr_reg_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */16.161        */0.409         U10_SYS_CTRL/\Address_seq_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.095   */16.193        */0.397         U3_FIFO/U3/\waddr_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.323   16.200/*        0.296/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.093   */16.249        */0.398         U3_FIFO/U3/\wptr_reg_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.092   */16.269        */0.400         U3_FIFO/U3/\waddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.188   */16.310        */0.429         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.189   */16.314        */0.430         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.212   */16.316        */0.405         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.209   16.317/*        0.283/*         U3_FIFO/U3/\waddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */16.339        */0.402         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */16.342        */0.401         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */16.342        */0.402         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.288   16.386/*        0.331/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.071   */16.563        */0.413         U10_SYS_CTRL/\Address_seq_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.200   */16.649        */0.437         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.206   */16.660        */0.431         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.077   */16.665        */0.409         U10_SYS_CTRL/\Address_seq_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.076   */16.743        */0.405         U10_SYS_CTRL/frame_flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.188   */16.794        */0.449         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.115   16.827/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.833/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.833/*        0.374/*         U2_DATA_SYNC/enable_flop_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.091   16.833/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.833/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.834/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.834/*        0.374/*         U10_SYS_CTRL/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.834/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.834/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.834/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.834/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.834/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.835/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.835/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.836/*        0.374/*         U2_DATA_SYNC/\sync_flops_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.836/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.837/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.837/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.837/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.837/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.837/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.838/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.105   16.838/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.839/*        0.374/*         U2_DATA_SYNC/\sync_flops_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.839/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.092   16.841/*        0.397/*         U11_REG_FILE/\REG_FILE_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.841/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.841/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.843/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.843/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.843/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.843/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.844/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.845/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.845/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   16.846/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.847/*        0.374/*         U2_DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.847/*        0.374/*         U10_SYS_CTRL/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.847/*        0.374/*         U10_SYS_CTRL/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.847/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.847/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.847/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.847/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.847/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.847/*        0.374/*         U2_DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.847/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.848/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.848/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.849/*        0.374/*         U10_SYS_CTRL/\Address_seq_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.849/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.851/*        0.379/*         U11_REG_FILE/\REG_FILE_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.852/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.853/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.853/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.854/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.854/*        0.373/*         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.855/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.855/*        0.374/*         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.855/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   16.856/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.856/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   16.856/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.857/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.858/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.858/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.859/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.859/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.859/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.859/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.859/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.860/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.860/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.860/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.123   16.860/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.860/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.861/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.862/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   16.862/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.863/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.864/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.865/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.865/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.865/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.866/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.107   16.867/*        0.373/*         U10_SYS_CTRL/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.108   16.868/*        0.373/*         U10_SYS_CTRL/frame_flag_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.109   16.869/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.870/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.871/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.871/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.871/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.871/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   16.872/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.874/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.874/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.874/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.875/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   16.875/*        0.373/*         U11_REG_FILE/Rd_DATA_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.877/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.877/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.877/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.878/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.879/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.879/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.880/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.880/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.881/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.881/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.881/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.881/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.882/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.120   16.882/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.883/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.883/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.883/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.883/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   16.884/*        0.373/*         U11_REG_FILE/\REG_FILE_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.885/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.113   16.886/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   16.886/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.887/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.122   16.889/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.112   16.889/*        0.373/*         U11_REG_FILE/\Rd_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.891/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.891/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.892/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.892/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.892/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.893/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   16.895/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.052   */16.898        */0.434         U10_SYS_CTRL/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.121   16.900/*        0.372/*         U11_REG_FILE/\REG_FILE_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.069   */16.923        */0.417         U10_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.362   16.929/*        0.274/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.049   */16.940        */0.569         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.366   16.968/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.362   16.975/*        0.275/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.365   16.979/*        0.272/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.367   16.982/*        0.271/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.367   16.986/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	21.368   16.989/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.368   16.990/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.368   16.992/*        0.270/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.078   */17.019        */0.409         U11_REG_FILE/Rd_DATA_VLD_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.080   */17.031        */0.509         U11_REG_FILE/\REG_FILE_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.113   */17.046        */0.517         U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */17.049        */0.506         U0_RST_SYNC1/\RST_REG_reg[0] /SI    1
@(R)->DFTCLK(R)	19.995   17.054/*        0.298/*         U8_CLK_DIV_RX/output_clk_reg/RN    1
@(R)->DFTCLK(R)	19.993   17.060/*        0.298/*         U6_CLK_DIV_TX/output_clk_reg/RN    1
DFTCLK(R)->DFTCLK(R)	21.236   */17.139        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.236   */17.140        */0.402         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.236   */17.144        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.145        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.146        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.147        */0.401         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.238   */17.151        */0.400         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.237   */17.151        */0.400         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.084   */17.169        */0.396         U10_SYS_CTRL/\current_state_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.431   17.173/*        0.055/*         U11_REG_FILE/\REG_FILE_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.434   17.176/*        0.051/*         U11_REG_FILE/\REG_FILE_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.437   17.180/*        0.052/*         U11_REG_FILE/\REG_FILE_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.433   17.186/*        0.054/*         U11_REG_FILE/\REG_FILE_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	21.356   17.412/*        0.275/*         U3_FIFO/U4/\rptr_reg_reg[3] /D    1
@(R)->DFTCLK(R)	21.227   17.439/*        0.391/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->DFTCLK(R)	21.228   17.441/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
@(R)->DFTCLK(R)	21.228   17.442/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->DFTCLK(R)	21.230   17.442/*        0.388/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->DFTCLK(R)	21.223   17.443/*        0.397/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->DFTCLK(R)	21.228   17.444/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->DFTCLK(R)	21.228   17.444/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->DFTCLK(R)	21.229   17.446/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	21.223   17.446/*        0.397/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->DFTCLK(R)	21.229   17.448/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->DFTCLK(R)	21.237   17.450/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->DFTCLK(R)	21.237   17.450/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->DFTCLK(R)	21.229   17.450/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->DFTCLK(R)	21.237   17.450/*        0.380/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->DFTCLK(R)	21.229   17.451/*        0.390/*         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->DFTCLK(R)	21.239   17.456/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	21.240   17.458/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	21.239   17.459/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->DFTCLK(R)	21.240   17.460/*        0.379/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/RN    1
@(R)->DFTCLK(R)	21.248   17.470/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.248   17.471/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.248   17.472/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.248   17.477/*        0.389/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/RN    1
@(R)->DFTCLK(R)	21.248   17.480/*        0.389/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	21.259   17.481/*        0.378/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /RN    1
@(R)->DFTCLK(R)	21.259   17.481/*        0.378/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /RN    1
@(R)->DFTCLK(R)	21.259   17.481/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /RN    1
@(R)->DFTCLK(R)	21.259   17.482/*        0.378/*         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /RN    1
DFTCLK(R)->DFTCLK(R)	19.664   */17.485        */0.628         U6_CLK_DIV_TX/output_clk_reg/SI    1
@(R)->DFTCLK(R)	21.259   17.490/*        0.378/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	21.284   17.497/*        0.334/*         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->DFTCLK(R)	21.259   17.499/*        0.378/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /RN    1
DFTCLK(R)->DFTCLK(R)	21.214   */17.501        */0.417         U3_FIFO/U4/\rptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.225   */17.504        */0.406         U3_FIFO/U4/\rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	19.665   */17.572        */0.628         U8_CLK_DIV_RX/output_clk_reg/SI    1
REF_CLK(R)->ALU_CLK(R)	20.208   17.622/*        0.281/*         U12_ALU/OUT_VALID_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.226   */17.655        */0.404         U3_FIFO/U4/\rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.205   */17.660        */0.425         U3_FIFO/U4/\raddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	19.998   17.723/*        0.074/*         U13_CLK_GATE/U0_TLATNCAX12M/E    1
DFTCLK(R)->DFTCLK(R)	21.224   */17.732        */0.406         U3_FIFO/U4/\raddr_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.336   17.795/*        0.295/*         U3_FIFO/U4/\raddr_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.323   17.816/*        0.295/*         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.320   17.823/*        0.317/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.209   17.862/*        0.277/*         U10_SYS_CTRL/\current_state_reg[0] /D    1
@(R)->REF_CLK(R)	20.182   17.960/*        0.310/*         U0_RST_SYNC1/\RST_REG_reg[1] /RN    1
@(R)->REF_CLK(R)	20.182   17.960/*        0.310/*         U0_RST_SYNC1/\RST_REG_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.075   */17.972        */0.413         U2_DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.074   */17.977        */0.412         U2_DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.069   */17.981        */0.410         U2_DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */18.002        */0.408         U2_DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.079   */18.004        */0.408         U2_DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.008        */0.407         U2_DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.080   */18.010        */0.407         U2_DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.081   */18.021        */0.405         U2_DATA_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	21.353   18.021/*        0.285/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.001   */18.027        */0.630         U3_FIFO/U1/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.208   */18.089        */0.411         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.132   */18.159        */0.451         U2_DATA_SYNC/\sync_flops_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	21.185   */18.179        */0.434         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
DFTCLK(R)->DFTCLK(R)	20.964   */18.189        */0.683         U6_CLK_DIV_TX/x_flag_reg/SI    1
REF_CLK(R)->REF_CLK(R)	20.110   18.198/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.198/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.199/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.199/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.200/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.200/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.201/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.202/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.202/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.204/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.204/*        0.377/*         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[2][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.204/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.205/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.205/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.205/*        0.377/*         U3_FIFO/U2/\SYNC_reg_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.114   18.205/*        0.376/*         U3_FIFO/U3/\wptr_reg_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.205/*        0.376/*         U3_FIFO/U3/\wptr_reg_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.205/*        0.376/*         U3_FIFO/U3/\wptr_reg_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.206/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.207/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.207/*        0.376/*         U3_FIFO/U3/\wptr_reg_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.208/*        0.376/*         U3_FIFO/U3/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   18.208/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.208/*        0.376/*         U3_FIFO/U3/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.119   18.208/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.209/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.209/*        0.376/*         U3_FIFO/U3/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.110   18.212/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.213/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.111   18.215/*        0.376/*         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /RN    1
DFTCLK(R)->DFTCLK(R)	21.208   */18.216        */0.429         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.193   */18.220        */0.426         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.109   18.229/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.233/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.115   18.240/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   18.242/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   18.242/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.118   18.242/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.250/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.250/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.251/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.251/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   18.253/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.254/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.255/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.261/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.265/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.117   18.265/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.268/*        0.375/*         U11_REG_FILE/\REG_FILE_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.121   18.268/*        0.374/*         U11_REG_FILE/\REG_FILE_reg[10][0] /RN    1
@(R)->DFTCLK(R)	21.248   18.293/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->DFTCLK(R)	21.248   18.293/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->DFTCLK(R)	21.249   18.294/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->DFTCLK(R)	21.249   18.294/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
@(R)->DFTCLK(R)	21.249   18.294/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->DFTCLK(R)	21.249   18.295/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->DFTCLK(R)	21.249   18.295/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->DFTCLK(R)	21.249   18.295/*        0.370/*         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
DFTCLK(R)->DFTCLK(R)	20.978   */18.305        */0.660         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /SI    1
@(R)->DFTCLK(R)	21.259   18.305/*        0.378/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/RN    1
@(R)->DFTCLK(R)	21.251   18.313/*        0.380/*         U3_FIFO/U4/\raddr_reg[1] /RN    1
@(R)->DFTCLK(R)	21.251   18.313/*        0.380/*         U3_FIFO/U4/\raddr_reg[2] /RN    1
@(R)->DFTCLK(R)	21.269   18.315/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /RN    1
@(R)->DFTCLK(R)	21.269   18.315/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/RN    1
@(R)->DFTCLK(R)	21.269   18.315/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /RN    1
@(R)->DFTCLK(R)	21.269   18.315/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /RN    1
@(R)->DFTCLK(R)	21.270   18.316/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[0] /RN    1
@(R)->DFTCLK(R)	21.270   18.317/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /RN    1
@(R)->DFTCLK(R)	21.269   18.317/*        0.368/*         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /RN    1
@(R)->DFTCLK(R)	21.260   18.322/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[0][0] /RN    1
@(R)->DFTCLK(R)	21.261   18.323/*        0.370/*         U3_FIFO/U4/\raddr_reg[0] /RN    1
@(R)->DFTCLK(R)	21.260   18.323/*        0.370/*         U3_FIFO/U4/\rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	21.261   18.323/*        0.370/*         U3_FIFO/U4/\rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	21.261   18.323/*        0.370/*         U3_FIFO/U4/\rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	21.261   18.324/*        0.370/*         U3_FIFO/U4/\rptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	21.260   18.324/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[1][1] /RN    1
@(R)->DFTCLK(R)	21.261   18.326/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[3][0] /RN    1
@(R)->DFTCLK(R)	21.261   18.326/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[1][0] /RN    1
@(R)->DFTCLK(R)	21.261   18.327/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[2][0] /RN    1
@(R)->DFTCLK(R)	21.261   18.327/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[0][1] /RN    1
@(R)->DFTCLK(R)	21.261   18.330/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[3][1] /RN    1
@(R)->DFTCLK(R)	21.261   18.330/*        0.370/*         U3_FIFO/U1/\SYNC_reg_reg[2][1] /RN    1
DFTCLK(R)->DFTCLK(R)	20.967   */18.330        */0.680         U8_CLK_DIV_RX/x_flag_reg/SI    1
@(R)->DFTCLK(R)	21.261   18.331/*        0.370/*         U4_PLSE_GEN1/prev_flop_reg/RN    1
@(R)->DFTCLK(R)	21.261   18.331/*        0.370/*         U4_PLSE_GEN1/pulse_flop_reg/RN    1
@(R)->DFTCLK(R)	21.278   18.350/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.279   18.353/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.279   18.355/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.279   18.360/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	21.279   18.362/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[5] /RN    1
@(R)->DFTCLK(R)	21.279   18.362/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[4] /RN    1
@(R)->DFTCLK(R)	21.279   18.363/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[7] /RN    1
@(R)->DFTCLK(R)	21.279   18.363/*        0.369/*         U6_CLK_DIV_TX/\cyc_counter_reg[6] /RN    1
@(R)->DFTCLK(R)	21.317   18.376/*        0.329/*         U8_CLK_DIV_RX/x_flag_reg/RN    1
@(R)->DFTCLK(R)	21.317   18.377/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[3] /RN    1
@(R)->DFTCLK(R)	21.317   18.378/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[2] /RN    1
@(R)->DFTCLK(R)	21.317   18.381/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[1] /RN    1
@(R)->DFTCLK(R)	21.317   18.381/*        0.329/*         U8_CLK_DIV_RX/\cyc_counter_reg[0] /RN    1
@(R)->DFTCLK(R)	21.318   18.384/*        0.329/*         U6_CLK_DIV_TX/x_flag_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.050   */18.385        */0.437         U2_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	20.929   */18.392        */0.653         U11_REG_FILE/\REG_FILE_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	20.898   */18.503        */0.687         U11_REG_FILE/\REG_FILE_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.201   18.512/*        0.418/*         U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.214   18.544/*        0.405/*         U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.954   */18.561        */0.631         U11_REG_FILE/\REG_FILE_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.994   */18.566        */0.590         U11_REG_FILE/\REG_FILE_reg[2][3] /SI    1
REF_CLK(R)->REF_CLK(R)	20.435   18.572/*        0.057/*         U11_REG_FILE/\REG_FILE_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	21.033   */18.574        */0.584         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */18.576        */0.514         U4_PLSE_GEN1/prev_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	20.919   */18.577        */0.666         U11_REG_FILE/\REG_FILE_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */18.590        */0.504         U11_REG_FILE/\REG_FILE_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.042   */18.595        */0.576         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.045   */18.605        */0.573         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	20.867   */18.623        */0.718         U11_REG_FILE/\REG_FILE_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	20.910   */18.633        */0.675         U11_REG_FILE/\REG_FILE_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.179   */18.635        */0.410         U3_FIFO/U2/\SYNC_reg_reg[2][0] /D    1
@(R)->DFTCLK(R)	21.589   18.636/*        0.048/*         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SN    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.639        */0.564         U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.187   */18.646        */0.402         U3_FIFO/U2/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.054   */18.656        */0.563         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.340   18.662/*        0.298/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	21.179   */18.671        */0.410         U3_FIFO/U2/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.181   */18.682        */0.407         U3_FIFO/U2/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.220   */18.683        */0.411         U3_FIFO/U1/\SYNC_reg_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.693        */0.550         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.239   */18.695        */0.398         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.725        */0.535         U2_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.216   */18.733        */0.415         U3_FIFO/U1/\SYNC_reg_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.216   */18.740        */0.414         U3_FIFO/U1/\SYNC_reg_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	20.998   */18.742        */0.648         U8_CLK_DIV_RX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.754        */0.512         U10_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.027   */18.756        */0.559         U11_REG_FILE/\REG_FILE_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.352   18.763/*        0.285/*         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.024   */18.764        */0.561         U11_REG_FILE/\REG_FILE_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.027   */18.774        */0.559         U11_REG_FILE/\REG_FILE_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.011   */18.783        */0.572         U11_REG_FILE/\REG_FILE_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.030   */18.788        */0.555         U11_REG_FILE/\REG_FILE_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.005   */18.789        */0.642         U8_CLK_DIV_RX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */18.789        */0.549         U3_FIFO/U4/\raddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.013   */18.791        */0.570         U11_REG_FILE/\REG_FILE_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.089   */18.791        */0.541         U3_FIFO/U4/\raddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	20.946   */18.793        */0.638         U11_REG_FILE/\REG_FILE_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */18.798        */0.503         U2_DATA_SYNC/\sync_bus_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.518   */18.805        */0.518         U12_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.518   */18.805        */0.518         U12_ALU/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.519   */18.808        */0.517         U12_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	20.972   */18.813        */0.646         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.036   */18.813        */0.549         U11_REG_FILE/\REG_FILE_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.814        */0.520         U10_SYS_CTRL/\Address_seq_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.814        */0.516         U12_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	21.036   */18.815        */0.550         U11_REG_FILE/\REG_FILE_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.817        */0.516         U12_ALU/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.819        */0.515         U12_ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.520   */18.821        */0.515         U12_ALU/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.823        */0.515         U12_ALU/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.824        */0.515         U12_ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.824        */0.515         U12_ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.825        */0.515         U12_ALU/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.826        */0.514         U12_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.521   */18.829        */0.514         U12_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.830        */0.514         U12_ALU/\ALU_OUT_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.832        */0.506         U11_REG_FILE/\REG_FILE_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */18.834        */0.544         U11_REG_FILE/\REG_FILE_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.835        */0.515         U10_SYS_CTRL/\current_state_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.522   */18.835        */0.513         U12_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.523   */18.837        */0.513         U12_ALU/\ALU_OUT_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.043   */18.840        */0.542         U11_REG_FILE/\REG_FILE_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.040   */18.841        */0.538         U11_REG_FILE/\REG_FILE_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.848        */0.546         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	20.068   */18.855        */0.418         U2_DATA_SYNC/enable_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.858        */0.538         U11_REG_FILE/\REG_FILE_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.864        */0.542         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.049   */18.867        */0.536         U11_REG_FILE/\REG_FILE_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.057   */18.868        */0.581         U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.052   */18.878        */0.534         U11_REG_FILE/\REG_FILE_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.038   */18.883        */0.580         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */18.884        */0.513         U3_FIFO/U4/\rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.886        */0.510         U3_FIFO/U3/\wptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.102   */18.890        */0.516         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.136   */18.896        */0.446         U11_REG_FILE/\REG_FILE_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.896        */0.519         U2_DATA_SYNC/enable_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.197   */18.899        */0.434         U3_FIFO/U1/\SYNC_reg_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	21.053   */18.901        */0.565         U9_UART_TOP/U1_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.036   */18.905        */0.584         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.059   */18.905        */0.529         U3_FIFO/U3/\waddr_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.100   */18.910        */0.531         U3_FIFO/U4/\rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.118   */18.914        */0.530         U6_CLK_DIV_TX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	20.992   */18.914        */0.654         U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.915        */0.509         U3_FIFO/U3/\waddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.101   */18.919        */0.530         U3_FIFO/U4/\rptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.919        */0.527         U11_REG_FILE/\REG_FILE_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.059   */18.919        */0.521         U11_REG_FILE/\REG_FILE_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.056   */18.922        */0.526         U3_FIFO/U0/\FIFO_Memory_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.922        */0.525         U3_FIFO/U3/\wptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.924        */0.559         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.927        */0.525         U3_FIFO/U3/\wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.106   */18.927        */0.531         U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.121   */18.929        */0.527         U6_CLK_DIV_TX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.060   */18.930        */0.560         U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.057   */18.933        */0.521         U11_REG_FILE/\REG_FILE_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.065   */18.934        */0.523         U11_REG_FILE/\REG_FILE_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.047   */18.934        */0.541         U11_REG_FILE/\REG_FILE_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.046   */18.934        */0.573         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.064   */18.935        */0.556         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.059   */18.939        */0.523         U2_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.123   */18.940        */0.525         U6_CLK_DIV_TX/\cyc_counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.123   */18.940        */0.525         U6_CLK_DIV_TX/\cyc_counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.943        */0.522         U2_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.945        */0.524         U6_CLK_DIV_TX/\cyc_counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	20.997   */18.945        */0.650         U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.946        */0.524         U6_CLK_DIV_TX/\cyc_counter_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.056   */18.946        */0.520         U10_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.948        */0.521         U2_DATA_SYNC/\sync_bus_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.949        */0.521         U2_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.056   */18.949        */0.521         U10_SYS_CTRL/frame_flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */18.950        */0.523         U6_CLK_DIV_TX/\cyc_counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.951        */0.520         U11_REG_FILE/\REG_FILE_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.084   */18.952        */0.554         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.955        */0.513         U3_FIFO/U2/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.955        */0.520         U2_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.063   */18.956        */0.520         U2_DATA_SYNC/\sync_flops_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.959        */0.518         U3_FIFO/U3/\wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.084   */18.959        */0.552         U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.061   */18.959        */0.519         U3_FIFO/U0/\FIFO_Memory_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.959        */0.518         U11_REG_FILE/\REG_FILE_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.195   */18.961        */0.436         U4_PLSE_GEN1/prev_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.116   */18.962        */0.521         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.962        */0.518         U11_REG_FILE/\REG_FILE_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.065   */18.962        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.965        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.965        */0.518         U3_FIFO/U0/\FIFO_Memory_reg[6][0] /SI    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.966        */0.398         U3_FIFO/U2/\SYNC_reg_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.966        */0.398         U3_FIFO/U2/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.967        */0.517         U11_REG_FILE/\REG_FILE_reg[9][3] /SI    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.967        */0.397         U3_FIFO/U2/\SYNC_reg_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.110   */18.967        */0.509         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
REF_CLK(R)->REF_CLK(R)	20.089   */18.967        */0.398         U2_DATA_SYNC/\sync_flops_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.065   */18.967        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[6][7] /SI    1
REF_CLK(R)->REF_CLK(R)	20.095   */18.967        */0.397         U0_RST_SYNC1/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.968        */0.516         U11_REG_FILE/\REG_FILE_reg[9][2] /SI    1
REF_CLK(R)->REF_CLK(R)	20.096   */18.968        */0.397         U3_FIFO/U2/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.968        */0.516         U11_REG_FILE/\REG_FILE_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.062   */18.969        */0.517         U10_SYS_CTRL/\Address_seq_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.064   */18.969        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.970        */0.516         U11_REG_FILE/\REG_FILE_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.971        */0.517         U11_REG_FILE/\REG_FILE_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.064   */18.971        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.972        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.972        */0.516         U11_REG_FILE/\REG_FILE_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.973        */0.517         U3_FIFO/U0/\FIFO_Memory_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.973        */0.516         U11_REG_FILE/\REG_FILE_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.974        */0.516         U11_REG_FILE/\REG_FILE_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.974        */0.517         U11_REG_FILE/\REG_FILE_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.975        */0.517         U2_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.975        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.975        */0.515         U11_REG_FILE/Rd_DATA_VLD_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.975        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.977        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.977        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.978        */0.515         U11_REG_FILE/\REG_FILE_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.978        */0.515         U11_REG_FILE/\REG_FILE_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.978        */0.515         U11_REG_FILE/\REG_FILE_reg[4][6] /SI    1
@(R)->DFTCLK(R)	21.335   18.978/*        0.313/*         U1_RST_SYNC2/\RST_REG_reg[1] /RN    1
@(R)->DFTCLK(R)	21.335   18.978/*        0.313/*         U1_RST_SYNC2/\RST_REG_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.979        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.979        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.979        */0.514         U11_REG_FILE/\REG_FILE_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.980        */0.515         U11_REG_FILE/\REG_FILE_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.980        */0.514         U11_REG_FILE/\REG_FILE_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.980        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.981        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.981        */0.516         U3_FIFO/U0/\FIFO_Memory_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.981        */0.515         U11_REG_FILE/\REG_FILE_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.981        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.981        */0.515         U11_REG_FILE/\REG_FILE_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.981        */0.516         U11_REG_FILE/\REG_FILE_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.982        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.982        */0.514         U11_REG_FILE/\REG_FILE_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.982        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.982        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.983        */0.514         U11_REG_FILE/\Rd_DATA_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.983        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.983        */0.514         U11_REG_FILE/\REG_FILE_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */18.983        */0.510         U11_REG_FILE/\REG_FILE_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.983        */0.514         U11_REG_FILE/\REG_FILE_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.984        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.066   */18.984        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.984        */0.514         U11_REG_FILE/\REG_FILE_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.984        */0.514         U11_REG_FILE/\REG_FILE_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.066   */18.984        */0.515         U3_FIFO/U0/\FIFO_Memory_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.984        */0.513         U11_REG_FILE/\REG_FILE_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.984        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.985        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.985        */0.513         U11_REG_FILE/\REG_FILE_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.985        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.985        */0.514         U11_REG_FILE/\REG_FILE_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.985        */0.512         U11_REG_FILE/\REG_FILE_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.986        */0.514         U11_REG_FILE/\REG_FILE_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.986        */0.513         U11_REG_FILE/\REG_FILE_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.986        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.986        */0.514         U11_REG_FILE/\REG_FILE_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.986        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.987        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.987        */0.514         U11_REG_FILE/\REG_FILE_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.066   */18.987        */0.514         U10_SYS_CTRL/\Address_seq_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.987        */0.513         U11_REG_FILE/\REG_FILE_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.987        */0.514         U3_FIFO/U3/\waddr_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.987        */0.514         U11_REG_FILE/\REG_FILE_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.988        */0.514         U11_REG_FILE/\Rd_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.101   */18.988        */0.517         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.988        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.988        */0.513         U11_REG_FILE/\REG_FILE_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.989        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.989        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.072   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.122   */18.989        */0.515         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/par_bit_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.111   */18.989        */0.508         U9_UART_TOP/U1_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.989        */0.513         U11_REG_FILE/\REG_FILE_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.989        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.990        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.990        */0.513         U11_REG_FILE/\Rd_DATA_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.122   */18.990        */0.515         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.990        */0.513         U11_REG_FILE/\REG_FILE_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.990        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.991        */0.513         U3_FIFO/U2/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.991        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.991        */0.512         U11_REG_FILE/\REG_FILE_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.991        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.991        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.991        */0.513         U11_REG_FILE/\REG_FILE_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.992        */0.514         U3_FIFO/U0/\FIFO_Memory_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.127   */18.992        */0.510         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.992        */0.512         U11_REG_FILE/\REG_FILE_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.992        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.068   */18.992        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.122   */18.993        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.512         U11_REG_FILE/\REG_FILE_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.512         U11_REG_FILE/\REG_FILE_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.993        */0.512         U11_REG_FILE/\REG_FILE_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.993        */0.513         U11_REG_FILE/\REG_FILE_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */18.994        */0.513         U11_REG_FILE/\Rd_DATA_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.994        */0.513         U11_REG_FILE/\REG_FILE_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.994        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.115   */18.994        */0.516         U3_FIFO/U1/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.994        */0.513         U11_REG_FILE/\REG_FILE_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.995        */0.513         U11_REG_FILE/\Rd_DATA_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.995        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.995        */0.512         U3_FIFO/U2/\SYNC_reg_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.995        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.995        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.995        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.996        */0.513         U11_REG_FILE/\REG_FILE_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.996        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.996        */0.512         U11_REG_FILE/\REG_FILE_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.996        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.996        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */18.997        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.997        */0.513         U10_SYS_CTRL/\current_state_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */18.997        */0.512         U11_REG_FILE/\REG_FILE_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.997        */0.511         U11_REG_FILE/\REG_FILE_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.997        */0.511         U11_REG_FILE/\REG_FILE_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.997        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.998        */0.512         U11_REG_FILE/\Rd_DATA_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.069   */18.998        */0.512         U11_REG_FILE/\Rd_DATA_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.998        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.998        */0.511         U11_REG_FILE/\REG_FILE_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.998        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.070   */18.998        */0.512         U3_FIFO/U0/\FIFO_Memory_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */18.998        */0.514         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.075   */18.998        */0.512         U11_REG_FILE/\REG_FILE_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */18.998        */0.513         U2_DATA_SYNC/enable_pulse_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */18.999        */0.511         U11_REG_FILE/\REG_FILE_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */18.999        */0.511         U11_REG_FILE/\REG_FILE_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */18.999        */0.512         U11_REG_FILE/\REG_FILE_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */18.999        */0.512         U11_REG_FILE/\REG_FILE_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */19.000        */0.514         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.000        */0.511         U3_FIFO/U0/\FIFO_Memory_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */19.000        */0.512         U11_REG_FILE/\REG_FILE_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.067   */19.000        */0.512         U10_SYS_CTRL/\Address_seq_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.000        */0.511         U11_REG_FILE/\REG_FILE_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.001        */0.513         U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */19.001        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.001        */0.511         U11_REG_FILE/\REG_FILE_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.074   */19.001        */0.512         U11_REG_FILE/\REG_FILE_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.124   */19.002        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.002        */0.511         U11_REG_FILE/\REG_FILE_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.002        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.003        */0.511         U11_REG_FILE/\REG_FILE_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */19.003        */0.510         U11_REG_FILE/\REG_FILE_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.003        */0.510         U11_REG_FILE/\REG_FILE_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.003        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.080   */19.004        */0.511         U11_REG_FILE/\REG_FILE_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.004        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.004        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.004        */0.513         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */19.004        */0.514         U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */19.005        */0.511         U11_REG_FILE/\REG_FILE_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	21.125   */19.005        */0.513         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.005        */0.510         U11_REG_FILE/\REG_FILE_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.117   */19.006        */0.514         U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.006        */0.510         U11_REG_FILE/\REG_FILE_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.078   */19.007        */0.510         U11_REG_FILE/\REG_FILE_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.126   */19.009        */0.512         U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	21.071   */19.009        */0.510         U11_REG_FILE/\Rd_DATA_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	21.109   */19.009        */0.521         U3_FIFO/U1/\SYNC_reg_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.079   */19.010        */0.510         U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.081   */19.015        */0.510         U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	21.119   */19.020        */0.512         U4_PLSE_GEN1/pulse_flop_reg/SI    1
DFTCLK(R)->DFTCLK(R)	21.119   */19.021        */0.512         U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.134   */19.024        */0.514         U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.139   */19.031        */0.510         U1_RST_SYNC2/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.032        */0.507         U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.033        */0.507         U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.033        */0.506         U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.076   */19.033        */0.507         U2_DATA_SYNC/\sync_flops_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.121   */19.033        */0.510         U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.082   */19.034        */0.506         U0_RST_SYNC1/\RST_REG_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.083   */19.034        */0.506         U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.120   */19.034        */0.510         U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.101   */19.035        */0.529         U3_FIFO/U4/\rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.135   */19.064        */0.513         U1_RST_SYNC2/\RST_REG_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.077   */19.102        */0.560         U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	21.058   */19.109        */0.560         U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.041   */19.112        */0.579         U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.073   */19.127        */0.557         U3_FIFO/U4/\raddr_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	21.228   */19.129        */0.403         U4_PLSE_GEN1/pulse_flop_reg/D    1
DFTCLK(R)->DFTCLK(R)	21.228   */19.130        */0.403         U3_FIFO/U1/\SYNC_reg_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.248   */19.141        */0.401         U1_RST_SYNC2/\RST_REG_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	21.230   */19.142        */0.401         U3_FIFO/U1/\SYNC_reg_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.229   */19.143        */0.401         U3_FIFO/U1/\SYNC_reg_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	21.117   */19.149        */0.520         U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	21.087   */19.159        */0.549         U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI    1
RX_CLK(R)->TX_CLK(R)	217.954  215.262/*       54.254/*        framing_error    1
RX_CLK(R)->TX_CLK(R)	217.954  215.269/*       54.254/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8627.231 8624.467/*      54.253/*        UART_TX_O    1
