Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/atlysWrapperDebugUDPStackTB_isim_beh.exe -prj C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/atlysWrapperDebugUDPStackTB_beh.prj work.atlysWrapperDebugUDPStackTB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/../../../our_stuff/ip_cores/udp_ip_stack/trunk/rtl/vhdl/axi.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/../../../our_stuff/ip_cores/udp_ip_stack/trunk/rtl/vhdl/arp_types.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/BRAM.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/arduino_tx.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/../../../our_stuff/ip_cores/udp_ip_stack/trunk/rtl/vhdl/ipv4_types.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/udpFrameGeneratorOutputFile.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/send_to_arduino.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/generateDataAndRepeat_TYPES.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/frame_logger.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/../../../our_stuff/snippets/swDebounce/sw_debounce.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/../../../our_stuff/snippets/btnDebounce/btn_debounce.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/generateDataAndRepeat.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/frameGrabberEthernet.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/buffer_and_send_to_arduino.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/atlysWrapperDebugUDPStack.vhd" into library work
Parsing VHDL file "C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/atlysWrapperDebugUDPStackTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package axi
Compiling package arp_types
Compiling package ipv4_types
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package udpframegeneratoroutputfile
Compiling package generatedataandrepeat_types
Compiling architecture behavioral of entity btnDebounce [btndebounce_default]
Compiling architecture behavioral of entity swDebounce [swdebounce_default]
Compiling architecture behavioral of entity frameGrabberEthernet [\frameGrabberEthernet(false,2048...]
Compiling architecture behavioral of entity generateDataAndRepeat [\generateDataAndRepeat(true,1250...]
Compiling architecture behavioral of entity BRAM [\BRAM(11,8)\]
Compiling architecture behavioral of entity frame_logger [\frame_logger(11,8)\]
Compiling architecture behavioral of entity arduino_tx [arduino_tx_default]
Compiling architecture behavioral of entity send_to_arduino [send_to_arduino_default]
Compiling architecture behavioral of entity buffer_and_send_to_arduino [buffer_and_send_to_arduino_defau...]
Compiling architecture behavioral of entity atlysWrapperDebugUDPStack [atlyswrapperdebugudpstack_defaul...]
Compiling architecture behavior of entity atlyswrapperdebugudpstacktb
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable C:/Users/Jakob Wittmann/Documents/GitHub/atlys_snippets_and_projects/jakobs_stuff/projects/debug_udp_stack/atlysWrapperDebugUDPStackTB_isim_beh.exe
Fuse Memory Usage: 37868 KB
Fuse CPU Usage: 686 ms
