HelpInfo,C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/51||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/53||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/55||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/57||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/59||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/61||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/63||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/65||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/67||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/69||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/71||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/73||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/75||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/77||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/79||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/81||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/83||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/85||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/87||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/89||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/91||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/93||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/95||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/97||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/99||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/101||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/103||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/105||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/107||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/109||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/111||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/113||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/115||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/117||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/119||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/121||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/123||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/125||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/127||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/129||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/131||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/133||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/135||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/137||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/139||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/141||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/143||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/145||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/147||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/149||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/151||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/153||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/155||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/157||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/159||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/161||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/163||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/165||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/167||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/169||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/171||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/173||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/175||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/177||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/179||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/181||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/183||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/185||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/187||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/189||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/191||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG1337||@W:Net AXI_MSLAVE_MEM_AWREGION is not declared.||BaseDesign.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/246||miv_rv32ima_l1_axi_gluebridge.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/261
Implementation;Synthesis||CG775||@N: Component CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||BaseDesign.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/410||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/458||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/499||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/540||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||BaseDesign.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/712||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||BaseDesign.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/751||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||BaseDesign.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/832||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG775||@N: Component CoreAXITOAHBL_C0_CoreAXITOAHBL_C0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||BaseDesign.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/838||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_C0\CoreAXITOAHBL_C0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL169||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/914||CoreAXItoAHBL_AHBMasterCtrl.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/273
Implementation;Synthesis||CL190||@W:Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/915||CoreAXItoAHBL_AHBMasterCtrl.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/299
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/916||CoreAXItoAHBL_AHBMasterCtrl.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/299
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=64||BaseDesign.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/941||CoreAXItoAHBL_RAM_infer_uSRAM.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||CG775||@N: Component CoreAXITOAHBL_C1_CoreAXITOAHBL_C1_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||BaseDesign.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/948||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_C1\CoreAXITOAHBL_C1_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1112||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1113||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1114||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1115||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1116||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1117||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1118||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1119||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1120||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1121||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1268||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1269||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1270||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1271||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1272||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1273||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1274||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1275||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1276||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1277||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1278||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1279||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1280||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1281||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1282||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1283||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1284||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1285||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1286||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1287||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1288||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1289||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1290||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1291||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1292||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1293||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1294||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1295||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1296||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1297||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1298||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1299||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||BaseDesign.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1304||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG360||@W:Removing wire UTRSTB, as there is no assignment to it.||BaseDesign.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1376||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire UTMS, as there is no assignment to it.||BaseDesign.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1377||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||BaseDesign.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1378||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||BaseDesign.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1379||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||BaseDesign.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1380||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||BaseDesign.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1381||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||CL318||@W:*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1383||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CL318||@W:*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1384||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||BaseDesign.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1395||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1405||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1406||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1407||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1408||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1409||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1436||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1437||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1440||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1441||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1466||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1468||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1469||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1470||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1471||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1472||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1473||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1474||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1475||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1476||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1477||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1495||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1508||miv_rv32ima_l1_axi_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1509||miv_rv32ima_l1_axi_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2293_3 - expecting simple constant expression||BaseDesign.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1510||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2293_2 - expecting simple constant expression||BaseDesign.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1511||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2293_1 - expecting simple constant expression||BaseDesign.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1512||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2293_0 - expecting simple constant expression||BaseDesign.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1513||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1517||miv_rv32ima_l1_axi_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/233
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1518||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1519||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1520||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1522||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1523||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||BaseDesign.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1524||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1525||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1526||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1527||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1528||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1531||miv_rv32ima_l1_axi_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/233
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1532||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1533||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1534||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[1] - expecting simple constant expression||BaseDesign.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1535||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[0] - expecting simple constant expression||BaseDesign.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1536||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[1] - expecting simple constant expression||BaseDesign.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1537||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[0] - expecting simple constant expression||BaseDesign.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1538||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1540||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1541||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1542||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1543||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1544||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1545||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1546||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1549||miv_rv32ima_l1_axi_queue_2.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/216
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1550||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1551||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1552||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1554||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1555||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||BaseDesign.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1556||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1557||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1558||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1559||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1562||miv_rv32ima_l1_axi_queue_3.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/233
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1563||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1564||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1565||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[1] - expecting simple constant expression||BaseDesign.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1566||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[0] - expecting simple constant expression||BaseDesign.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1567||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[1] - expecting simple constant expression||BaseDesign.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1568||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[0] - expecting simple constant expression||BaseDesign.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1569||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1571||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1572||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1573||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1574||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1575||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1576||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1577||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1580||miv_rv32ima_l1_axi_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/165
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1581||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1582||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1583||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1585||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1586||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1587||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1593||miv_rv32ima_l1_axi_repeater.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/160
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1594||miv_rv32ima_l1_axi_repeater.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/159
Implementation;Synthesis||CG1138||@W:Ignoring initial value on saved_error - expecting simple constant expression||BaseDesign.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1595||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on saved_sink - expecting simple constant expression||BaseDesign.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1596||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on full - expecting simple constant expression||BaseDesign.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1597||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1601||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(523);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/523
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1602||miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v'/linenumber/522
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_604 - expecting simple constant expression||BaseDesign.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1603||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_584_5 - expecting simple constant expression||BaseDesign.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1604||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_584_4 - expecting simple constant expression||BaseDesign.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1605||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_584_3 - expecting simple constant expression||BaseDesign.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1606||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_584_2 - expecting simple constant expression||BaseDesign.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1607||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_584_1 - expecting simple constant expression||BaseDesign.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1608||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_584_0 - expecting simple constant expression||BaseDesign.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1609||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_569 - expecting simple constant expression||BaseDesign.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1610||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_421 - expecting simple constant expression||BaseDesign.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1611||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1618||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1619||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_346_3 - expecting simple constant expression||BaseDesign.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1620||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_346_2 - expecting simple constant expression||BaseDesign.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1621||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1625||miv_rv32ima_l1_axi_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/233
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1626||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1627||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1628||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[1] - expecting simple constant expression||BaseDesign.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1629||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[0] - expecting simple constant expression||BaseDesign.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1630||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[1] - expecting simple constant expression||BaseDesign.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1631||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[0] - expecting simple constant expression||BaseDesign.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1632||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1634||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1635||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1636||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1637||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1638||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1639||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1640||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1643||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1644||miv_rv32ima_l1_axi_tlcache_cork_system_bus.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v'/linenumber/746
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_724_2 - expecting simple constant expression||BaseDesign.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1645||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_724_1 - expecting simple constant expression||BaseDesign.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1646||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_724_0 - expecting simple constant expression||BaseDesign.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1647||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_535_1 - expecting simple constant expression||BaseDesign.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1648||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_535_0 - expecting simple constant expression||BaseDesign.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1649||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1653||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1654||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/302
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_372_3 - expecting simple constant expression||BaseDesign.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1655||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_372_2 - expecting simple constant expression||BaseDesign.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1656||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1666||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1667||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/512
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1852_2 - expecting simple constant expression||BaseDesign.srr(1668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1668||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1852_1 - expecting simple constant expression||BaseDesign.srr(1669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1669||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1852_0 - expecting simple constant expression||BaseDesign.srr(1670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1670||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1677||miv_rv32ima_l1_axi_repeater_1.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1678||miv_rv32ima_l1_axi_repeater_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on full - expecting simple constant expression||BaseDesign.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1679||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1683||miv_rv32ima_l1_axi_repeater_3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1684||miv_rv32ima_l1_axi_repeater_3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on full - expecting simple constant expression||BaseDesign.srr(1685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1685||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1689||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1690||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1011
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1232 - expecting simple constant expression||BaseDesign.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1691||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1136 - expecting simple constant expression||BaseDesign.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1692||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1060 - expecting simple constant expression||BaseDesign.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1693||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1008 - expecting simple constant expression||BaseDesign.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1694||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_912 - expecting simple constant expression||BaseDesign.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1695||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_836 - expecting simple constant expression||BaseDesign.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1696||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_784 - expecting simple constant expression||BaseDesign.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1697||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_688 - expecting simple constant expression||BaseDesign.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1698||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_612 - expecting simple constant expression||BaseDesign.srr(1699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1699||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||BaseDesign.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1701||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||BaseDesign.srr(1702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1702||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||BaseDesign.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1703||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1706||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1707||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1125
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_837_1 - expecting simple constant expression||BaseDesign.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1708||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_837_0 - expecting simple constant expression||BaseDesign.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1709||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_239_0_error - expecting simple constant expression||BaseDesign.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1710||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1712||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||BaseDesign.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1713||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1714||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1723||miv_rv32ima_l1_axi_repeater_4.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/162
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1724||miv_rv32ima_l1_axi_repeater_4.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/161
Implementation;Synthesis||CG1138||@W:Ignoring initial value on saved_error - expecting simple constant expression||BaseDesign.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1725||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on saved_sink - expecting simple constant expression||BaseDesign.srr(1726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1726||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on full - expecting simple constant expression||BaseDesign.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1727||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1731||miv_rv32ima_l1_axi_tlwidth_widget.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v'/linenumber/477
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1732||miv_rv32ima_l1_axi_tlwidth_widget.v(476);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v'/linenumber/476
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_397 - expecting simple constant expression||BaseDesign.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1733||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_377_5 - expecting simple constant expression||BaseDesign.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1734||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_377_4 - expecting simple constant expression||BaseDesign.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1735||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_377_3 - expecting simple constant expression||BaseDesign.srr(1736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1736||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_377_2 - expecting simple constant expression||BaseDesign.srr(1737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1737||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_377_1 - expecting simple constant expression||BaseDesign.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1738||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_377_0 - expecting simple constant expression||BaseDesign.srr(1739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1739||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_362 - expecting simple constant expression||BaseDesign.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1740||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_214 - expecting simple constant expression||BaseDesign.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1741||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1757||miv_rv32ima_l1_axi_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1758||miv_rv32ima_l1_axi_level_gateway.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/86
Implementation;Synthesis||CG1138||@W:Ignoring initial value on inFlight - expecting simple constant expression||BaseDesign.srr(1759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1759||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1763||miv_rv32ima_l1_axi_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/175
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1764||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_read[0] - expecting simple constant expression||BaseDesign.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1765||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1769||miv_rv32ima_l1_axi_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1770||miv_rv32ima_l1_axi_tlplic_plic.v(4029);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4029
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_31 - expecting simple constant expression||BaseDesign.srr(1771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1771||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_30 - expecting simple constant expression||BaseDesign.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1772||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_29 - expecting simple constant expression||BaseDesign.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1773||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_28 - expecting simple constant expression||BaseDesign.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1774||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_27 - expecting simple constant expression||BaseDesign.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1775||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_26 - expecting simple constant expression||BaseDesign.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1776||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_25 - expecting simple constant expression||BaseDesign.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1777||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_24 - expecting simple constant expression||BaseDesign.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1778||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_23 - expecting simple constant expression||BaseDesign.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1779||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_22 - expecting simple constant expression||BaseDesign.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1780||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_21 - expecting simple constant expression||BaseDesign.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1781||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_20 - expecting simple constant expression||BaseDesign.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1782||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CG1138||@W:Ignoring initial value on enables_0_19 - expecting simple constant expression||BaseDesign.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1783||acg5.v(1);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v'/linenumber/1
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1787||miv_rv32ima_l1_axi_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1790||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1791||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(544);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/544
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1798||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1799||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(400);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/400
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1835||miv_rv32ima_l1_axi_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1836||miv_rv32ima_l1_axi_async_queue_source.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/245
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1839||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1840||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/73
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1850||miv_rv32ima_l1_axi_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1854||miv_rv32ima_l1_axi_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1855||miv_rv32ima_l1_axi_async_queue_source_1.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1860||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1861||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7046
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||BaseDesign.srr(1863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1863||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||BaseDesign.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1864||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||BaseDesign.srr(1865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1865||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||BaseDesign.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1866||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||BaseDesign.srr(1867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1867||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||BaseDesign.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1868||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||BaseDesign.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1869||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||BaseDesign.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1870||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||BaseDesign.srr(1871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1871||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||BaseDesign.srr(1872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1872||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||BaseDesign.srr(1873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1873||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||BaseDesign.srr(1874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1874||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||BaseDesign.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1875||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||BaseDesign.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1876||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||BaseDesign.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1877||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||BaseDesign.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1878||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||BaseDesign.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1879||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||BaseDesign.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1880||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||BaseDesign.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1881||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||BaseDesign.srr(1882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1882||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||BaseDesign.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1883||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||BaseDesign.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1884||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||BaseDesign.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1885||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||BaseDesign.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1886||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||BaseDesign.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1887||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||BaseDesign.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1888||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||BaseDesign.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1889||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||BaseDesign.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1890||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||BaseDesign.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1891||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||BaseDesign.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1892||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||BaseDesign.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1893||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||BaseDesign.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1894||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||BaseDesign.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1895||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||BaseDesign.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1896||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||BaseDesign.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1897||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||BaseDesign.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1898||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||BaseDesign.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1899||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||BaseDesign.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1900||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||BaseDesign.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1901||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||BaseDesign.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1902||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||BaseDesign.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1903||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||BaseDesign.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1904||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||BaseDesign.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1905||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||BaseDesign.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1906||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||BaseDesign.srr(1907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1907||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||BaseDesign.srr(1908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1908||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||BaseDesign.srr(1909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1909||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||BaseDesign.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1910||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||BaseDesign.srr(1911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1911||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||BaseDesign.srr(1912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1912||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||BaseDesign.srr(1913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1913||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||BaseDesign.srr(1914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1914||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||BaseDesign.srr(1915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1915||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||BaseDesign.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1916||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||BaseDesign.srr(1917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1917||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||BaseDesign.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1918||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||BaseDesign.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1919||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||BaseDesign.srr(1920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1920||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||BaseDesign.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1921||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||BaseDesign.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1922||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||BaseDesign.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1923||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||BaseDesign.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1924||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||BaseDesign.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1925||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||BaseDesign.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1926||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||BaseDesign.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1927||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||BaseDesign.srr(1928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1928||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||BaseDesign.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1929||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||BaseDesign.srr(1930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1930||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||BaseDesign.srr(1931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1931||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||BaseDesign.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1932||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||BaseDesign.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1933||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||BaseDesign.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1934||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||BaseDesign.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1935||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||BaseDesign.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1936||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||BaseDesign.srr(1937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1937||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||BaseDesign.srr(1938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1938||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||BaseDesign.srr(1939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1939||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||BaseDesign.srr(1940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1940||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||BaseDesign.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1941||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||BaseDesign.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1942||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||BaseDesign.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1943||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||BaseDesign.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1944||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||BaseDesign.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1945||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||BaseDesign.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1946||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||BaseDesign.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1947||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||BaseDesign.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1948||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||BaseDesign.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1949||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||BaseDesign.srr(1950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1950||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1951||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1952||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1953||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1954||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1955||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1956||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1957||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1958||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1959||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1960||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1962||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1963||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/73
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1967||miv_rv32ima_l1_axi_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1969||miv_rv32ima_l1_axi_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1970||miv_rv32ima_l1_axi_async_queue_source_2.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/245
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1975||miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1976||miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v'/linenumber/73
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1980||miv_rv32ima_l1_axi_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1988||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1989||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(439);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/439
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1996||miv_rv32ima_l1_axi_tag_array_ext.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/78
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1997||miv_rv32ima_l1_axi_tag_array_ext.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/85
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1999||miv_rv32ima_l1_axi_tag_array_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/86
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=21||BaseDesign.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2000||miv_rv32ima_l1_axi_tag_array_ext.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/106
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2004||miv_rv32ima_l1_axi_data_arrays_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2005||miv_rv32ima_l1_axi_data_arrays_0_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/86
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2007||miv_rv32ima_l1_axi_data_arrays_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2008||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2009||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2010||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=8||BaseDesign.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2011||miv_rv32ima_l1_axi_data_arrays_0_ext.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2019||miv_rv32ima_l1_axi_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/549
Implementation;Synthesis||CG133||@W:Object reg_entries_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2020||miv_rv32ima_l1_axi_tlb.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object reg_entries_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2021||miv_rv32ima_l1_axi_tlb.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/81
Implementation;Synthesis||CG133||@W:Object reg_entries_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2022||miv_rv32ima_l1_axi_tlb.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/83
Implementation;Synthesis||CG133||@W:Object reg_entries_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2023||miv_rv32ima_l1_axi_tlb.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object reg_entries_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2024||miv_rv32ima_l1_axi_tlb.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2025||miv_rv32ima_l1_axi_tlb.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/548
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2030||miv_rv32ima_l1_axi_dcache_dcache.v(2559);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2559
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2031||miv_rv32ima_l1_axi_dcache_dcache.v(2558);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2558
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2033||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2034||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2035||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||BaseDesign.srr(2036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2036||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||BaseDesign.srr(2037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2037||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||BaseDesign.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2038||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||BaseDesign.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2039||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2041||miv_rv32ima_l1_axi_tag_array_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2042||miv_rv32ima_l1_axi_tag_array_0_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/86
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2044||miv_rv32ima_l1_axi_tag_array_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=20||BaseDesign.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2045||miv_rv32ima_l1_axi_tag_array_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2049||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2050||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/86
Implementation;Synthesis||CL169||@W:Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2052||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||BaseDesign.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2053||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2057||miv_rv32ima_l1_axi_icache_icache.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/342
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2058||miv_rv32ima_l1_axi_icache_icache.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/341
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2060||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2062||miv_rv32ima_l1_axi_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG133||@W:Object reg_entries_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2063||miv_rv32ima_l1_axi_tlb_1.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/72
Implementation;Synthesis||CG133||@W:Object reg_entries_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2064||miv_rv32ima_l1_axi_tlb_1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/74
Implementation;Synthesis||CG133||@W:Object reg_entries_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2065||miv_rv32ima_l1_axi_tlb_1.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/76
Implementation;Synthesis||CG133||@W:Object reg_entries_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2066||miv_rv32ima_l1_axi_tlb_1.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/78
Implementation;Synthesis||CG133||@W:Object reg_entries_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2067||miv_rv32ima_l1_axi_tlb_1.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/80
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2068||miv_rv32ima_l1_axi_tlb_1.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/301
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2071||miv_rv32ima_l1_axi_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2072||miv_rv32ima_l1_axi_shift_queue.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/396
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2075||miv_rv32ima_l1_axi_frontend_frontend.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/353
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2076||miv_rv32ima_l1_axi_frontend_frontend.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/352
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||BaseDesign.srr(2078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2078||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||BaseDesign.srr(2079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2079||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||BaseDesign.srr(2080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2080||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2081||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2083||miv_rv32ima_l1_axi_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(2085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2085||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(2086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2086||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2087||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(2088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2088||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(2089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2089||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(2090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2090||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(2091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2091||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2093||miv_rv32ima_l1_axi_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2096||miv_rv32ima_l1_axi_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2098||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2099||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2100||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2101||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2102||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2104||miv_rv32ima_l1_axi_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2105||miv_rv32ima_l1_axi_queue_15.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/110
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2110||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2111||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2124||miv_rv32ima_l1_axi_csrfile.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1396
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2125||miv_rv32ima_l1_axi_csrfile.v(1395);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1395
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||BaseDesign.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2127||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2130||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2131||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2132||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2133||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2134||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2135||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2136||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2137||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2138||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2144||miv_rv32ima_l1_axi_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/367
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2145||miv_rv32ima_l1_axi_mul_div.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/366
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2154||miv_rv32ima_l1_axi_rocket.v(2496);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2496
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2156||miv_rv32ima_l1_axi_rocket.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/1486
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2157||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2158||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2159||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2160||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2161||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2162||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2163||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2164||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2172||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2173||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2178||miv_rv32ima_l1_axi_queue_16.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_16.v'/linenumber/155
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2181||miv_rv32ima_l1_axi_queue_17.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2184||miv_rv32ima_l1_axi_tlto_axi4_converter.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/688
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2185||miv_rv32ima_l1_axi_tlto_axi4_converter.v(687);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/687
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2190||miv_rv32ima_l1_axi_queue_18.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_18.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2193||miv_rv32ima_l1_axi_queue_22.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/131
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2, width=7||BaseDesign.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2195||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2199||miv_rv32ima_l1_axi_queue_28.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||BaseDesign.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2201||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||BaseDesign.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2202||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||BaseDesign.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2203||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||BaseDesign.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2204||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||BaseDesign.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2205||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2206||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||BaseDesign.srr(2207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2207||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=32||BaseDesign.srr(2208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2208||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2209||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2211||miv_rv32ima_l1_axi_queue_29.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/165
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||BaseDesign.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2213||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_strb, depth=2, width=8||BaseDesign.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2214||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||BaseDesign.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2215||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2217||miv_rv32ima_l1_axi_queue_30.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/148
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||BaseDesign.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2219||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2220||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2222||miv_rv32ima_l1_axi_queue_32.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/182
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=2, width=1||BaseDesign.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2224||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=2, width=2||BaseDesign.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2225||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=64||BaseDesign.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2226||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2227||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2231||miv_rv32ima_l1_axi_queue_33.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/267
Implementation;Synthesis||CL134||@N: Found RAM ram_qos, depth=2, width=4||BaseDesign.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2233||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_prot, depth=2, width=3||BaseDesign.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2234||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_cache, depth=2, width=4||BaseDesign.srr(2235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2235||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_lock, depth=2, width=1||BaseDesign.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2236||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_burst, depth=2, width=2||BaseDesign.srr(2237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2237||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(2238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2238||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_len, depth=2, width=8||BaseDesign.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2239||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_addr, depth=2, width=31||BaseDesign.srr(2240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2240||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=2, width=4||BaseDesign.srr(2241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2241||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2247||miv_rv32ima_l1_axi_queue_48.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_last, depth=8, width=1||BaseDesign.srr(2249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2249||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_user, depth=8, width=7||BaseDesign.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2250||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_resp, depth=8, width=2||BaseDesign.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2251||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=8, width=64||BaseDesign.srr(2252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2252||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_id, depth=8, width=4||BaseDesign.srr(2253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2253||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2255||miv_rv32ima_l1_axi_axi4deinterleaver.v(1028);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1028
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2256||miv_rv32ima_l1_axi_axi4deinterleaver.v(1027);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1027
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2258||miv_rv32ima_l1_axi_axi4deinterleaver.v(1062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v'/linenumber/1062
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2262||miv_rv32ima_l1_axi_queue_54.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2265||miv_rv32ima_l1_axi_tlto_axi4.v(688);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/688
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2266||miv_rv32ima_l1_axi_tlto_axi4.v(687);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/687
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2269||miv_rv32ima_l1_axi_queue_55.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_55.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2272||miv_rv32ima_l1_axi_queue_56.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2275||miv_rv32ima_l1_axi_tlerror_error.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/379
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2276||miv_rv32ima_l1_axi_tlerror_error.v(378);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/378
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2279||miv_rv32ima_l1_axi_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2280||miv_rv32ima_l1_axi_capture_update_chain.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/492
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2283||miv_rv32ima_l1_axi_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2284||miv_rv32ima_l1_axi_capture_update_chain_1.v(610);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/610
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2287||miv_rv32ima_l1_axi_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2288||miv_rv32ima_l1_axi_capture_chain.v(356);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/356
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2291||miv_rv32ima_l1_axi_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2292||miv_rv32ima_l1_axi_negative_edge_latch.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v'/linenumber/73
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2299||miv_rv32ima_l1_axi_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2300||miv_rv32ima_l1_axi_capture_update_chain_2.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/145
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2303||miv_rv32ima_l1_axi_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2304||miv_rv32ima_l1_axi_negative_edge_latch_2.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v'/linenumber/76
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2309||miv_rv32ima_l1_axi_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2310||miv_rv32ima_l1_axi_jtag_bypass_chain.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/101
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2313||miv_rv32ima_l1_axi_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2314||miv_rv32ima_l1_axi_debug_transport_module_jtag.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v'/linenumber/466
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2317||miv_rv32ima_l1_axi_rocket_system.v(2270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2270
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2318||miv_rv32ima_l1_axi_rocket_system.v(2269);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2269
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MEM_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2330||miv_rv32ima_l1_axi.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/475
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MEM_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2331||miv_rv32ima_l1_axi.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/495
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MMIO_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2332||miv_rv32ima_l1_axi.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/520
Implementation;Synthesis||CG781||@W:Input AXI_MSLAVE_MMIO_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||BaseDesign.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2333||miv_rv32ima_l1_axi.v(540);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/540
Implementation;Synthesis||CG360||@W:Removing wire MMIO_AXI_WID, as there is no assignment to it.||BaseDesign.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2334||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||CG360||@W:Removing wire MEM_AXI_WID, as there is no assignment to it.||BaseDesign.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2335||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire MEM_AWREGION, as it has the load but no drivers.||BaseDesign.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2336||miv_rv32ima_l1_axi.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/184
Implementation;Synthesis||CG184||@W:Removing wire MEM_AWUSER, as it has the load but no drivers.||BaseDesign.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2337||miv_rv32ima_l1_axi.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/186
Implementation;Synthesis||CG184||@W:Removing wire MEM_WUSER, as it has the load but no drivers.||BaseDesign.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2338||miv_rv32ima_l1_axi.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/192
Implementation;Synthesis||CG184||@W:Removing wire MEM_ARREGION, as it has the load but no drivers.||BaseDesign.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2339||miv_rv32ima_l1_axi.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire MEM_ARUSER, as it has the load but no drivers.||BaseDesign.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2340||miv_rv32ima_l1_axi.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/210
Implementation;Synthesis||CG184||@W:Removing wire MMIO_AWREGION, as it has the load but no drivers.||BaseDesign.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2341||miv_rv32ima_l1_axi.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire MMIO_AWUSER, as it has the load but no drivers.||BaseDesign.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2342||miv_rv32ima_l1_axi.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/230
Implementation;Synthesis||CG184||@W:Removing wire MMIO_WUSER, as it has the load but no drivers.||BaseDesign.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2343||miv_rv32ima_l1_axi.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/236
Implementation;Synthesis||CG184||@W:Removing wire MMIO_ARREGION, as it has the load but no drivers.||BaseDesign.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2344||miv_rv32ima_l1_axi.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/252
Implementation;Synthesis||CG184||@W:Removing wire MMIO_ARUSER, as it has the load but no drivers.||BaseDesign.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2345||miv_rv32ima_l1_axi.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/254
Implementation;Synthesis||CL318||@W:*Output MMIO_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2347||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||CL318||@W:*Output MEM_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2348||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2352||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2353||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2354||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2355||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2356||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(2364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2364||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2365||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||CG133||@W:Object latchahbcmd is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2406||CoreAHBLSRAM_AHBLSram.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object ahbsram_wdata_usram is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2407||CoreAHBLSRAM_AHBLSram.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/141
Implementation;Synthesis||CG133||@W:Object ahbsram_wdata_usram_d is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2408||CoreAHBLSRAM_AHBLSram.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/142
Implementation;Synthesis||CG133||@W:Object count is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2409||CoreAHBLSRAM_AHBLSram.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object sramahb_ack_int is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2410||CoreAHBLSRAM_AHBLSram.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/151
Implementation;Synthesis||CG133||@W:Object sram_ren_d is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2411||CoreAHBLSRAM_AHBLSram.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/152
Implementation;Synthesis||CG133||@W:Object sram_ren_d2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2412||CoreAHBLSRAM_AHBLSram.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/153
Implementation;Synthesis||CG133||@W:Object sram_ren_d3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2413||CoreAHBLSRAM_AHBLSram.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/154
Implementation;Synthesis||CG133||@W:Object sram_done is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2414||CoreAHBLSRAM_AHBLSram.v(155);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/155
Implementation;Synthesis||CG133||@W:Object sramahb_rdata is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2415||CoreAHBLSRAM_AHBLSram.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/156
Implementation;Synthesis||CG133||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2416||CoreAHBLSRAM_AHBLSram.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/158
Implementation;Synthesis||CG133||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2417||CoreAHBLSRAM_AHBLSram.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object raddr_c_r is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2418||CoreAHBLSRAM_AHBLSram.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/162
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||BaseDesign.srr(2419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2419||CoreAHBLSRAM_AHBLSram.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/189
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||BaseDesign.srr(2420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2420||CoreAHBLSRAM_AHBLSram.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/190
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||BaseDesign.srr(2421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2421||CoreAHBLSRAM_AHBLSram.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/191
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||BaseDesign.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2422||CoreAHBLSRAM_AHBLSram.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/192
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_0, as it has the load but no drivers.||BaseDesign.srr(2423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2423||CoreAHBLSRAM_AHBLSram.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/193
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_1, as it has the load but no drivers.||BaseDesign.srr(2424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2424||CoreAHBLSRAM_AHBLSram.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/194
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_2, as it has the load but no drivers.||BaseDesign.srr(2425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2425||CoreAHBLSRAM_AHBLSram.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/195
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_3, as it has the load but no drivers.||BaseDesign.srr(2426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2426||CoreAHBLSRAM_AHBLSram.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire ahb_write, as there is no assignment to it.||BaseDesign.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2427||CoreAHBLSRAM_AHBLSram.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object ahb_write_d is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2428||CoreAHBLSRAM_AHBLSram.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/201
Implementation;Synthesis||CG133||@W:Object ahb_write_det is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2429||CoreAHBLSRAM_AHBLSram.v(202);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/202
Implementation;Synthesis||CG133||@W:Object ahb_write_det_d1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2430||CoreAHBLSRAM_AHBLSram.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/203
Implementation;Synthesis||CG133||@W:Object ahb_write_det_d2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2431||CoreAHBLSRAM_AHBLSram.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/204
Implementation;Synthesis||CG133||@W:Object ahb_write_det_d3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2432||CoreAHBLSRAM_AHBLSram.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/205
Implementation;Synthesis||CG133||@W:Object ram_rdata_d is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(2433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2433||CoreAHBLSRAM_AHBLSram.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/206
Implementation;Synthesis||CG360||@W:Removing wire hready_ctrl, as there is no assignment to it.||BaseDesign.srr(2434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2434||CoreAHBLSRAM_AHBLSram.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/207
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2436||CoreAHBLSRAM_AHBLSram.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/607
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2437||CoreAHBLSRAM_AHBLSram.v(590);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/590
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2438||CoreAHBLSRAM_AHBLSram.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2439||CoreAHBLSRAM_AHBLSram.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/480
Implementation;Synthesis||CL169||@W:Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2440||CoreAHBLSRAM_AHBLSram.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/420
Implementation;Synthesis||CL169||@W:Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2441||CoreAHBLSRAM_AHBLSram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/411
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2442||CoreAHBLSRAM_AHBLSram.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/396
Implementation;Synthesis||CL169||@W:Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2443||CoreAHBLSRAM_AHBLSram.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/351
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2480||CoreAHBLSRAM_AHBLSram.v(386);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/386
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||BaseDesign.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2481||CoreAHBLSRAM_AHBLSram.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/258
Implementation;Synthesis||CL246||@W:Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2487||CoreAHBLSRAM_AHBLSram.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input AXI_MIRROR_MST_MEM_AWREGION is unused.||BaseDesign.srr(2504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2504||miv_rv32ima_l1_axi_gluebridge.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_gluebridge.v'/linenumber/16
Implementation;Synthesis||CL156||@W:*Input MEM_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2507||miv_rv32ima_l1_axi.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/184
Implementation;Synthesis||CL156||@W:*Input MEM_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2508||miv_rv32ima_l1_axi.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/186
Implementation;Synthesis||CL156||@W:*Input MEM_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2509||miv_rv32ima_l1_axi.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/192
Implementation;Synthesis||CL156||@W:*Input MEM_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2510||miv_rv32ima_l1_axi.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/208
Implementation;Synthesis||CL156||@W:*Input MEM_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2511||miv_rv32ima_l1_axi.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/210
Implementation;Synthesis||CL156||@W:*Input MMIO_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2512||miv_rv32ima_l1_axi.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/228
Implementation;Synthesis||CL156||@W:*Input MMIO_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2513||miv_rv32ima_l1_axi.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/230
Implementation;Synthesis||CL156||@W:*Input MMIO_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2514||miv_rv32ima_l1_axi.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/236
Implementation;Synthesis||CL156||@W:*Input MMIO_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2515||miv_rv32ima_l1_axi.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/252
Implementation;Synthesis||CL156||@W:*Input MMIO_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||BaseDesign.srr(2516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2516||miv_rv32ima_l1_axi.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/254
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2523||miv_rv32ima_l1_axi_jtag_bypass_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2524||miv_rv32ima_l1_axi_jtag_bypass_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2531||miv_rv32ima_l1_axi_capture_update_chain_2.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2540||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2541||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2542||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||BaseDesign.srr(2543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2543||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2544||miv_rv32ima_l1_axi_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2545||miv_rv32ima_l1_axi_capture_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2546||miv_rv32ima_l1_axi_capture_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2549||miv_rv32ima_l1_axi_capture_update_chain_1.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2552||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2553||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2554||miv_rv32ima_l1_axi_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2555||miv_rv32ima_l1_axi_capture_update_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2560||miv_rv32ima_l1_axi_queue_56.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2561||miv_rv32ima_l1_axi_queue_56.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2562||miv_rv32ima_l1_axi_queue_56.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_56.v'/linenumber/67
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2567||miv_rv32ima_l1_axi_tlto_axi4.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/69
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2570||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2571||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2572||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||BaseDesign.srr(2575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2575||miv_rv32ima_l1_axi_axi4id_indexer.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||BaseDesign.srr(2577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2577||miv_rv32ima_l1_axi_axi4id_indexer.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v'/linenumber/142
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_b_bits_id[3:0] is unused||BaseDesign.srr(2607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2607||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/125
Implementation;Synthesis||CL247||@W:Input port bit 3 of auto_out_r_bits_id[3:0] is unused||BaseDesign.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2609||miv_rv32ima_l1_axi_axi4id_indexer_trim.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v'/linenumber/142
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2613||miv_rv32ima_l1_axi_tlto_axi4_converter.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/69
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_b_bits_user[6:0] is unused||BaseDesign.srr(2614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2614||miv_rv32ima_l1_axi_tlto_axi4_converter.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/103
Implementation;Synthesis||CL247||@W:Input port bit 6 of auto_out_r_bits_user[6:0] is unused||BaseDesign.srr(2616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2616||miv_rv32ima_l1_axi_tlto_axi4_converter.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v'/linenumber/121
Implementation;Synthesis||CL138||@W:Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2620||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2621||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL138||@W:Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.||BaseDesign.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2622||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||BaseDesign.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2629||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||BaseDesign.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2642||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2658||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2661||miv_rv32ima_l1_axi_ibuf.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_ibuf.v'/linenumber/65
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2672||miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2677||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2682||miv_rv32ima_l1_axi_queue_13.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2683||miv_rv32ima_l1_axi_queue_13.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2684||miv_rv32ima_l1_axi_queue_13.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_13.v'/linenumber/67
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2689||miv_rv32ima_l1_axi_frontend_frontend.v(407);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/407
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2690||miv_rv32ima_l1_axi_frontend_frontend.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2691||miv_rv32ima_l1_axi_frontend_frontend.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||BaseDesign.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2694||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||BaseDesign.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2695||miv_rv32ima_l1_axi_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2698||miv_rv32ima_l1_axi_tlb_1.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v'/linenumber/65
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||BaseDesign.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2701||miv_rv32ima_l1_axi_icache_icache.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/396
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2702||miv_rv32ima_l1_axi_icache_icache.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2703||miv_rv32ima_l1_axi_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2704||miv_rv32ima_l1_axi_icache_icache.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2705||miv_rv32ima_l1_axi_icache_icache.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||BaseDesign.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2716||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2730||miv_rv32ima_l1_axi_tlb.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input io_req_valid is unused.||BaseDesign.srr(2731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2731||miv_rv32ima_l1_axi_tlb.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2736||miv_rv32ima_l1_axi_dcache_data_array.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2751||miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||BaseDesign.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2766||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2767||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||BaseDesign.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2768||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||BaseDesign.srr(2775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2775||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2781||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2782||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2783||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2784||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2803||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||BaseDesign.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2804||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2821||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2822||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||BaseDesign.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2823||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2825||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2826||miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2835||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2836||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2837||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_opcode is unused.||BaseDesign.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2838||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_opcode is unused.||BaseDesign.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2839||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_param is unused.||BaseDesign.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2840||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_size is unused.||BaseDesign.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2841||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2842||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2847||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2848||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2851||miv_rv32ima_l1_axi_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2852||miv_rv32ima_l1_axi_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2865||miv_rv32ima_l1_axi_tlxbar_memory_bus.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2866||miv_rv32ima_l1_axi_tlxbar_memory_bus.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2887||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL138||@W:Removing register 'saved_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2906||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL138||@W:Removing register 'saved_sink' because it is only assigned 0 or its original value.||BaseDesign.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2907||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2922||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL159||@N: Input auto_out_3_d_bits_sink is unused.||BaseDesign.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2923||miv_rv32ima_l1_axi_tlxbar_system_bus.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input auto_out_2_d_bits_sink is unused.||BaseDesign.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2924||miv_rv32ima_l1_axi_tlxbar_system_bus.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_sink is unused.||BaseDesign.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2925||miv_rv32ima_l1_axi_tlxbar_system_bus.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2926||miv_rv32ima_l1_axi_tlxbar_system_bus.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2935||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_parity_en and merging clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2941||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||BaseDesign.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2942||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||BaseDesign.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2951||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||BaseDesign.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2960||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||BaseDesign.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2961||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||BaseDesign.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2962||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||BaseDesign.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2965||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2976||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input UTRSTB_SEC is unused.||BaseDesign.srr(2991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2991||corejtagdebug.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input EN_SEC is unused.||BaseDesign.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2992||corejtagdebug.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input TDI_SEC is unused.||BaseDesign.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2993||corejtagdebug.v(30);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/30
Implementation;Synthesis||CL159||@N: Input TGT_TDO_1 is unused.||BaseDesign.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2994||corejtagdebug.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input TGT_TDO_2 is unused.||BaseDesign.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2995||corejtagdebug.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input TGT_TDO_3 is unused.||BaseDesign.srr(2996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2996||corejtagdebug.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input TGT_TDO_4 is unused.||BaseDesign.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2997||corejtagdebug.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input TGT_TDO_5 is unused.||BaseDesign.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2998||corejtagdebug.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input TGT_TDO_6 is unused.||BaseDesign.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2999||corejtagdebug.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input TGT_TDO_7 is unused.||BaseDesign.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3000||corejtagdebug.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input TGT_TDO_8 is unused.||BaseDesign.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3001||corejtagdebug.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input TGT_TDO_9 is unused.||BaseDesign.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3002||corejtagdebug.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input TGT_TDO_10 is unused.||BaseDesign.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3003||corejtagdebug.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input TGT_TDO_11 is unused.||BaseDesign.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3004||corejtagdebug.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input TGT_TDO_12 is unused.||BaseDesign.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3005||corejtagdebug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input TGT_TDO_13 is unused.||BaseDesign.srr(3006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3006||corejtagdebug.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input TGT_TDO_14 is unused.||BaseDesign.srr(3007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3007||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input TGT_TDO_15 is unused.||BaseDesign.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3008||corejtagdebug.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_0 is unused.||BaseDesign.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3009||corejtagdebug.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_0 is unused.||BaseDesign.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3010||corejtagdebug.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/165
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_0 is unused.||BaseDesign.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3011||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_0 is unused.||BaseDesign.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3012||corejtagdebug.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_1 is unused.||BaseDesign.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3013||corejtagdebug.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/171
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_1 is unused.||BaseDesign.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3014||corejtagdebug.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_1 is unused.||BaseDesign.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3015||corejtagdebug.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_1 is unused.||BaseDesign.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3016||corejtagdebug.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_2 is unused.||BaseDesign.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3017||corejtagdebug.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/178
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_2 is unused.||BaseDesign.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3018||corejtagdebug.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/179
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_2 is unused.||BaseDesign.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3019||corejtagdebug.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/180
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_2 is unused.||BaseDesign.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3020||corejtagdebug.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_3 is unused.||BaseDesign.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3021||corejtagdebug.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_3 is unused.||BaseDesign.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3022||corejtagdebug.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/186
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_3 is unused.||BaseDesign.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3023||corejtagdebug.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/187
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_3 is unused.||BaseDesign.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3024||corejtagdebug.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/188
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3029||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input GPIO_IN is unused.||BaseDesign.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3030||coregpio.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3035||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3036||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3037||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input WID is unused.||BaseDesign.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3042||CoreAXItoAHBL.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_C1\CoreAXITOAHBL_C1_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input WID_BIF is unused.||BaseDesign.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3043||CoreAXItoAHBL.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_C1\CoreAXITOAHBL_C1_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input WID is unused.||BaseDesign.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3050||CoreAXItoAHBL.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_C0\CoreAXITOAHBL_C0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input WID_BIF is unused.||BaseDesign.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3051||CoreAXItoAHBL.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXITOAHBL_C0\CoreAXITOAHBL_C0_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/139
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||BaseDesign.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3054||CoreAXItoAHBL_AHBMasterCtrl.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/456
Implementation;Synthesis||CL159||@N: Input AXILen is unused.||BaseDesign.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3055||CoreAXItoAHBL_AHBMasterCtrl.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||BaseDesign.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3060||CoreAXItoAHBL_AXISlaveCtrl.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/483
Implementation;Synthesis||CL246||@W:Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3074||CoreAXItoAHBL_AXISlaveCtrl.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/125
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3085||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||BaseDesign.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3086||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||BaseDesign.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3087||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||BaseDesign.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3088||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||BaseDesign.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3089||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||BaseDesign.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3090||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||BaseDesign.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3091||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||BaseDesign.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3092||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||BaseDesign.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3093||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||BaseDesign.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3094||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||BaseDesign.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3095||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||BaseDesign.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3096||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||BaseDesign.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3097||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||BaseDesign.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3098||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||BaseDesign.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3099||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||BaseDesign.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3100||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||BaseDesign.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3101||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||BaseDesign.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3102||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||BaseDesign.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3103||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||BaseDesign.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3104||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||BaseDesign.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3105||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||BaseDesign.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3106||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||BaseDesign.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3107||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||BaseDesign.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3108||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||BaseDesign.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3109||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||BaseDesign.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3110||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||BaseDesign.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3111||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||BaseDesign.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3112||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||BaseDesign.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3121||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||BaseDesign.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3127||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||BaseDesign.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3135||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||BaseDesign.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3147||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||BaseDesign.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3149||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||BaseDesign.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3151||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||BaseDesign.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3153||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||BaseDesign.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3155||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||BaseDesign.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3157||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||BaseDesign.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3159||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||BaseDesign.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3161||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||BaseDesign.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3163||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||BaseDesign.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3165||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||BaseDesign.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3167||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||BaseDesign.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3169||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||BaseDesign.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3171||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||BaseDesign.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3173||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||BaseDesign.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3175||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||BaseDesign.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3177||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||BaseDesign.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3179||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||BaseDesign.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3187||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3212||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3213||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3214||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3215||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3220||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3221||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3222||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3223||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||BaseDesign.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3339||null;null
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3356||coreahblite_matrix4x16.v(3892);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3892
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3357||coreahblite_matrix4x16.v(3841);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3841
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3358||coreahblite_matrix4x16.v(3790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3790
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3359||coreahblite_matrix4x16.v(3739);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3739
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3360||coreahblite_matrix4x16.v(3688);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3688
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3361||coreahblite_matrix4x16.v(3637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3637
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3362||coreahblite_matrix4x16.v(3535);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3535
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3363||coreahblite_matrix4x16.v(3382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3382
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3364||coreahblite_matrix4x16.v(3331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3331
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3365||coreahblite_matrix4x16.v(3280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3280
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3366||coreahblite_matrix4x16.v(3229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3229
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3367||coreahblite_matrix4x16.v(3178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3178
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3368||coreahblite_matrix4x16.v(3586);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3586
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3369||coreahblite_matrix4x16.v(3127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3127
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CORERESET_PF_C0_0.CoreRESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||BaseDesign.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3370||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3371||miv_rv32ima_l1_axi_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3372||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3373||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3374||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3375||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3376||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3377||miv_rv32ima_l1_axi_repeater.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3378||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3379||miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3380||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3381||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3382||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3383||miv_rv32ima_l1_axi_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3384||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3385||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3386||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3387||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3388||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3389||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3390||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3391||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3392||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3393||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3394||miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3395||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3396||miv_rv32ima_l1_axi_repeater_4.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_4.v'/linenumber/200
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3397||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3398||miv_rv32ima_l1_axi_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3399||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3400||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3401||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3402||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3403||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3404||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3405||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3406||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3407||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3408||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3409||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3410||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3411||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3412||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3413||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3414||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3415||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3416||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3417||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3418||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3419||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3420||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3421||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3422||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3423||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3424||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3425||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3426||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3427||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3428||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3429||miv_rv32ima_l1_axi_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3430||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3431||miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3432||miv_rv32ima_l1_axi_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3433||miv_rv32ima_l1_axi_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3434||miv_rv32ima_l1_axi_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3435||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3436||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3437||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3438||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3439||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3440||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3441||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3442||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3443||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3444||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3445||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3446||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3447||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3448||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3449||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3450||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3451||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3452||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3453||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3454||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3455||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3456||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3457||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3458||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3459||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3460||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3461||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3462||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3463||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3464||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3465||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3466||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3467||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3468||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3469||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3470||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3471||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3472||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3473||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3474||miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3477||miv_rv32ima_l1_axi_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3478||miv_rv32ima_l1_axi_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3479||miv_rv32ima_l1_axi_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.reg_RW0_addr[6:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3480||miv_rv32ima_l1_axi_tag_array_ext.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/88
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.reg_RW0_addr[10:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3481||miv_rv32ima_l1_axi_data_arrays_0_ext.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/89
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.reg_RW0_addr[6:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3482||miv_rv32ima_l1_axi_tag_array_0_ext.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/89
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr[10:0] is being ignored due to limitations in architecture. ||BaseDesign.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3483||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_framing_error_en (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3493||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||BaseDesign.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3494||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3495||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3496||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3497||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3498||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3499||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(3500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3500||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_WUSER (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) on net MMIO_WUSER (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3501||miv_rv32ima_l1_axi.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/236
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3502||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3503||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) on net MMIO_AXI_WID_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s(verilog)) has its enable tied to GND.||BaseDesign.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3504||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3505||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[1] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3506||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[2] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3507||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[3] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3508||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[4] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3509||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[5] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3510||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[6] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3511||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[7] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3512||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[8] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3513||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[9] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3514||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[10] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3515||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[11] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3516||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[12] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3517||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[13] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3518||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[14] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3519||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[15] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3520||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[16] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3521||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[17] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3522||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[18] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3523||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[19] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3524||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[20] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3525||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[21] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3526||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[22] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3527||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[23] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3528||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[24] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3529||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[25] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3530||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[26] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3531||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[27] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3532||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[28] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3533||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3534||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[1] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3535||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[2] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3536||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[3] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3537||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[4] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3538||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[5] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3539||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[6] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3540||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[7] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3541||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[8] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3542||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[9] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3543||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[10] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3544||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[11] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3545||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[12] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3546||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[13] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3547||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[14] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3548||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[15] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3549||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[16] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3550||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[17] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3551||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[18] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3552||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[19] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3553||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[20] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3554||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[21] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3555||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[22] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3556||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[23] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3557||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[24] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3558||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[25] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3559||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[26] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3560||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[27] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3561||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_INT_XING.MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[28] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3562||miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3563||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3564||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3565||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3566||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3567||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3568||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3569||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3570||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3571||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3572||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3573||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3574||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3575||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3576||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3577||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3578||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3579||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3580||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3581||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3582||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3583||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3584||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3585||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3586||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3587||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3588||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3589||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3590||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3591||miv_rv32ima_l1_axi_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3592||miv_rv32ima_l1_axi_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3593||miv_rv32ima_l1_axi_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3594||miv_rv32ima_l1_axi_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3595||miv_rv32ima_l1_axi_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3596||miv_rv32ima_l1_axi_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3597||miv_rv32ima_l1_axi_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3598||miv_rv32ima_l1_axi_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3599||miv_rv32ima_l1_axi_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3600||miv_rv32ima_l1_axi_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3601||miv_rv32ima_l1_axi_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3602||miv_rv32ima_l1_axi_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3603||miv_rv32ima_l1_axi_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3604||miv_rv32ima_l1_axi_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3605||miv_rv32ima_l1_axi_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3606||miv_rv32ima_l1_axi_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3607||miv_rv32ima_l1_axi_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3608||miv_rv32ima_l1_axi_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3609||miv_rv32ima_l1_axi_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3610||miv_rv32ima_l1_axi_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3611||miv_rv32ima_l1_axi_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3612||miv_rv32ima_l1_axi_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3613||miv_rv32ima_l1_axi_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3614||miv_rv32ima_l1_axi_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3615||miv_rv32ima_l1_axi_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3616||miv_rv32ima_l1_axi_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3617||miv_rv32ima_l1_axi_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3618||miv_rv32ima_l1_axi_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3619||miv_rv32ima_l1_axi_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3620||miv_rv32ima_l1_axi_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3621||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3622||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_REPEATER_1_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3623||miv_rv32ima_l1_axi_repeater_1.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_REPEATER_3(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3624||miv_rv32ima_l1_axi_repeater_3.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_3.v'/linenumber/176
Implementation;Synthesis||BN115||@N: Removing instance PeripheryBus_slave_TLBuffer (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3625||miv_rv32ima_l1_axi_periphery_bus_pbus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v'/linenumber/512
Implementation;Synthesis||MO160||@W:Register bit _T_239_0_error (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3626||miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) because it does not drive other instances.||BaseDesign.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3627||miv_rv32ima_l1_axi_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) because it does not drive other instances.||BaseDesign.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3628||miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v(338);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v'/linenumber/338
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3629||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3630||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3631||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_RVCEXPANDER (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_IBUF(verilog)) because it does not drive other instances.||BaseDesign.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3632||miv_rv32ima_l1_axi_ibuf.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_ibuf.v'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3633||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance value (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3634||miv_rv32ima_l1_axi_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v'/linenumber/129
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3635||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3636||miv_rv32ima_l1_axi_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) because it does not drive other instances.||BaseDesign.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3637||miv_rv32ima_l1_axi_rocket_tile_tile.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v'/linenumber/710
Implementation;Synthesis||BN115||@N: Removing instance intXbar (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) because it does not drive other instances.||BaseDesign.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3638||miv_rv32ima_l1_axi_rocket_tile_tile.v(544);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v'/linenumber/544
Implementation;Synthesis||BN115||@N: Removing instance dcacheArb (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) because it does not drive other instances.||BaseDesign.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3639||miv_rv32ima_l1_axi_rocket_tile_tile.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v'/linenumber/718
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3640||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||BaseDesign.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3641||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3642||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_lock (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3643||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_cache[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3644||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_prot[2:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3645||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_qos[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3646||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_lock (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3647||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_cache[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3648||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_prot[2:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3649||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_qos[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_28_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3650||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_lock (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3651||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_cache[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3652||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_prot[2:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3653||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_qos[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3654||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_lock (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3655||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_cache[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3656||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_prot[2:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3657||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_qos[3:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_QUEUE_33_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3658||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) because it does not drive other instances.||BaseDesign.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3659||miv_rv32ima_l1_axi_tlerror_error.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/237
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus_slave_TLBuffer (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.||BaseDesign.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3660||miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v'/linenumber/278
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.||BaseDesign.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3661||miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(204);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v'/linenumber/204
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus_master_TLBuffer (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.||BaseDesign.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3662||miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v'/linenumber/242
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3663||miv_rv32ima_l1_axi_tlxbar_system_bus.v(404);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance SystemBus_master_TLSplitter (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3664||miv_rv32ima_l1_axi_system_bus_sbus.v(789);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v'/linenumber/789
Implementation;Synthesis||BN115||@N: Removing instance memBuses_0 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) because it does not drive other instances.||BaseDesign.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3665||miv_rv32ima_l1_axi_rocket_system.v(2551);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2551
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_TLFILTER (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) because it does not drive other instances.||BaseDesign.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3666||miv_rv32ima_l1_axi_rocket_system.v(2587);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2587
Implementation;Synthesis||BN115||@N: Removing instance trim (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) because it does not drive other instances.||BaseDesign.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3667||miv_rv32ima_l1_axi_rocket_system.v(2895);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2895
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) because it does not drive other instances.||BaseDesign.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3668||miv_rv32ima_l1_axi_rocket_system.v(3385);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/3385
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AXI_INT_XBAR (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) because it does not drive other instances.||BaseDesign.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3669||miv_rv32ima_l1_axi_rocket_system.v(2292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v'/linenumber/2292
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3670||coreahblite_matrix4x16.v(2949);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2949
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3671||coreahblite_matrix4x16.v(3015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3015
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3672||coreahblite_matrix4x16.v(3076);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3076
Implementation;Synthesis||BN362||@N: Removing sequential instance regHSIZE[1:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3673||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||BN362||@N: Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3674||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO129||@W:Sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.errorRespState is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3675||coreahbtoapb3_ahbtoapbsm.v(322);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/322
Implementation;Synthesis||FP130||@N: Promoting Net SYS_CLK on CLKINT  I_1 ||BaseDesign.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3685||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CORERESET_PF_C0_0.CoreRESET_PF_C0_0.dff_arst on CLKINT  I_2 ||BaseDesign.srr(3686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3686||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iUDRCK on CLKINT  I_1 ||BaseDesign.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3687||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4,dsps=6 on compile point MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET ||BaseDesign.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3688||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=24 on compile point MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s ||BaseDesign.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3689||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952,dsps=918 on top level netlist BaseDesign ||BaseDesign.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3690||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z13|N_2_inferred_clock which controls 360 sequential elements including CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||BaseDesign.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3728||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_32768_0_0s_5s_5s to MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32||BaseDesign.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3730||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET to MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c||BaseDesign.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3731||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG to MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0||BaseDesign.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3732||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||BaseDesign.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3733||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(3827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3827||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) ||BaseDesign.srr(3908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3908||coreahblite_matrix4x16.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/23
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog) ||BaseDesign.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3909||coreaxitoahbl_ahbmasterctrl.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/22
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog) ||BaseDesign.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3910||coreaxitoahbl_ahbmasterctrl.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/22
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog) ||BaseDesign.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3911||miv_rv32ima_l1_axi_tldebug_module_debug.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v'/linenumber/64
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog) ||BaseDesign.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3912||miv_rv32ima_l1_axi_rocket.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/64
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog) ||BaseDesign.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3913||miv_rv32ima_l1_axi.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/68
Implementation;Synthesis||MF106||@N: Mapping Compile point view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog) because ||BaseDesign.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3924||coreaxitoahbl_ahbmasterctrl.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/22
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) mapped in logic.||BaseDesign.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3930||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) mapped in logic.||BaseDesign.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3931||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) with 15 words by 2 bits.||BaseDesign.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3932||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) mapped in logic.||BaseDesign.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3933||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) with 15 words by 1 bit.||BaseDesign.srr(3934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3934||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3961||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3962||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3963||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3964||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3965||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3966||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[0] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3967||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3968||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3969||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3984||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||MF106||@N: Mapping Compile point view:COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog) because ||BaseDesign.srr(4019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4019||coreaxitoahbl_ahbmasterctrl.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/22
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) mapped in logic.||BaseDesign.srr(4025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4025||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) mapped in logic.||BaseDesign.srr(4026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4026||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) with 15 words by 2 bits.||BaseDesign.srr(4027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4027||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) mapped in logic.||BaseDesign.srr(4028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4028||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) with 15 words by 1 bit.||BaseDesign.srr(4029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4029||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4063||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4064||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4065||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4066||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4067||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4068||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4069||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4070||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4071||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4072||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4073||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4074||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4075||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4076||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4077||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4078||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4079||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4080||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4081||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4082||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4083||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4084||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4085||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4086||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4087||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[31] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4088||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4089||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4090||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4091||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4092||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4093||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4094||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4095||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4096||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4097||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4098||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4099||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4100||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4101||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4102||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4103||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4104||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4105||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4106||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4107||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[31] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4108||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4109||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4110||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4111||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4112||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4113||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4114||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4115||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4116||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4117||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4118||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4119||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4120||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4121||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4122||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4123||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4124||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4125||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4126||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4127||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog) because ||BaseDesign.srr(4176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4176||miv_rv32ima_l1_axi_rocket.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/64
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.release_state_i[0].||BaseDesign.srr(4194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4194||null;null
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.release_state[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4195||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.release_state[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4196||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_1583 (in view: work.BaseDesign(verilog))||BaseDesign.srr(4197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4197||miv_rv32ima_l1_axi_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_1527 (in view: work.BaseDesign(verilog))||BaseDesign.srr(4198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4198||miv_rv32ima_l1_axi_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.lrscAddrMatch (in view: work.BaseDesign(verilog))||BaseDesign.srr(4199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4199||miv_rv32ima_l1_axi_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4200||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)).||BaseDesign.srr(4201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4201||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance _T_1151_1[31:0]||BaseDesign.srr(4202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4202||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4203||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)).||BaseDesign.srr(4204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4204||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance _T_1151[31:0]||BaseDesign.srr(4205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4205||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4206||miv_rv32ima_l1_axi_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4207||miv_rv32ima_l1_axi_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4208||miv_rv32ima_l1_axi_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4209||miv_rv32ima_l1_axi_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance state_i[0].||BaseDesign.srr(4219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4219||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] ||BaseDesign.srr(4220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4220||miv_rv32ima_l1_axi_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/405
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_3027[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4232||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_3027[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4233||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_3027[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4234||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_3027[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4235||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_3027[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4236||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache._T_3027[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4237||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FF150||@N: Multiplier div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||BaseDesign.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4238||miv_rv32ima_l1_axi_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v'/linenumber/289
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.release_state[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4239||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[26] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4243||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[27] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4244||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[28] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4245||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[29] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4246||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[30] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4247||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[11] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4248||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[12] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4249||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[13] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4250||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[14] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4251||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[15] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4252||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[16] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4253||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[17] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4254||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[18] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4255||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[19] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4256||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[20] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4257||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[21] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4258||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[22] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4259||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[23] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4260||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[24] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4261||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[25] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4262||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[4] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4263||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[5] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4264||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[6] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4265||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[7] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4266||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[8] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4267||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[9] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4268||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[10] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4269||miv_rv32ima_l1_axi_rocket.v(2833);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v'/linenumber/2833
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[8] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4279||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4280||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4281||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[10] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4282||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4283||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4284||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[5] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4285||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[23] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4286||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[22] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4287||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[21] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4288||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[20] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4289||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[19] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4290||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[18] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4291||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[17] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4292||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[16] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4293||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[15] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4294||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[14] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4295||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4296||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[30] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4297||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[29] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4298||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[28] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4299||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[27] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4300||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[26] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4301||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[25] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4302||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[24] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4303||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance csr.reg_mcause[7] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4304||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||BN362||@N: Removing sequential instance csr.reg_mcause[4] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4305||miv_rv32ima_l1_axi_csrfile.v(1554);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v'/linenumber/1554
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog) because ||BaseDesign.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4331||miv_rv32ima_l1_axi_tldebug_module_debug.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v'/linenumber/64
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4337||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4338||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4339||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4343||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4344||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4345||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4346||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4347||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4348||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[52] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4349||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4350||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4351||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4352||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO161||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4353||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4354||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4355||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4356||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4357||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4358||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4359||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4360||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4361||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4362||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4363||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4364||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4365||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4366||miv_rv32ima_l1_axi_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4367||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4368||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4369||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4370||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4371||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4372||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4373||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4374||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4375||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4376||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4377||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4378||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4379||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4380||miv_rv32ima_l1_axi_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4389||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4390||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4391||miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4392||miv_rv32ima_l1_axi_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN362||@N: Removing sequential instance dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4393||miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.BaseDesign(verilog) because ||BaseDesign.srr(4438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4438||basedesign.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\BaseDesign\BaseDesign.v'/linenumber/9
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_id is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4444||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4445||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4446||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4447||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4448||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4449||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4450||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4451||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4452||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4453||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4454||null;null
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(4455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4455||null;null
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) on net BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog)) has its enable tied to GND.||BaseDesign.srr(4456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4456||coreahblsram_ahblsram.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/196
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(4457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4457||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(4458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4458||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(4459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4459||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(4460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4460||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(4461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4461||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z13(verilog)) has its enable tied to GND.||BaseDesign.srr(4462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4462||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||BZ173||@N: ROM U_readByteCnt.validBytes_1[7:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) mapped in logic.||BaseDesign.srr(4463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4463||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||MO106||@N: Found ROM U_readByteCnt.validBytes_1[7:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog)) with 128 words by 8 bits.||BaseDesign.srr(4464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4464||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) mapped in logic.||BaseDesign.srr(4465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4465||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) mapped in logic.||BaseDesign.srr(4466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4466||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) with 15 words by 2 bits.||BaseDesign.srr(4467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4467||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) mapped in logic.||BaseDesign.srr(4468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4468||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl(verilog)) with 15 words by 1 bit.||BaseDesign.srr(4469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4469||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM U_readByteCnt.validBytes_1[7:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) mapped in logic.||BaseDesign.srr(4470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4470||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||MO106||@N: Found ROM U_readByteCnt.validBytes_1[7:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog)) with 128 words by 8 bits.||BaseDesign.srr(4471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4471||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) mapped in logic.||BaseDesign.srr(4472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4472||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) mapped in logic.||BaseDesign.srr(4473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4473||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) with 15 words by 2 bits.||BaseDesign.srr(4474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4474||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) mapped in logic.||BaseDesign.srr(4475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4475||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z8_U_AHBMasterCtrl_0(verilog)) with 15 words by 1 bit.||BaseDesign.srr(4476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4476||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4523||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||FX107||@W:RAM INFER_USRAM\.U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C0_CoreAXITOAHBL_C0_0_COREAXITOAHBL_Z9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4529||coreaxitoahbl_ram_infer_usram.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||FX107||@W:RAM INFER_USRAM\.U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C0_CoreAXITOAHBL_C0_0_COREAXITOAHBL_Z9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4530||coreaxitoahbl_ram_infer_usram.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog) instance beatCnt[7:0] ||BaseDesign.srr(4544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4544||coreaxitoahbl_axislavectrl.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/348
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') beatCnt_d8 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_0(verilog))||BaseDesign.srr(4545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4545||null;null
Implementation;Synthesis||FX107||@W:RAM INFER_USRAM\.U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C1_CoreAXITOAHBL_C1_0_COREAXITOAHBL_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4546||coreaxitoahbl_ram_infer_usram.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||FX107||@W:RAM INFER_USRAM\.U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CoreAXITOAHBL_C1_CoreAXITOAHBL_C1_0_COREAXITOAHBL_Z10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4547||coreaxitoahbl_ram_infer_usram.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_RAM_infer_uSRAM.v'/linenumber/97
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog) instance beatCnt[7:0] ||BaseDesign.srr(4561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4561||coreaxitoahbl_axislavectrl.v(348);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/348
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') beatCnt_d8 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z7_1(verilog))||BaseDesign.srr(4562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4562||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||BaseDesign.srr(4563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4563||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(4578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4578||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4579||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') genblk1\.un1_genblk1\.wrap_cond_2 (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15(verilog))||BaseDesign.srr(4585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4585||coreahblsram_ahblsram.v(567);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/567
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[5] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.HSIZE_d[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4586||coreahblsram_ahblsram.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/653
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4587||coreahblsram_ahblsram.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/653
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance Count[31:0] ||BaseDesign.srr(4588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4588||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance PreScale[9:0] ||BaseDesign.srr(4589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4589||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4593||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXIOutReg.ARREADY because it is equivalent to instance CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AXISlaveCtrl.currState[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4594||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXIOutReg.AWREADY because it is equivalent to instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXISlaveCtrl.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4595||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXIOutReg.ARREADY because it is equivalent to instance CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AXISlaveCtrl.currState[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4596||coreaxitoahbl_axioutreg.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v'/linenumber/106
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[6] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4597||coreahblsram_ahblsram.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/653
Implementation;Synthesis||BN132||@W:Removing instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4598||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4610||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.wrap_cond[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4617||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||MF106||@N: Mapping Compile point view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) because ||BaseDesign.srr(4671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4671||coreahblite_matrix4x16.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/23
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4677||null;null
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4678||null;null
Implementation;Synthesis||BZ173||@N: ROM CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HTRANS_1[1:0] (in view: work.BaseDesign(verilog)) mapped in logic.||BaseDesign.srr(4679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4679||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HTRANS_1[1:0] (in view: work.BaseDesign(verilog)) mapped in logic.||BaseDesign.srr(4680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4680||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HWRITE_1 (in view: work.BaseDesign(verilog)) mapped in logic.||BaseDesign.srr(4681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4681||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HWRITE_1 (in view: work.BaseDesign(verilog)) with 15 words by 1 bit.||BaseDesign.srr(4682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4682||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HTRANS_1[1:0] (in view: work.BaseDesign(verilog)) mapped in logic.||BaseDesign.srr(4683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4683||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM CoreAXITOAHBL_C1_0.CoreAXITOAHBL_C1_0.U_AHBMasterCtrl.HTRANS_1[1:0] (in view: work.BaseDesign(verilog)) with 15 words by 2 bits.||BaseDesign.srr(4684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4684||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HWRITE_1 (in view: work.BaseDesign(verilog)) mapped in logic.||BaseDesign.srr(4685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4685||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HWRITE_1 (in view: work.BaseDesign(verilog)) with 15 words by 1 bit.||BaseDesign.srr(4686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4686||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||BZ173||@N: ROM CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HTRANS_1[1:0] (in view: work.BaseDesign(verilog)) mapped in logic.||BaseDesign.srr(4687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4687||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO106||@N: Found ROM CoreAXITOAHBL_C0_0.CoreAXITOAHBL_C0_0.U_AHBMasterCtrl.HTRANS_1[1:0] (in view: work.BaseDesign(verilog)) with 15 words by 2 bits.||BaseDesign.srr(4688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4688||coreaxitoahbl_ahbmasterctrl.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/490
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[31] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4709||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4710||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4711||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4712||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4713||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4714||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4715||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4716||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4717||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4718||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4719||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4720||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4721||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4722||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4723||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4724||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4725||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4726||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4727||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4728||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4729||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4730||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4731||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4750||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4751||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4752||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4771||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4772||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4773||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4777||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4778||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4787||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4788||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4789||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4790||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4791||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4792||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4793||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4794||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4795||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4796||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4797||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4798||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4799||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4800||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[6] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4801||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[10] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4802||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.masterDataInProg[0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4803||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4807||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4808||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4809||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4810||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4811||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog) because ||BaseDesign.srr(4845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4845||miv_rv32ima_l1_axi.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/68
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_work_MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32_verilog_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4851||null;null
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MEM_AXI_WID_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4852||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MEM_AXI_WID_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4853||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MEM_AXI_WID_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4854||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MEM_AXI_WID_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MEM_AXI_WID_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4855||miv_rv32ima_l1_axi.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/148
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MMIO_AXI_WID_1 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4856||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MMIO_AXI_WID_2 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4857||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MMIO_AXI_WID_3 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4858||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO111||@N: Tristate driver MMIO_AXI_WID_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) on net MMIO_AXI_WID_4 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4859||miv_rv32ima_l1_axi.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v'/linenumber/147
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] ||BaseDesign.srr(4889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4889||miv_rv32ima_l1_axi_tlto_axi4.v(734);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v'/linenumber/734
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] is 2 words by 6 bits.||BaseDesign.srr(4890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4890||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[0].||BaseDesign.srr(4891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4891||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[1].||BaseDesign.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4892||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[2].||BaseDesign.srr(4893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4893||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[3].||BaseDesign.srr(4894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4894||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[4].||BaseDesign.srr(4895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4895||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[5].||BaseDesign.srr(4896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4896||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[0].||BaseDesign.srr(4897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4897||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[1].||BaseDesign.srr(4898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4898||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[2].||BaseDesign.srr(4899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4899||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[3].||BaseDesign.srr(4900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4900||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[4].||BaseDesign.srr(4901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4901||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[5].||BaseDesign.srr(4902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4902||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] is 8 words by 9 bits.||BaseDesign.srr(4903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4903||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[0].||BaseDesign.srr(4904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4904||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[1].||BaseDesign.srr(4905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4905||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[2].||BaseDesign.srr(4906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4906||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[3].||BaseDesign.srr(4907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4907||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[4].||BaseDesign.srr(4908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4908||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[5].||BaseDesign.srr(4909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4909||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[6].||BaseDesign.srr(4910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4910||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[7].||BaseDesign.srr(4911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4911||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[8].||BaseDesign.srr(4912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4912||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[0].||BaseDesign.srr(4913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4913||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[1].||BaseDesign.srr(4914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4914||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[2].||BaseDesign.srr(4915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4915||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[3].||BaseDesign.srr(4916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4916||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[4].||BaseDesign.srr(4917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4917||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[5].||BaseDesign.srr(4918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4918||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[6].||BaseDesign.srr(4919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4919||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[7].||BaseDesign.srr(4920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4920||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[8].||BaseDesign.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4921||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[0].||BaseDesign.srr(4922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4922||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[1].||BaseDesign.srr(4923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4923||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[2].||BaseDesign.srr(4924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4924||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[3].||BaseDesign.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4925||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[4].||BaseDesign.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4926||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[5].||BaseDesign.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4927||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[6].||BaseDesign.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4928||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[7].||BaseDesign.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4929||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[8].||BaseDesign.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4930||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[0].||BaseDesign.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4931||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[1].||BaseDesign.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4932||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[2].||BaseDesign.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4933||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[3].||BaseDesign.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4934||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[4].||BaseDesign.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4935||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[5].||BaseDesign.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4936||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[6].||BaseDesign.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4937||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[7].||BaseDesign.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4938||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[8].||BaseDesign.srr(4939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4939||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[0].||BaseDesign.srr(4940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4940||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[1].||BaseDesign.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4941||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[2].||BaseDesign.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4942||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[3].||BaseDesign.srr(4943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4943||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[4].||BaseDesign.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4944||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[5].||BaseDesign.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4945||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[6].||BaseDesign.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4946||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[7].||BaseDesign.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4947||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[8].||BaseDesign.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4948||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[0].||BaseDesign.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4949||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[1].||BaseDesign.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4950||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[2].||BaseDesign.srr(4951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4951||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[3].||BaseDesign.srr(4952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4952||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[4].||BaseDesign.srr(4953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4953||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[5].||BaseDesign.srr(4954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4954||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[6].||BaseDesign.srr(4955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4955||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[7].||BaseDesign.srr(4956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4956||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[8].||BaseDesign.srr(4957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4957||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[0].||BaseDesign.srr(4958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4958||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[1].||BaseDesign.srr(4959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4959||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[2].||BaseDesign.srr(4960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4960||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[3].||BaseDesign.srr(4961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4961||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[4].||BaseDesign.srr(4962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4962||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[5].||BaseDesign.srr(4963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4963||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[6].||BaseDesign.srr(4964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4964||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[7].||BaseDesign.srr(4965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4965||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[8].||BaseDesign.srr(4966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4966||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[0].||BaseDesign.srr(4967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4967||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[1].||BaseDesign.srr(4968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4968||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[2].||BaseDesign.srr(4969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4969||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[3].||BaseDesign.srr(4970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4970||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[4].||BaseDesign.srr(4971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4971||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[5].||BaseDesign.srr(4972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4972||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[6].||BaseDesign.srr(4973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4973||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[7].||BaseDesign.srr(4974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4974||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[8].||BaseDesign.srr(4975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4975||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst[16:0] is 2 words by 17 bits.||BaseDesign.srr(4976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4976||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[0].||BaseDesign.srr(4977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4977||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[1].||BaseDesign.srr(4978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4978||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[2].||BaseDesign.srr(4979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4979||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[3].||BaseDesign.srr(4980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4980||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[4].||BaseDesign.srr(4981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4981||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[5].||BaseDesign.srr(4982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4982||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[6].||BaseDesign.srr(4983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4983||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[7].||BaseDesign.srr(4984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4984||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[8].||BaseDesign.srr(4985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4985||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[9].||BaseDesign.srr(4986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4986||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[10].||BaseDesign.srr(4987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4987||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[11].||BaseDesign.srr(4988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4988||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[12].||BaseDesign.srr(4989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4989||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[13].||BaseDesign.srr(4990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4990||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[14].||BaseDesign.srr(4991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4991||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[15].||BaseDesign.srr(4992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4992||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[13] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4995||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[14] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4996||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[15] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4997||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[16] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4998||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[13] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4999||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[14] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5000||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[15] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5001||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[16] (in view: work.SYNRAM2X17(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5002||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] is 2 words by 6 bits.||BaseDesign.srr(5003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5003||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst[16:0] is 2 words by 17 bits.||BaseDesign.srr(5004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5004||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[13] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5005||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[14] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5006||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[15] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5007||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[16] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5008||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[13] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5009||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[14] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5010||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[15] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5011||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[16] (in view: work.SYNRAM2X17_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5012||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst[16:0] is 2 words by 17 bits.||BaseDesign.srr(5013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5013||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[13] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5014||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[14] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5015||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[15] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5016||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[16] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5017||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[13] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5018||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[14] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5019||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[15] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5020||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[16] (in view: work.SYNRAM2X17_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5021||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst[16:0] is 2 words by 17 bits.||BaseDesign.srr(5022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5022||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[13] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5023||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[14] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5024||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[15] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5025||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[16] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5026||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[13] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5027||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[14] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5028||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[15] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5029||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[16] (in view: work.SYNRAM2X17_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5030||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] is 8 words by 9 bits.||BaseDesign.srr(5031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5031||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] is 8 words by 9 bits.||BaseDesign.srr(5032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5032||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] is 8 words by 9 bits.||BaseDesign.srr(5033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5033||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] is 8 words by 9 bits.||BaseDesign.srr(5034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5034||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] is 8 words by 64 bits.||BaseDesign.srr(5035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5035||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[3:0] is 8 words by 4 bits.||BaseDesign.srr(5036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5036||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram0_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5037||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram1_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5038||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram2_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5039||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram3_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5040||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram4_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5041||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram5_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5042||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram6_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5043||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id_ram7_[3] (in view: work.SYNRAM8X4(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5044||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last is 8 words by 1 bits.||BaseDesign.srr(5045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5045||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] is 8 words by 64 bits.||BaseDesign.srr(5046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5046||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[3:0] is 8 words by 4 bits.||BaseDesign.srr(5047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5047||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram0_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5048||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram1_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5049||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram2_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5050||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram3_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5051||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram4_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5052||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram5_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5053||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram6_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5054||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id_ram7_[3] (in view: work.SYNRAM8X4_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5055||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last is 8 words by 1 bits.||BaseDesign.srr(5056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5056||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] is 8 words by 64 bits.||BaseDesign.srr(5057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5057||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[3:0] is 8 words by 4 bits.||BaseDesign.srr(5058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5058||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram0_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5059||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram1_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5060||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram2_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5061||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram3_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5062||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram4_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5063||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram5_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5064||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram6_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5065||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id_ram7_[3] (in view: work.SYNRAM8X4_1(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5066||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last is 8 words by 1 bits.||BaseDesign.srr(5067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5067||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] is 8 words by 64 bits.||BaseDesign.srr(5068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5068||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[3:0] is 8 words by 4 bits.||BaseDesign.srr(5069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5069||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram0_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5070||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram1_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5071||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram2_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5072||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram3_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5073||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram4_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5074||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram5_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5075||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram6_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5076||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id_ram7_[3] (in view: work.SYNRAM8X4_2(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5077||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last is 8 words by 1 bits.||BaseDesign.srr(5078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5078||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] is 8 words by 64 bits.||BaseDesign.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5079||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[3:0] is 8 words by 4 bits.||BaseDesign.srr(5080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5080||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram0_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5081||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram1_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5082||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram2_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5083||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram3_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5084||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram4_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5085||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram5_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5086||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram6_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5087||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id_ram7_[3] (in view: work.SYNRAM8X4_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5088||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last is 8 words by 1 bits.||BaseDesign.srr(5089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5089||miv_rv32ima_l1_axi_queue_48.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] is 2 words by 64 bits.||BaseDesign.srr(5090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5090||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last is 2 words by 1 bits.||BaseDesign.srr(5091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5091||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] is 2 words by 31 bits.||BaseDesign.srr(5092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5092||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] is 2 words by 64 bits.||BaseDesign.srr(5093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5093||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] is 2 words by 8 bits.||BaseDesign.srr(5094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5094||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last is 2 words by 1 bits.||BaseDesign.srr(5095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5095||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[30:0] is 2 words by 31 bits.||BaseDesign.srr(5096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5096||miv_rv32ima_l1_axi_queue_33.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[0] (in view: work.SYNRAM2X31_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5097||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[1] (in view: work.SYNRAM2X31_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5098||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[2] (in view: work.SYNRAM2X31_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5099||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[0] (in view: work.SYNRAM2X31_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5100||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[1] (in view: work.SYNRAM2X31_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5101||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[2] (in view: work.SYNRAM2X31_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5102||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] is 2 words by 64 bits.||BaseDesign.srr(5103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5103||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last is 2 words by 1 bits.||BaseDesign.srr(5104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5104||miv_rv32ima_l1_axi_queue_32.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v'/linenumber/220
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] is 2 words by 32 bits.||BaseDesign.srr(5105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5105||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] is 2 words by 64 bits.||BaseDesign.srr(5106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5106||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] is 2 words by 8 bits.||BaseDesign.srr(5107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5107||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last is 2 words by 1 bits.||BaseDesign.srr(5108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5108||miv_rv32ima_l1_axi_queue_29.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[31:0] is 2 words by 32 bits.||BaseDesign.srr(5109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5109||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[0] (in view: work.SYNRAM2X32_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5110||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[1] (in view: work.SYNRAM2X32_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5111||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram0_[2] (in view: work.SYNRAM2X32_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5112||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[0] (in view: work.SYNRAM2X32_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5113||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[1] (in view: work.SYNRAM2X32_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5114||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr_ram1_[2] (in view: work.SYNRAM2X32_0(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5115||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(5116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5116||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(5117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5117||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(5118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5118||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(5119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5119||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5120||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5121||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5122||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5123||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5124||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5125||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5126||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5127||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram1_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5128||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5129||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5130||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_burst_ram0_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5131||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5132||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5133||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5134||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5135||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5136||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5137||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5138||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5139||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5140||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5141||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram1_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5142||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5143||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5144||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_burst_ram0_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5145||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5146||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5147||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram7_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5148||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram6_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5149||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram5_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5150||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram4_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5151||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram3_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5152||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram2_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5153||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5154||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5155||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram7_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5156||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram6_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5157||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram5_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5158||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram4_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5159||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram3_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5160||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram2_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5161||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5162||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5163||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram7_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5164||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram6_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5165||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram5_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5166||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram4_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5167||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram3_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5168||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram2_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5169||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5170||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5171||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram7_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5172||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram6_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5173||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram5_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5174||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram4_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5175||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram3_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5176||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram2_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5177||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5178||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5179||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram7_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5180||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram6_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5181||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram5_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5182||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram4_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5183||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram3_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5184||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram2_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5185||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5186||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp.MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5187||miv_rv32ima_l1_axi_queue_28.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v'/linenumber/330
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5188||miv_rv32ima_l1_axi_queue_17.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v'/linenumber/367
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] ||BaseDesign.srr(5189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5189||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] ||BaseDesign.srr(5190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5190||miv_rv32ima_l1_axi_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] is 2 words by 16 bits.||BaseDesign.srr(5191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5191||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[13:0] is 2 words by 14 bits.||BaseDesign.srr(5192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5192||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[0] (in view: work.SYNRAM2X14(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5193||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram0_[1] (in view: work.SYNRAM2X14(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5194||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[0] (in view: work.SYNRAM2X14(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5195||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode_ram1_[1] (in view: work.SYNRAM2X14(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5196||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_opcode[9:0] is 2 words by 10 bits.||BaseDesign.srr(5197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5197||miv_rv32ima_l1_axi_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v'/linenumber/198
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[10:0] is 2 words by 11 bits.||BaseDesign.srr(5198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5198||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_param[11:0] is 2 words by 12 bits.||BaseDesign.srr(5199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5199||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_param[11:0] is 2 words by 12 bits.||BaseDesign.srr(5200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5200||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5201||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.ram_error is 2 words by 1 bits.||BaseDesign.srr(5202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5202||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5203||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error is 2 words by 1 bits.||BaseDesign.srr(5204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5204||miv_rv32ima_l1_axi_queue_3.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5205||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] is 2 words by 31 bits.||BaseDesign.srr(5206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5206||miv_rv32ima_l1_axi_queue_2.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5207||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5208||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] is 2 words by 31 bits.||BaseDesign.srr(5209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5209||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[31] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5210||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[30] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5211||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[29] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5212||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[28] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5213||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[27] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5214||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[26] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5215||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[25] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5216||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[24] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5217||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[23] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5218||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[22] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5219||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[21] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5220||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[20] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5221||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[19] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5222||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[18] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5223||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[17] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5224||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[16] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5225||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[15] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5226||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[14] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5227||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[13] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5228||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[12] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5229||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[11] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5230||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[10] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5231||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[9] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5232||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5233||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[7] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5234||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[6] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5235||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[5] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5236||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[4] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5237||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[3] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5238||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[2] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5239||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[1] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5240||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO160||@W:Register bit SystemBus_slave_TLBuffer.Queue_5.ram_data.SystemBus_slave_TLBuffer.Queue_5.ram_data_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(5241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5241||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[10:0] is 2 words by 11 bits.||BaseDesign.srr(5244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5244||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] is 2 words by 11 bits.||BaseDesign.srr(5245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5245||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5246||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5247||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5248||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5249||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] is 2 words by 13 bits.||BaseDesign.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5250||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[10:0] is 2 words by 11 bits.||BaseDesign.srr(5251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5251||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5252||miv_rv32ima_l1_axi_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5253||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] is 2 words by 31 bits.||BaseDesign.srr(5254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5254||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[0] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5255||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[1] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5256||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[27] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5257||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[28] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5258||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram0_[29] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5259||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[0] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5260||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[1] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5261||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address_ram1_[27] (in view: work.SYNRAM2X31_3(decomp)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(5262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5262||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||BaseDesign.srr(5265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5265||miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] is 2 words by 16 bits.||BaseDesign.srr(5271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5271||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param[10:0] is 2 words by 11 bits.||BaseDesign.srr(5272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5272||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[8:0] is 2 words by 9 bits.||BaseDesign.srr(5273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5273||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5274||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] is 2 words by 32 bits.||BaseDesign.srr(5275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5275||miv_rv32ima_l1_axi_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5276||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error is 2 words by 1 bits.||BaseDesign.srr(5277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5277||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(5278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5278||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] is 2 words by 32 bits.||BaseDesign.srr(5279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5279||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5280||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[7] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5281||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5282||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5283||miv_rv32ima_l1_axi_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] ||BaseDesign.srr(5293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5293||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] ||BaseDesign.srr(5294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5294||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5295||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5296||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5297||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5298||miv_rv32ima_l1_axi_data_arrays_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5299||miv_rv32ima_l1_axi_tag_array_ext.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v'/linenumber/90
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(5300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5300||miv_rv32ima_l1_axi_dcache_dcache.v(1662);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1662
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(5301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5301||miv_rv32ima_l1_axi_dcache_dcache.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1836
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(5302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5302||miv_rv32ima_l1_axi_dcache_dcache.v(1671);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1671
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))||BaseDesign.srr(5303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5303||miv_rv32ima_l1_axi_dcache_dcache.v(1727);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/1727
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5304||miv_rv32ima_l1_axi_data_arrays_0_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v'/linenumber/91
Implementation;Synthesis||FX107||@W:RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(5305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5305||miv_rv32ima_l1_axi_tag_array_0_ext.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v'/linenumber/91
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))||BaseDesign.srr(5306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5306||miv_rv32ima_l1_axi_icache_icache.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v'/linenumber/238
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.yank.Queue_9.ram[6:0] is 2 words by 7 bits.||BaseDesign.srr(5316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5316||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.buffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[5:0] is 2 words by 6 bits.||BaseDesign.srr(5317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5317||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[5:0] is 2 words by 6 bits.||BaseDesign.srr(5318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5318||miv_rv32ima_l1_axi_queue_30.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_30.v'/linenumber/176
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram[6:0] is 2 words by 7 bits.||BaseDesign.srr(5319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5319||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_AXI4USER_YANKER.Queue_9.ram[6:0] is 2 words by 7 bits.||BaseDesign.srr(5320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5320||miv_rv32ima_l1_axi_queue_22.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_22.v'/linenumber/154
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] ||BaseDesign.srr(5321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5321||miv_rv32ima_l1_axi_tlerror_error.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/405
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AXI_C0_MIV_RV32IMA_L1_AXI_C0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] ||BaseDesign.srr(5322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5322||miv_rv32ima_l1_axi_tlerror_error.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v'/linenumber/405
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[1] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5326||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5327||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5328||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[1] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5329||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[7] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5330||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[6] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_param_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5331||miv_rv32ima_l1_axi_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[1] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5332||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5333||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[10] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5334||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[7] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5335||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[1] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5336||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[10] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5337||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5346||miv_rv32ima_l1_axi_queue_54.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5347||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[9] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5348||miv_rv32ima_l1_axi_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.release_state[4] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.tile.dcache.release_state[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5352||miv_rv32ima_l1_axi_dcache_dcache.v(2861);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v'/linenumber/2861
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5353||null;null
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[8] because it is equivalent to instance MIV_RV32IMA_L1_AXI_C0_0.MIV_RV32IMA_L1_AXI_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(5354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5354||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(5482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5482||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\basedesign\synthesis.fdc'/linenumber/11
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||BaseDesign.srr(5483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5483||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5484||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||BaseDesign.srr(5495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5495||null;null
Implementation;Synthesis||MT615||@N: Found clock SYS_CLK with period 20.00ns ||BaseDesign.srr(5496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5496||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z13|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.N_2.||BaseDesign.srr(5497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/5497||null;null
Implementation;Place and Route;RootName:
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 8 Info(s)||BaseDesign_layout_log.log;liberoaction://open_report/file/BaseDesign_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||BaseDesign_generateBitstream.log;liberoaction://open_report/file/BaseDesign_generateBitstream.log||(null);(null)
