<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Jul 28 15:09:46 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="2" NAME="clkmode" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clkmode">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="clkmode"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="depth" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_depth">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="depth"/>
        <CONNECTION INSTANCE="test_ram_0" PORT="depth"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="test_ram_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk_sel" SIGIS="undef" SIGNAME="External_Ports_clk_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="clk_sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_clk" SIGIS="clk" SIGNAME="External_Ports_ext_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="ext_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="sys_clk"/>
        <CONNECTION INSTANCE="test_ram_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="doutb_0" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enr" SIGIS="undef" SIGNAME="External_Ports_enr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="test_ram_0" PORT="enr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="trig_state_0" SIGIS="undef" SIGNAME="logic_in_0_trig_state">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="trig_state"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="trig_mode" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_trig_mode">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="trig_mode"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="trig_valid" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_trig_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="trig_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="trig_word" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_trig_word">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="trig_word"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="edge_trig_sel" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_edge_trig_sel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="edge_trig_sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="finish_0" SIGIS="undef" SIGNAME="logic_in_0_finish">
      <CONNECTIONS>
        <CONNECTION INSTANCE="logic_in_0" PORT="finish"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="logic_in_0_bramclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="rst" SIGNAME="logic_in_0_bramrst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramrst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="logic_in_0_bramen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="logic_in_0_bramwea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramwea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="logic_in_0_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="logic_in_0_bramdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="logic_in_0_bramclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="rst" SIGNAME="logic_in_0_bramrst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramrst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="test_ram_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_ram_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="test_ram_0_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_ram_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="test_ram_0_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="test_ram_0" PORT="address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="doutb_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rsta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="enb"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="rstb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/logic_in_0" HWVERSION="1.0" INSTANCE="logic_in_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="logic_in" VLNV="xilinx.com:module_ref:logic_in:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_logic_in_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ext_clk" SIGIS="clk" SIGNAME="External_Ports_ext_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_sel" SIGIS="undef" SIGNAME="External_Ports_clk_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="finish" SIGIS="undef" SIGNAME="logic_in_0_finish">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="finish_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bramdata" RIGHT="0" SIGIS="undef" SIGNAME="logic_in_0_bramdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="logic_in_0_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bramen" SIGIS="undef" SIGNAME="logic_in_0_bramen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
            <CONNECTION INSTANCE="test_ram_0" PORT="enw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bramwea" RIGHT="0" SIGIS="undef" SIGNAME="logic_in_0_bramwea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bramrst" SIGIS="undef" SIGNAME="logic_in_0_bramrst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bramclk" SIGIS="undef" SIGNAME="logic_in_0_bramclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="depth" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_depth">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="depth"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="clkmode" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clkmode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkmode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="trig_mode" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_trig_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="trig_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trig_valid" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_trig_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="trig_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="trig_word" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_trig_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="trig_word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="edge_trig_sel" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_edge_trig_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="edge_trig_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="trig_state" SIGIS="undef" SIGNAME="logic_in_0_trig_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="trig_state_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/test_ram_0" HWVERSION="1.0" INSTANCE="test_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="test_ram" VLNV="xilinx.com:module_ref:test_ram:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_test_ram_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sys_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enw" SIGIS="undef" SIGNAME="logic_in_0_bramen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="logic_in_0" PORT="bramen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enr" SIGIS="undef" SIGNAME="External_Ports_enr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="depth" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_depth">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="depth"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="address" RIGHT="0" SIGIS="undef" SIGNAME="test_ram_0_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="enb" SIGIS="undef" SIGNAME="test_ram_0_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="test_ram_0_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
