// Seed: 1285394238
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  logic [7:0] id_5, id_6;
  assign id_5[1] = 1'b0;
  tri1 id_7;
  wire id_8;
  always @(id_6) begin
    id_7 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_6 = 1;
  module_0(
      id_3, id_1, id_3
  );
endmodule
