
+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
/home/youssef/riscv/hwpe-tb/hw/ips/tech_cells_generic/src/rtl/tc_sram.sv
/home/youssef/riscv/hwpe-tb/hw/ips/tech_cells_generic/src/rtl/tc_sram_impl.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
/home/youssef/riscv/hwpe-tb/hw/ips/tech_cells_generic/src/rtl/tc_clk.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
/home/youssef/riscv/hwpe-tb/hw/ips/tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
/home/youssef/riscv/hwpe-tb/hw/ips/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
/home/youssef/riscv/hwpe-tb/hw/ips/tech_cells_generic/src/deprecated/pulp_clk_cells.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_interfaces.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_package.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_uloop.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch_test_wrap.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/hwpe_stream_interfaces.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/hwpe_stream_package.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_assign.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_buffer.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_demux_static.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_deserialize.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_fence.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_merge.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_mux_static.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_serialize.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/basic/hwpe_stream_split.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_ctrl.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_addressgen.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v2.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_sink_realign.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_source_realign.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_strbgen.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_streamer_queue.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_assign.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux_static.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder_static.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall_sidech.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm_test_wrap.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_sidech.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load_sidech.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_source.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_store.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-stream/rtl/streamer/hwpe_stream_sink.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl/mac_package.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl/mac_engine.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl/mac_fsm.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl/mac_streamer.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl/mac_ctrl.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/rtl/mac_top.sv
/home/youssef/riscv/hwpe-tb/hw/ips/hwpe-mac-engine/wrap/mac_top_wrap.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1r_1w_all.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1r_1w_be.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1r_1w.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1r_1w_1row.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1r_1w_raw.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1w_multi_port_read.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1w_64b_multi_port_read_32b.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_1w_64b_1r_32b.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_2r_1w_asymm.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_2r_1w_asymm_test_wrap.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_2r_2w.sv
/home/youssef/riscv/hwpe-tb/hw/ips/scm/fpga_scm/register_file_3r_2w.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
+incdir+/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/include
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/include/zeroriscy_defines.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/include/zeroriscy_tracer_defines.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_alu.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_compressed_decoder.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_controller.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_cs_registers.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_debug_unit.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_decoder.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_int_controller.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_ex_block.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_register_file_ff.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_id_stage.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_if_stage.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_load_store_unit.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_multdiv_slow.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_multdiv_fast.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_prefetch_buffer.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_fetch_fifo.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_tracer.sv
/home/youssef/riscv/hwpe-tb/hw/ips/zeroriscy/zeroriscy_core.sv

+define+TARGET_RTL
+define+TARGET_SYNTHESIS
+define+TARGET_VERILATOR
/home/youssef/riscv/hwpe-tb/hw/rtl/tb_dummy_memory.sv
/home/youssef/riscv/hwpe-tb/hw/rtl/sim_hwpe.sv
