INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sim_1/new/dd3_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model1
WARNING: [VRFC 10-3248] data object 'TZQCS' is already declared [C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sim_1/new/dd3_model.sv:533]
WARNING: [VRFC 10-3703] second declaration of 'TZQCS' ignored [C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sim_1/new/dd3_model.sv:533]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/myDDR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myDDR3
WARNING: [VRFC 10-3380] identifier 'BA_BITS' is used before its declaration [C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/myDDR3.v:40]
WARNING: [VRFC 10-3380] identifier 'ADDR_BITS' is used before its declaration [C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/myDDR3.v:41]
WARNING: [VRFC 10-3380] identifier 'DQ_BITS' is used before its declaration [C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/myDDR3.v:42]
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/ddrcontroller_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddrcontroller_mem
