<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>systolic_array</TopModelName>
        <TargetClockPeriod>3.00</TargetClockPeriod>
        <ClockUncertainty>0.81</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>97</Best-caseLatency>
            <Average-caseLatency>97</Average-caseLatency>
            <Worst-caseLatency>97</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.291 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.291 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.291 us</Worst-caseRealTimeLatency>
            <Interval-min>98</Interval-min>
            <Interval-max>98</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>48</DSP>
            <FF>10748</FF>
            <LUT>8490</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>systolic_array</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>systolic_array</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_1_fu_624</InstName>
                    <ModuleName>systolic_array_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>624</ID>
                    <BindInstances>add_ln35_fu_1360_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2_fu_668</InstName>
                    <ModuleName>systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>668</ID>
                    <BindInstances>add_ln102_fu_353_p2 add_ln102_1_fu_379_p2 add_ln103_fu_409_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_691</InstName>
                    <ModuleName>systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>691</ID>
                    <BindInstances>add_ln41_fu_1118_p2 add_ln41_1_fu_1144_p2 add_ln42_fu_1366_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4_fu_775</InstName>
                    <ModuleName>systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>775</ID>
                    <BindInstances>add_ln107_fu_353_p2 add_ln107_1_fu_379_p2 add_ln108_fu_409_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_top_outer_loop1_fu_798</InstName>
                    <ModuleName>systolic_array_Pipeline_top_outer_loop1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>798</ID>
                    <BindInstances>add_ln123_fu_1192_p2 add_ln130_fu_1266_p2 add_ln130_1_fu_1272_p2 add_ln129_fu_1386_p2 add_ln129_1_fu_1510_p2 add_ln129_2_fu_1516_p2 add_ln135_fu_1592_p2 mul_32s_32s_32_3_1_U194 pe_array_pe_val_0_0_fu_2512_p2 mul_32s_32s_32_3_1_U182 pe_array_pe_val_0_1_fu_2380_p2 mul_32s_32s_32_3_1_U183 pe_array_pe_val_0_2_fu_2385_p2 mul_32s_32s_32_3_1_U184 pe_array_pe_val_0_3_fu_2390_p2 mul_32s_32s_32_3_1_U195 pe_array_pe_val_1_0_fu_2517_p2 mul_32s_32s_32_3_1_U185 pe_array_pe_val_1_1_fu_2395_p2 mul_32s_32s_32_3_1_U186 pe_array_pe_val_1_2_fu_2400_p2 mul_32s_32s_32_3_1_U187 pe_array_pe_val_1_3_fu_2405_p2 mul_32s_32s_32_3_1_U196 pe_array_pe_val_2_0_fu_2522_p2 mul_32s_32s_32_3_1_U188 pe_array_pe_val_2_1_fu_2410_p2 mul_32s_32s_32_3_1_U189 pe_array_pe_val_2_2_fu_2415_p2 mul_32s_32s_32_3_1_U190 pe_array_pe_val_2_3_fu_2420_p2 mul_32s_32s_32_3_1_U197 pe_array_pe_val_3_0_fu_2527_p2 mul_32s_32s_32_3_1_U191 pe_array_pe_val_3_1_fu_2425_p2 mul_32s_32s_32_3_1_U192 pe_array_pe_val_3_2_fu_2430_p2 mul_32s_32s_32_3_1_U193 pe_array_pe_val_3_3_fu_2435_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6_fu_890</InstName>
                    <ModuleName>systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>890</ID>
                    <BindInstances>add_ln168_fu_250_p2 add_ln168_1_fu_276_p2 add_ln169_fu_348_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>systolic_array_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>0.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1284</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1700</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1360_p2" SOURCE="sysArray_simple/sysArray.cpp:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2</Name>
            <Loops>
                <VITIS_LOOP_41_1_VITIS_LOOP_42_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.736</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_VITIS_LOOP_42_2>
                        <Name>VITIS_LOOP_41_1_VITIS_LOOP_42_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_41_1_VITIS_LOOP_42_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1293</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>512</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1118_p2" SOURCE="sysArray_simple/sysArray.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1144_p2" SOURCE="sysArray_simple/sysArray.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1366_p2" SOURCE="sysArray_simple/sysArray.cpp:42" URAM="0" VARIABLE="add_ln42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array_Pipeline_VITIS_LOOP_102_1_VITIS_LOOP_103_2</Name>
            <Loops>
                <VITIS_LOOP_102_1_VITIS_LOOP_103_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_1_VITIS_LOOP_103_2>
                        <Name>VITIS_LOOP_102_1_VITIS_LOOP_103_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_102_1_VITIS_LOOP_103_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>530</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>142</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_1_VITIS_LOOP_103_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_353_p2" SOURCE="sysArray_simple/sysArray.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_1_VITIS_LOOP_103_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_379_p2" SOURCE="sysArray_simple/sysArray.cpp:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_1_VITIS_LOOP_103_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_409_p2" SOURCE="sysArray_simple/sysArray.cpp:103" URAM="0" VARIABLE="add_ln103"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array_Pipeline_VITIS_LOOP_107_3_VITIS_LOOP_108_4</Name>
            <Loops>
                <VITIS_LOOP_107_3_VITIS_LOOP_108_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_107_3_VITIS_LOOP_108_4>
                        <Name>VITIS_LOOP_107_3_VITIS_LOOP_108_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_107_3_VITIS_LOOP_108_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>530</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>142</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_3_VITIS_LOOP_108_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_353_p2" SOURCE="sysArray_simple/sysArray.cpp:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_3_VITIS_LOOP_108_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_379_p2" SOURCE="sysArray_simple/sysArray.cpp:107" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_107_3_VITIS_LOOP_108_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_409_p2" SOURCE="sysArray_simple/sysArray.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array_Pipeline_top_outer_loop1</Name>
            <Loops>
                <top_outer_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.178</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <top_outer_loop1>
                        <Name>top_outer_loop1</Name>
                        <TripCount>10</TripCount>
                        <Latency>14</Latency>
                        <AbsoluteTimeLatency>42.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </top_outer_loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4807</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4255</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_1192_p2" SOURCE="sysArray_simple/sysArray.cpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1266_p2" SOURCE="sysArray_simple/sysArray.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_1_fu_1272_p2" SOURCE="sysArray_simple/sysArray.cpp:130" URAM="0" VARIABLE="add_ln130_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_1386_p2" SOURCE="sysArray_simple/sysArray.cpp:129" URAM="0" VARIABLE="add_ln129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_1_fu_1510_p2" SOURCE="sysArray_simple/sysArray.cpp:129" URAM="0" VARIABLE="add_ln129_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_2_fu_1516_p2" SOURCE="sysArray_simple/sysArray.cpp:129" URAM="0" VARIABLE="add_ln129_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1592_p2" SOURCE="sysArray_simple/sysArray.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U194" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_0_0_fu_2512_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_0_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U182" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_0_1_fu_2380_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U183" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_0_2_fu_2385_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U184" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_0_3_fu_2390_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U195" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_1_0_fu_2517_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U185" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_1_1_fu_2395_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U186" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_1_2_fu_2400_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U187" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_1_3_fu_2405_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U196" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_2_0_fu_2522_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_2_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U188" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_2_1_fu_2410_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U189" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_2_2_fu_2415_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U190" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_2_3_fu_2420_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U197" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_3_0_fu_2527_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_3_0"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U191" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_3_1_fu_2425_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U192" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_3_2_fu_2430_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="2" LOOP="top_outer_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_3_1_U193" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="mul_ln22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="top_outer_loop1" OPTYPE="add" PRAGMA="" RTLNAME="pe_array_pe_val_3_3_fu_2435_p2" SOURCE="sysArray_simple/sysArray.cpp:22" URAM="0" VARIABLE="pe_array_pe_val_3_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array_Pipeline_VITIS_LOOP_168_5_VITIS_LOOP_169_6</Name>
            <Loops>
                <VITIS_LOOP_168_5_VITIS_LOOP_169_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>54.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>54.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_168_5_VITIS_LOOP_169_6>
                        <Name>VITIS_LOOP_168_5_VITIS_LOOP_169_6</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_168_5_VITIS_LOOP_169_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>207</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_5_VITIS_LOOP_169_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_250_p2" SOURCE="sysArray_simple/sysArray.cpp:168" URAM="0" VARIABLE="add_ln168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_5_VITIS_LOOP_169_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_1_fu_276_p2" SOURCE="sysArray_simple/sysArray.cpp:168" URAM="0" VARIABLE="add_ln168_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_168_5_VITIS_LOOP_169_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_348_p2" SOURCE="sysArray_simple/sysArray.cpp:169" URAM="0" VARIABLE="add_ln169"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>systolic_array</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>97</Best-caseLatency>
                    <Average-caseLatency>97</Average-caseLatency>
                    <Worst-caseLatency>97</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.291 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.291 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.291 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10748</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8490</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/handengke/HLS/sysArray_simple/systolic_array.zip" vivado_clock="3" vivado_max_timing_paths="5"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="din_a" index="0" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="din_a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="din_a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_b" index="1" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="din_b_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="din_b_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="inout" srcType="unsigned int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="din_a_1" access="W" description="Data signal of din_a" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_a" access="W" description="Bit 31 to 0 of din_a"/>
                    </fields>
                </register>
                <register offset="0x14" name="din_a_2" access="W" description="Data signal of din_a" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_a" access="W" description="Bit 63 to 32 of din_a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="din_b_1" access="W" description="Data signal of din_b" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_b" access="W" description="Bit 31 to 0 of din_b"/>
                    </fields>
                </register>
                <register offset="0x20" name="din_b_2" access="W" description="Data signal of din_b" range="32">
                    <fields>
                        <field offset="0" width="32" name="din_b" access="W" description="Bit 63 to 32 of din_b"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="din_a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="din_b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="din_a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="din_a"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="din_b"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="din_b"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="din_a">inout, unsigned int*</column>
                    <column name="din_b">inout, unsigned int*</column>
                    <column name="out">inout, unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="din_a">m_axi_gmem, interface, , </column>
                    <column name="din_a">s_axi_control din_a_1, register, offset, offset=0x10 range=32</column>
                    <column name="din_a">s_axi_control din_a_2, register, offset, offset=0x14 range=32</column>
                    <column name="din_b">m_axi_gmem, interface, , </column>
                    <column name="din_b">s_axi_control din_b_1, register, offset, offset=0x1c range=32</column>
                    <column name="din_b">s_axi_control din_b_2, register, offset, offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem, interface, , </column>
                    <column name="out">s_axi_control out_r_1, register, offset, offset=0x28 range=32</column>
                    <column name="out">s_axi_control out_r_2, register, offset, offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">VITIS_LOOP_102_1, Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., sysArray_simple/sysArray.cpp:102:20</column>
                    <column name="m_axi_gmem">VITIS_LOOP_107_3, Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., sysArray_simple/sysArray.cpp:107:23</column>
                    <column name="m_axi_gmem">VITIS_LOOP_168_5, Multiple burst writes of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., sysArray_simple/sysArray.cpp:168:23</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_gmem">out, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., sysArray_simple/sysArray.cpp:168:23</column>
                    <column name="m_axi_gmem">din_b, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., sysArray_simple/sysArray.cpp:107:23</column>
                    <column name="m_axi_gmem">din_a, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., sysArray_simple/sysArray.cpp:102:20</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

