// This file was generated by the create_regs script
#define DMA_BASE                                                 0x7e007fe0
#define DMA_INT_STATUS                                           HW_REGISTER_RO( 0x7e007fe0 ) 
   #define DMA_INT_STATUS_MASK                                   0x0000ffff
   #define DMA_INT_STATUS_WIDTH                                  16
   #define DMA_INT_STATUS_RESET                                  0000000000
      #define DMA_INT_STATUS_INT0_BITS                           0:0
      #define DMA_INT_STATUS_INT0_SET                            0x00000001
      #define DMA_INT_STATUS_INT0_CLR                            0xfffffffe
      #define DMA_INT_STATUS_INT0_MSB                            0
      #define DMA_INT_STATUS_INT0_LSB                            0
      #define DMA_INT_STATUS_INT1_BITS                           1:1
      #define DMA_INT_STATUS_INT1_SET                            0x00000002
      #define DMA_INT_STATUS_INT1_CLR                            0xfffffffd
      #define DMA_INT_STATUS_INT1_MSB                            1
      #define DMA_INT_STATUS_INT1_LSB                            1
      #define DMA_INT_STATUS_INT2_BITS                           2:2
      #define DMA_INT_STATUS_INT2_SET                            0x00000004
      #define DMA_INT_STATUS_INT2_CLR                            0xfffffffb
      #define DMA_INT_STATUS_INT2_MSB                            2
      #define DMA_INT_STATUS_INT2_LSB                            2
      #define DMA_INT_STATUS_INT3_BITS                           3:3
      #define DMA_INT_STATUS_INT3_SET                            0x00000008
      #define DMA_INT_STATUS_INT3_CLR                            0xfffffff7
      #define DMA_INT_STATUS_INT3_MSB                            3
      #define DMA_INT_STATUS_INT3_LSB                            3
      #define DMA_INT_STATUS_INT4_BITS                           4:4
      #define DMA_INT_STATUS_INT4_SET                            0x00000010
      #define DMA_INT_STATUS_INT4_CLR                            0xffffffef
      #define DMA_INT_STATUS_INT4_MSB                            4
      #define DMA_INT_STATUS_INT4_LSB                            4
      #define DMA_INT_STATUS_INT5_BITS                           5:5
      #define DMA_INT_STATUS_INT5_SET                            0x00000020
      #define DMA_INT_STATUS_INT5_CLR                            0xffffffdf
      #define DMA_INT_STATUS_INT5_MSB                            5
      #define DMA_INT_STATUS_INT5_LSB                            5
      #define DMA_INT_STATUS_INT6_BITS                           6:6
      #define DMA_INT_STATUS_INT6_SET                            0x00000040
      #define DMA_INT_STATUS_INT6_CLR                            0xffffffbf
      #define DMA_INT_STATUS_INT6_MSB                            6
      #define DMA_INT_STATUS_INT6_LSB                            6
      #define DMA_INT_STATUS_INT7_BITS                           7:7
      #define DMA_INT_STATUS_INT7_SET                            0x00000080
      #define DMA_INT_STATUS_INT7_CLR                            0xffffff7f
      #define DMA_INT_STATUS_INT7_MSB                            7
      #define DMA_INT_STATUS_INT7_LSB                            7
      #define DMA_INT_STATUS_INT8_BITS                           8:8
      #define DMA_INT_STATUS_INT8_SET                            0x00000100
      #define DMA_INT_STATUS_INT8_CLR                            0xfffffeff
      #define DMA_INT_STATUS_INT8_MSB                            8
      #define DMA_INT_STATUS_INT8_LSB                            8
      #define DMA_INT_STATUS_INT9_BITS                           9:9
      #define DMA_INT_STATUS_INT9_SET                            0x00000200
      #define DMA_INT_STATUS_INT9_CLR                            0xfffffdff
      #define DMA_INT_STATUS_INT9_MSB                            9
      #define DMA_INT_STATUS_INT9_LSB                            9
      #define DMA_INT_STATUS_INT10_BITS                          10:10
      #define DMA_INT_STATUS_INT10_SET                           0x00000400
      #define DMA_INT_STATUS_INT10_CLR                           0xfffffbff
      #define DMA_INT_STATUS_INT10_MSB                           10
      #define DMA_INT_STATUS_INT10_LSB                           10
      #define DMA_INT_STATUS_INT11_BITS                          11:11
      #define DMA_INT_STATUS_INT11_SET                           0x00000800
      #define DMA_INT_STATUS_INT11_CLR                           0xfffff7ff
      #define DMA_INT_STATUS_INT11_MSB                           11
      #define DMA_INT_STATUS_INT11_LSB                           11
      #define DMA_INT_STATUS_INT12_BITS                          12:12
      #define DMA_INT_STATUS_INT12_SET                           0x00001000
      #define DMA_INT_STATUS_INT12_CLR                           0xffffefff
      #define DMA_INT_STATUS_INT12_MSB                           12
      #define DMA_INT_STATUS_INT12_LSB                           12
      #define DMA_INT_STATUS_INT13_BITS                          13:13
      #define DMA_INT_STATUS_INT13_SET                           0x00002000
      #define DMA_INT_STATUS_INT13_CLR                           0xffffdfff
      #define DMA_INT_STATUS_INT13_MSB                           13
      #define DMA_INT_STATUS_INT13_LSB                           13
      #define DMA_INT_STATUS_INT14_BITS                          14:14
      #define DMA_INT_STATUS_INT14_SET                           0x00004000
      #define DMA_INT_STATUS_INT14_CLR                           0xffffbfff
      #define DMA_INT_STATUS_INT14_MSB                           14
      #define DMA_INT_STATUS_INT14_LSB                           14
      #define DMA_INT_STATUS_INT15_BITS                          15:15
      #define DMA_INT_STATUS_INT15_SET                           0x00008000
      #define DMA_INT_STATUS_INT15_CLR                           0xffff7fff
      #define DMA_INT_STATUS_INT15_MSB                           15
      #define DMA_INT_STATUS_INT15_LSB                           15
#define DMA_ENABLE                                               HW_REGISTER_RW( 0x7e007ff0 ) 
   #define DMA_ENABLE_MASK                                       0x00007fff
   #define DMA_ENABLE_WIDTH                                      15
   #define DMA_ENABLE_RESET                                      0x00007fff
      #define DMA_ENABLE_EN0_BITS                                0:0
      #define DMA_ENABLE_EN0_SET                                 0x00000001
      #define DMA_ENABLE_EN0_CLR                                 0xfffffffe
      #define DMA_ENABLE_EN0_MSB                                 0
      #define DMA_ENABLE_EN0_LSB                                 0
      #define DMA_ENABLE_EN1_BITS                                1:1
      #define DMA_ENABLE_EN1_SET                                 0x00000002
      #define DMA_ENABLE_EN1_CLR                                 0xfffffffd
      #define DMA_ENABLE_EN1_MSB                                 1
      #define DMA_ENABLE_EN1_LSB                                 1
      #define DMA_ENABLE_EN2_BITS                                2:2
      #define DMA_ENABLE_EN2_SET                                 0x00000004
      #define DMA_ENABLE_EN2_CLR                                 0xfffffffb
      #define DMA_ENABLE_EN2_MSB                                 2
      #define DMA_ENABLE_EN2_LSB                                 2
      #define DMA_ENABLE_EN3_BITS                                3:3
      #define DMA_ENABLE_EN3_SET                                 0x00000008
      #define DMA_ENABLE_EN3_CLR                                 0xfffffff7
      #define DMA_ENABLE_EN3_MSB                                 3
      #define DMA_ENABLE_EN3_LSB                                 3
      #define DMA_ENABLE_EN4_BITS                                4:4
      #define DMA_ENABLE_EN4_SET                                 0x00000010
      #define DMA_ENABLE_EN4_CLR                                 0xffffffef
      #define DMA_ENABLE_EN4_MSB                                 4
      #define DMA_ENABLE_EN4_LSB                                 4
      #define DMA_ENABLE_EN5_BITS                                5:5
      #define DMA_ENABLE_EN5_SET                                 0x00000020
      #define DMA_ENABLE_EN5_CLR                                 0xffffffdf
      #define DMA_ENABLE_EN5_MSB                                 5
      #define DMA_ENABLE_EN5_LSB                                 5
      #define DMA_ENABLE_EN6_BITS                                6:6
      #define DMA_ENABLE_EN6_SET                                 0x00000040
      #define DMA_ENABLE_EN6_CLR                                 0xffffffbf
      #define DMA_ENABLE_EN6_MSB                                 6
      #define DMA_ENABLE_EN6_LSB                                 6
      #define DMA_ENABLE_EN7_BITS                                7:7
      #define DMA_ENABLE_EN7_SET                                 0x00000080
      #define DMA_ENABLE_EN7_CLR                                 0xffffff7f
      #define DMA_ENABLE_EN7_MSB                                 7
      #define DMA_ENABLE_EN7_LSB                                 7
      #define DMA_ENABLE_EN8_BITS                                8:8
      #define DMA_ENABLE_EN8_SET                                 0x00000100
      #define DMA_ENABLE_EN8_CLR                                 0xfffffeff
      #define DMA_ENABLE_EN8_MSB                                 8
      #define DMA_ENABLE_EN8_LSB                                 8
      #define DMA_ENABLE_EN9_BITS                                9:9
      #define DMA_ENABLE_EN9_SET                                 0x00000200
      #define DMA_ENABLE_EN9_CLR                                 0xfffffdff
      #define DMA_ENABLE_EN9_MSB                                 9
      #define DMA_ENABLE_EN9_LSB                                 9
      #define DMA_ENABLE_EN10_BITS                               10:10
      #define DMA_ENABLE_EN10_SET                                0x00000400
      #define DMA_ENABLE_EN10_CLR                                0xfffffbff
      #define DMA_ENABLE_EN10_MSB                                10
      #define DMA_ENABLE_EN10_LSB                                10
      #define DMA_ENABLE_EN11_BITS                               11:11
      #define DMA_ENABLE_EN11_SET                                0x00000800
      #define DMA_ENABLE_EN11_CLR                                0xfffff7ff
      #define DMA_ENABLE_EN11_MSB                                11
      #define DMA_ENABLE_EN11_LSB                                11
      #define DMA_ENABLE_EN12_BITS                               12:12
      #define DMA_ENABLE_EN12_SET                                0x00001000
      #define DMA_ENABLE_EN12_CLR                                0xffffefff
      #define DMA_ENABLE_EN12_MSB                                12
      #define DMA_ENABLE_EN12_LSB                                12
      #define DMA_ENABLE_EN13_BITS                               13:13
      #define DMA_ENABLE_EN13_SET                                0x00002000
      #define DMA_ENABLE_EN13_CLR                                0xffffdfff
      #define DMA_ENABLE_EN13_MSB                                13
      #define DMA_ENABLE_EN13_LSB                                13
      #define DMA_ENABLE_EN14_BITS                               14:14
      #define DMA_ENABLE_EN14_SET                                0x00004000
      #define DMA_ENABLE_EN14_CLR                                0xffffbfff
      #define DMA_ENABLE_EN14_MSB                                14
      #define DMA_ENABLE_EN14_LSB                                14
