<stg><name>fe_sq</name>


<trans_list>

<trans id="423" from="1" to="2">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="2" to="3">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="3" to="4">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="4" to="5">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="5" to="6">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="6" to="7">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="7" to="8">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="8" to="9">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="9" to="10">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="10" to="11">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="11" to="12">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="12" to="13">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="13" to="14">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="14" to="15">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="15" to="16">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="16" to="17">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="17" to="18">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="18" to="19">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="19" to="20">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="20" to="21">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="21" to="22">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="22" to="23">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="23" to="24">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="24" to="25">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="25" to="26">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="26" to="27">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="27" to="28">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="28" to="29">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="29" to="30">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="30" to="31">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="31" to="32">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="32" to="33">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="33" to="34">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="34" to="35">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="35" to="36">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="36" to="37">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="37" to="38">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="38" to="39">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="39" to="40">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="40" to="41">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="41" to="42">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="42" to="43">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="43" to="44">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="44" to="45">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="45" to="46">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="46" to="47">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="47" to="48">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="48" to="49">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="49" to="50">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="50" to="51">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="51" to="52">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="52" to="53">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="53" to="54">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="54" to="55">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="55" to="56">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="56" to="57">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="57" to="58">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="58" to="59">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="59" to="60">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="60" to="61">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="61" to="62">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="62" to="63">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="63" to="64">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="64" to="65">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="65" to="66">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="66" to="67">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="67" to="68">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="68" to="69">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="69" to="70">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="70" to="71">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="71" to="72">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="72" to="73">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="73" to="74">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="74" to="75">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="75" to="76">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="76" to="77">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="77" to="78">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="78" to="79">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="79" to="80">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="80" to="81">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="81" to="82">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="82" to="83">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="83" to="84">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="84" to="85">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="85" to="86">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="86" to="87">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="87" to="88">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="88" to="89">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="89" to="90">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="90" to="91">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="91" to="92">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="92" to="93">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="93" to="94">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="94" to="95">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="95" to="96">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="96" to="97">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="97" to="98">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="98" to="99">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="99" to="100">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="100" to="101">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="101" to="102">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="102" to="103">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="103" to="104">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="104" to="105">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="105" to="106">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="106" to="107">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="107" to="108">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="108" to="109">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="109" to="110">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="110" to="111">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="111" to="112">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="112" to="113">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="113" to="114">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="114" to="115">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="115" to="116">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="116" to="117">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="117" to="118">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="118" to="119">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="119" to="120">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="120" to="121">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="121" to="122">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="122" to="123">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="123" to="124">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="124" to="125">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="125" to="126">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="126" to="127">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="127" to="128">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %f_5_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_5_read)

]]></Node>
<StgValue><ssdm name="f_5_read_4"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %f5_38 = mul nsw i32 38, %f_5_read_4

]]></Node>
<StgValue><ssdm name="f5_38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %f_6_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_6_read)

]]></Node>
<StgValue><ssdm name="f_6_read_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %f6_19 = mul nsw i32 19, %f_6_read_4

]]></Node>
<StgValue><ssdm name="f6_19"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %f_7_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_7_read)

]]></Node>
<StgValue><ssdm name="f_7_read_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %f7_38 = mul nsw i32 38, %f_7_read_4

]]></Node>
<StgValue><ssdm name="f7_38"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %f_8_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_8_read)

]]></Node>
<StgValue><ssdm name="f_8_read_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %f8_19 = mul nsw i32 19, %f_8_read_4

]]></Node>
<StgValue><ssdm name="f8_19"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %f_9_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_9_read)

]]></Node>
<StgValue><ssdm name="f_9_read_4"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %f9_38 = mul nsw i32 38, %f_9_read_4

]]></Node>
<StgValue><ssdm name="f9_38"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %f_0_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_0_read)

]]></Node>
<StgValue><ssdm name="f_0_read_4"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp = sext i32 %f_0_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:31  %f0f0 = mul nsw i64 %tmp, %tmp

]]></Node>
<StgValue><ssdm name="f0f0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %f_1_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_1_read)

]]></Node>
<StgValue><ssdm name="f_1_read_4"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %f0_2 = shl i32 %f_0_read_4, 1

]]></Node>
<StgValue><ssdm name="f0_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
:32  %tmp_s = sext i32 %f0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
:33  %tmp_1469 = sext i32 %f_1_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1469"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %f0f1_2 = mul nsw i64 %tmp_s, %tmp_1469

]]></Node>
<StgValue><ssdm name="f0f1_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %f_2_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_2_read)

]]></Node>
<StgValue><ssdm name="f_2_read_4"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:35  %tmp_1470 = sext i32 %f_2_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1470"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %f0f2_2 = mul nsw i64 %tmp_s, %tmp_1470

]]></Node>
<StgValue><ssdm name="f0f2_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %f_3_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_3_read)

]]></Node>
<StgValue><ssdm name="f_3_read_4"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:37  %tmp_1471 = sext i32 %f_3_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1471"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:38  %f0f3_2 = mul nsw i64 %tmp_s, %tmp_1471

]]></Node>
<StgValue><ssdm name="f0f3_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %f_4_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f_4_read)

]]></Node>
<StgValue><ssdm name="f_4_read_4"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
:39  %tmp_1472 = sext i32 %f_4_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1472"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %f0f4_2 = mul nsw i64 %tmp_s, %tmp_1472

]]></Node>
<StgValue><ssdm name="f0f4_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
:41  %tmp_1473 = sext i32 %f_5_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1473"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:42  %f0f5_2 = mul nsw i64 %tmp_s, %tmp_1473

]]></Node>
<StgValue><ssdm name="f0f5_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
:43  %tmp_1474 = sext i32 %f_6_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1474"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44  %f0f6_2 = mul nsw i64 %tmp_s, %tmp_1474

]]></Node>
<StgValue><ssdm name="f0f6_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
:45  %tmp_1475 = sext i32 %f_7_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1475"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46  %f0f7_2 = mul nsw i64 %tmp_s, %tmp_1475

]]></Node>
<StgValue><ssdm name="f0f7_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:47  %tmp_1476 = sext i32 %f_8_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1476"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:48  %f0f8_2 = mul nsw i64 %tmp_s, %tmp_1476

]]></Node>
<StgValue><ssdm name="f0f8_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:49  %tmp_1477 = sext i32 %f_9_read_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_1477"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50  %f0f9_2 = mul nsw i64 %tmp_s, %tmp_1477

]]></Node>
<StgValue><ssdm name="f0f9_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %f1_2 = shl i32 %f_1_read_4, 1

]]></Node>
<StgValue><ssdm name="f1_2"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
:51  %tmp_1478 = sext i32 %f1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1478"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:52  %f1f1_2 = mul nsw i64 %tmp_1469, %tmp_1478

]]></Node>
<StgValue><ssdm name="f1f1_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:53  %f1f2_2 = mul nsw i64 %tmp_1478, %tmp_1470

]]></Node>
<StgValue><ssdm name="f1f2_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %f3_2 = shl i32 %f_3_read_4, 1

]]></Node>
<StgValue><ssdm name="f3_2"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="32">
<![CDATA[
:54  %tmp_1479 = sext i32 %f3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1479"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:55  %f1f3_4 = mul nsw i64 %tmp_1478, %tmp_1479

]]></Node>
<StgValue><ssdm name="f1f3_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="173" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:56  %f1f4_2 = mul nsw i64 %tmp_1478, %tmp_1472

]]></Node>
<StgValue><ssdm name="f1f4_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %f5_2 = shl i32 %f_5_read_4, 1

]]></Node>
<StgValue><ssdm name="f5_2"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:57  %tmp_1480 = sext i32 %f5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1480"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:58  %f1f5_4 = mul nsw i64 %tmp_1478, %tmp_1480

]]></Node>
<StgValue><ssdm name="f1f5_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="177" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %f1f6_2 = mul nsw i64 %tmp_1478, %tmp_1474

]]></Node>
<StgValue><ssdm name="f1f6_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %f7_2 = shl i32 %f_7_read_4, 1

]]></Node>
<StgValue><ssdm name="f7_2"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
:60  %tmp_1481 = sext i32 %f7_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1481"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:61  %f1f7_4 = mul nsw i64 %tmp_1478, %tmp_1481

]]></Node>
<StgValue><ssdm name="f1f7_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="181" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62  %f1f8_2 = mul nsw i64 %tmp_1478, %tmp_1476

]]></Node>
<StgValue><ssdm name="f1f8_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
:63  %tmp_1482 = sext i32 %f9_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_1482"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:64  %f1f9_76 = mul nsw i64 %tmp_1478, %tmp_1482

]]></Node>
<StgValue><ssdm name="f1f9_76"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:110  %tmp7 = add i64 %f0f0, %f1f9_76

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="185" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65  %f2f2 = mul nsw i64 %tmp_1470, %tmp_1470

]]></Node>
<StgValue><ssdm name="f2f2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %f2_2 = shl i32 %f_2_read_4, 1

]]></Node>
<StgValue><ssdm name="f2_2"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
:66  %tmp_1483 = sext i32 %f2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1483"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:67  %f2f3_2 = mul nsw i64 %tmp_1483, %tmp_1471

]]></Node>
<StgValue><ssdm name="f2f3_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="189" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:68  %f2f4_2 = mul nsw i64 %tmp_1483, %tmp_1472

]]></Node>
<StgValue><ssdm name="f2f4_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="190" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69  %f2f5_2 = mul nsw i64 %tmp_1483, %tmp_1473

]]></Node>
<StgValue><ssdm name="f2f5_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="191" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70  %f2f6_2 = mul nsw i64 %tmp_1483, %tmp_1474

]]></Node>
<StgValue><ssdm name="f2f6_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="192" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71  %f2f7_2 = mul nsw i64 %tmp_1483, %tmp_1475

]]></Node>
<StgValue><ssdm name="f2f7_2"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:244  %tmp74 = add i64 %f0f9_2, %f2f7_2

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
:72  %tmp_1484 = sext i32 %f8_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_1484"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:73  %f2f8_38 = mul nsw i64 %tmp_1483, %tmp_1484

]]></Node>
<StgValue><ssdm name="f2f8_38"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:245  %tmp73 = add i64 %tmp74, %f1f8_2

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="64">
<![CDATA[
:249  %tmp_1544 = trunc i64 %tmp73 to i32

]]></Node>
<StgValue><ssdm name="tmp_1544"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="198" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:74  %f2f9_38 = mul nsw i64 %tmp_1470, %tmp_1482

]]></Node>
<StgValue><ssdm name="f2f9_38"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="199" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:75  %f3f3_2 = mul nsw i64 %tmp_1471, %tmp_1479

]]></Node>
<StgValue><ssdm name="f3f3_2"/></StgValue>
</operation>

<operation id="200" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:166  %tmp45 = add i64 %f3f3_2, %f1f5_4

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="201" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="64">
<![CDATA[
:168  %tmp_1531 = trunc i64 %tmp45 to i32

]]></Node>
<StgValue><ssdm name="tmp_1531"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="202" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:76  %f3f4_2 = mul nsw i64 %tmp_1479, %tmp_1472

]]></Node>
<StgValue><ssdm name="f3f4_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="203" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:77  %f3f5_4 = mul nsw i64 %tmp_1479, %tmp_1480

]]></Node>
<StgValue><ssdm name="f3f5_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="204" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:78  %f3f6_2 = mul nsw i64 %tmp_1479, %tmp_1474

]]></Node>
<StgValue><ssdm name="f3f6_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="205" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="32">
<![CDATA[
:79  %tmp_1485 = sext i32 %f7_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_1485"/></StgValue>
</operation>

<operation id="206" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:80  %f3f7_76 = mul nsw i64 %tmp_1479, %tmp_1485

]]></Node>
<StgValue><ssdm name="f3f7_76"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="207" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:81  %f3f8_38 = mul nsw i64 %tmp_1479, %tmp_1484

]]></Node>
<StgValue><ssdm name="f3f8_38"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="208" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:82  %f3f9_76 = mul nsw i64 %tmp_1479, %tmp_1482

]]></Node>
<StgValue><ssdm name="f3f9_76"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="209" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:83  %f4f4 = mul nsw i64 %tmp_1472, %tmp_1472

]]></Node>
<StgValue><ssdm name="f4f4"/></StgValue>
</operation>

<operation id="210" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:221  %tmp68 = add i64 %f4f4, %f2f6_2

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="211" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
:223  %tmp_1540 = trunc i64 %tmp68 to i32

]]></Node>
<StgValue><ssdm name="tmp_1540"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="212" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %f4_2 = shl i32 %f_4_read_4, 1

]]></Node>
<StgValue><ssdm name="f4_2"/></StgValue>
</operation>

<operation id="213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
:84  %tmp_1486 = sext i32 %f4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1486"/></StgValue>
</operation>

<operation id="214" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:85  %f4f5_2 = mul nsw i64 %tmp_1486, %tmp_1473

]]></Node>
<StgValue><ssdm name="f4f5_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
:86  %tmp_1487 = sext i32 %f6_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_1487"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:87  %f4f6_38 = mul nsw i64 %tmp_1486, %tmp_1487

]]></Node>
<StgValue><ssdm name="f4f6_38"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:108  %tmp5 = add i64 %f2f8_38, %f4f6_38

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="218" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:88  %f4f7_38 = mul nsw i64 %tmp_1472, %tmp_1485

]]></Node>
<StgValue><ssdm name="f4f7_38"/></StgValue>
</operation>

<operation id="219" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:109  %tmp4 = add i64 %tmp5, %f3f7_76

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="220" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:89  %f4f8_38 = mul nsw i64 %tmp_1486, %tmp_1484

]]></Node>
<StgValue><ssdm name="f4f8_38"/></StgValue>
</operation>

<operation id="221" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:121  %tmp19 = add i64 %f2f9_38, %f4f7_38

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="222" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:90  %f4f9_38 = mul nsw i64 %tmp_1472, %tmp_1482

]]></Node>
<StgValue><ssdm name="f4f9_38"/></StgValue>
</operation>

<operation id="223" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:122  %tmp18 = add i64 %tmp19, %f3f8_38

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="224" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:126  %tmp_1525 = trunc i64 %tmp18 to i32

]]></Node>
<StgValue><ssdm name="tmp_1525"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
:91  %tmp_1488 = sext i32 %f5_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_1488"/></StgValue>
</operation>

<operation id="226" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:92  %f5f5_38 = mul nsw i64 %tmp_1473, %tmp_1488

]]></Node>
<StgValue><ssdm name="f5f5_38"/></StgValue>
</operation>

<operation id="227" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:111  %tmp6 = add i64 %tmp7, %f5f5_38

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="228" st_id="47" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:93  %f5f6_38 = mul nsw i64 %tmp_1480, %tmp_1487

]]></Node>
<StgValue><ssdm name="f5f6_38"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:112  %h0 = add i64 %tmp6, %tmp4

]]></Node>
<StgValue><ssdm name="h0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="230" st_id="48" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:94  %f5f7_76 = mul nsw i64 %tmp_1480, %tmp_1485

]]></Node>
<StgValue><ssdm name="f5f7_76"/></StgValue>
</operation>

<operation id="231" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:118  %tmp_1490 = add nsw i64 33554432, %h0

]]></Node>
<StgValue><ssdm name="tmp_1490"/></StgValue>
</operation>

<operation id="232" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:119  %tmp_631 = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1490, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="233" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:95  %f5f8_38 = mul nsw i64 %tmp_1480, %tmp_1484

]]></Node>
<StgValue><ssdm name="f5f8_38"/></StgValue>
</operation>

<operation id="234" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="38">
<![CDATA[
:120  %carry0 = sext i38 %tmp_631 to i64

]]></Node>
<StgValue><ssdm name="carry0"/></StgValue>
</operation>

<operation id="235" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:123  %tmp21 = add i64 %f0f1_2, %carry0

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="236" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="38" op_2_bw="26">
<![CDATA[
:128  %tmp_1491 = call i64 @_ssdm_op_BitConcatenate.i64.i38.i26(i38 %tmp_631, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1491"/></StgValue>
</operation>

<operation id="237" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:129  %h0_5 = sub nsw i64 %h0, %tmp_1491

]]></Node>
<StgValue><ssdm name="h0_5"/></StgValue>
</operation>

<operation id="238" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="64">
<![CDATA[
:259  %tmp_1545 = trunc i64 %h0_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1545"/></StgValue>
</operation>

<operation id="239" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="58" op_0_bw="64">
<![CDATA[
:262  %tmp_1547 = trunc i64 %h0_5 to i58

]]></Node>
<StgValue><ssdm name="tmp_1547"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="240" st_id="50" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:96  %f5f9_76 = mul nsw i64 %tmp_1480, %tmp_1482

]]></Node>
<StgValue><ssdm name="f5f9_76"/></StgValue>
</operation>

<operation id="241" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:115  %tmp14 = add i64 %f2f2, %f5f9_76

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="242" st_id="51" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:97  %f6f6_19 = mul nsw i64 %tmp_1474, %tmp_1487

]]></Node>
<StgValue><ssdm name="f6f6_19"/></StgValue>
</operation>

<operation id="243" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:116  %tmp13 = add i64 %tmp14, %f1f3_4

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="244" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:98  %f6f7_38 = mul nsw i64 %tmp_1474, %tmp_1485

]]></Node>
<StgValue><ssdm name="f6f7_38"/></StgValue>
</operation>

<operation id="245" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:124  %tmp20 = add i64 %tmp21, %f5f6_38

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="246" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
:125  %tmp_1524 = trunc i64 %tmp20 to i32

]]></Node>
<StgValue><ssdm name="tmp_1524"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="247" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %f6_2 = shl i32 %f_6_read_4, 1

]]></Node>
<StgValue><ssdm name="f6_2"/></StgValue>
</operation>

<operation id="248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
:99  %tmp_1489 = sext i32 %f6_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_1489"/></StgValue>
</operation>

<operation id="249" st_id="53" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:100  %f6f8_38 = mul nsw i64 %tmp_1489, %tmp_1484

]]></Node>
<StgValue><ssdm name="f6f8_38"/></StgValue>
</operation>

<operation id="250" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:113  %tmp12 = add i64 %f6f8_38, %f0f4_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="251" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:101  %f6f9_38 = mul nsw i64 %tmp_1474, %tmp_1482

]]></Node>
<StgValue><ssdm name="f6f9_38"/></StgValue>
</operation>

<operation id="252" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:127  %h1 = add i64 %tmp20, %tmp18

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="253" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:102  %f7f7_38 = mul nsw i64 %tmp_1475, %tmp_1485

]]></Node>
<StgValue><ssdm name="f7f7_38"/></StgValue>
</operation>

<operation id="254" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:114  %tmp11 = add i64 %tmp12, %f7f7_38

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="255" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:117  %h4 = add i64 %tmp13, %tmp11

]]></Node>
<StgValue><ssdm name="h4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="256" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:130  %tmp_1492 = add nsw i64 33554432, %h4

]]></Node>
<StgValue><ssdm name="tmp_1492"/></StgValue>
</operation>

<operation id="257" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:131  %tmp_633 = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1492, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="258" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:133  %tmp26 = add i64 %f6f9_38, %f0f5_2

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="259" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="38" op_2_bw="26">
<![CDATA[
:140  %tmp_1493 = call i64 @_ssdm_op_BitConcatenate.i64.i38.i26(i38 %tmp_633, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1493"/></StgValue>
</operation>

<operation id="260" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:141  %h4_5 = sub nsw i64 %h4, %tmp_1493

]]></Node>
<StgValue><ssdm name="h4_5"/></StgValue>
</operation>

<operation id="261" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
:208  %tmp_1538 = trunc i64 %h4_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_1538"/></StgValue>
</operation>

<operation id="262" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="58" op_0_bw="64">
<![CDATA[
:211  %tmp_1539 = trunc i64 %h4_5 to i58

]]></Node>
<StgValue><ssdm name="tmp_1539"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="263" st_id="59" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:103  %f7f8_38 = mul nsw i64 %tmp_1481, %tmp_1484

]]></Node>
<StgValue><ssdm name="f7f8_38"/></StgValue>
</operation>

<operation id="264" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:134  %tmp25 = add i64 %tmp26, %f7f8_38

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="265" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
:138  %tmp_1527 = trunc i64 %tmp25 to i32

]]></Node>
<StgValue><ssdm name="tmp_1527"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="266" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:104  %f7f9_76 = mul nsw i64 %tmp_1481, %tmp_1482

]]></Node>
<StgValue><ssdm name="f7f9_76"/></StgValue>
</operation>

<operation id="267" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="38">
<![CDATA[
:132  %carry4 = sext i38 %tmp_633 to i64

]]></Node>
<StgValue><ssdm name="carry4"/></StgValue>
</operation>

<operation id="268" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:135  %tmp28 = add i64 %f2f3_2, %carry4

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="269" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:105  %f8f8_19 = mul nsw i64 %tmp_1476, %tmp_1484

]]></Node>
<StgValue><ssdm name="f8f8_19"/></StgValue>
</operation>

<operation id="270" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:136  %tmp27 = add i64 %tmp28, %f1f4_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="271" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
:137  %tmp_1526 = trunc i64 %tmp27 to i32

]]></Node>
<StgValue><ssdm name="tmp_1526"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="272" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:106  %f8f9_38 = mul nsw i64 %tmp_1476, %tmp_1482

]]></Node>
<StgValue><ssdm name="f8f9_38"/></StgValue>
</operation>

<operation id="273" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:139  %h5 = add i64 %tmp27, %tmp25

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="274" st_id="63" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:107  %f9f9_38 = mul nsw i64 %tmp_1477, %tmp_1482

]]></Node>
<StgValue><ssdm name="f9f9_38"/></StgValue>
</operation>

<operation id="275" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142  %tmp_778 = add i32 %tmp_1525, %tmp_1524

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="276" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:143  %tmp_1494 = add nsw i64 16777216, %h1

]]></Node>
<StgValue><ssdm name="tmp_1494"/></StgValue>
</operation>

<operation id="277" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:145  %tmp_635 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1494, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="278" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144  %tmp_1745_cast = add i32 16777216, %tmp_778

]]></Node>
<StgValue><ssdm name="tmp_1745_cast"/></StgValue>
</operation>

<operation id="279" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157  %tmp_1376 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1745_cast, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="280" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:158  %tmp_1495 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_1376, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_1495"/></StgValue>
</operation>

<operation id="281" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %tmp_652 = sub i32 %tmp_778, %tmp_1495

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="282" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:147  %tmp34 = add i64 %f3f9_76, %f5f7_76

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="283" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:148  %tmp33 = add i64 %tmp34, %f4f8_38

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="284" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
:155  %tmp_1530 = trunc i64 %tmp33 to i32

]]></Node>
<StgValue><ssdm name="tmp_1530"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="285" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:149  %tmp36 = add i64 %f1f1_2, %f6f6_19

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="286" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
:151  %tmp_1528 = trunc i64 %tmp36 to i32

]]></Node>
<StgValue><ssdm name="tmp_1528"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="287" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="39">
<![CDATA[
:146  %carry1 = sext i39 %tmp_635 to i64

]]></Node>
<StgValue><ssdm name="carry1"/></StgValue>
</operation>

<operation id="288" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:150  %tmp37 = add i64 %f0f2_2, %carry1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="289" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:152  %tmp_1529 = trunc i64 %tmp37 to i32

]]></Node>
<StgValue><ssdm name="tmp_1529"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="290" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:153  %tmp35 = add i64 %tmp37, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="291" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:154  %tmp_783 = add i32 %tmp_1528, %tmp_1529

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="292" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:156  %h2 = add i64 %tmp35, %tmp33

]]></Node>
<StgValue><ssdm name="h2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="293" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_787 = add i32 %tmp_1527, %tmp_1526

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="294" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:160  %tmp_1496 = add nsw i64 16777216, %h5

]]></Node>
<StgValue><ssdm name="tmp_1496"/></StgValue>
</operation>

<operation id="295" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:162  %tmp_637 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1496, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="296" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:161  %tmp_1751_cast = add i32 16777216, %tmp_787

]]></Node>
<StgValue><ssdm name="tmp_1751_cast"/></StgValue>
</operation>

<operation id="297" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:174  %tmp_1377 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1751_cast, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="298" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:175  %tmp_1497 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_1377, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_1497"/></StgValue>
</operation>

<operation id="299" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235  %tmp_646 = sub i32 %tmp_787, %tmp_1497

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="300" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:164  %tmp43 = add i64 %f7f9_76, %f0f6_2

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="301" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:165  %tmp42 = add i64 %tmp43, %f8f8_19

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="302" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
:172  %tmp_1533 = trunc i64 %tmp42 to i32

]]></Node>
<StgValue><ssdm name="tmp_1533"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="303" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="39">
<![CDATA[
:163  %carry5 = sext i39 %tmp_637 to i64

]]></Node>
<StgValue><ssdm name="carry5"/></StgValue>
</operation>

<operation id="304" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:167  %tmp46 = add i64 %f2f4_2, %carry5

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="305" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
:169  %tmp_1532 = trunc i64 %tmp46 to i32

]]></Node>
<StgValue><ssdm name="tmp_1532"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="306" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:170  %tmp44 = add i64 %tmp46, %tmp45

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="307" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_792 = add i32 %tmp_1531, %tmp_1532

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="308" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:173  %h6 = add i64 %tmp44, %tmp42

]]></Node>
<StgValue><ssdm name="h6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="309" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %tmp_796 = add i32 %tmp_1530, %tmp_783

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="310" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:177  %tmp_1498 = add nsw i64 33554432, %h2

]]></Node>
<StgValue><ssdm name="tmp_1498"/></StgValue>
</operation>

<operation id="311" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:179  %tmp_639 = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1498, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="312" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:178  %tmp_1757_cast = add i32 33554432, %tmp_796

]]></Node>
<StgValue><ssdm name="tmp_1757_cast"/></StgValue>
</operation>

<operation id="313" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:188  %tmp_1378 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1757_cast, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="314" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:189  %tmp_1499 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_1378, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1499"/></StgValue>
</operation>

<operation id="315" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %h_2_write_assign = sub i32 %tmp_796, %tmp_1499

]]></Node>
<StgValue><ssdm name="h_2_write_assign"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="316" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:181  %tmp51 = add i64 %f4f9_38, %f6f7_38

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="317" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:182  %tmp50 = add i64 %tmp51, %f5f8_38

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="318" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="64">
<![CDATA[
:186  %tmp_1535 = trunc i64 %tmp50 to i32

]]></Node>
<StgValue><ssdm name="tmp_1535"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="319" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="38">
<![CDATA[
:180  %carry2 = sext i38 %tmp_639 to i64

]]></Node>
<StgValue><ssdm name="carry2"/></StgValue>
</operation>

<operation id="320" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:183  %tmp53 = add i64 %f1f2_2, %carry2

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="321" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:184  %tmp52 = add i64 %tmp53, %f0f3_2

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="322" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="64">
<![CDATA[
:185  %tmp_1534 = trunc i64 %tmp52 to i32

]]></Node>
<StgValue><ssdm name="tmp_1534"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="323" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:187  %h3 = add i64 %tmp52, %tmp50

]]></Node>
<StgValue><ssdm name="h3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="324" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:190  %tmp_802 = add i32 %tmp_1533, %tmp_792

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="325" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:191  %tmp_1500 = add nsw i64 33554432, %h6

]]></Node>
<StgValue><ssdm name="tmp_1500"/></StgValue>
</operation>

<operation id="326" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:193  %tmp_641 = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1500, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="327" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:192  %tmp_1762_cast = add i32 33554432, %tmp_802

]]></Node>
<StgValue><ssdm name="tmp_1762_cast"/></StgValue>
</operation>

<operation id="328" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:202  %tmp_1379 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1762_cast, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>

<operation id="329" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:203  %tmp_1501 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_1379, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1501"/></StgValue>
</operation>

<operation id="330" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:279  %h_6_write_assign = sub i32 %tmp_802, %tmp_1501

]]></Node>
<StgValue><ssdm name="h_6_write_assign"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="331" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:195  %tmp58 = add i64 %f8f9_38, %f1f6_2

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="332" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:196  %tmp57 = add i64 %tmp58, %f0f7_2

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="333" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="64">
<![CDATA[
:200  %tmp_1537 = trunc i64 %tmp57 to i32

]]></Node>
<StgValue><ssdm name="tmp_1537"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="334" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="38">
<![CDATA[
:194  %carry6 = sext i38 %tmp_641 to i64

]]></Node>
<StgValue><ssdm name="carry6"/></StgValue>
</operation>

<operation id="335" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:197  %tmp60 = add i64 %f3f4_2, %carry6

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="336" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:198  %tmp59 = add i64 %tmp60, %f2f5_2

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="337" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
:199  %tmp_1536 = trunc i64 %tmp59 to i32

]]></Node>
<StgValue><ssdm name="tmp_1536"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="338" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:201  %h7 = add i64 %tmp59, %tmp57

]]></Node>
<StgValue><ssdm name="h7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="339" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  %tmp_808 = add i32 %tmp_1535, %tmp_1534

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="340" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:205  %tmp_1502 = add nsw i64 16777216, %h3

]]></Node>
<StgValue><ssdm name="tmp_1502"/></StgValue>
</operation>

<operation id="341" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:207  %tmp_643 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1502, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="342" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:209  %tmp_810 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_1502, i32 25, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="343" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:206  %tmp_1767_cast = add i32 16777216, %tmp_808

]]></Node>
<StgValue><ssdm name="tmp_1767_cast"/></StgValue>
</operation>

<operation id="344" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:212  %tmp_1380 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1767_cast, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="345" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:213  %tmp_1503 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_1380, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_1503"/></StgValue>
</operation>

<operation id="346" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %h_3_write_assign = sub i32 %tmp_808, %tmp_1503

]]></Node>
<StgValue><ssdm name="h_3_write_assign"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="347" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_816 = add i32 %tmp_1537, %tmp_1536

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="348" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:215  %tmp_1504 = add nsw i64 16777216, %h7

]]></Node>
<StgValue><ssdm name="tmp_1504"/></StgValue>
</operation>

<operation id="349" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:217  %tmp_645 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1504, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="350" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:216  %tmp_1769_cast = add i32 16777216, %tmp_816

]]></Node>
<StgValue><ssdm name="tmp_1769_cast"/></StgValue>
</operation>

<operation id="351" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:229  %tmp_1381 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1769_cast, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="352" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:230  %tmp_1505 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_1381, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_1505"/></StgValue>
</operation>

<operation id="353" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %h_7_write_assign = sub i32 %tmp_816, %tmp_1505

]]></Node>
<StgValue><ssdm name="h_7_write_assign"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="354" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:219  %tmp66 = add i64 %f9f9_38, %f1f7_4

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="355" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:220  %tmp65 = add i64 %tmp66, %f0f8_2

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="356" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
:227  %tmp_1542 = trunc i64 %tmp65 to i32

]]></Node>
<StgValue><ssdm name="tmp_1542"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="357" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="39">
<![CDATA[
:218  %carry7 = sext i39 %tmp_645 to i64

]]></Node>
<StgValue><ssdm name="carry7"/></StgValue>
</operation>

<operation id="358" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:222  %tmp69 = add i64 %f3f5_4, %carry7

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="359" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="64">
<![CDATA[
:224  %tmp_1541 = trunc i64 %tmp69 to i32

]]></Node>
<StgValue><ssdm name="tmp_1541"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="360" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:225  %tmp67 = add i64 %tmp69, %tmp68

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="361" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_821 = add i32 %tmp_1540, %tmp_1541

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="362" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:228  %h8 = add i64 %tmp67, %tmp65

]]></Node>
<StgValue><ssdm name="h8"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="363" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="58" op_0_bw="39">
<![CDATA[
:210  %tmp_813 = sext i39 %tmp_643 to i58

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="364" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:231  %tmp_826 = add i58 %tmp_813, %tmp_1539

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="365" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_827 = add i32 %tmp_810, %tmp_1538

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="366" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:233  %tmp_1775_cast1 = add i32 33554432, %tmp_827

]]></Node>
<StgValue><ssdm name="tmp_1775_cast1"/></StgValue>
</operation>

<operation id="367" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:237  %tmp_1382 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1775_cast1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="368" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:238  %tmp_1506 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_1382, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1506"/></StgValue>
</operation>

<operation id="369" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %h_4_write_assign = sub i32 %tmp_827, %tmp_1506

]]></Node>
<StgValue><ssdm name="h_4_write_assign"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="370" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:234  %tmp_1775_cast = add i58 33554432, %tmp_826

]]></Node>
<StgValue><ssdm name="tmp_1775_cast"/></StgValue>
</operation>

<operation id="371" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
:236  %tmp_647 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %tmp_1775_cast, i32 26, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="372" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:239  %tmp_830 = add i32 %tmp_1542, %tmp_821

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="373" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:240  %tmp_1507 = add nsw i64 33554432, %h8

]]></Node>
<StgValue><ssdm name="tmp_1507"/></StgValue>
</operation>

<operation id="374" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="38" op_0_bw="38" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:242  %tmp_649 = call i38 @_ssdm_op_PartSelect.i38.i64.i32.i32(i64 %tmp_1507, i32 26, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="375" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:241  %tmp_1777_cast = add i32 33554432, %tmp_830

]]></Node>
<StgValue><ssdm name="tmp_1777_cast"/></StgValue>
</operation>

<operation id="376" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:251  %tmp_1383 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1777_cast, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="377" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:252  %tmp_1508 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_1383, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1508"/></StgValue>
</operation>

<operation id="378" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:281  %h_8_write_assign = sub i32 %tmp_830, %tmp_1508

]]></Node>
<StgValue><ssdm name="h_8_write_assign"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="379" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="38">
<![CDATA[
:243  %carry8 = sext i38 %tmp_649 to i64

]]></Node>
<StgValue><ssdm name="carry8"/></StgValue>
</operation>

<operation id="380" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:246  %tmp76 = add i64 %f4f5_2, %carry8

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="381" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:247  %tmp75 = add i64 %tmp76, %f3f6_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="382" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="64">
<![CDATA[
:248  %tmp_1543 = trunc i64 %tmp75 to i32

]]></Node>
<StgValue><ssdm name="tmp_1543"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="383" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:250  %h9 = add i64 %tmp75, %tmp73

]]></Node>
<StgValue><ssdm name="h9"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="384" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %tmp_836 = add i32 %tmp_1544, %tmp_1543

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="385" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:254  %tmp_1509 = add nsw i64 16777216, %h9

]]></Node>
<StgValue><ssdm name="tmp_1509"/></StgValue>
</operation>

<operation id="386" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="39" op_0_bw="39" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:256  %tmp_651 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %tmp_1509, i32 25, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="387" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %tmp_1782_cast = add i32 16777216, %tmp_836

]]></Node>
<StgValue><ssdm name="tmp_1782_cast"/></StgValue>
</operation>

<operation id="388" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:263  %tmp_1384 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1782_cast, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="389" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
:264  %tmp_1511 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %tmp_1384, i25 0)

]]></Node>
<StgValue><ssdm name="tmp_1511"/></StgValue>
</operation>

<operation id="390" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:282  %h_9_write_assign = sub i32 %tmp_836, %tmp_1511

]]></Node>
<StgValue><ssdm name="h_9_write_assign"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="391" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="44" op_0_bw="39">
<![CDATA[
:257  %carry9_cast = sext i39 %tmp_651 to i44

]]></Node>
<StgValue><ssdm name="carry9_cast"/></StgValue>
</operation>

<operation id="392" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:258  %tmp_1510 = mul i44 19, %carry9_cast

]]></Node>
<StgValue><ssdm name="tmp_1510"/></StgValue>
</operation>

<operation id="393" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="44">
<![CDATA[
:260  %tmp_1546 = trunc i44 %tmp_1510 to i32

]]></Node>
<StgValue><ssdm name="tmp_1546"/></StgValue>
</operation>

<operation id="394" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="58" op_0_bw="44">
<![CDATA[
:261  %tmp_841 = sext i44 %tmp_1510 to i58

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="395" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:265  %tmp_844 = add i58 %tmp_841, %tmp_1547

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="396" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %tmp_845 = add i32 %tmp_1546, %tmp_1545

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="397" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %tmp_1785_cast1 = add i32 33554432, %tmp_845

]]></Node>
<StgValue><ssdm name="tmp_1785_cast1"/></StgValue>
</operation>

<operation id="398" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:271  %tmp_1385 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1785_cast1, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="399" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:272  %tmp_1512 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_1385, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_1512"/></StgValue>
</operation>

<operation id="400" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %h_0_write_assign = sub i32 %tmp_845, %tmp_1512

]]></Node>
<StgValue><ssdm name="h_0_write_assign"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="401" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
:268  %tmp_1785_cast = add i58 33554432, %tmp_844

]]></Node>
<StgValue><ssdm name="tmp_1785_cast"/></StgValue>
</operation>

<operation id="402" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
:270  %tmp_653 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %tmp_1785_cast, i32 26, i32 57)

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="403" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %h_1_write_assign = add i32 %tmp_652, %tmp_653

]]></Node>
<StgValue><ssdm name="h_1_write_assign"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="404" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str75, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str277, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str378, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str479, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str580, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str681, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str782, [1 x i8]* @p_str176, [1 x i8]* @p_str176, [1 x i8]* @p_str176) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %h_5_write_assign = add i32 %tmp_646, %tmp_647

]]></Node>
<StgValue><ssdm name="h_5_write_assign"/></StgValue>
</operation>

<operation id="412" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:283  %mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %h_0_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="413" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:284  %mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %h_1_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="414" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:285  %mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %h_2_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="415" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:286  %mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %h_3_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="416" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:287  %mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %h_4_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="417" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:288  %mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %h_5_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="418" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:289  %mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %h_6_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="419" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:290  %mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %h_7_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="420" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:291  %mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %h_8_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="421" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
:292  %mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %h_9_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="422" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="320">
<![CDATA[
:293  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
