#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Feb 23 16:04:45 2017
# Process ID: 14371
# Current directory: /home/lpez/t-crest/reconfig/build/nexys4ddr-recon
# Command line: vivado -mode tcl
# Log file: /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/vivado.log
# Journal file: /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/vivado.jou
#-----------------------------------------------------------
source design_complete.tcl -notrace
INFO: Found part matching xc7a100tcsg324-1

#HD: List of modules to be synthesized:
| ------- | ----------------------- | ---------- | --------------------------- |
| Module  | Module Name             | Top Level  | Options                     |
| ------- | ----------------------- | ---------- | --------------------------- |
| Static  | patmos_nexys4ddr-recon  | 1          | -flatten_hierarchy rebuilt  |
| ------- | ----------------------- | ---------- | --------------------------- |

#HD: Defined modules not being synthesized:
	1. count_up (count)
	2. count_down (count)
#HD: No Configurations set to be implemented
#HD: Defined Configurations not being implemented:
	1. Config_count_up_implement
	2. Config_count_down_import


#HD: Running synthesis for block Static
	Writing results to: ./synth/Static
	#HD: Setting Tcl Params:
	hd.visual == 0


CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
ERROR: Could not find file "./sources/hdl/clk_manager_clk_wiz.v".

ERROR: Files not found. Check messages for more details.

    while executing
"error $errMsg"
    (procedure "add_vlog" line 13)
    invoked from within
"add_vlog $vlog"
    (procedure "synthesize" line 78)
    invoked from within
"synthesize $module"
    ("foreach" body line 2)
    invoked from within
"foreach module [get_modules synth] {
   synthesize $module
}"
    (file "./tcl/run.tcl" line 28)

    while executing
"source $tclDir/run.tcl"
    (file "design_complete.tcl" line 246)
source design_complete.tcl -notrace
INFO: Found part matching xc7a100tcsg324-1

#HD: List of modules to be synthesized:
| ------- | ----------------------- | ---------- | --------------------------- |
| Module  | Module Name             | Top Level  | Options                     |
| ------- | ----------------------- | ---------- | --------------------------- |
| Static  | patmos_nexys4ddr-recon  | 1          | -flatten_hierarchy rebuilt  |
| ------- | ----------------------- | ---------- | --------------------------- |

#HD: Defined modules not being synthesized:
	1. count_up (count)
	2. count_down (count)
#HD: No Configurations set to be implemented
#HD: Defined Configurations not being implemented:
	1. Config_count_up_implement
	2. Config_count_down_import


#HD: Running synthesis for block Static
	Writing results to: ./synth/Static
	#HD: Setting Tcl Params:
	hd.visual == 0


CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
	Adding XDC files
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top patmos_nexys4ddr-recon -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14382 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1099.520 ; gain = 165.082 ; free physical = 9845 ; free virtual = 21038
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'patmos_nexys4ddr-recon' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1141.988 ; gain = 207.551 ; free physical = 9802 ; free virtual = 20996
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 0 Warnings, 1 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Synth 8-439] module 'patmos_nexys4ddr-recon' not found
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

ERROR: synth_design command "synth_design -mode default -flatten_hierarchy rebuilt -top patmos_nexys4ddr-recon -part xc7a100tcsg324-1" failed.
See log file ./synth/Static/patmos_nexys4ddr-recon_synth_design.rds for more details.
    while executing
"error $errMsg"
    (procedure "command" line 47)
    invoked from within
"command "synth_design -mode default $options -top $moduleName -part $part" "$resultDir/${moduleName}_synth_design.rds""
    (procedure "synthesize" line 159)
    invoked from within
"synthesize $module"
    ("foreach" body line 2)
    invoked from within
"foreach module [get_modules synth] {
   synthesize $module
}"
    (file "./tcl/run.tcl" line 28)

    while executing
"source $tclDir/run.tcl"
    (file "design_complete.tcl" line 246)
source design_complete.tcl -notrace
INFO: Found part matching xc7a100tcsg324-1

#HD: List of modules to be synthesized:
| ------- | ------------ | ---------- | --------------------------- |
| Module  | Module Name  | Top Level  | Options                     |
| ------- | ------------ | ---------- | --------------------------- |
| Static  | patmos_top   | 1          | -flatten_hierarchy rebuilt  |
| ------- | ------------ | ---------- | --------------------------- |

#HD: Defined modules not being synthesized:
	1. count_up (count)
	2. count_down (count)
#HD: No Configurations set to be implemented
#HD: Defined Configurations not being implemented:
	1. Config_count_up_implement
	2. Config_count_down_import


#HD: Running synthesis for block Static
	Writing results to: ./synth/Static
	#HD: Setting Tcl Params:
	hd.visual == 0


CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
	Adding XDC files
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:04:47 . Memory (MB): peak = 1141.996 ; gain = 207.559 ; free physical = 9767 ; free virtual = 20996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:386]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_manager_clk_wiz' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_manager_clk_wiz' (4#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (5#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:441]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (6#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:471]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl_mig' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (7#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (8#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (10#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (11#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 80000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 20.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 1344 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 1343 - type: integer 
	Parameter QCNTR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 48.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (11#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (13#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (14#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter CWL_T bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nWR_CK bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nRRD_CK bound to: 2 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR_CK bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter nRTP_CK bound to: 2 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter CL_M bound to: 3 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -6 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 8 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 2 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 1 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (15#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (16#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 4 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (18#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (19#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nWTP bound to: 9 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (20#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (21#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (22#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 7 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (25#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (26#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (27#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (28#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (29#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (30#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (31#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.239600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 1.310400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (32#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (33#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (34#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (35#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 5000 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 5000 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 2910.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: 790 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (38#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (39#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (40#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (41#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (42#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (43#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (45#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (46#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (49#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (50#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (51#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (52#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (53#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (54#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (55#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (56#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (57#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (58#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 5000 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 10 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 10 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 19 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 17 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 3 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (59#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (60#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (61#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (62#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (63#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (64#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (65#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (66#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (67#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (68#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_std does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:417]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_std' (69#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:1080]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:589]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:590]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:593]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl_mig' (70#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (71#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (72#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (73#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (74#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (75#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (76#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2765]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (77#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (78#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (79#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (80#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (81#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (82#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (83#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (84#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (85#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (86#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (87#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (88#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (89#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (90#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (91#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-638] synthesizing module 'FpuCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-256] done synthesizing module 'FpuCtrl' (92#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (93#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-638] synthesizing module 'IcapCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-256] done synthesizing module 'IcapCtrl' (94#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9994]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (95#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10159]
INFO: [Synth 8-256] done synthesizing module 'Timer' (96#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
INFO: [Synth 8-256] done synthesizing module 'InOut' (97#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (98#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (99#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (100#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (101#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (102#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16885]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (103#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (104#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16945]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (105#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (106#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (107#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 56 connections, but only 55 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:18115]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (108#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (109#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-637] synthesizing blackbox instance 'ocp_rw_reg_inst_0' of component 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:589]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (110#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'recon_buffer' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:8' bound to instance 'recon_buffer_comp' of component 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:609]
INFO: [Synth 8-638] synthesizing module 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ocp_to_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:8' bound to instance 'ocp_to_bram_comp_0' of component 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ocp_to_bram' (111#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_0' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:135]
INFO: [Synth 8-638] synthesizing module 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdp_sc_bram' (112#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_1' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:152]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_2' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:169]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_3' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'recon_buffer' (113#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
INFO: [Synth 8-3491] module 'icap_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:14' bound to instance 'icap_ctrl_comp' of component 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:634]
INFO: [Synth 8-638] synthesizing module 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'icap_ctrl' (114#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: None - type: string 
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:667]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (115#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][7]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][6]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][5]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[31]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[30]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[29]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[28]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[27]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[26]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[25]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[24]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[23]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[22]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[21]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[20]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[19]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[18]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[17]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[16]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[0]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[1]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[31]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[30]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[29]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[28]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[27]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[26]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[25]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[24]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[0]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_superMode
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_exec
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[31]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[30]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[29]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[28]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[27]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[1]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[0]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[31]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[30]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[29]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[28]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[27]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[26]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[25]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[24]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[23]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[22]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[21]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[20]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[19]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[18]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[17]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[16]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[15]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[14]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[13]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[12]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[11]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[10]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[9]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[8]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[7]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[6]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[5]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[4]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[3]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:04:54 . Memory (MB): peak = 1333.137 ; gain = 398.699 ; free physical = 9568 ; free virtual = 20802
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[31] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:04:56 . Memory (MB): peak = 1333.137 ; gain = 398.699 ; free physical = 9568 ; free virtual = 20802
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/patmos_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1673.047 ; gain = 0.000 ; free physical = 9341 ; free virtual = 20573
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:05:07 . Memory (MB): peak = 1673.047 ; gain = 738.609 ; free physical = 9339 ; free virtual = 20571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:05:07 . Memory (MB): peak = 1673.047 ; gain = 738.609 ; free physical = 9339 ; free virtual = 20571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:05:07 . Memory (MB): peak = 1673.047 ; gain = 738.609 ; free physical = 9339 ; free virtual = 20571
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_int_cs_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_ras_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_cas_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_we_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3345]
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6473]
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg_reg' in module 'icap_ctrl'
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sresp_dva_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00000 |                            00000
         cpu_stream_wait |                            00001 |                            01011
            cpu_stream_0 |                            00010 |                            01100
            cpu_stream_2 |                            00011 |                            01110
            cpu_stream_3 |                            00100 |                            01111
            cpu_stream_4 |                            00101 |                            10000
            cpu_stream_5 |                            00110 |                            10001
            cpu_stream_6 |                            00111 |                            10010
            cpu_stream_1 |                            01000 |                            01101
            config_abort |                            01001 |                            01010
          ready_and_fail |                            01010 |                            00010
         ram_stream_wait |                            01011 |                            01001
            ram_stream_0 |                            01100 |                            00011
            ram_stream_1 |                            01101 |                            00100
            ram_stream_2 |                            01110 |                            00101
            ram_stream_3 |                            01111 |                            00110
                wait_end |                            10000 |                            00111
           wait_icap_end |                            10001 |                            01000
          ready_and_done |                            10010 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg_reg' using encoding 'sequential' in module 'icap_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:05:19 . Memory (MB): peak = 1673.047 ; gain = 738.609 ; free physical = 9349 ; free virtual = 20571
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       502|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      3391|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|     27777|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|     15095|
|7     |mig_7series_v4_0_mc                                 |           1|      4781|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       970|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       363|
|10    |PatmosCore__GB0                                     |           1|     32175|
|11    |PatmosCore__GB1                                     |           1|     11611|
|12    |patmos_top__GC0                                     |           1|      5895|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     30 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 21    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 33    
	   2 Input      4 Bit       Adders := 34    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 17    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 51    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 76    
	               30 Bit    Registers := 17    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 54    
	                4 Bit    Registers := 83    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 1833  
+---RAMs : 
	             512K Bit         RAMs := 4     
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 14    
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 1     
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 126   
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 35    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 34    
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 36    
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 105   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 65    
	   4 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 51    
	   8 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 80    
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 90    
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 109   
	   4 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 10    
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1235  
	   3 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 208   
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module patmos_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_memc_ui_top_std 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MCacheCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MCacheReplFifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 19    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
Module MemBlock_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 3     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
Module Execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 62    
Module Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Exceptions 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 84    
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  17 Input      5 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module MemBlock_3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module MemBlock_4__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module DirectMappedCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 385   
	   5 Input      1 Bit        Muxes := 1     
Module MemBlock_2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module StackCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module NullCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteNoBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module DataCache 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MemBlock_2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Spm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module CpuInfo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module InOut 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module PatmosCore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ocp_burst_to_ddr2_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 8     
Module nexys4ddr_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 29    
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ocp_to_bram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module tdp_sc_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module recon_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module icap_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  19 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  57 Input      5 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
DSP Report: Generating DSP mulLLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLLReg_reg is absorbed into DSP mulLLReg_reg.
DSP Report: operator T428 is absorbed into DSP mulLLReg_reg.
DSP Report: Generating DSP T431, operation Mode is: A*B.
DSP Report: operator T431 is absorbed into DSP T431.
DSP Report: Generating DSP mulLHReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLHReg_reg is absorbed into DSP mulLHReg_reg.
DSP Report: operator T413 is absorbed into DSP mulLHReg_reg.
DSP Report: Generating DSP mulHLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulHLReg_reg is absorbed into DSP mulHLReg_reg.
DSP Report: operator T440 is absorbed into DSP mulHLReg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\A[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_f_incdec_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_f_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r2_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_cnt_cpt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_valid_r1_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (found_edge_all_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_track_left_edge[0].pb_found_edge_last_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyce_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_limit_dq_pb_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_last_byte_done_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rank_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_pat_match_div4.idel_pat_data_match_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (rdlvl_assrt_common_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_dlyce_dq[0].dlyce_dq_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[79]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[78]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[77]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[76]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[75]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[74]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[73]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[72]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[71]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[70]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[69]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[68]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[67]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[66]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[65]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[64]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[63]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[62]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[61]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[60]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[59]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[58]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[57]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[56]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[55]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[54]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[53]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_8/execute/predReg_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\Uart/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\icap_ctrl_comp/config_s_reg[SResp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_addr_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:06:52 . Memory (MB): peak = 2281.434 ; gain = 1346.996 ; free physical = 8677 ; free virtual = 19913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_3  | mem_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|patmos_top  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|Decode      | rf/rf_reg                                                                             | Implied   | 32 x 32              | RAM32M x 12     | 
|Exceptions  | vec_reg                                                                               | Implied   | 32 x 32              | RAM32X1S x 32   | 
|Exceptions  | vecDup_reg                                                                            | Implied   | 32 x 32              | RAM32M x 6      | 
|InOut       | Uart/txQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
|InOut       | Uart/rxQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Execute     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 330 of /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:07:00 . Memory (MB): peak = 2388.723 ; gain = 1454.285 ; free physical = 8541 ; free virtual = 19805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:07:02 . Memory (MB): peak = 2409.738 ; gain = 1475.301 ; free physical = 8521 ; free virtual = 19785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:07:14 . Memory (MB): peak = 2497.426 ; gain = 1562.988 ; free physical = 8434 ; free virtual = 19697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net rst. Fanout reduced from 2043 to 50 by creating 41 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_n_0 . Fanout reduced from 473 to 48 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:348]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:07:15 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8434 ; free virtual = 19697
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:07:15 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8434 ; free virtual = 19697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:07:17 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8439 ; free virtual = 19697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8439 ; free virtual = 19697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8439 ; free virtual = 19697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8439 ; free virtual = 19697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | reset_ddr_reg                                                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ocp_rw_reg    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ocp_rw_reg_bbox       |     1|
|2     |BUFG                  |     6|
|3     |BUFH                  |     1|
|4     |BUFIO                 |     1|
|5     |CARRY4                |   521|
|6     |DSP48E1               |     3|
|7     |DSP48E1_2             |     1|
|8     |ICAPE2                |     1|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |IN_FIFO               |     2|
|12    |ISERDESE2             |    16|
|13    |LUT1                  |  1022|
|14    |LUT2                  |   914|
|15    |LUT3                  |  1746|
|16    |LUT4                  |  1848|
|17    |LUT5                  |  1576|
|18    |LUT6                  |  3877|
|19    |MMCME2_ADV            |     2|
|20    |MUXF7                 |   117|
|21    |MUXF8                 |    21|
|22    |ODDR                  |     5|
|23    |OSERDESE2             |    22|
|24    |OSERDESE2_1           |     2|
|25    |OSERDESE2_2           |    18|
|26    |OUT_FIFO              |     2|
|27    |OUT_FIFO_1            |     2|
|28    |PHASER_IN_PHY         |     2|
|29    |PHASER_OUT_PHY        |     2|
|30    |PHASER_OUT_PHY_1      |     2|
|31    |PHASER_REF            |     1|
|32    |PHY_CONTROL           |     1|
|33    |PLLE2_ADV             |     1|
|34    |RAM32M                |   126|
|35    |RAM32X1S              |    32|
|36    |RAMB18E1              |     5|
|37    |RAMB18E1_1            |    12|
|38    |RAMB36E1              |    32|
|39    |RAMB36E1_1            |    32|
|40    |SRL16E                |    18|
|41    |SRLC32E               |     1|
|42    |XADC                  |     1|
|43    |XORCY                 |     6|
|44    |FDCE                  |     2|
|45    |FDPE                  |    95|
|46    |FDRE                  |  7390|
|47    |FDSE                  |   173|
|48    |IBUF                  |    24|
|49    |IOBUFDS_INTERMDISABLE |     2|
|50    |IOBUF_INTERMDISABLE   |    16|
|51    |OBUF                  |    61|
|52    |OBUFDS                |     1|
|53    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                            |Module                                             |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                 |                                                   | 19817|
|2     |  clk_manager_inst_0                                                |clk_manager                                        |     8|
|3     |    inst                                                            |clk_manager_clk_wiz                                |     8|
|4     |  ddr2_ctrl_inst_0                                                  |ddr2_ctrl                                          |  7710|
|5     |    u_ddr2_ctrl_mig                                                 |ddr2_ctrl_mig                                      |  7710|
|6     |      \temp_mon_enabled.u_tempmon                                   |mig_7series_v4_0_tempmon                           |   172|
|7     |      u_ddr2_clk_ibuf                                               |mig_7series_v4_0_clk_ibuf                          |     0|
|8     |      u_ddr2_infrastructure                                         |mig_7series_v4_0_infrastructure                    |   149|
|9     |      u_iodelay_ctrl                                                |mig_7series_v4_0_iodelay_ctrl                      |    18|
|10    |      u_memc_ui_top_std                                             |mig_7series_v4_0_memc_ui_top_std                   |  7371|
|11    |        mem_intfc0                                                  |mig_7series_v4_0_mem_intfc                         |  6658|
|12    |          ddr_phy_top0                                              |mig_7series_v4_0_ddr_phy_top                       |  5543|
|13    |            u_ddr_calib_top                                         |mig_7series_v4_0_ddr_calib_top                     |  4420|
|14    |              \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                    |mig_7series_v4_0_ddr_phy_rdlvl                     |  1645|
|15    |              ddr_phy_tempmon_0                                     |mig_7series_v4_0_ddr_phy_tempmon                   |   746|
|16    |              \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr        |mig_7series_v4_0_ddr_phy_dqs_found_cal_hr          |   265|
|17    |              \mb_wrlvl_off.u_phy_wrlvl_off_delay                   |mig_7series_v4_0_ddr_phy_wrlvl_off_delay           |    61|
|18    |              u_ddr_phy_init                                        |mig_7series_v4_0_ddr_phy_init                      |  1194|
|19    |              u_ddr_phy_wrcal                                       |mig_7series_v4_0_ddr_phy_wrcal                     |   459|
|20    |            u_ddr_mc_phy_wrapper                                    |mig_7series_v4_0_ddr_mc_phy_wrapper                |  1123|
|21    |              \genblk24.phy_ctl_pre_fifo_0                          |mig_7series_v4_0_ddr_of_pre_fifo                   |     7|
|22    |              \genblk24.phy_ctl_pre_fifo_1                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0   |     7|
|23    |              \genblk24.phy_ctl_pre_fifo_2                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1   |     7|
|24    |              u_ddr_mc_phy                                          |mig_7series_v4_0_ddr_mc_phy                        |  1036|
|25    |                \ddr_phy_4lanes_0.u_ddr_phy_4lanes                  |mig_7series_v4_0_ddr_phy_4lanes                    |  1017|
|26    |                  \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v4_0_ddr_byte_lane                     |   325|
|27    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io                 |    32|
|28    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo_19               |   114|
|29    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2   |   103|
|30    |                  \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v4_0_ddr_byte_lane__parameterized0     |   109|
|31    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized0 |    12|
|32    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized3   |    93|
|33    |                  \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v4_0_ddr_byte_lane__parameterized1     |   449|
|34    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized1 |    28|
|35    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo                  |   240|
|36    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized4   |   102|
|37    |                  \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v4_0_ddr_byte_lane__parameterized2     |   111|
|38    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized2 |    10|
|39    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized5   |    97|
|40    |          mc0                                                       |mig_7series_v4_0_mc                                |  1115|
|41    |            bank_mach0                                              |mig_7series_v4_0_bank_mach                         |   841|
|42    |              arb_mux0                                              |mig_7series_v4_0_arb_mux                           |   218|
|43    |                arb_row_col0                                        |mig_7series_v4_0_arb_row_col                       |   216|
|44    |                  col_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized4   |    80|
|45    |                  \pre_4_1_1T_arb.pre_arb0                          |mig_7series_v4_0_round_robin_arb__parameterized1   |    54|
|46    |                  row_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized2   |    70|
|47    |                arb_select0                                         |mig_7series_v4_0_arb_select                        |     2|
|48    |              \bank_cntrl[0].bank0                                  |mig_7series_v4_0_bank_cntrl                        |   147|
|49    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_18                   |    54|
|50    |                bank_queue0                                         |mig_7series_v4_0_bank_queue                        |    57|
|51    |                bank_state0                                         |mig_7series_v4_0_bank_state                        |    36|
|52    |              \bank_cntrl[1].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized0        |   156|
|53    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_17                   |    49|
|54    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized0        |    65|
|55    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized0        |    42|
|56    |              \bank_cntrl[2].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized1        |   141|
|57    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_16                   |    50|
|58    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized1        |    47|
|59    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized1        |    44|
|60    |              \bank_cntrl[3].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized2        |   136|
|61    |                bank_compare0                                       |mig_7series_v4_0_bank_compare                      |    51|
|62    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized2        |    51|
|63    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized2        |    34|
|64    |              bank_common0                                          |mig_7series_v4_0_bank_common                       |    43|
|65    |            col_mach0                                               |mig_7series_v4_0_col_mach                          |    34|
|66    |            rank_mach0                                              |mig_7series_v4_0_rank_mach                         |    54|
|67    |              \rank_cntrl[0].rank_cntrl0                            |mig_7series_v4_0_rank_cntrl                        |    21|
|68    |              rank_common0                                          |mig_7series_v4_0_rank_common                       |    33|
|69    |        u_ui_top                                                    |mig_7series_v4_0_ui_top                            |   712|
|70    |          ui_cmd0                                                   |mig_7series_v4_0_ui_cmd                            |    96|
|71    |          ui_rd_data0                                               |mig_7series_v4_0_ui_rd_data                        |    27|
|72    |          ui_wr_data0                                               |mig_7series_v4_0_ui_wr_data                        |   589|
|73    |  icap_ctrl_comp                                                    |icap_ctrl                                          |   306|
|74    |  nexys4ddr_io_inst_0                                               |nexys4ddr_io                                       |   933|
|75    |  ocp_burst_to_ddr2_ctrl_inst_0                                     |ocp_burst_to_ddr2_ctrl                             |   357|
|76    |  patmos_inst_0                                                     |Patmos                                             | 10272|
|77    |    core                                                            |PatmosCore                                         | 10272|
|78    |      dcache                                                        |DataCache                                          |  1775|
|79    |        bp                                                          |NullCache                                          |   114|
|80    |        dm                                                          |DirectMappedCache                                  |   669|
|81    |          MemBlock                                                  |MemBlock_4                                         |    33|
|82    |          MemBlock_1                                                |MemBlock_4_13                                      |    20|
|83    |          MemBlock_2                                                |MemBlock_4_14                                      |    20|
|84    |          MemBlock_3                                                |MemBlock_4_15                                      |    20|
|85    |          tagMem                                                    |MemBlock_3                                         |    58|
|86    |        sc                                                          |StackCache                                         |   851|
|87    |          MemBlock                                                  |MemBlock_2_9                                       |    10|
|88    |          MemBlock_1                                                |MemBlock_2_10                                      |    10|
|89    |          MemBlock_2                                                |MemBlock_2_11                                      |    10|
|90    |          MemBlock_3                                                |MemBlock_2_12                                      |   162|
|91    |        wc                                                          |WriteNoBuffer                                      |   137|
|92    |      decode                                                        |Decode                                             |   467|
|93    |        rf                                                          |RegisterFile                                       |   102|
|94    |      exc                                                           |Exceptions                                         |   512|
|95    |      execute                                                       |Execute                                            |  2535|
|96    |      fetch                                                         |Fetch                                              |   878|
|97    |        MemBlock                                                    |MemBlock_0                                         |    34|
|98    |        MemBlock_1                                                  |MemBlock_0_8                                       |    68|
|99    |      icache                                                        |MCache                                             |  2487|
|100   |        ctrl                                                        |MCacheCtrl                                         |   439|
|101   |        mem                                                         |MCacheMem                                          |   135|
|102   |          mcacheEven                                                |MemBlock_1                                         |   122|
|103   |          mcacheOdd                                                 |MemBlock_1_7                                       |    13|
|104   |        repl                                                        |MCacheReplFifo                                     |  1913|
|105   |      iocomp                                                        |InOut                                              |  1237|
|106   |        CpuInfo                                                     |CpuInfo                                            |    15|
|107   |        Timer                                                       |Timer                                              |   882|
|108   |        Uart                                                        |Uart                                               |   193|
|109   |          rxQueue                                                   |Queue                                              |    31|
|110   |          txQueue                                                   |Queue_6                                            |    44|
|111   |        spm                                                         |Spm                                                |    63|
|112   |          MemBlock                                                  |MemBlock_2                                         |    15|
|113   |          MemBlock_1                                                |MemBlock_2_3                                       |    17|
|114   |          MemBlock_2                                                |MemBlock_2_4                                       |    13|
|115   |          MemBlock_3                                                |MemBlock_2_5                                       |    15|
|116   |      memory                                                        |Memory                                             |   380|
|117   |  recon_buffer_comp                                                 |recon_buffer                                       |    91|
|118   |    ocp_to_bram_comp_0                                              |ocp_to_bram                                        |     1|
|119   |    tdp_sc_bram_comp_0                                              |tdp_sc_bram                                        |    19|
|120   |    tdp_sc_bram_comp_1                                              |tdp_sc_bram_0                                      |    18|
|121   |    tdp_sc_bram_comp_2                                              |tdp_sc_bram_1                                      |    18|
|122   |    tdp_sc_bram_comp_3                                              |tdp_sc_bram_2                                      |    29|
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8439 ; free virtual = 19697
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 912 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2497.430 ; gain = 1015.523 ; free physical = 8439 ; free virtual = 19697
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:07:18 . Memory (MB): peak = 2497.430 ; gain = 1562.992 ; free physical = 8439 ; free virtual = 19697
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1161 Infos, 468 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2529.445 ; gain = 1387.449 ; free physical = 8434 ; free virtual = 19696
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/Static/patmos_top_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2553.457 ; gain = 0.000 ; free physical = 8429 ; free virtual = 19695
#HD: Synthesis of module Static complete

source design_complete.tcl -notrace
INFO: Found part matching xc7a100tcsg324-1

#HD: List of modules to be synthesized:
| ------------- | ------------ | ---------- | --------------------------- |
| Module        | Module Name  | Top Level  | Options                     |
| ------------- | ------------ | ---------- | --------------------------- |
| Static        | patmos_top   | 1          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |
| ocp_rw_reg    | ocp_rw_reg   | 0          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |
| ocp_rw_reg_n  | ocp_rw_reg   | 0          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |

#HD: No Configurations set to be implemented
#HD: Defined Configurations not being implemented:
	1. Config_ocp_rw_reg_implement
	2. Config_ocp_rw_reg_n_import


#HD: Running synthesis for block Static
	Writing results to: ./synth/Static
	#HD: Setting Tcl Params:
	hd.visual == 0


CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
	Adding XDC files
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:50 ; elapsed = 00:16:53 . Memory (MB): peak = 2553.457 ; gain = 1619.020 ; free physical = 8429 ; free virtual = 19688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:386]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_manager_clk_wiz' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_manager_clk_wiz' (4#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (5#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:441]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (6#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:471]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl_mig' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (7#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (8#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (10#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (11#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 80000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 20.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 1344 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 1343 - type: integer 
	Parameter QCNTR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 48.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (11#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (13#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (14#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter CWL_T bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nWR_CK bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nRRD_CK bound to: 2 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR_CK bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter nRTP_CK bound to: 2 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter CL_M bound to: 3 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -6 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 8 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 2 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 1 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (15#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (16#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 4 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (18#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (19#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nWTP bound to: 9 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (20#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (21#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (22#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 7 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (25#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (26#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (27#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (28#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (29#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (30#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (31#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.239600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 1.310400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (32#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (33#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (34#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (35#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 5000 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 5000 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 2910.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: 790 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (38#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (39#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (40#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (41#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (42#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (43#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (45#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (46#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (49#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (50#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (51#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (52#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (53#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (54#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (55#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (56#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (57#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (58#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 5000 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 10 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 10 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 19 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 17 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 3 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (59#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (60#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (61#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (62#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (63#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (64#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (65#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (66#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (67#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (68#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_std does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:417]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_std' (69#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:1080]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:589]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:590]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:593]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl_mig' (70#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (71#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (72#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (73#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (74#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (75#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (76#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2765]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (77#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (78#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (79#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (80#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (81#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (82#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (83#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (84#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (85#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (86#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (87#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (88#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (89#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (90#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (91#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-638] synthesizing module 'FpuCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-256] done synthesizing module 'FpuCtrl' (92#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (93#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-638] synthesizing module 'IcapCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-256] done synthesizing module 'IcapCtrl' (94#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9994]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (95#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10159]
INFO: [Synth 8-256] done synthesizing module 'Timer' (96#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
INFO: [Synth 8-256] done synthesizing module 'InOut' (97#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (98#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (99#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (100#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (101#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (102#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16885]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (103#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (104#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16945]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (105#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (106#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (107#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 56 connections, but only 55 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:18115]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (108#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (109#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-637] synthesizing blackbox instance 'ocp_rw_reg_inst_0' of component 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:589]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (110#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'recon_buffer' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:8' bound to instance 'recon_buffer_comp' of component 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:609]
INFO: [Synth 8-638] synthesizing module 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ocp_to_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:8' bound to instance 'ocp_to_bram_comp_0' of component 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ocp_to_bram' (111#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_0' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:135]
INFO: [Synth 8-638] synthesizing module 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdp_sc_bram' (112#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_1' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:152]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_2' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:169]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_3' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'recon_buffer' (113#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
INFO: [Synth 8-3491] module 'icap_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:14' bound to instance 'icap_ctrl_comp' of component 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:634]
INFO: [Synth 8-638] synthesizing module 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'icap_ctrl' (114#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: None - type: string 
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:667]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (115#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][7]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][6]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][5]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[31]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[30]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[29]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[28]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[27]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[26]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[25]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[24]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[23]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[22]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[21]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[20]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[19]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[18]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[17]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[16]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[0]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[1]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[31]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[30]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[29]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[28]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[27]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[26]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[25]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[24]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[0]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_superMode
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_exec
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[31]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[30]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[29]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[28]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[27]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[1]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[0]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[31]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[30]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[29]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[28]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[27]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[26]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[25]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[24]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[23]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[22]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[21]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[20]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[19]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[18]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[17]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[16]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[15]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[14]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[13]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[12]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[11]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[10]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[9]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[8]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[7]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[6]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[5]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[4]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[3]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:57 ; elapsed = 00:17:00 . Memory (MB): peak = 2553.461 ; gain = 1619.023 ; free physical = 8427 ; free virtual = 19687
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[31] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:58 ; elapsed = 00:17:02 . Memory (MB): peak = 2553.461 ; gain = 1619.023 ; free physical = 8427 ; free virtual = 19687
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.477 ; gain = 0.000 ; free physical = 8427 ; free virtual = 19687
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:08 ; elapsed = 00:17:11 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8438 ; free virtual = 19687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:08 ; elapsed = 00:17:11 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8438 ; free virtual = 19687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:08 ; elapsed = 00:17:11 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8438 ; free virtual = 19687
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_int_cs_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_ras_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_cas_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_we_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3345]
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6473]
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg_reg' in module 'icap_ctrl'
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sresp_dva_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00000 |                            00000
         cpu_stream_wait |                            00001 |                            01011
            cpu_stream_0 |                            00010 |                            01100
            cpu_stream_2 |                            00011 |                            01110
            cpu_stream_3 |                            00100 |                            01111
            cpu_stream_4 |                            00101 |                            10000
            cpu_stream_5 |                            00110 |                            10001
            cpu_stream_6 |                            00111 |                            10010
            cpu_stream_1 |                            01000 |                            01101
            config_abort |                            01001 |                            01010
          ready_and_fail |                            01010 |                            00010
         ram_stream_wait |                            01011 |                            01001
            ram_stream_0 |                            01100 |                            00011
            ram_stream_1 |                            01101 |                            00100
            ram_stream_2 |                            01110 |                            00101
            ram_stream_3 |                            01111 |                            00110
                wait_end |                            10000 |                            00111
           wait_icap_end |                            10001 |                            01000
          ready_and_done |                            10010 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg_reg' using encoding 'sequential' in module 'icap_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:20 ; elapsed = 00:17:23 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8451 ; free virtual = 19689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       502|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      3391|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|     27777|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|     15095|
|7     |mig_7series_v4_0_mc                                 |           1|      4781|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       970|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       363|
|10    |PatmosCore__GB0                                     |           1|     32175|
|11    |PatmosCore__GB1                                     |           1|     11611|
|12    |patmos_top__GC0                                     |           1|      5895|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     30 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 21    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 33    
	   2 Input      4 Bit       Adders := 34    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 17    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 51    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 76    
	               30 Bit    Registers := 17    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 54    
	                4 Bit    Registers := 83    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 1833  
+---RAMs : 
	             512K Bit         RAMs := 4     
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 14    
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 1     
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 126   
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 35    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 34    
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 36    
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 105   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 65    
	   4 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 51    
	   8 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 80    
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 90    
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 109   
	   4 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 10    
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1235  
	   3 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 208   
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module patmos_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_memc_ui_top_std 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MCacheCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MCacheReplFifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 19    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
Module MemBlock_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 3     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
Module Execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 62    
Module Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Exceptions 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 84    
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  17 Input      5 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module MemBlock_3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module MemBlock_4__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module DirectMappedCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 385   
	   5 Input      1 Bit        Muxes := 1     
Module MemBlock_2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module StackCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module NullCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteNoBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module DataCache 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MemBlock_2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Spm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module CpuInfo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module InOut 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module PatmosCore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ocp_burst_to_ddr2_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 8     
Module nexys4ddr_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 29    
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ocp_to_bram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module tdp_sc_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module recon_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module icap_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  19 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  57 Input      5 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
DSP Report: Generating DSP mulLLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLLReg_reg is absorbed into DSP mulLLReg_reg.
DSP Report: operator T428 is absorbed into DSP mulLLReg_reg.
DSP Report: Generating DSP T431, operation Mode is: A*B.
DSP Report: operator T431 is absorbed into DSP T431.
DSP Report: Generating DSP mulLHReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLHReg_reg is absorbed into DSP mulLHReg_reg.
DSP Report: operator T413 is absorbed into DSP mulLHReg_reg.
DSP Report: Generating DSP mulHLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulHLReg_reg is absorbed into DSP mulHLReg_reg.
DSP Report: operator T440 is absorbed into DSP mulHLReg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\A[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_f_incdec_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_f_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r2_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_cnt_cpt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_valid_r1_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (found_edge_all_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_track_left_edge[0].pb_found_edge_last_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyce_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_limit_dq_pb_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_last_byte_done_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rank_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_pat_match_div4.idel_pat_data_match_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (rdlvl_assrt_common_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_dlyce_dq[0].dlyce_dq_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[79]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[78]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[77]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[76]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[75]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[74]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[73]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[72]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[71]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[70]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[69]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[68]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[67]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[66]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[65]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[64]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[63]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[62]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[61]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[60]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[59]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[58]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[57]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[56]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[55]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[54]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[53]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_8/execute/predReg_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\Uart/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\icap_ctrl_comp/config_s_reg[SResp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_addr_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:58 ; elapsed = 00:19:02 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8365 ; free virtual = 19616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_3  | mem_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|patmos_top  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|Decode      | rf/rf_reg                                                                             | Implied   | 32 x 32              | RAM32M x 12     | 
|Exceptions  | vec_reg                                                                               | Implied   | 32 x 32              | RAM32X1S x 32   | 
|Exceptions  | vecDup_reg                                                                            | Implied   | 32 x 32              | RAM32M x 6      | 
|InOut       | Uart/txQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
|InOut       | Uart/rxQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Execute     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 330 of /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:01 ; elapsed = 00:19:05 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8355 ; free virtual = 19607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:03 ; elapsed = 00:19:07 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8355 ; free virtual = 19606
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:15 ; elapsed = 00:19:19 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net rst. Fanout reduced from 2043 to 50 by creating 41 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_n_0 . Fanout reduced from 473 to 48 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:348]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:17 ; elapsed = 00:19:21 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8322 ; free virtual = 19605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:17 ; elapsed = 00:19:21 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:19 ; elapsed = 00:19:23 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:19 ; elapsed = 00:19:23 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:20 ; elapsed = 00:19:24 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:20 ; elapsed = 00:19:24 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | reset_ddr_reg                                                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ocp_rw_reg    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ocp_rw_reg_bbox_0     |     1|
|2     |BUFG                  |     6|
|3     |BUFH                  |     1|
|4     |BUFIO                 |     1|
|5     |CARRY4                |   521|
|6     |DSP48E1               |     3|
|7     |DSP48E1_2             |     1|
|8     |ICAPE2                |     1|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |IN_FIFO               |     2|
|12    |ISERDESE2             |    16|
|13    |LUT1                  |  1022|
|14    |LUT2                  |   914|
|15    |LUT3                  |  1746|
|16    |LUT4                  |  1848|
|17    |LUT5                  |  1576|
|18    |LUT6                  |  3877|
|19    |MMCME2_ADV            |     2|
|20    |MUXF7                 |   117|
|21    |MUXF8                 |    21|
|22    |ODDR                  |     5|
|23    |OSERDESE2             |    22|
|24    |OSERDESE2_1           |     2|
|25    |OSERDESE2_2           |    18|
|26    |OUT_FIFO              |     2|
|27    |OUT_FIFO_1            |     2|
|28    |PHASER_IN_PHY         |     2|
|29    |PHASER_OUT_PHY        |     2|
|30    |PHASER_OUT_PHY_1      |     2|
|31    |PHASER_REF            |     1|
|32    |PHY_CONTROL           |     1|
|33    |PLLE2_ADV             |     1|
|34    |RAM32M                |   126|
|35    |RAM32X1S              |    32|
|36    |RAMB18E1              |     5|
|37    |RAMB18E1_1            |    12|
|38    |RAMB36E1              |    32|
|39    |RAMB36E1_1            |    32|
|40    |SRL16E                |    18|
|41    |SRLC32E               |     1|
|42    |XADC                  |     1|
|43    |XORCY                 |     6|
|44    |FDCE                  |     2|
|45    |FDPE                  |    95|
|46    |FDRE                  |  7390|
|47    |FDSE                  |   173|
|48    |IBUF                  |    24|
|49    |IOBUFDS_INTERMDISABLE |     2|
|50    |IOBUF_INTERMDISABLE   |    16|
|51    |OBUF                  |    61|
|52    |OBUFDS                |     1|
|53    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                            |Module                                             |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                 |                                                   | 19817|
|2     |  clk_manager_inst_0                                                |clk_manager                                        |     8|
|3     |    inst                                                            |clk_manager_clk_wiz                                |     8|
|4     |  ddr2_ctrl_inst_0                                                  |ddr2_ctrl                                          |  7710|
|5     |    u_ddr2_ctrl_mig                                                 |ddr2_ctrl_mig                                      |  7710|
|6     |      \temp_mon_enabled.u_tempmon                                   |mig_7series_v4_0_tempmon                           |   172|
|7     |      u_ddr2_clk_ibuf                                               |mig_7series_v4_0_clk_ibuf                          |     0|
|8     |      u_ddr2_infrastructure                                         |mig_7series_v4_0_infrastructure                    |   149|
|9     |      u_iodelay_ctrl                                                |mig_7series_v4_0_iodelay_ctrl                      |    18|
|10    |      u_memc_ui_top_std                                             |mig_7series_v4_0_memc_ui_top_std                   |  7371|
|11    |        mem_intfc0                                                  |mig_7series_v4_0_mem_intfc                         |  6658|
|12    |          ddr_phy_top0                                              |mig_7series_v4_0_ddr_phy_top                       |  5543|
|13    |            u_ddr_calib_top                                         |mig_7series_v4_0_ddr_calib_top                     |  4420|
|14    |              \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                    |mig_7series_v4_0_ddr_phy_rdlvl                     |  1645|
|15    |              ddr_phy_tempmon_0                                     |mig_7series_v4_0_ddr_phy_tempmon                   |   746|
|16    |              \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr        |mig_7series_v4_0_ddr_phy_dqs_found_cal_hr          |   265|
|17    |              \mb_wrlvl_off.u_phy_wrlvl_off_delay                   |mig_7series_v4_0_ddr_phy_wrlvl_off_delay           |    61|
|18    |              u_ddr_phy_init                                        |mig_7series_v4_0_ddr_phy_init                      |  1194|
|19    |              u_ddr_phy_wrcal                                       |mig_7series_v4_0_ddr_phy_wrcal                     |   459|
|20    |            u_ddr_mc_phy_wrapper                                    |mig_7series_v4_0_ddr_mc_phy_wrapper                |  1123|
|21    |              \genblk24.phy_ctl_pre_fifo_0                          |mig_7series_v4_0_ddr_of_pre_fifo                   |     7|
|22    |              \genblk24.phy_ctl_pre_fifo_1                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0   |     7|
|23    |              \genblk24.phy_ctl_pre_fifo_2                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1   |     7|
|24    |              u_ddr_mc_phy                                          |mig_7series_v4_0_ddr_mc_phy                        |  1036|
|25    |                \ddr_phy_4lanes_0.u_ddr_phy_4lanes                  |mig_7series_v4_0_ddr_phy_4lanes                    |  1017|
|26    |                  \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v4_0_ddr_byte_lane                     |   325|
|27    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io                 |    32|
|28    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo_19               |   114|
|29    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2   |   103|
|30    |                  \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v4_0_ddr_byte_lane__parameterized0     |   109|
|31    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized0 |    12|
|32    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized3   |    93|
|33    |                  \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v4_0_ddr_byte_lane__parameterized1     |   449|
|34    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized1 |    28|
|35    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo                  |   240|
|36    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized4   |   102|
|37    |                  \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v4_0_ddr_byte_lane__parameterized2     |   111|
|38    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized2 |    10|
|39    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized5   |    97|
|40    |          mc0                                                       |mig_7series_v4_0_mc                                |  1115|
|41    |            bank_mach0                                              |mig_7series_v4_0_bank_mach                         |   841|
|42    |              arb_mux0                                              |mig_7series_v4_0_arb_mux                           |   218|
|43    |                arb_row_col0                                        |mig_7series_v4_0_arb_row_col                       |   216|
|44    |                  col_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized4   |    80|
|45    |                  \pre_4_1_1T_arb.pre_arb0                          |mig_7series_v4_0_round_robin_arb__parameterized1   |    54|
|46    |                  row_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized2   |    70|
|47    |                arb_select0                                         |mig_7series_v4_0_arb_select                        |     2|
|48    |              \bank_cntrl[0].bank0                                  |mig_7series_v4_0_bank_cntrl                        |   147|
|49    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_18                   |    54|
|50    |                bank_queue0                                         |mig_7series_v4_0_bank_queue                        |    57|
|51    |                bank_state0                                         |mig_7series_v4_0_bank_state                        |    36|
|52    |              \bank_cntrl[1].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized0        |   156|
|53    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_17                   |    49|
|54    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized0        |    65|
|55    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized0        |    42|
|56    |              \bank_cntrl[2].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized1        |   141|
|57    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_16                   |    50|
|58    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized1        |    47|
|59    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized1        |    44|
|60    |              \bank_cntrl[3].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized2        |   136|
|61    |                bank_compare0                                       |mig_7series_v4_0_bank_compare                      |    51|
|62    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized2        |    51|
|63    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized2        |    34|
|64    |              bank_common0                                          |mig_7series_v4_0_bank_common                       |    43|
|65    |            col_mach0                                               |mig_7series_v4_0_col_mach                          |    34|
|66    |            rank_mach0                                              |mig_7series_v4_0_rank_mach                         |    54|
|67    |              \rank_cntrl[0].rank_cntrl0                            |mig_7series_v4_0_rank_cntrl                        |    21|
|68    |              rank_common0                                          |mig_7series_v4_0_rank_common                       |    33|
|69    |        u_ui_top                                                    |mig_7series_v4_0_ui_top                            |   712|
|70    |          ui_cmd0                                                   |mig_7series_v4_0_ui_cmd                            |    96|
|71    |          ui_rd_data0                                               |mig_7series_v4_0_ui_rd_data                        |    27|
|72    |          ui_wr_data0                                               |mig_7series_v4_0_ui_wr_data                        |   589|
|73    |  icap_ctrl_comp                                                    |icap_ctrl                                          |   306|
|74    |  nexys4ddr_io_inst_0                                               |nexys4ddr_io                                       |   933|
|75    |  ocp_burst_to_ddr2_ctrl_inst_0                                     |ocp_burst_to_ddr2_ctrl                             |   357|
|76    |  patmos_inst_0                                                     |Patmos                                             | 10272|
|77    |    core                                                            |PatmosCore                                         | 10272|
|78    |      dcache                                                        |DataCache                                          |  1775|
|79    |        bp                                                          |NullCache                                          |   114|
|80    |        dm                                                          |DirectMappedCache                                  |   669|
|81    |          MemBlock                                                  |MemBlock_4                                         |    33|
|82    |          MemBlock_1                                                |MemBlock_4_13                                      |    20|
|83    |          MemBlock_2                                                |MemBlock_4_14                                      |    20|
|84    |          MemBlock_3                                                |MemBlock_4_15                                      |    20|
|85    |          tagMem                                                    |MemBlock_3                                         |    58|
|86    |        sc                                                          |StackCache                                         |   851|
|87    |          MemBlock                                                  |MemBlock_2_9                                       |    10|
|88    |          MemBlock_1                                                |MemBlock_2_10                                      |    10|
|89    |          MemBlock_2                                                |MemBlock_2_11                                      |    10|
|90    |          MemBlock_3                                                |MemBlock_2_12                                      |   162|
|91    |        wc                                                          |WriteNoBuffer                                      |   137|
|92    |      decode                                                        |Decode                                             |   467|
|93    |        rf                                                          |RegisterFile                                       |   102|
|94    |      exc                                                           |Exceptions                                         |   512|
|95    |      execute                                                       |Execute                                            |  2535|
|96    |      fetch                                                         |Fetch                                              |   878|
|97    |        MemBlock                                                    |MemBlock_0                                         |    34|
|98    |        MemBlock_1                                                  |MemBlock_0_8                                       |    68|
|99    |      icache                                                        |MCache                                             |  2487|
|100   |        ctrl                                                        |MCacheCtrl                                         |   439|
|101   |        mem                                                         |MCacheMem                                          |   135|
|102   |          mcacheEven                                                |MemBlock_1                                         |   122|
|103   |          mcacheOdd                                                 |MemBlock_1_7                                       |    13|
|104   |        repl                                                        |MCacheReplFifo                                     |  1913|
|105   |      iocomp                                                        |InOut                                              |  1237|
|106   |        CpuInfo                                                     |CpuInfo                                            |    15|
|107   |        Timer                                                       |Timer                                              |   882|
|108   |        Uart                                                        |Uart                                               |   193|
|109   |          rxQueue                                                   |Queue                                              |    31|
|110   |          txQueue                                                   |Queue_6                                            |    44|
|111   |        spm                                                         |Spm                                                |    63|
|112   |          MemBlock                                                  |MemBlock_2                                         |    15|
|113   |          MemBlock_1                                                |MemBlock_2_3                                       |    17|
|114   |          MemBlock_2                                                |MemBlock_2_4                                       |    13|
|115   |          MemBlock_3                                                |MemBlock_2_5                                       |    15|
|116   |      memory                                                        |Memory                                             |   380|
|117   |  recon_buffer_comp                                                 |recon_buffer                                       |    91|
|118   |    ocp_to_bram_comp_0                                              |ocp_to_bram                                        |     1|
|119   |    tdp_sc_bram_comp_0                                              |tdp_sc_bram                                        |    19|
|120   |    tdp_sc_bram_comp_1                                              |tdp_sc_bram_0                                      |    18|
|121   |    tdp_sc_bram_comp_2                                              |tdp_sc_bram_1                                      |    18|
|122   |    tdp_sc_bram_comp_3                                              |tdp_sc_bram_2                                      |    29|
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:20 ; elapsed = 00:19:24 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8323 ; free virtual = 19604
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 912 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 2593.477 ; gain = 0.004 ; free physical = 8323 ; free virtual = 19604
Synthesis Optimization Complete : Time (s): cpu = 00:05:20 ; elapsed = 00:19:24 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8325 ; free virtual = 19606
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1160 Infos, 467 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2593.477 ; gain = 40.020 ; free physical = 8337 ; free virtual = 19606
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/Static/patmos_top_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2593.477 ; gain = 0.000 ; free physical = 8331 ; free virtual = 19604
#HD: Synthesis of module Static complete

#HD: Running synthesis for block ocp_rw_reg
	Writing results to: ./synth/ocp_rw_reg
	#HD: Setting Tcl Params:
	hd.visual == 0


	Info: No XDC file specified for ocp_rw_reg
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top ocp_rw_reg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14784 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:05:30 ; elapsed = 00:19:34 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8330 ; free virtual = 19602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ocp_rw_reg' (1#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg.vhd:24]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:05:31 ; elapsed = 00:19:34 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:31 ; elapsed = 00:19:34 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:31 ; elapsed = 00:19:34 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_SResp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:31 ; elapsed = 00:19:34 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ocp_rw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SResp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SResp_reg[1]) is unused and will be removed from module ocp_rw_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:31 ; elapsed = 00:19:34 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:31 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:31 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |FDRE |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8333 ; free virtual = 19601
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.477 ; gain = 0.000 ; free physical = 8333 ; free virtual = 19601
Synthesis Optimization Complete : Time (s): cpu = 00:05:32 ; elapsed = 00:19:35 . Memory (MB): peak = 2593.477 ; gain = 1659.039 ; free physical = 8334 ; free virtual = 19602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1173 Infos, 508 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/ocp_rw_reg/ocp_rw_reg_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2679.496 ; gain = 0.000 ; free physical = 8303 ; free virtual = 19588
#HD: Synthesis of module ocp_rw_reg complete

#HD: Running synthesis for block ocp_rw_reg_n
	Writing results to: ./synth/ocp_rw_reg_n
	#HD: Setting Tcl Params:
	hd.visual == 0


ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.

    while executing
"source $tclDir/run.tcl"
    (file "design_complete.tcl" line 248)
source design_complete.tcl -notrace
INFO: Found part matching xc7a100tcsg324-1

#HD: List of modules to be synthesized:
| ------------- | ------------ | ---------- | --------------------------- |
| Module        | Module Name  | Top Level  | Options                     |
| ------------- | ------------ | ---------- | --------------------------- |
| Static        | patmos_top   | 1          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |
| ocp_rw_reg    | ocp_rw_reg   | 0          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |
| ocp_rw_reg_n  | ocp_rw_reg   | 0          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |

#HD: No Configurations set to be implemented
#HD: Defined Configurations not being implemented:
	1. Config_ocp_rw_reg_implement
	2. Config_ocp_rw_reg_n_import


#HD: Running synthesis for block Static
	Writing results to: ./synth/Static
	#HD: Setting Tcl Params:
	hd.visual == 0


	Adding XDC files
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14843 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:38 ; elapsed = 00:21:45 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8306 ; free virtual = 19587
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:386]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_manager_clk_wiz' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_manager_clk_wiz' (4#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (5#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:441]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (6#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:471]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl_mig' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (7#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (8#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (10#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (11#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 80000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 20.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 1344 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 1343 - type: integer 
	Parameter QCNTR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 48.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (11#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (13#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (14#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter CWL_T bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nWR_CK bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nRRD_CK bound to: 2 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR_CK bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter nRTP_CK bound to: 2 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter CL_M bound to: 3 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -6 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 8 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 2 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 1 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (15#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (16#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 4 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (18#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (19#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nWTP bound to: 9 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (20#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (21#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (22#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 7 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (25#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (26#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (27#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (28#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (29#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (30#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (31#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.239600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 1.310400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (32#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (33#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (34#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (35#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 5000 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 5000 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 2910.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: 790 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (38#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (39#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (40#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (41#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (42#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (43#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (45#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (46#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (49#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (50#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (51#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (52#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (53#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (54#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (55#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (56#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (57#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (58#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 5000 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 10 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 10 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 19 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 17 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 3 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (59#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (60#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (61#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (62#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (63#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (64#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (65#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (66#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (67#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (68#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_std does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:417]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_std' (69#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:1080]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:589]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:590]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:593]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl_mig' (70#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (71#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (72#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (73#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (74#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (75#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (76#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2765]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (77#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (78#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (79#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (80#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (81#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (82#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (83#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (84#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (85#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (86#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (87#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (88#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (89#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (90#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (91#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-638] synthesizing module 'FpuCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-256] done synthesizing module 'FpuCtrl' (92#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (93#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-638] synthesizing module 'IcapCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-256] done synthesizing module 'IcapCtrl' (94#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9994]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (95#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10159]
INFO: [Synth 8-256] done synthesizing module 'Timer' (96#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
INFO: [Synth 8-256] done synthesizing module 'InOut' (97#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (98#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (99#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (100#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (101#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (102#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16885]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (103#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (104#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16945]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (105#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (106#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (107#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 56 connections, but only 55 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:18115]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (108#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (109#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-637] synthesizing blackbox instance 'ocp_rw_reg_inst_0' of component 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:589]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (110#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'recon_buffer' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:8' bound to instance 'recon_buffer_comp' of component 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:609]
INFO: [Synth 8-638] synthesizing module 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ocp_to_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:8' bound to instance 'ocp_to_bram_comp_0' of component 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ocp_to_bram' (111#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_0' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:135]
INFO: [Synth 8-638] synthesizing module 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdp_sc_bram' (112#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_1' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:152]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_2' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:169]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_3' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'recon_buffer' (113#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
INFO: [Synth 8-3491] module 'icap_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:14' bound to instance 'icap_ctrl_comp' of component 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:634]
INFO: [Synth 8-638] synthesizing module 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'icap_ctrl' (114#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: None - type: string 
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:667]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (115#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][7]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][6]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][5]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[31]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[30]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[29]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[28]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[27]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[26]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[25]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[24]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[23]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[22]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[21]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[20]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[19]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[18]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[17]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[16]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[0]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[1]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[31]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[30]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[29]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[28]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[27]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[26]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[25]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[24]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[0]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_superMode
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_exec
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[31]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[30]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[29]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[28]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[27]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[1]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[0]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[31]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[30]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[29]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[28]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[27]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[26]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[25]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[24]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[23]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[22]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[21]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[20]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[19]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[18]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[17]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[16]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[15]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[14]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[13]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[12]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[11]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[10]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[9]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[8]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[7]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[6]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[5]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[4]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[3]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:45 ; elapsed = 00:21:53 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8302 ; free virtual = 19588
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[31] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:46 ; elapsed = 00:21:54 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8302 ; free virtual = 19588
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2679.496 ; gain = 0.000 ; free physical = 8310 ; free virtual = 19587
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:56 ; elapsed = 00:22:03 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8309 ; free virtual = 19585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:56 ; elapsed = 00:22:03 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8309 ; free virtual = 19585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:56 ; elapsed = 00:22:03 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8309 ; free virtual = 19586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_int_cs_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_ras_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_cas_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_we_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3345]
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6473]
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg_reg' in module 'icap_ctrl'
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sresp_dva_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00000 |                            00000
         cpu_stream_wait |                            00001 |                            01011
            cpu_stream_0 |                            00010 |                            01100
            cpu_stream_2 |                            00011 |                            01110
            cpu_stream_3 |                            00100 |                            01111
            cpu_stream_4 |                            00101 |                            10000
            cpu_stream_5 |                            00110 |                            10001
            cpu_stream_6 |                            00111 |                            10010
            cpu_stream_1 |                            01000 |                            01101
            config_abort |                            01001 |                            01010
          ready_and_fail |                            01010 |                            00010
         ram_stream_wait |                            01011 |                            01001
            ram_stream_0 |                            01100 |                            00011
            ram_stream_1 |                            01101 |                            00100
            ram_stream_2 |                            01110 |                            00101
            ram_stream_3 |                            01111 |                            00110
                wait_end |                            10000 |                            00111
           wait_icap_end |                            10001 |                            01000
          ready_and_done |                            10010 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg_reg' using encoding 'sequential' in module 'icap_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:08 ; elapsed = 00:22:15 . Memory (MB): peak = 2679.496 ; gain = 1745.059 ; free physical = 8310 ; free virtual = 19586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       502|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      3391|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|     27777|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|     15095|
|7     |mig_7series_v4_0_mc                                 |           1|      4781|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       970|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       363|
|10    |PatmosCore__GB0                                     |           1|     32175|
|11    |PatmosCore__GB1                                     |           1|     11611|
|12    |patmos_top__GC0                                     |           1|      5895|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     30 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 21    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 33    
	   2 Input      4 Bit       Adders := 34    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 17    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 51    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 76    
	               30 Bit    Registers := 17    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 54    
	                4 Bit    Registers := 83    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 1833  
+---RAMs : 
	             512K Bit         RAMs := 4     
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 14    
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 1     
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 126   
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 35    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 34    
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 36    
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 105   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 65    
	   4 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 51    
	   8 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 80    
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 90    
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 109   
	   4 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 10    
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1235  
	   3 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 208   
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module patmos_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_memc_ui_top_std 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MCacheCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MCacheReplFifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 19    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
Module MemBlock_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 3     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
Module Execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 62    
Module Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Exceptions 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 84    
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  17 Input      5 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module MemBlock_3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module MemBlock_4__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module DirectMappedCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 385   
	   5 Input      1 Bit        Muxes := 1     
Module MemBlock_2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module StackCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module NullCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteNoBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module DataCache 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MemBlock_2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Spm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module CpuInfo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module InOut 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module PatmosCore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ocp_burst_to_ddr2_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 8     
Module nexys4ddr_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 29    
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ocp_to_bram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module tdp_sc_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module recon_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module icap_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  19 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  57 Input      5 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
DSP Report: Generating DSP mulLLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLLReg_reg is absorbed into DSP mulLLReg_reg.
DSP Report: operator T428 is absorbed into DSP mulLLReg_reg.
DSP Report: Generating DSP T431, operation Mode is: A*B.
DSP Report: operator T431 is absorbed into DSP T431.
DSP Report: Generating DSP mulLHReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLHReg_reg is absorbed into DSP mulLHReg_reg.
DSP Report: operator T413 is absorbed into DSP mulLHReg_reg.
DSP Report: Generating DSP mulHLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulHLReg_reg is absorbed into DSP mulHLReg_reg.
DSP Report: operator T440 is absorbed into DSP mulHLReg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\A[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_f_incdec_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_f_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r2_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_cnt_cpt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_valid_r1_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (found_edge_all_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_track_left_edge[0].pb_found_edge_last_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyce_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_limit_dq_pb_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_last_byte_done_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rank_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_pat_match_div4.idel_pat_data_match_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (rdlvl_assrt_common_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_dlyce_dq[0].dlyce_dq_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[79]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[78]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[77]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[76]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[75]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[74]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[73]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[72]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[71]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[70]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[69]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[68]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[67]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[66]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[65]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[64]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[63]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[62]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[61]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[60]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[59]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[58]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[57]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[56]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[55]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[54]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[53]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_8/execute/predReg_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\Uart/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\icap_ctrl_comp/config_s_reg[SResp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_addr_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:47 ; elapsed = 00:23:56 . Memory (MB): peak = 2776.676 ; gain = 1842.238 ; free physical = 8159 ; free virtual = 19425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_3  | mem_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|patmos_top  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|Decode      | rf/rf_reg                                                                             | Implied   | 32 x 32              | RAM32M x 12     | 
|Exceptions  | vec_reg                                                                               | Implied   | 32 x 32              | RAM32X1S x 32   | 
|Exceptions  | vecDup_reg                                                                            | Implied   | 32 x 32              | RAM32M x 6      | 
|InOut       | Uart/txQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
|InOut       | Uart/rxQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Execute     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 330 of /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:50 ; elapsed = 00:23:59 . Memory (MB): peak = 2812.676 ; gain = 1878.238 ; free physical = 8130 ; free virtual = 19390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:52 ; elapsed = 00:24:01 . Memory (MB): peak = 2831.691 ; gain = 1897.254 ; free physical = 8111 ; free virtual = 19371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:04 ; elapsed = 00:24:13 . Memory (MB): peak = 2923.957 ; gain = 1989.520 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net rst. Fanout reduced from 2043 to 50 by creating 41 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_n_0 . Fanout reduced from 473 to 48 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:348]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:06 ; elapsed = 00:24:14 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:06 ; elapsed = 00:24:14 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:08 ; elapsed = 00:24:17 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:08 ; elapsed = 00:24:17 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:09 ; elapsed = 00:24:17 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:09 ; elapsed = 00:24:17 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | reset_ddr_reg                                                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ocp_rw_reg    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ocp_rw_reg_bbox_1     |     1|
|2     |BUFG                  |     6|
|3     |BUFH                  |     1|
|4     |BUFIO                 |     1|
|5     |CARRY4                |   521|
|6     |DSP48E1               |     3|
|7     |DSP48E1_2             |     1|
|8     |ICAPE2                |     1|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |IN_FIFO               |     2|
|12    |ISERDESE2             |    16|
|13    |LUT1                  |  1022|
|14    |LUT2                  |   914|
|15    |LUT3                  |  1746|
|16    |LUT4                  |  1848|
|17    |LUT5                  |  1576|
|18    |LUT6                  |  3877|
|19    |MMCME2_ADV            |     2|
|20    |MUXF7                 |   117|
|21    |MUXF8                 |    21|
|22    |ODDR                  |     5|
|23    |OSERDESE2             |    22|
|24    |OSERDESE2_1           |     2|
|25    |OSERDESE2_2           |    18|
|26    |OUT_FIFO              |     2|
|27    |OUT_FIFO_1            |     2|
|28    |PHASER_IN_PHY         |     2|
|29    |PHASER_OUT_PHY        |     2|
|30    |PHASER_OUT_PHY_1      |     2|
|31    |PHASER_REF            |     1|
|32    |PHY_CONTROL           |     1|
|33    |PLLE2_ADV             |     1|
|34    |RAM32M                |   126|
|35    |RAM32X1S              |    32|
|36    |RAMB18E1              |     5|
|37    |RAMB18E1_1            |    12|
|38    |RAMB36E1              |    32|
|39    |RAMB36E1_1            |    32|
|40    |SRL16E                |    18|
|41    |SRLC32E               |     1|
|42    |XADC                  |     1|
|43    |XORCY                 |     6|
|44    |FDCE                  |     2|
|45    |FDPE                  |    95|
|46    |FDRE                  |  7390|
|47    |FDSE                  |   173|
|48    |IBUF                  |    24|
|49    |IOBUFDS_INTERMDISABLE |     2|
|50    |IOBUF_INTERMDISABLE   |    16|
|51    |OBUF                  |    61|
|52    |OBUFDS                |     1|
|53    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                            |Module                                             |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                 |                                                   | 19817|
|2     |  clk_manager_inst_0                                                |clk_manager                                        |     8|
|3     |    inst                                                            |clk_manager_clk_wiz                                |     8|
|4     |  ddr2_ctrl_inst_0                                                  |ddr2_ctrl                                          |  7710|
|5     |    u_ddr2_ctrl_mig                                                 |ddr2_ctrl_mig                                      |  7710|
|6     |      \temp_mon_enabled.u_tempmon                                   |mig_7series_v4_0_tempmon                           |   172|
|7     |      u_ddr2_clk_ibuf                                               |mig_7series_v4_0_clk_ibuf                          |     0|
|8     |      u_ddr2_infrastructure                                         |mig_7series_v4_0_infrastructure                    |   149|
|9     |      u_iodelay_ctrl                                                |mig_7series_v4_0_iodelay_ctrl                      |    18|
|10    |      u_memc_ui_top_std                                             |mig_7series_v4_0_memc_ui_top_std                   |  7371|
|11    |        mem_intfc0                                                  |mig_7series_v4_0_mem_intfc                         |  6658|
|12    |          ddr_phy_top0                                              |mig_7series_v4_0_ddr_phy_top                       |  5543|
|13    |            u_ddr_calib_top                                         |mig_7series_v4_0_ddr_calib_top                     |  4420|
|14    |              \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                    |mig_7series_v4_0_ddr_phy_rdlvl                     |  1645|
|15    |              ddr_phy_tempmon_0                                     |mig_7series_v4_0_ddr_phy_tempmon                   |   746|
|16    |              \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr        |mig_7series_v4_0_ddr_phy_dqs_found_cal_hr          |   265|
|17    |              \mb_wrlvl_off.u_phy_wrlvl_off_delay                   |mig_7series_v4_0_ddr_phy_wrlvl_off_delay           |    61|
|18    |              u_ddr_phy_init                                        |mig_7series_v4_0_ddr_phy_init                      |  1194|
|19    |              u_ddr_phy_wrcal                                       |mig_7series_v4_0_ddr_phy_wrcal                     |   459|
|20    |            u_ddr_mc_phy_wrapper                                    |mig_7series_v4_0_ddr_mc_phy_wrapper                |  1123|
|21    |              \genblk24.phy_ctl_pre_fifo_0                          |mig_7series_v4_0_ddr_of_pre_fifo                   |     7|
|22    |              \genblk24.phy_ctl_pre_fifo_1                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0   |     7|
|23    |              \genblk24.phy_ctl_pre_fifo_2                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1   |     7|
|24    |              u_ddr_mc_phy                                          |mig_7series_v4_0_ddr_mc_phy                        |  1036|
|25    |                \ddr_phy_4lanes_0.u_ddr_phy_4lanes                  |mig_7series_v4_0_ddr_phy_4lanes                    |  1017|
|26    |                  \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v4_0_ddr_byte_lane                     |   325|
|27    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io                 |    32|
|28    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo_19               |   114|
|29    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2   |   103|
|30    |                  \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v4_0_ddr_byte_lane__parameterized0     |   109|
|31    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized0 |    12|
|32    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized3   |    93|
|33    |                  \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v4_0_ddr_byte_lane__parameterized1     |   449|
|34    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized1 |    28|
|35    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo                  |   240|
|36    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized4   |   102|
|37    |                  \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v4_0_ddr_byte_lane__parameterized2     |   111|
|38    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized2 |    10|
|39    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized5   |    97|
|40    |          mc0                                                       |mig_7series_v4_0_mc                                |  1115|
|41    |            bank_mach0                                              |mig_7series_v4_0_bank_mach                         |   841|
|42    |              arb_mux0                                              |mig_7series_v4_0_arb_mux                           |   218|
|43    |                arb_row_col0                                        |mig_7series_v4_0_arb_row_col                       |   216|
|44    |                  col_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized4   |    80|
|45    |                  \pre_4_1_1T_arb.pre_arb0                          |mig_7series_v4_0_round_robin_arb__parameterized1   |    54|
|46    |                  row_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized2   |    70|
|47    |                arb_select0                                         |mig_7series_v4_0_arb_select                        |     2|
|48    |              \bank_cntrl[0].bank0                                  |mig_7series_v4_0_bank_cntrl                        |   147|
|49    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_18                   |    54|
|50    |                bank_queue0                                         |mig_7series_v4_0_bank_queue                        |    57|
|51    |                bank_state0                                         |mig_7series_v4_0_bank_state                        |    36|
|52    |              \bank_cntrl[1].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized0        |   156|
|53    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_17                   |    49|
|54    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized0        |    65|
|55    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized0        |    42|
|56    |              \bank_cntrl[2].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized1        |   141|
|57    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_16                   |    50|
|58    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized1        |    47|
|59    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized1        |    44|
|60    |              \bank_cntrl[3].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized2        |   136|
|61    |                bank_compare0                                       |mig_7series_v4_0_bank_compare                      |    51|
|62    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized2        |    51|
|63    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized2        |    34|
|64    |              bank_common0                                          |mig_7series_v4_0_bank_common                       |    43|
|65    |            col_mach0                                               |mig_7series_v4_0_col_mach                          |    34|
|66    |            rank_mach0                                              |mig_7series_v4_0_rank_mach                         |    54|
|67    |              \rank_cntrl[0].rank_cntrl0                            |mig_7series_v4_0_rank_cntrl                        |    21|
|68    |              rank_common0                                          |mig_7series_v4_0_rank_common                       |    33|
|69    |        u_ui_top                                                    |mig_7series_v4_0_ui_top                            |   712|
|70    |          ui_cmd0                                                   |mig_7series_v4_0_ui_cmd                            |    96|
|71    |          ui_rd_data0                                               |mig_7series_v4_0_ui_rd_data                        |    27|
|72    |          ui_wr_data0                                               |mig_7series_v4_0_ui_wr_data                        |   589|
|73    |  icap_ctrl_comp                                                    |icap_ctrl                                          |   306|
|74    |  nexys4ddr_io_inst_0                                               |nexys4ddr_io                                       |   933|
|75    |  ocp_burst_to_ddr2_ctrl_inst_0                                     |ocp_burst_to_ddr2_ctrl                             |   357|
|76    |  patmos_inst_0                                                     |Patmos                                             | 10272|
|77    |    core                                                            |PatmosCore                                         | 10272|
|78    |      dcache                                                        |DataCache                                          |  1775|
|79    |        bp                                                          |NullCache                                          |   114|
|80    |        dm                                                          |DirectMappedCache                                  |   669|
|81    |          MemBlock                                                  |MemBlock_4                                         |    33|
|82    |          MemBlock_1                                                |MemBlock_4_13                                      |    20|
|83    |          MemBlock_2                                                |MemBlock_4_14                                      |    20|
|84    |          MemBlock_3                                                |MemBlock_4_15                                      |    20|
|85    |          tagMem                                                    |MemBlock_3                                         |    58|
|86    |        sc                                                          |StackCache                                         |   851|
|87    |          MemBlock                                                  |MemBlock_2_9                                       |    10|
|88    |          MemBlock_1                                                |MemBlock_2_10                                      |    10|
|89    |          MemBlock_2                                                |MemBlock_2_11                                      |    10|
|90    |          MemBlock_3                                                |MemBlock_2_12                                      |   162|
|91    |        wc                                                          |WriteNoBuffer                                      |   137|
|92    |      decode                                                        |Decode                                             |   467|
|93    |        rf                                                          |RegisterFile                                       |   102|
|94    |      exc                                                           |Exceptions                                         |   512|
|95    |      execute                                                       |Execute                                            |  2535|
|96    |      fetch                                                         |Fetch                                              |   878|
|97    |        MemBlock                                                    |MemBlock_0                                         |    34|
|98    |        MemBlock_1                                                  |MemBlock_0_8                                       |    68|
|99    |      icache                                                        |MCache                                             |  2487|
|100   |        ctrl                                                        |MCacheCtrl                                         |   439|
|101   |        mem                                                         |MCacheMem                                          |   135|
|102   |          mcacheEven                                                |MemBlock_1                                         |   122|
|103   |          mcacheOdd                                                 |MemBlock_1_7                                       |    13|
|104   |        repl                                                        |MCacheReplFifo                                     |  1913|
|105   |      iocomp                                                        |InOut                                              |  1237|
|106   |        CpuInfo                                                     |CpuInfo                                            |    15|
|107   |        Timer                                                       |Timer                                              |   882|
|108   |        Uart                                                        |Uart                                               |   193|
|109   |          rxQueue                                                   |Queue                                              |    31|
|110   |          txQueue                                                   |Queue_6                                            |    44|
|111   |        spm                                                         |Spm                                                |    63|
|112   |          MemBlock                                                  |MemBlock_2                                         |    15|
|113   |          MemBlock_1                                                |MemBlock_2_3                                       |    17|
|114   |          MemBlock_2                                                |MemBlock_2_4                                       |    13|
|115   |          MemBlock_3                                                |MemBlock_2_5                                       |    15|
|116   |      memory                                                        |Memory                                             |   380|
|117   |  recon_buffer_comp                                                 |recon_buffer                                       |    91|
|118   |    ocp_to_bram_comp_0                                              |ocp_to_bram                                        |     1|
|119   |    tdp_sc_bram_comp_0                                              |tdp_sc_bram                                        |    19|
|120   |    tdp_sc_bram_comp_1                                              |tdp_sc_bram_0                                      |    18|
|121   |    tdp_sc_bram_comp_2                                              |tdp_sc_bram_1                                      |    18|
|122   |    tdp_sc_bram_comp_3                                              |tdp_sc_bram_2                                      |    29|
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:09 ; elapsed = 00:24:17 . Memory (MB): peak = 2923.961 ; gain = 1989.523 ; free physical = 8034 ; free virtual = 19284
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 912 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 2923.961 ; gain = 244.465 ; free physical = 8034 ; free virtual = 19284
Synthesis Optimization Complete : Time (s): cpu = 00:08:09 ; elapsed = 00:24:17 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8036 ; free virtual = 19286
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1160 Infos, 467 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:39 . Memory (MB): peak = 2923.965 ; gain = 244.469 ; free physical = 8028 ; free virtual = 19281
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/Static/patmos_top_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2923.965 ; gain = 0.000 ; free physical = 8014 ; free virtual = 19280
#HD: Synthesis of module Static complete

#HD: Running synthesis for block ocp_rw_reg
	Writing results to: ./synth/ocp_rw_reg
	#HD: Setting Tcl Params:
	hd.visual == 0


	Info: No XDC file specified for ocp_rw_reg
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top ocp_rw_reg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14964 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:08:20 ; elapsed = 00:24:27 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8011 ; free virtual = 19277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ocp_rw_reg' (1#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg.vhd:24]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_SResp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ocp_rw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SResp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SResp_reg[1]) is unused and will be removed from module ocp_rw_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:20 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |FDRE |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8014 ; free virtual = 19277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2923.965 ; gain = 0.000 ; free physical = 8014 ; free virtual = 19277
Synthesis Optimization Complete : Time (s): cpu = 00:08:21 ; elapsed = 00:24:28 . Memory (MB): peak = 2923.965 ; gain = 1989.527 ; free physical = 8016 ; free virtual = 19279
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1173 Infos, 508 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/ocp_rw_reg/ocp_rw_reg_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2995.996 ; gain = 0.000 ; free physical = 8016 ; free virtual = 19278
#HD: Synthesis of module ocp_rw_reg complete

#HD: Running synthesis for block ocp_rw_reg_n
	Writing results to: ./synth/ocp_rw_reg_n
	#HD: Setting Tcl Params:
	hd.visual == 0


	Info: No XDC file specified for ocp_rw_reg_n
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top ocp_rw_reg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15013 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:08:25 ; elapsed = 00:24:32 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg_n.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ocp_rw_reg' (1#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg_n.vhd:23]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_SResp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ocp_rw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SResp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SResp_reg[1]) is unused and will be removed from module ocp_rw_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:25 ; elapsed = 00:24:33 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    32|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |FDRE |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8013 ; free virtual = 19276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2995.996 ; gain = 0.000 ; free physical = 8013 ; free virtual = 19276
Synthesis Optimization Complete : Time (s): cpu = 00:08:26 ; elapsed = 00:24:34 . Memory (MB): peak = 2995.996 ; gain = 2061.559 ; free physical = 8015 ; free virtual = 19278
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1187 Infos, 549 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/ocp_rw_reg_n/ocp_rw_reg_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3004.000 ; gain = 0.000 ; free physical = 8015 ; free virtual = 19278
#HD: Synthesis of module ocp_rw_reg_n complete

source design_complete.tcl -notrace
INFO: Found part matching xc7a100tcsg324-1

#HD: List of modules to be synthesized:
| ------------- | ------------ | ---------- | --------------------------- |
| Module        | Module Name  | Top Level  | Options                     |
| ------------- | ------------ | ---------- | --------------------------- |
| Static        | patmos_top   | 1          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |
| ocp_rw_reg    | ocp_rw_reg   | 0          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |
| ocp_rw_reg_n  | ocp_rw_reg   | 0          | -flatten_hierarchy rebuilt  |
| ------------- | ------------ | ---------- | --------------------------- |


#HD: List of Configurations to be implemented:
| ---------------------------- | ------------------------ | ------------- | ---------- | --------------- |
| Configuration                | Reconfig Modules         | Static State  | pr_verify  | write_bistream  |
| ---------------------------- | ------------------------ | ------------- | ---------- | --------------- |
| config_ocp_rw_reg_implement  | ocp_rw_reg(implement)    | implement     | 1          | 1               |
| ---------------------------- | ------------------------ | ------------- | ---------- | --------------- |
| config_ocp_rw_reg_n_import   | ocp_rw_reg_n(implement)  | import        | 1          | 1               |
| ---------------------------- | ------------------------ | ------------- | ---------- | --------------- |



#HD: Running synthesis for block Static
	Writing results to: ./synth/Static
	#HD: Setting Tcl Params:
	hd.visual == 0


	Adding XDC files
	Running synth_design
Command: synth_design -mode default -flatten_hierarchy rebuilt -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:30 ; elapsed = 00:31:48 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8006 ; free virtual = 19268
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:386]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_manager_clk_wiz' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_manager_clk_wiz' (4#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (5#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.v:71]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:441]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (6#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:471]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl_mig' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (7#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45150]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (8#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (9#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (10#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (11#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 24 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 80000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 20000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 20.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 1344 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 1343 - type: integer 
	Parameter QCNTR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 48.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (11#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (13#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (14#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter CWL_T bound to: 2 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 3 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nWR_CK bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nRRD_CK bound to: 2 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR_CK bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter nRTP_CK bound to: 2 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter CL_M bound to: 3 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 9 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 2 - type: integer 
	Parameter nWTR bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -6 - type: integer 
	Parameter nRRD_CLKS bound to: 0 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 8 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 2 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 1 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (15#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (16#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 10 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 3 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 4 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (17#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (18#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (19#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nWTP bound to: 9 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (20#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (21#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (22#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 2 - type: integer 
	Parameter nRP bound to: 3 - type: integer 
	Parameter nRTP bound to: 2 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWTP_CLKS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 1 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 1 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (23#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 26 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 7 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 2 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 8 - type: integer 
	Parameter nRCD bound to: 3 - type: integer 
	Parameter nWR bound to: 3 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (24#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (25#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (26#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (27#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (28#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (29#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (30#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (31#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 2 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.239600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 1.310400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (32#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (33#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (34#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17947]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (35#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17524]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (36#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 5000 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 5000 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 2910.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: 790 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (37#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (38#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (39#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (40#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (41#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (42#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (43#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (44#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (45#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (46#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (47#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (47#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 5.000000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: DDR2_CTRL_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 5000.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (48#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (48#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (49#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (50#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (51#1) [/home/lpez/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (52#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (53#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_mc_phy' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (54#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl_off_delay' (55#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 3 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal_hr does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' (56#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1963]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (57#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (58#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 3 - type: integer 
	Parameter nCWL bound to: 2 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 2850 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 5000 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 10 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 10 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 19 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 17 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 3 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 2 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (59#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 20000 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (60#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (61#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:616]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (62#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_0_ddr_calib_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (63#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (64#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (65#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (66#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (67#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (68#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_top.v:71]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_std does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:417]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_std' (69#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_0_memc_ui_top_std' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:1080]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:589]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:590]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr2_ctrl_mig does not have driver. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:593]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl_mig' (70#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (71#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ddr2_ctrl.v:71]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (72#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (73#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (74#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (75#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (76#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2765]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (77#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (78#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (79#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (80#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (81#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (82#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (83#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (84#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (85#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (86#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (87#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (88#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (89#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (90#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (91#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9798]
INFO: [Synth 8-638] synthesizing module 'FpuCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-256] done synthesizing module 'FpuCtrl' (92#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9826]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (93#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9854]
INFO: [Synth 8-638] synthesizing module 'IcapCtrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-256] done synthesizing module 'IcapCtrl' (94#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9882]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9994]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (95#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:9910]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10159]
INFO: [Synth 8-256] done synthesizing module 'Timer' (96#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10043]
INFO: [Synth 8-256] done synthesizing module 'InOut' (97#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:10264]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (98#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11270]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (99#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11324]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (100#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:11378]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (101#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:15715]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (102#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16269]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16885]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (103#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16425]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (104#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16459]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16945]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (105#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16622]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (106#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:16995]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (107#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17045]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 56 connections, but only 55 given [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:18115]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (108#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17949]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (109#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:17984]
INFO: [Synth 8-637] synthesizing blackbox instance 'ocp_rw_reg_inst_0' of component 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:589]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (110#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/nexys4ddr_io.vhd:27]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'recon_buffer' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:8' bound to instance 'recon_buffer_comp' of component 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:609]
INFO: [Synth 8-638] synthesizing module 'recon_buffer' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
	Parameter OCP_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ocp_to_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:8' bound to instance 'ocp_to_bram_comp_0' of component 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ocp_to_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ocp_to_bram' (111#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_to_bram.vhd:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_0' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:135]
INFO: [Synth 8-638] synthesizing module 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tdp_sc_bram' (112#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_1' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:152]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_2' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:169]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tdp_sc_bram' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/tdp_sc_bram.vhd:9' bound to instance 'tdp_sc_bram_comp_3' of component 'tdp_sc_bram' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'recon_buffer' (113#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/recon_spm.vhd:34]
INFO: [Synth 8-3491] module 'icap_ctrl' declared at '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:14' bound to instance 'icap_ctrl_comp' of component 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:634]
INFO: [Synth 8-638] synthesizing module 'icap_ctrl' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
INFO: [Synth 8-226] default block is never used [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'icap_ctrl' (114#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/icap_ctrl.vhd:38]
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: None - type: string 
INFO: [Synth 8-113] binding component instance 'ICAPE2_inst' to cell 'ICAPE2' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:667]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (115#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:55]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][7]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][6]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][5]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MAddr][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port config_m[MByteEn][0]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[31]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[30]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[29]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[28]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[27]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[26]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[25]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[24]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[23]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[22]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[21]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[20]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[19]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[18]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[17]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[16]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[15]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[14]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[13]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[12]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[11]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[10]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[9]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[8]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[3]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[2]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[1]
WARNING: [Synth 8-3331] design icap_ctrl has unconnected port icap_O[0]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[1]
WARNING: [Synth 8-3331] design recon_buffer has unconnected port bram_addr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[31]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[30]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[29]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[28]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[27]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[26]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[25]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MData[24]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design nexys4ddr_io has unconnected port MByteEn[0]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_superMode
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_exec
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[31]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[30]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[29]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[28]
WARNING: [Synth 8-3331] design NoMemoryManagement has unconnected port io_virt_M_Addr[27]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[1]
WARNING: [Synth 8-3331] design WriteNoBuffer has unconnected port io_writeMaster_M_AddrSpace[0]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[31]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[30]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[29]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[28]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[27]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[26]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[25]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[24]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[23]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[22]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[21]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[20]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[19]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[18]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[17]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[16]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[15]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[14]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[13]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[12]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[11]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[10]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[9]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[8]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[7]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[6]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[5]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[4]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[3]
WARNING: [Synth 8-3331] design NullCache has unconnected port io_master_M_Data[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:37 ; elapsed = 00:31:55 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8001 ; free virtual = 19268
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:input_sink to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[39] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[38] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[37] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[36] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[35] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[34] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[33] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[32] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:mem_dq_in[31] to constant 0 [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:39 ; elapsed = 00:31:57 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8008 ; free virtual = 19268
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.000 ; gain = 0.000 ; free physical = 8008 ; free virtual = 19268
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:49 ; elapsed = 00:32:06 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8007 ; free virtual = 19268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:49 ; elapsed = 00:32:06 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8007 ; free virtual = 19268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:49 ; elapsed = 00:32:06 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8007 ; free virtual = 19268
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_0_tempmon'
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tempmon_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "maint_cmd1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall3_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_rise1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4:4]' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1658]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdlvl_dqs_tap_cnt_r_reg[0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regl_dqs_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_shift_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mpr_valid_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_cnt_cpt_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyce_dq_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal1_state_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_lvl_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_wrlvl_cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_int_cs_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_reads" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_wrdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_ras_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_cas_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phy_we_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:334]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:3345]
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/Patmos.v:6473]
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg_reg' in module 'icap_ctrl'
INFO: [Synth 8-5546] ROM "ram_re" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sresp_dva_fsm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RUN_CNT_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "STATE_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_reset_btn_debounced" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             0010 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_0_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                            00000 |                            00000
         cpu_stream_wait |                            00001 |                            01011
            cpu_stream_0 |                            00010 |                            01100
            cpu_stream_2 |                            00011 |                            01110
            cpu_stream_3 |                            00100 |                            01111
            cpu_stream_4 |                            00101 |                            10000
            cpu_stream_5 |                            00110 |                            10001
            cpu_stream_6 |                            00111 |                            10010
            cpu_stream_1 |                            01000 |                            01101
            config_abort |                            01001 |                            01010
          ready_and_fail |                            01010 |                            00010
         ram_stream_wait |                            01011 |                            01001
            ram_stream_0 |                            01100 |                            00011
            ram_stream_1 |                            01101 |                            00100
            ram_stream_2 |                            01110 |                            00101
            ram_stream_3 |                            01111 |                            00110
                wait_end |                            10000 |                            00111
           wait_icap_end |                            10001 |                            01000
          ready_and_done |                            10010 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg_reg' using encoding 'sequential' in module 'icap_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:01 ; elapsed = 00:32:18 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8020 ; free virtual = 19269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       502|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      3391|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|     27777|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|     15095|
|7     |mig_7series_v4_0_mc                                 |           1|      4781|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       970|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       363|
|10    |PatmosCore__GB0                                     |           1|     32175|
|11    |PatmosCore__GB1                                     |           1|     11611|
|12    |patmos_top__GC0                                     |           1|      5895|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     30 Bit       Adders := 4     
	   2 Input     30 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 21    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 33    
	   2 Input      4 Bit       Adders := 34    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 17    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 51    
	   4 Input      2 Bit       Adders := 5     
	   8 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 6     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 47    
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 76    
	               30 Bit    Registers := 17    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 33    
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 45    
	                5 Bit    Registers := 54    
	                4 Bit    Registers := 83    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 79    
	                1 Bit    Registers := 1833  
+---RAMs : 
	             512K Bit         RAMs := 4     
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 14    
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 1     
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 126   
	   3 Input     32 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 35    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 36    
	   2 Input     10 Bit        Muxes := 34    
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 36    
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 105   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 65    
	   4 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 51    
	   8 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	  57 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 80    
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 90    
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 109   
	   4 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 10    
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1235  
	   3 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 208   
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module patmos_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_round_robin_arb__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	  45 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	  24 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_memc_ui_top_std 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module MCacheCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module MCacheReplFifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 19    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 17    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 52    
Module MemBlock_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemBlock_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 3     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
Module Execute 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 13    
	               30 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 62    
Module Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Exceptions 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 84    
+---RAMs : 
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  17 Input      5 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module MemBlock_3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module MemBlock_4__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module MemBlock_4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module DirectMappedCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 130   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 385   
	   5 Input      1 Bit        Muxes := 1     
Module MemBlock_2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module StackCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module NullCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteNoBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module DataCache 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MemBlock_2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MemBlock_2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module Spm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Queue__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module CpuInfo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module InOut 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module PatmosCore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ocp_burst_to_ddr2_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 8     
Module nexys4ddr_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 29    
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 88    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ocp_to_bram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module tdp_sc_bram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module tdp_sc_bram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module recon_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module icap_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  19 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  57 Input      5 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
DSP Report: Generating DSP mulLLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLLReg_reg is absorbed into DSP mulLLReg_reg.
DSP Report: operator T428 is absorbed into DSP mulLLReg_reg.
DSP Report: Generating DSP T431, operation Mode is: A*B.
DSP Report: operator T431 is absorbed into DSP T431.
DSP Report: Generating DSP mulLHReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulLHReg_reg is absorbed into DSP mulLHReg_reg.
DSP Report: operator T413 is absorbed into DSP mulLHReg_reg.
DSP Report: Generating DSP mulHLReg_reg, operation Mode is: (A*B)'.
DSP Report: register mulHLReg_reg is absorbed into DSP mulHLReg_reg.
DSP Report: operator T440 is absorbed into DSP mulHLReg_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_cntrl[0].rank_cntrl0/wtr_timer.wtr_cnt_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_byte_lane_D.ddr_byte_lane_Di_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_phy_4lanes_0.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\A[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_f_incdec_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_f_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_stg2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (po_s2_incdec_c_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_wrlvl_off_delay.
WARNING: [Synth 8-3332] Sequential element (ctl_lane_cnt_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rdlvl_done_r2_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_cnt_cpt_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_valid_r1_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (found_edge_all_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_track_left_edge[0].pb_found_edge_last_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyce_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (cal1_dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_cnt_dq_pb_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (idel_tap_limit_dq_pb_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_last_byte_done_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (mpr_rank_done_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_pat_match_div4.idel_pat_data_match_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (rdlvl_assrt_common_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (gen_dlyce_dq[0].dlyce_dq_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyinc_dq_r_reg) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][0][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][1][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][2][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][3][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg_r_reg[0][4][0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[79]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[78]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[77]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[76]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[75]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[74]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[73]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[72]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[71]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[70]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[69]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[68]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[67]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[66]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[65]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[64]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[63]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[62]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[61]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[60]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[59]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[58]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[57]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[56]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[55]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[54]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
WARNING: [Synth 8-3332] Sequential element (dlyval_dq_reg[53]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_rdlvl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_8/execute/predReg_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\repl/addrVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\Uart/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\icap_ctrl_comp/config_s_reg[SResp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_9/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_addr_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_memc_ui_top_stdi_6/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_5/u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_8/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:37 ; elapsed = 00:33:56 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8019 ; free virtual = 19269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_1  | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_0  | mem_reg    | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_3  | mem_reg    | 128 x 21(READ_FIRST)   | W |   | 128 x 21(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_4  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|MemBlock_2  | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|tdp_sc_bram | ram_reg    | 64 K x 8(WRITE_FIRST)  | W | R | 64 K x 8(WRITE_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|patmos_top  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied   | 4 x 80               | RAM32M x 14     | 
|patmos_top  | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied   | 16 x 80              | RAM32M x 14     | 
|Decode      | rf/rf_reg                                                                             | Implied   | 32 x 32              | RAM32M x 12     | 
|Exceptions  | vec_reg                                                                               | Implied   | 32 x 32              | RAM32X1S x 32   | 
|Exceptions  | vecDup_reg                                                                            | Implied   | 32 x 32              | RAM32M x 6      | 
|InOut       | Uart/txQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
|InOut       | Uart/rxQueue/ram_reg                                                                  | Implied   | 16 x 8               | RAM32M x 2      | 
+------------+---------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Execute     | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Execute     | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 330 of /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:40 ; elapsed = 00:33:59 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8018 ; free virtual = 19268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:42 ; elapsed = 00:34:01 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8017 ; free virtual = 19268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |clk_manager_clk_wiz__GC0                            |           1|         4|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|3     |mig_7series_v4_0_ddr_phy_4lanes__GC0                |           1|      1809|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                    |           1|        16|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GC0            |           1|       321|
|6     |mig_7series_v4_0_ddr_phy_top__GC0                   |           1|      8362|
|7     |mig_7series_v4_0_mc                                 |           1|      2554|
|8     |mig_7series_v4_0_memc_ui_top_std__GC0               |           1|       756|
|9     |ddr2_ctrl_mig__GC0                                  |           1|       292|
|10    |PatmosCore__GB0                                     |           1|     14319|
|11    |PatmosCore__GB1                                     |           1|      7241|
|12    |patmos_top__GC0                                     |           1|      3535|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_2/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance recon_buffer_comp/tdp_sc_bram_comp_3/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:56 ; elapsed = 00:34:14 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8767 ; free virtual = 20023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 193 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net rst. Fanout reduced from 2043 to 50 by creating 41 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_n_0 . Fanout reduced from 473 to 48 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:279]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:220]
WARNING: [Synth 8-5396] Clock pin DCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:341]
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:348]
WARNING: [Synth 8-5396] Clock pin CLKIN1 has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_infrastructure.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:219]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:272]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:239]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:294]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:329]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/rtl/clocking/mig_7series_v4_0_tempmon.v:226]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:57 ; elapsed = 00:34:16 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8751 ; free virtual = 20007
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:57 ; elapsed = 00:34:16 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8751 ; free virtual = 20007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:00 ; elapsed = 00:34:18 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8756 ; free virtual = 20006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:00 ; elapsed = 00:34:18 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8756 ; free virtual = 20006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:00 ; elapsed = 00:34:19 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8756 ; free virtual = 20006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:00 ; elapsed = 00:34:19 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8756 ; free virtual = 20006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | reset_ddr_reg                                                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|patmos_top  | ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ocp_rw_reg    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ocp_rw_reg_bbox_2     |     1|
|2     |BUFG                  |     6|
|3     |BUFH                  |     1|
|4     |BUFIO                 |     1|
|5     |CARRY4                |   521|
|6     |DSP48E1               |     3|
|7     |DSP48E1_2             |     1|
|8     |ICAPE2                |     1|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |IN_FIFO               |     2|
|12    |ISERDESE2             |    16|
|13    |LUT1                  |  1022|
|14    |LUT2                  |   914|
|15    |LUT3                  |  1746|
|16    |LUT4                  |  1848|
|17    |LUT5                  |  1576|
|18    |LUT6                  |  3877|
|19    |MMCME2_ADV            |     2|
|20    |MUXF7                 |   117|
|21    |MUXF8                 |    21|
|22    |ODDR                  |     5|
|23    |OSERDESE2             |    22|
|24    |OSERDESE2_1           |     2|
|25    |OSERDESE2_2           |    18|
|26    |OUT_FIFO              |     2|
|27    |OUT_FIFO_1            |     2|
|28    |PHASER_IN_PHY         |     2|
|29    |PHASER_OUT_PHY        |     2|
|30    |PHASER_OUT_PHY_1      |     2|
|31    |PHASER_REF            |     1|
|32    |PHY_CONTROL           |     1|
|33    |PLLE2_ADV             |     1|
|34    |RAM32M                |   126|
|35    |RAM32X1S              |    32|
|36    |RAMB18E1              |     5|
|37    |RAMB18E1_1            |    12|
|38    |RAMB36E1              |    32|
|39    |RAMB36E1_1            |    32|
|40    |SRL16E                |    18|
|41    |SRLC32E               |     1|
|42    |XADC                  |     1|
|43    |XORCY                 |     6|
|44    |FDCE                  |     2|
|45    |FDPE                  |    95|
|46    |FDRE                  |  7390|
|47    |FDSE                  |   173|
|48    |IBUF                  |    24|
|49    |IOBUFDS_INTERMDISABLE |     2|
|50    |IOBUF_INTERMDISABLE   |    16|
|51    |OBUF                  |    61|
|52    |OBUFDS                |     1|
|53    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                            |Module                                             |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                 |                                                   | 19817|
|2     |  clk_manager_inst_0                                                |clk_manager                                        |     8|
|3     |    inst                                                            |clk_manager_clk_wiz                                |     8|
|4     |  ddr2_ctrl_inst_0                                                  |ddr2_ctrl                                          |  7710|
|5     |    u_ddr2_ctrl_mig                                                 |ddr2_ctrl_mig                                      |  7710|
|6     |      \temp_mon_enabled.u_tempmon                                   |mig_7series_v4_0_tempmon                           |   172|
|7     |      u_ddr2_clk_ibuf                                               |mig_7series_v4_0_clk_ibuf                          |     0|
|8     |      u_ddr2_infrastructure                                         |mig_7series_v4_0_infrastructure                    |   149|
|9     |      u_iodelay_ctrl                                                |mig_7series_v4_0_iodelay_ctrl                      |    18|
|10    |      u_memc_ui_top_std                                             |mig_7series_v4_0_memc_ui_top_std                   |  7371|
|11    |        mem_intfc0                                                  |mig_7series_v4_0_mem_intfc                         |  6658|
|12    |          ddr_phy_top0                                              |mig_7series_v4_0_ddr_phy_top                       |  5543|
|13    |            u_ddr_calib_top                                         |mig_7series_v4_0_ddr_calib_top                     |  4420|
|14    |              \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                    |mig_7series_v4_0_ddr_phy_rdlvl                     |  1645|
|15    |              ddr_phy_tempmon_0                                     |mig_7series_v4_0_ddr_phy_tempmon                   |   746|
|16    |              \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr        |mig_7series_v4_0_ddr_phy_dqs_found_cal_hr          |   265|
|17    |              \mb_wrlvl_off.u_phy_wrlvl_off_delay                   |mig_7series_v4_0_ddr_phy_wrlvl_off_delay           |    61|
|18    |              u_ddr_phy_init                                        |mig_7series_v4_0_ddr_phy_init                      |  1194|
|19    |              u_ddr_phy_wrcal                                       |mig_7series_v4_0_ddr_phy_wrcal                     |   459|
|20    |            u_ddr_mc_phy_wrapper                                    |mig_7series_v4_0_ddr_mc_phy_wrapper                |  1123|
|21    |              \genblk24.phy_ctl_pre_fifo_0                          |mig_7series_v4_0_ddr_of_pre_fifo                   |     7|
|22    |              \genblk24.phy_ctl_pre_fifo_1                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0   |     7|
|23    |              \genblk24.phy_ctl_pre_fifo_2                          |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1   |     7|
|24    |              u_ddr_mc_phy                                          |mig_7series_v4_0_ddr_mc_phy                        |  1036|
|25    |                \ddr_phy_4lanes_0.u_ddr_phy_4lanes                  |mig_7series_v4_0_ddr_phy_4lanes                    |  1017|
|26    |                  \ddr_byte_lane_A.ddr_byte_lane_A                  |mig_7series_v4_0_ddr_byte_lane                     |   325|
|27    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io                 |    32|
|28    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo_19               |   114|
|29    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2   |   103|
|30    |                  \ddr_byte_lane_B.ddr_byte_lane_B                  |mig_7series_v4_0_ddr_byte_lane__parameterized0     |   109|
|31    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized0 |    12|
|32    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized3   |    93|
|33    |                  \ddr_byte_lane_C.ddr_byte_lane_C                  |mig_7series_v4_0_ddr_byte_lane__parameterized1     |   449|
|34    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized1 |    28|
|35    |                    \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo  |mig_7series_v4_0_ddr_if_post_fifo                  |   240|
|36    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized4   |   102|
|37    |                  \ddr_byte_lane_D.ddr_byte_lane_D                  |mig_7series_v4_0_ddr_byte_lane__parameterized2     |   111|
|38    |                    ddr_byte_group_io                               |mig_7series_v4_0_ddr_byte_group_io__parameterized2 |    10|
|39    |                    \of_pre_fifo_gen.u_ddr_of_pre_fifo              |mig_7series_v4_0_ddr_of_pre_fifo__parameterized5   |    97|
|40    |          mc0                                                       |mig_7series_v4_0_mc                                |  1115|
|41    |            bank_mach0                                              |mig_7series_v4_0_bank_mach                         |   841|
|42    |              arb_mux0                                              |mig_7series_v4_0_arb_mux                           |   218|
|43    |                arb_row_col0                                        |mig_7series_v4_0_arb_row_col                       |   216|
|44    |                  col_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized4   |    80|
|45    |                  \pre_4_1_1T_arb.pre_arb0                          |mig_7series_v4_0_round_robin_arb__parameterized1   |    54|
|46    |                  row_arb0                                          |mig_7series_v4_0_round_robin_arb__parameterized2   |    70|
|47    |                arb_select0                                         |mig_7series_v4_0_arb_select                        |     2|
|48    |              \bank_cntrl[0].bank0                                  |mig_7series_v4_0_bank_cntrl                        |   147|
|49    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_18                   |    54|
|50    |                bank_queue0                                         |mig_7series_v4_0_bank_queue                        |    57|
|51    |                bank_state0                                         |mig_7series_v4_0_bank_state                        |    36|
|52    |              \bank_cntrl[1].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized0        |   156|
|53    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_17                   |    49|
|54    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized0        |    65|
|55    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized0        |    42|
|56    |              \bank_cntrl[2].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized1        |   141|
|57    |                bank_compare0                                       |mig_7series_v4_0_bank_compare_16                   |    50|
|58    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized1        |    47|
|59    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized1        |    44|
|60    |              \bank_cntrl[3].bank0                                  |mig_7series_v4_0_bank_cntrl__parameterized2        |   136|
|61    |                bank_compare0                                       |mig_7series_v4_0_bank_compare                      |    51|
|62    |                bank_queue0                                         |mig_7series_v4_0_bank_queue__parameterized2        |    51|
|63    |                bank_state0                                         |mig_7series_v4_0_bank_state__parameterized2        |    34|
|64    |              bank_common0                                          |mig_7series_v4_0_bank_common                       |    43|
|65    |            col_mach0                                               |mig_7series_v4_0_col_mach                          |    34|
|66    |            rank_mach0                                              |mig_7series_v4_0_rank_mach                         |    54|
|67    |              \rank_cntrl[0].rank_cntrl0                            |mig_7series_v4_0_rank_cntrl                        |    21|
|68    |              rank_common0                                          |mig_7series_v4_0_rank_common                       |    33|
|69    |        u_ui_top                                                    |mig_7series_v4_0_ui_top                            |   712|
|70    |          ui_cmd0                                                   |mig_7series_v4_0_ui_cmd                            |    96|
|71    |          ui_rd_data0                                               |mig_7series_v4_0_ui_rd_data                        |    27|
|72    |          ui_wr_data0                                               |mig_7series_v4_0_ui_wr_data                        |   589|
|73    |  icap_ctrl_comp                                                    |icap_ctrl                                          |   306|
|74    |  nexys4ddr_io_inst_0                                               |nexys4ddr_io                                       |   933|
|75    |  ocp_burst_to_ddr2_ctrl_inst_0                                     |ocp_burst_to_ddr2_ctrl                             |   357|
|76    |  patmos_inst_0                                                     |Patmos                                             | 10272|
|77    |    core                                                            |PatmosCore                                         | 10272|
|78    |      dcache                                                        |DataCache                                          |  1775|
|79    |        bp                                                          |NullCache                                          |   114|
|80    |        dm                                                          |DirectMappedCache                                  |   669|
|81    |          MemBlock                                                  |MemBlock_4                                         |    33|
|82    |          MemBlock_1                                                |MemBlock_4_13                                      |    20|
|83    |          MemBlock_2                                                |MemBlock_4_14                                      |    20|
|84    |          MemBlock_3                                                |MemBlock_4_15                                      |    20|
|85    |          tagMem                                                    |MemBlock_3                                         |    58|
|86    |        sc                                                          |StackCache                                         |   851|
|87    |          MemBlock                                                  |MemBlock_2_9                                       |    10|
|88    |          MemBlock_1                                                |MemBlock_2_10                                      |    10|
|89    |          MemBlock_2                                                |MemBlock_2_11                                      |    10|
|90    |          MemBlock_3                                                |MemBlock_2_12                                      |   162|
|91    |        wc                                                          |WriteNoBuffer                                      |   137|
|92    |      decode                                                        |Decode                                             |   467|
|93    |        rf                                                          |RegisterFile                                       |   102|
|94    |      exc                                                           |Exceptions                                         |   512|
|95    |      execute                                                       |Execute                                            |  2535|
|96    |      fetch                                                         |Fetch                                              |   878|
|97    |        MemBlock                                                    |MemBlock_0                                         |    34|
|98    |        MemBlock_1                                                  |MemBlock_0_8                                       |    68|
|99    |      icache                                                        |MCache                                             |  2487|
|100   |        ctrl                                                        |MCacheCtrl                                         |   439|
|101   |        mem                                                         |MCacheMem                                          |   135|
|102   |          mcacheEven                                                |MemBlock_1                                         |   122|
|103   |          mcacheOdd                                                 |MemBlock_1_7                                       |    13|
|104   |        repl                                                        |MCacheReplFifo                                     |  1913|
|105   |      iocomp                                                        |InOut                                              |  1237|
|106   |        CpuInfo                                                     |CpuInfo                                            |    15|
|107   |        Timer                                                       |Timer                                              |   882|
|108   |        Uart                                                        |Uart                                               |   193|
|109   |          rxQueue                                                   |Queue                                              |    31|
|110   |          txQueue                                                   |Queue_6                                            |    44|
|111   |        spm                                                         |Spm                                                |    63|
|112   |          MemBlock                                                  |MemBlock_2                                         |    15|
|113   |          MemBlock_1                                                |MemBlock_2_3                                       |    17|
|114   |          MemBlock_2                                                |MemBlock_2_4                                       |    13|
|115   |          MemBlock_3                                                |MemBlock_2_5                                       |    15|
|116   |      memory                                                        |Memory                                             |   380|
|117   |  recon_buffer_comp                                                 |recon_buffer                                       |    91|
|118   |    ocp_to_bram_comp_0                                              |ocp_to_bram                                        |     1|
|119   |    tdp_sc_bram_comp_0                                              |tdp_sc_bram                                        |    19|
|120   |    tdp_sc_bram_comp_1                                              |tdp_sc_bram_0                                      |    18|
|121   |    tdp_sc_bram_comp_2                                              |tdp_sc_bram_1                                      |    18|
|122   |    tdp_sc_bram_comp_3                                              |tdp_sc_bram_2                                      |    29|
+------+--------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:00 ; elapsed = 00:34:19 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8756 ; free virtual = 20006
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 912 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 3004.000 ; gain = 0.000 ; free physical = 8756 ; free virtual = 20006
Synthesis Optimization Complete : Time (s): cpu = 00:11:01 ; elapsed = 00:34:19 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8757 ; free virtual = 20007
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 854 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1160 Infos, 467 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:39 . Memory (MB): peak = 3004.000 ; gain = 0.000 ; free physical = 8728 ; free virtual = 19978
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/Static/patmos_top_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3004.000 ; gain = 0.000 ; free physical = 8729 ; free virtual = 19978
#HD: Synthesis of module Static complete

#HD: Running synthesis for block ocp_rw_reg
	Writing results to: ./synth/ocp_rw_reg
	#HD: Setting Tcl Params:
	hd.visual == 0


	Info: No XDC file specified for ocp_rw_reg
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top ocp_rw_reg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15227 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:11:11 ; elapsed = 00:34:29 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8716 ; free virtual = 19968
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ocp_rw_reg' (1#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg.vhd:24]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8714 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8714 ; free virtual = 19962
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_SResp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8714 ; free virtual = 19962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ocp_rw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SResp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SResp_reg[1]) is unused and will be removed from module ocp_rw_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8714 ; free virtual = 19962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8714 ; free virtual = 19962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8714 ; free virtual = 19962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     1|
|3     |FDRE |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8713 ; free virtual = 19962
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3004.000 ; gain = 0.000 ; free physical = 8713 ; free virtual = 19962
Synthesis Optimization Complete : Time (s): cpu = 00:11:12 ; elapsed = 00:34:30 . Memory (MB): peak = 3004.000 ; gain = 2069.562 ; free physical = 8715 ; free virtual = 19964
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1173 Infos, 508 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/ocp_rw_reg/ocp_rw_reg_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3053.445 ; gain = 0.000 ; free physical = 8715 ; free virtual = 19964
#HD: Synthesis of module ocp_rw_reg complete

#HD: Running synthesis for block ocp_rw_reg_n
	Writing results to: ./synth/ocp_rw_reg_n
	#HD: Setting Tcl Params:
	hd.visual == 0


	Info: No XDC file specified for ocp_rw_reg_n
	Running synth_design
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top ocp_rw_reg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15275 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:11:17 ; elapsed = 00:34:35 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8643 ; free virtual = 19962
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ocp_rw_reg' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg_n.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ocp_rw_reg' (1#1) [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ocp_rw_reg_n.vhd:23]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:11:17 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8659 ; free virtual = 19963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8652 ; free virtual = 19963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8652 ; free virtual = 19963
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_SResp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8652 ; free virtual = 19963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ocp_rw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[15]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[14]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[13]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[12]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[11]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[10]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[9]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[8]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[7]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[6]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[5]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[4]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MAddr[0]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[3]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[2]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[1]
WARNING: [Synth 8-3331] design ocp_rw_reg has unconnected port MByteEn[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SResp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (SResp_reg[1]) is unused and will be removed from module ocp_rw_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8653 ; free virtual = 19963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    32|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |FDRE |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    67|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8651 ; free virtual = 19961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3053.445 ; gain = 0.000 ; free physical = 8651 ; free virtual = 19961
Synthesis Optimization Complete : Time (s): cpu = 00:11:18 ; elapsed = 00:34:36 . Memory (MB): peak = 3053.445 ; gain = 2119.008 ; free physical = 8653 ; free virtual = 19963
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
1187 Infos, 549 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3053.445 ; gain = 0.000 ; free physical = 8651 ; free virtual = 19961
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/synth/ocp_rw_reg_n/ocp_rw_reg_synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3061.449 ; gain = 0.000 ; free physical = 8650 ; free virtual = 19959
#HD: Synthesis of module ocp_rw_reg_n complete

#HD: Running implementation config_ocp_rw_reg_implement
	Writing results to: ./implement/config_ocp_rw_reg_implement
	Writing reports to: ./implement/config_ocp_rw_reg_implement/reports
	#HD: Setting Tcl Params:
	hd.visual == 0


	#HD: Adding file ./synth/Static/patmos_top_synth.dcp for patmos_top
	Adding XDC files
	#HD: Running link_design for patmos_top [Thu Feb 23 16:39:27 2017]
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/pblocks.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/pblocks.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}'. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]'. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc:330]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/ddr2_ctrl/constraints/ddr2_ctrl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3061.449 ; gain = 0.000 ; free physical = 8676 ; free virtual = 19939
	Reading in checkpoint ./synth/ocp_rw_reg/ocp_rw_reg_synth.dcp for ocp_rw_reg_inst_0 (ocp_rw_reg) [Thu Feb 23 16:39:32 2017]
Command: read_checkpoint -cell ocp_rw_reg_inst_0 ./synth/ocp_rw_reg/ocp_rw_reg_synth.dcp -strict
	Info: No cell XDC file specified for ocp_rw_reg_inst_0
	Info: No post-link_design XDC file specified for config_ocp_rw_reg_implement
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3061.449 ; gain = 0.000 ; free physical = 8665 ; free virtual = 19937
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/patmos_top_link_design.dcp' has been generated.
	#HD: Completed link_design
	##########################

INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_implement/patmos_top_opt_design.log
	opt_design start time: [Thu Feb 23 16:39:35 2017]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3109.473 ; gain = 48.023 ; free physical = 8658 ; free virtual = 19931
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1310c62ad

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e25cf232

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3109.473 ; gain = 0.000 ; free physical = 8653 ; free virtual = 19926

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 4 cells.
Phase 2 Constant propagation | Checksum: dcddedef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3109.473 ; gain = 0.000 ; free physical = 8650 ; free virtual = 19923

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1457 unconnected nets.
INFO: [Opt 31-11] Eliminated 62 unconnected cells.
Phase 3 Sweep | Checksum: 118a5edef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3109.473 ; gain = 0.000 ; free physical = 8649 ; free virtual = 19923

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 18 unconnected cells.
Phase 4 BUFG optimization | Checksum: 168dfb350

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.473 ; gain = 0.000 ; free physical = 8649 ; free virtual = 19923

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3109.473 ; gain = 0.000 ; free physical = 8649 ; free virtual = 19923
Ending Logic Optimization Task | Checksum: fbaeeac5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.473 ; gain = 0.000 ; free physical = 8649 ; free virtual = 19923

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 81 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 67 Total Ports: 162
Ending PowerOpt Patch Enables Task | Checksum: 19688ac57

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8523 ; free virtual = 19795
Ending Power Optimization Task | Checksum: 19688ac57

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3333.555 ; gain = 224.082 ; free physical = 8523 ; free virtual = 19795
INFO: [Common 17-83] Releasing license: Implementation
1219 Infos, 550 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3333.555 ; gain = 272.105 ; free physical = 8523 ; free virtual = 19795
	#HD: Completed: opt_design
	################################
	Writing post-opt_design checkpoint: ./implement/config_ocp_rw_reg_implement/patmos_top_opt_design.dcp [Thu Feb 23 16:39:50 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8514 ; free virtual = 19795
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/patmos_top_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_implement/patmos_top_place_design.log
	place_design start time: [Thu Feb 23 16:39:52 2017]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock/mem_reg_i_1__1_n_0) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock_1/T131) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8487 ; free virtual = 19773
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8483 ; free virtual = 19769

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18dcc6602

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8473 ; free virtual = 19763

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 275e01c78

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8446 ; free virtual = 19739

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 275e01c78

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8446 ; free virtual = 19739
Phase 1 Placer Initialization | Checksum: 275e01c78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8437 ; free virtual = 19730

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 27c1cffe5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8404 ; free virtual = 19691

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27c1cffe5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8404 ; free virtual = 19691

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aafd1dc7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8403 ; free virtual = 19689

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c61f12c4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8403 ; free virtual = 19689

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c61f12c4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8403 ; free virtual = 19689

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19fd06682

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8402 ; free virtual = 19688

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 2538da081

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8396 ; free virtual = 19683
Phase 3.6 Small Shape Detail Placement | Checksum: 2538da081

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8396 ; free virtual = 19683

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ba799c69

Time (s): cpu = 00:01:08 ; elapsed = 00:00:31 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8396 ; free virtual = 19683

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ba799c69

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8396 ; free virtual = 19683
Phase 3 Detail Placement | Checksum: 1ba799c69

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8396 ; free virtual = 19683

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.731. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11ceec76c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681
Phase 4.1 Post Commit Optimization | Checksum: 11ceec76c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11ceec76c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11ceec76c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18292cbce

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18292cbce

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681
Ending Placer Task | Checksum: d64a1845

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681
INFO: [Common 17-83] Releasing license: Implementation
1235 Infos, 592 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:37 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8394 ; free virtual = 19681
	#HD: Completed: place_design
	################################
	Writing post-place_design checkpoint: ./implement/config_ocp_rw_reg_implement/patmos_top_place_design.dcp [Thu Feb 23 16:40:30 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8364 ; free virtual = 19681
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/patmos_top_place_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_implement/patmos_top_phys_opt_design.log
	phys_opt_design start time: [Thu Feb 23 16:40:32 2017]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8380 ; free virtual = 19680

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 264082149

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8374 ; free virtual = 19675
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 1bba1ef93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8373 ; free virtual = 19674
INFO: [Common 17-83] Releasing license: Implementation
1242 Infos, 592 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
	#HD: Completed: phys_opt_design
	################################
	Writing post-phys_opt_design checkpoint: ./implement/config_ocp_rw_reg_implement/patmos_top_phys_opt_design.dcp [Thu Feb 23 16:40:35 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8353 ; free virtual = 19675
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/patmos_top_phys_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.log
	route_design start time: [Thu Feb 23 16:40:38 2017]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3f065aca ConstDB: 0 ShapeSum: f985e9be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b01e737c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8291 ; free virtual = 19598

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b01e737c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8290 ; free virtual = 19598

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b01e737c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8262 ; free virtual = 19571

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b01e737c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8262 ; free virtual = 19571
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fe3e56f3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8246 ; free virtual = 19548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.722  | TNS=0.000  | WHS=-0.354 | THS=-270.710|

Phase 2 Router Initialization | Checksum: 2223bcdc5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8240 ; free virtual = 19542

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2ad204368

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8231 ; free virtual = 19533

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2379
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c3eb1f8f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2163a56ab

Time (s): cpu = 00:01:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 18670bb5e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.682  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 150f32c44

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
Phase 4 Rip-up And Reroute | Checksum: 150f32c44

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 150f32c44

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 150f32c44

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
Phase 5 Delay and Skew Optimization | Checksum: 150f32c44

Time (s): cpu = 00:01:28 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e9f999d8

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.761  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c4c32d6d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
Phase 6 Post Hold Fix | Checksum: 1c4c32d6d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.92036 %
  Global Horizontal Routing Utilization  = 4.62688 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f6effb2b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f6effb2b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 166fdf088

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.761  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 166fdf088

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1257 Infos, 592 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8229 ; free virtual = 19531
	#HD: Completed: route_design
	################################
	Writing post-route_design checkpoint: ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp [Thu Feb 23 16:41:21 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8194 ; free virtual = 19531
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8213 ; free virtual = 19529
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
	Running report_drc with ruledeck bitstream_checks.
	Results saved to ./implement/config_ocp_rw_reg_implement/reports/patmos_top_drc_bitstream_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name patmos_top'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/reports/patmos_top_drc_bitstream_checks.rpt.
	Advisories: 0; Warnings: 55; Critical Warnings: 0; Errors: 0;
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 1
   Cells Info: 
       Number of Leaf Cells.......................: 19176
   Nets Info: 
       Number of Signal Nets......................: 22243
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 24)
       MMCME2_ADV Usage...........................: 33.3333% (2 of 6)
       PLLE2_ADV Usage............................: 16.6666% (1 of 6)
       BUFG/BUFGCTRL Usage........................: 12.5% (4 of 32)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 16.6666% (1 of 6)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (58 of 0)
       IODELAYE2 Usage............................: 5.33333% (16 of 300)
       IOBUF Usage................................: 0.30104% (85 of 28235)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 6.29629% (17 of 270)
       RAMB36E1 Usage.............................: 47.4074% (64 of 135)
       DSP48E1 Usage..............................: 1.66666% (4 of 240)
       SLICE Usage................................: 21.3226% (3337 of 15650)
           LUT Usage..............................: 14.0047% (8767 of 62600)
           FF Usage...............................: 6.07827% (7610 of 125200)
           Carry4 Usage...........................: 3.36741% (527 of 15650)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: ocp_rw_reg_inst_0
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 54
   Nets Info: 
       Number of Signal Nets......................: 178
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 300)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 0)
       RAMB36E1 Usage.............................: 0% (0 of 0)
       DSP48E1 Usage..............................: 0% (0 of 0)
       SLICE Usage................................: 13% (26 of 200)
           LUT Usage..............................: 2.625% (21 of 800)
           FF Usage...............................: 2.0625% (33 of 1600)
           Carry4 Usage...........................: 0% (0 of 200)
   PPLOCs Info:
       Number of PPLOCs...........................: 88
           Number of PPLOCs in INT Tile...........: 87
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 87
       Number of INT Tiles in PBLOCK..............: 100
       Average Number of PPLOCs per INT Tile......: 1
       Maximum Number of PPLOCs per INT Tile......: 1
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 19
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 1
           Inserted for S-IN Loadless.............: 18
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8202 ; free virtual = 19525
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/pblock_ocp_rw_reg_ocp_rw_reg_route_design.dcp' has been generated.
	Carving out ocp_rw_reg_inst_0 to be a black box [Thu Feb 23 16:41:31 2017]
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell ocp_rw_reg_inst_0. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
	Locking patmos_top and exporting results [Thu Feb 23 16:41:35 2017]
Locking Netlist...
Locking Placement...
Locking Routing...
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8177 ; free virtual = 19526
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_implement/patmos_top_static.dcp' has been generated.
#HD: Implementation config_ocp_rw_reg_implement complete

#HD: Running implementation config_ocp_rw_reg_n_import
	Writing results to: ./implement/config_ocp_rw_reg_n_import
	Writing reports to: ./implement/config_ocp_rw_reg_n_import/reports
	#HD: Setting Tcl Params:
	hd.visual == 0


	#HD: Adding file ./checkpoint/patmos_top_static.dcp for patmos_top
	#HD: Running link_design for patmos_top [Thu Feb 23 16:41:42 2017]
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_early.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_early.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_late.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8158 ; free virtual = 19523
Restored from archive | CPU: 0.770000 secs | Memory: 20.480484 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8158 ; free virtual = 19523
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'ocp_rw_reg_bb' instantiated as 'ocp_rw_reg_inst_0' [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/patmos_nexys4ddr-recon.vhdl:575]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8186 ; free virtual = 19522
	Reading in checkpoint ./synth/ocp_rw_reg_n/ocp_rw_reg_synth.dcp for ocp_rw_reg_inst_0 (ocp_rw_reg_n) [Thu Feb 23 16:41:48 2017]
Command: read_checkpoint -cell ocp_rw_reg_inst_0 ./synth/ocp_rw_reg_n/ocp_rw_reg_synth.dcp -strict
	Info: No cell XDC file specified for ocp_rw_reg_inst_0
	Info: No post-link_design XDC file specified for config_ocp_rw_reg_n_import
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8158 ; free virtual = 19524
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/patmos_top_link_design.dcp' has been generated.
	#HD: Completed link_design
	##########################

INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running opt_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_n_import/patmos_top_opt_design.log
	opt_design start time: [Thu Feb 23 16:41:53 2017]
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8180 ; free virtual = 19522
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 110dc3a1d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 110dc3a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8180 ; free virtual = 19522

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2 cells.
Phase 2 Constant propagation | Checksum: f7aeba1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8180 ; free virtual = 19522

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 11e10fffd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8180 ; free virtual = 19522

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 18 unconnected cells.
Phase 4 BUFG optimization | Checksum: 18f0f914c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8181 ; free virtual = 19523

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8181 ; free virtual = 19523
Ending Logic Optimization Task | Checksum: 189ea6560

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8181 ; free virtual = 19523

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 81 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 189ea6560

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8178 ; free virtual = 19521
INFO: [Common 17-83] Releasing license: Implementation
1293 Infos, 593 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8178 ; free virtual = 19521
	#HD: Completed: opt_design
	################################
	Writing post-opt_design checkpoint: ./implement/config_ocp_rw_reg_n_import/patmos_top_opt_design.dcp [Thu Feb 23 16:42:04 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19521
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/patmos_top_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running place_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_n_import/patmos_top_place_design.log
	place_design start time: [Thu Feb 23 16:42:07 2017]
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock/mem_reg_i_1__1_n_0) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock_1/T131) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8170 ; free virtual = 19519
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8170 ; free virtual = 19519

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 49f21510

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8160 ; free virtual = 19509

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 106f477b8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8150 ; free virtual = 19500

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 106f477b8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8150 ; free virtual = 19500
Phase 1 Placer Initialization | Checksum: 106f477b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8150 ; free virtual = 19500

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 197ffc03c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8144 ; free virtual = 19494

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 197ffc03c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8152 ; free virtual = 19494

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1229151b2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8152 ; free virtual = 19495

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17feb1c84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8152 ; free virtual = 19495

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17feb1c84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8152 ; free virtual = 19495

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: ef6b7467

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8152 ; free virtual = 19495

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e4172252

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25ba52f50

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8148 ; free virtual = 19491

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25ba52f50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491
Phase 3 Detail Placement | Checksum: 25ba52f50

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.764. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18af13d00

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491
Phase 4.1 Post Commit Optimization | Checksum: 18af13d00

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18af13d00

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a9a65953

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fca23066

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fca23066

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491
Ending Placer Task | Checksum: 1b27ef5a7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491
INFO: [Common 17-83] Releasing license: Implementation
1307 Infos, 635 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8149 ; free virtual = 19491
	#HD: Completed: place_design
	################################
	Writing post-place_design checkpoint: ./implement/config_ocp_rw_reg_n_import/patmos_top_place_design.dcp [Thu Feb 23 16:42:35 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8116 ; free virtual = 19492
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/patmos_top_place_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running phys_opt_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_n_import/patmos_top_phys_opt_design.log
	phys_opt_design start time: [Thu Feb 23 16:42:39 2017]
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8136 ; free virtual = 19492
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1da200888

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8105 ; free virtual = 19461
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 29afe9717

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8098 ; free virtual = 19454
INFO: [Common 17-83] Releasing license: Implementation
1315 Infos, 635 Warnings, 6 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8098 ; free virtual = 19454
	#HD: Completed: phys_opt_design
	################################
	Writing post-phys_opt_design checkpoint: ./implement/config_ocp_rw_reg_n_import/patmos_top_phys_opt_design.dcp [Thu Feb 23 16:42:45 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8072 ; free virtual = 19456
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/patmos_top_phys_opt_design.dcp' has been generated.
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	#HD: Running route_design for patmos_top
	Writing Results to ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.log
	route_design start time: [Thu Feb 23 16:42:48 2017]
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ffb149c4 ConstDB: 0 ShapeSum: fb283e21 RouteDB: 1eb51c53

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1221cde27

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8129 ; free virtual = 19485

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0ef27c9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8129 ; free virtual = 19485

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0ef27c9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8119 ; free virtual = 19475

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0ef27c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8119 ; free virtual = 19475
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2071721de

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8115 ; free virtual = 19471
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=-0.222 | THS=-118.093|

Phase 2 Router Initialization | Checksum: 18b1565d6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1baeb20c3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d2d14a91

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.683  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13fe02867

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465
Phase 4 Rip-up And Reroute | Checksum: 13fe02867

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1077dc75d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.762  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1077dc75d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1077dc75d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465
Phase 5 Delay and Skew Optimization | Checksum: 1077dc75d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8109 ; free virtual = 19465

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13ac8d8e8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8111 ; free virtual = 19466
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.762  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 113cb0d22

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8111 ; free virtual = 19466
Phase 6 Post Hold Fix | Checksum: 113cb0d22

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8111 ; free virtual = 19466

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0446098 %
  Global Horizontal Routing Utilization  = 0.00930662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5dd17d2c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8111 ; free virtual = 19466

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5dd17d2c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:28 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8111 ; free virtual = 19466

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 140c05144

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8110 ; free virtual = 19465

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.762  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 140c05144

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8110 ; free virtual = 19465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8110 ; free virtual = 19465

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1330 Infos, 635 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8110 ; free virtual = 19465
	#HD: Completed: route_design
	################################
	Writing post-route_design checkpoint: ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp [Thu Feb 23 16:43:24 2017]

Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8077 ; free virtual = 19467
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8095 ; free virtual = 19466
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
	Running report_drc with ruledeck bitstream_checks.
	Results saved to ./implement/config_ocp_rw_reg_n_import/reports/patmos_top_drc_bitstream_checks.rpt
WARNING: [Coretcl 2-1291] -name option used when not in GUI mode. A DRC tab will not be created, but the results will be stored for use with 'get_drc_violations -name patmos_top'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/reports/patmos_top_drc_bitstream_checks.rpt.
	Advisories: 0; Warnings: 55; Critical Warnings: 0; Errors: 0;
Command: debug::report_design_status
PR Design Status: 
 
Static Logic: 
------------------------------------------------------------
   Number of Reconfigurable Modules...............: 1
   Cells Info: 
       Number of Leaf Cells.......................: 19176
   Nets Info: 
       Number of Signal Nets......................: 22243
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 24)
       MMCME2_ADV Usage...........................: 33.3333% (2 of 6)
       PLLE2_ADV Usage............................: 16.6666% (1 of 6)
       BUFG/BUFGCTRL Usage........................: 12.5% (4 of 32)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 16.6666% (1 of 6)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (58 of 0)
       IODELAYE2 Usage............................: 5.33333% (16 of 300)
       IOBUF Usage................................: 0.30104% (85 of 28235)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 6.29629% (17 of 270)
       RAMB36E1 Usage.............................: 47.4074% (64 of 135)
       DSP48E1 Usage..............................: 1.66666% (4 of 240)
       SLICE Usage................................: 21.3226% (3337 of 15650)
           LUT Usage..............................: 14.0047% (8767 of 62600)
           FF Usage...............................: 6.07827% (7610 of 125200)
           Carry4 Usage...........................: 3.36741% (527 of 15650)
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 0
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 0
           Inserted for S-IN Loadless.............: 0
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
 
Reconfigurable Module: ocp_rw_reg_inst_0
------------------------------------------------------------
   Cells Info: 
       Number of Leaf Cells.......................: 86
   Nets Info: 
       Number of Signal Nets......................: 210
       Has VCC nets...............................: Yes
       Has GND nets...............................: Yes
   Clock Sites Info: 
       BUFR Usage.................................: 0% (0 of 0)
       MMCME2_ADV Usage...........................: 0% (0 of 0)
       PLLE2_ADV Usage............................: 0% (0 of 0)
       BUFG/BUFGCTRL Usage........................: 0% (0 of 0)
   IO Sites Info: 
       IDELAYCTRL Usage...........................: 0% (0 of 0)
       IOLOGICE2/IOSERDESE2 Usage.................: 0% (0 of 0)
       IODELAYE2 Usage............................: 0% (0 of 0)
       IOBUF Usage................................: 0% (0 of 300)
       GTXE2_CHANNEL/GTXE2_COMMON Usage...........: 0% (0 of 0)
   Logic Sites Info: 
       RAMB18E1/FIFO18E1 Usage....................: 0% (0 of 0)
       RAMB36E1 Usage.............................: 0% (0 of 0)
       DSP48E1 Usage..............................: 0% (0 of 0)
       SLICE Usage................................: 30.5% (61 of 200)
           LUT Usage..............................: 6.625% (53 of 800)
           FF Usage...............................: 2.0625% (33 of 1600)
           Carry4 Usage...........................: 0% (0 of 200)
   PPLOCs Info:
       Number of PPLOCs...........................: 88
           Number of PPLOCs in INT Tile...........: 87
           Number of PPLOCs in CLK Tile...........: 1
       Number of INT Tiles with PPLOCs............: 87
       Number of INT Tiles in PBLOCK..............: 100
       Average Number of PPLOCs per INT Tile......: 1
       Maximum Number of PPLOCs per INT Tile......: 1
   HD Inserted LUT1 Info:
       Number of Inserted LUT1s...................: 19
           Inserted for VCC.......................: 0
           Inserted for GND.......................: 1
           Inserted for S-IN Loadless.............: 18
           Inserted for S-OUT Driverless..........: 0
           Inserted for Common Driver.............: 0
------------------------------------------------------------
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8083 ; free virtual = 19459
INFO: [Common 17-1381] The checkpoint '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/implement/config_ocp_rw_reg_n_import/pblock_ocp_rw_reg_ocp_rw_reg_n_route_design.dcp' has been generated.
#HD: Implementation config_ocp_rw_reg_n_import complete

#HD: Running pr_verify between initial config config_ocp_rw_reg_implement and subsequent configurations config_ocp_rw_reg_n_import
Command: pr_verify -full_check -initial ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp -additional ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_late.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8025 ; free virtual = 19457
Restored from archive | CPU: 0.760000 secs | Memory: 20.514595 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8025 ; free virtual = 19457
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Vivado 12-3501] pr_verify ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_late.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp_2/patmos_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8019 ; free virtual = 19452
Restored from archive | CPU: 0.750000 secs | Memory: 20.632584 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8019 ; free virtual = 19452
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 88
  Number of static tiles compared           = 204
  Number of static sites compared           = 3740
  Number of static cells compared           = 20084
  Number of static routed nodes compared    = 287296
  Number of static routed pips compared     = 268564

DCP2: ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 88
  Number of static tiles compared           = 204
  Number of static sites compared           = 3740
  Number of static cells compared           = 20084
  Number of static routed nodes compared    = 287296
  Number of static routed pips compared     = 268564
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp and ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8072 ; free virtual = 19440
	#HD: Parsing log file "pr_verify_results.log":
	CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
	CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.


INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp and ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp are compatible

| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| pr_verify           | 00h:00m:16s   | 16:43:36 Thu Feb 23 2017  | 2 Configurations                                                  |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	#HD: Setting Tcl Params:
	hd.visual == 0


	#HD: Running write_bitstream on config_ocp_rw_reg_implement
Command: open_checkpoint ./implement/config_ocp_rw_reg_implement/patmos_top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8072 ; free virtual = 19440
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_early.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_early.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_late.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8034 ; free virtual = 19438
Restored from archive | CPU: 0.750000 secs | Memory: 20.514717 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 8034 ; free virtual = 19438
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
	#HD: Parsing log file "./bitstreams/open_checkpoint_config_ocp_rw_reg_implement.log":
	CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.


Command: write_bitstream -force ./bitstreams/config_ocp_rw_reg_implement
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/T431 input patmos_inst_0/core/execute/T431/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/T431 input patmos_inst_0/core/execute/T431/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulHLReg_reg input patmos_inst_0/core/execute/mulHLReg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulHLReg_reg input patmos_inst_0/core/execute/mulHLReg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLHReg_reg input patmos_inst_0/core/execute/mulLHReg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLHReg_reg input patmos_inst_0/core/execute/mulLHReg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLLReg_reg input patmos_inst_0/core/execute/mulLLReg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLLReg_reg input patmos_inst_0/core/execute/mulLLReg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP patmos_inst_0/core/execute/mulHLReg_reg output patmos_inst_0/core/execute/mulHLReg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP patmos_inst_0/core/execute/mulLHReg_reg output patmos_inst_0/core/execute/mulLHReg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP patmos_inst_0/core/execute/mulLLReg_reg output patmos_inst_0/core/execute/mulLLReg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP patmos_inst_0/core/execute/T431 multiplier stage patmos_inst_0/core/execute/T431/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/pll_clk3_out on the ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock/mem_reg_i_1__1_n_0) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock_1/T131) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 55 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_ocp_rw_reg" Reconfigurable Module "ocp_rw_reg_inst_0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstreams/config_ocp_rw_reg_implement.bit...
Process Partition "pblock_ocp_rw_reg"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_ocp_rw_reg" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1211872 bits.
Writing bitstream ./bitstreams/config_ocp_rw_reg_implement_pblock_ocp_rw_reg_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb 23 16:44:32 2017. For additional details about this file, please refer to the WebTalk help file at /home/lpez/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
1369 Infos, 691 Warnings, 9 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 7985 ; free virtual = 19362
	#HD: Parsing log file "./bitstreams/config_ocp_rw_reg_implement.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:40s   | 16:43:52 Thu Feb 23 2017  | config_ocp_rw_reg_implement                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	INFO: Skipping partial BIN file generation for Configuration config_ocp_rw_reg_implement.
	#HD: Parsing log file "./bitstreams/temp.log":


	#HD: Running write_bitstream on config_ocp_rw_reg_n_import
Command: open_checkpoint ./implement/config_ocp_rw_reg_n_import/patmos_top_route_design.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 7977 ; free virtual = 19362
INFO: [Netlist 29-17] Analyzing 748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_early.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_early.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/xdc/nexys4ddr.xdc:8]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top.xdc]
Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_late.xdc]
Finished Parsing XDC File [/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/.Xil/Vivado-14371-comp-nblpez/dcp/patmos_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 7947 ; free virtual = 19362
Restored from archive | CPU: 0.770000 secs | Memory: 20.598320 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 7947 ; free virtual = 19362
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 126 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
	#HD: Parsing log file "./bitstreams/open_checkpoint_config_ocp_rw_reg_n_import.log":
	CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.


Command: write_bitstream -force ./bitstreams/config_ocp_rw_reg_n_import
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/T431 input patmos_inst_0/core/execute/T431/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/T431 input patmos_inst_0/core/execute/T431/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulHLReg_reg input patmos_inst_0/core/execute/mulHLReg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulHLReg_reg input patmos_inst_0/core/execute/mulHLReg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLHReg_reg input patmos_inst_0/core/execute/mulLHReg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLHReg_reg input patmos_inst_0/core/execute/mulLHReg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLLReg_reg input patmos_inst_0/core/execute/mulLLReg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP patmos_inst_0/core/execute/mulLLReg_reg input patmos_inst_0/core/execute/mulLLReg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP patmos_inst_0/core/execute/mulHLReg_reg output patmos_inst_0/core/execute/mulHLReg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP patmos_inst_0/core/execute/mulLHReg_reg output patmos_inst_0/core/execute/mulLHReg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP patmos_inst_0/core/execute/mulLLReg_reg output patmos_inst_0/core/execute/mulLLReg_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP patmos_inst_0/core/execute/T431 multiplier stage patmos_inst_0/core/execute/T431/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/pll_clk3_out on the ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of ddr2_ctrl_inst_0/u_ddr2_ctrl_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_0_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/exReg_memOp_hword_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_4/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_5/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_6/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_0/ram_reg_1_7/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_0/we_a) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_0/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_1/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_2/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3 has an input control pin recon_buffer_comp/tdp_sc_bram_comp_1/ram_reg_0_3/WEA[0] (net: recon_buffer_comp/tdp_sc_bram_comp_1/exReg_memOp_byte_reg[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock/mem_reg_i_1__1_n_0) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[10] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[6]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[11] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[7]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[12] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[8]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[4] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[0]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[5] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[1]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[6] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[2]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[7] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[3]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[8] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[4]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ADDRBWRADDR[9] (net: patmos_inst_0/core/dcache/sc/MemBlock_1/ADDRBWRADDR[5]) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg has an input control pin patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg/ENARDEN (net: patmos_inst_0/core/dcache/sc/MemBlock_1/T131) which is driven by a register (recon_buffer_comp/ocp_to_bram_comp_0/SResp_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 55 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_ocp_rw_reg" Reconfigurable Module "ocp_rw_reg_inst_0"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstreams/config_ocp_rw_reg_n_import.bit...
Process Partition "pblock_ocp_rw_reg"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_ocp_rw_reg" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1211872 bits.
Writing bitstream ./bitstreams/config_ocp_rw_reg_n_import_pblock_ocp_rw_reg_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb 23 16:45:14 2017. For additional details about this file, please refer to the WebTalk help file at /home/lpez/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
1385 Infos, 746 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 3333.555 ; gain = 0.000 ; free physical = 7983 ; free virtual = 19344
	#HD: Parsing log file "./bitstreams/config_ocp_rw_reg_n_import.log":



| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                       |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
| write_bitstream     | 00h:00m:42s   | 16:44:33 Thu Feb 23 2017  | config_ocp_rw_reg_n_import                                        |
| ------------------- | ------------- | ------------------------- | ----------------------------------------------------------------- |
	INFO: Skipping partial BIN file generation for Configuration config_ocp_rw_reg_n_import.
	#HD: Parsing log file "./bitstreams/temp.log":


start_gui
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:55:00
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFC9A
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/bitstreams/config_ocp_rw_reg_implement.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/bitstreams/config_ocp_rw_reg_implement_pblock_ocp_rw_reg_partial.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/bitstreams/config_ocp_rw_reg_n_import_pblock_ocp_rw_reg_partial.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {/home/lpez/t-crest/reconfig/build/nexys4ddr-recon/bitstreams/config_ocp_rw_reg_implement_pblock_ocp_rw_reg_partial.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A3FFC9A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFC9A
current_project Project(2)
close_project
current_project Project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 10:12:01 2017...
