Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 26 17:25:14 2024
| Host         : FEONIXY-WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             163 |           57 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |              64 |           39 |
| Yes          | Yes                   | No                     |              14 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------+----------------------+------------------+----------------+--------------+
|     Clock Signal     |                 Enable Signal                |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------+----------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | BTNR_IBUF                                    | BTNC_IBUF            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | BTNL_IBUF                                    | mips/dp/alureg/SR[0] |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/alureg/E[0]                          | BTNC_IBUF            |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | memd/io/led[11]_i_1_n_0                      |                      |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | mips/cu/maindec/E[0]                         | BTNC_IBUF            |               23 |             32 |         1.39 |
|  CLK100MHZ_IBUF_BUFG | mips/cu/maindec/FSM_onehot_state_reg[7]_0[0] | BTNC_IBUF            |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | mips/cu/maindec/FSM_onehot_state_reg[7]_0[5] |                      |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | mips/cu/maindec/writeEnable__0               |                      |               11 |             88 |         8.00 |
|  CLK100MHZ_IBUF_BUFG |                                              | BTNC_IBUF            |               57 |            163 |         2.86 |
+----------------------+----------------------------------------------+----------------------+------------------+----------------+--------------+


