Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: toplevel_p2xh.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel_p2xh.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel_p2xh"
Output Format                      : NGC
Target Device                      : xc3s50a-4-vq100

---- Source Options
Use New Parser                     : YES
Top Module Name                    : toplevel_p2xh
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\video_defs.vhd" into library work
Parsing package <video_defs>.
Parsing package body <video_defs>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\dvienc_defs.vhd" into library work
Parsing package <dvienc_defs>.
Parsing package body <dvienc_defs>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\TMDS_encoder.vhd" into library work
Parsing entity <TDMS_encoder>.
Parsing architecture <Behavioral> of entity <tdms_encoder>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\SPDIF_Encoder.vhd" into library work
Parsing entity <SPDIF_Encoder>.
Parsing architecture <Behavioral> of entity <spdif_encoder>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\infoframe_rom.vhd" into library work
Parsing entity <infoframe_rom>.
Parsing architecture <Behavioral> of entity <infoframe_rom>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\i2s_decoder.vhd" into library work
Parsing entity <i2s_decoder>.
Parsing architecture <Behavioral> of entity <i2s_decoder>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\edvi_ucode.vhd" into library work
Parsing entity <edvi_ucode>.
Parsing architecture <Behavioral> of entity <edvi_ucode>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\delayline_unsigned.vhd" into library work
Parsing entity <delayline_unsigned>.
Parsing architecture <Behavioral> of entity <delayline_unsigned>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\delayline_bool.vhd" into library work
Parsing entity <delayline_bool>.
Parsing architecture <Behavioral> of entity <delayline_bool>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\Deglitcher.vhd" into library work
Parsing entity <Deglitcher>.
Parsing architecture <Behavioral> of entity <deglitcher>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\component_defs.vhd" into library work
Parsing package <component_defs>.
Parsing package body <component_defs>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\aux_encoder.vhd" into library work
Parsing entity <aux_encoder>.
Parsing architecture <Behavioral> of entity <aux_encoder>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\aux_ecc2.vhd" into library work
Parsing entity <aux_ecc2>.
Parsing architecture <Behavioral> of entity <aux_ecc2>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\aux_ecc1.vhd" into library work
Parsing entity <aux_ecc1>.
Parsing architecture <Behavioral> of entity <aux_ecc1>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\gcdv_decoder.vhd" into library work
Parsing entity <gcdv_decoder>.
Parsing architecture <Behavioral> of entity <gcdv_decoder>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\dvid.vhd" into library work
Parsing entity <dvid>.
Parsing architecture <Behavioral> of entity <dvid>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" into library work
Parsing entity <convert_yuv_to_rgb>.
Parsing architecture <Behavioral> of entity <convert_yuv_to_rgb>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_422_to_444.vhd" into library work
Parsing entity <convert_422_to_444>.
Parsing architecture <Behavioral> of entity <convert_422_to_444>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\ClockGen.vhd" into library work
Parsing entity <ClockGen>.
Parsing architecture <Behavioral> of entity <clockgen>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\Blanking_Regenerator_Fixed.vhd" into library work
Parsing entity <Blanking_Regenerator_Fixed>.
Parsing architecture <Behavioral> of entity <blanking_regenerator_fixed>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\audio_spdif.vhd" into library work
Parsing entity <audio_spdif>.
Parsing architecture <Behavioral> of entity <audio_spdif>.
Parsing VHDL file "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\toplevel_p2xh.vhd" into library work
Parsing entity <toplevel_p2xh>.
Parsing architecture <Behavioral> of entity <toplevel_p2xh>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel_p2xh> (architecture <Behavioral>) from library <work>.

Elaborating entity <dvid> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <edvi_ucode> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\edvi_ucode.vhd" Line 70. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\edvi_ucode.vhd" Line 80. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\edvi_ucode.vhd" Line 613. Case statement is complete. others clause is never selected

Elaborating entity <infoframe_rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <TDMS_encoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <aux_encoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <aux_ecc1> (architecture <Behavioral>) from library <work>.

Elaborating entity <aux_ecc2> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockGen> (architecture <Behavioral>) from library <work>.

Elaborating entity <audio_spdif> (architecture <Behavioral>) from library <work>.

Elaborating entity <Deglitcher> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <i2s_decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <SPDIF_Encoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <gcdv_decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <convert_422_to_444> (architecture <Behavioral>) from library <work>.

Elaborating entity <delayline_unsigned> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <delayline_bool> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Blanking_Regenerator_Fixed> (architecture <Behavioral>) from library <work>.

Elaborating entity <convert_yuv_to_rgb> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" Line 83: Using initial value ('0','0','1','0','0','1','0','1','0','1','0') for yscale since it is never assigned
WARNING:HDLCompiler:871 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" Line 84: Using initial value ('0','1','0','0','0','0') for yshift since it is never assigned
WARNING:HDLCompiler:871 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" Line 85: Using initial value ('0','0','1','1','0','0','1','1','0','0','1') for rscale since it is never assigned
WARNING:HDLCompiler:871 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" Line 86: Using initial value ('0','0','0','1','1','0','1','0','0','0','0') for grscale since it is never assigned
WARNING:HDLCompiler:871 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" Line 87: Using initial value ('0','0','0','0','1','1','0','0','1','0','0') for gbscale since it is never assigned
WARNING:HDLCompiler:871 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd" Line 88: Using initial value ('0','1','0','0','0','0','0','0','1','0','1') for bscale since it is never assigned

Elaborating entity <delayline_bool> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel_p2xh>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\toplevel_p2xh.vhd".
INFO:Xst:3210 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\toplevel_p2xh.vhd" line 170: Output port <Locked> of the instance <Inst_ClockGen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\toplevel_p2xh.vhd" line 223: Output port <VideoOut_CSync> of the instance <Inst_yuv_to_rgb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\toplevel_p2xh.vhd" line 223: Output port <VideoOut_IsEvenField> of the instance <Inst_yuv_to_rgb> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <prev_30khz>.
    Found 1-bit register for signal <prev_pal>.
    Found 1-bit register for signal <prev_progressive>.
    Found 1-bit register for signal <prev_vsync>.
    Found 2-bit register for signal <disable_output>.
    Found 1-bit register for signal <VGA_VSync>.
    Found 1-bit register for signal <VGA_HSync>.
    Found 8-bit register for signal <VGA_Red>.
    Found 8-bit register for signal <VGA_Green>.
    Found 8-bit register for signal <VGA_Blue>.
    Found 1-bit register for signal <VGA_Blank>.
    Found 1-bit register for signal <pixel_clk_en_27>.
    Found 2-bit subtractor for signal <GND_7_o_GND_7_o_sub_3_OUT<1:0>> created at line 262.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <toplevel_p2xh> synthesized.

Synthesizing Unit <dvid>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\dvid.vhd".
        Invert_Red = true
        Invert_Green = true
        Invert_Blue = true
        Invert_Clock = true
    Found 10-bit register for signal <latched_green>.
    Found 10-bit register for signal <latched_blue>.
    Found 8-bit register for signal <red_delay<0>>.
    Found 8-bit register for signal <red_delay<1>>.
    Found 8-bit register for signal <red_delay<2>>.
    Found 8-bit register for signal <red_delay<3>>.
    Found 8-bit register for signal <red_delay<4>>.
    Found 8-bit register for signal <red_delay<5>>.
    Found 8-bit register for signal <red_delay<6>>.
    Found 8-bit register for signal <red_delay<7>>.
    Found 8-bit register for signal <red_delay<8>>.
    Found 8-bit register for signal <red_delay<9>>.
    Found 8-bit register for signal <red_delay<10>>.
    Found 8-bit register for signal <green_delay<0>>.
    Found 8-bit register for signal <green_delay<1>>.
    Found 8-bit register for signal <green_delay<2>>.
    Found 8-bit register for signal <green_delay<3>>.
    Found 8-bit register for signal <green_delay<4>>.
    Found 8-bit register for signal <green_delay<5>>.
    Found 8-bit register for signal <green_delay<6>>.
    Found 8-bit register for signal <green_delay<7>>.
    Found 8-bit register for signal <green_delay<8>>.
    Found 8-bit register for signal <green_delay<9>>.
    Found 8-bit register for signal <green_delay<10>>.
    Found 8-bit register for signal <blue_delay<0>>.
    Found 8-bit register for signal <blue_delay<1>>.
    Found 8-bit register for signal <blue_delay<2>>.
    Found 8-bit register for signal <blue_delay<3>>.
    Found 8-bit register for signal <blue_delay<4>>.
    Found 8-bit register for signal <blue_delay<5>>.
    Found 8-bit register for signal <blue_delay<6>>.
    Found 8-bit register for signal <blue_delay<7>>.
    Found 8-bit register for signal <blue_delay<8>>.
    Found 8-bit register for signal <blue_delay<9>>.
    Found 8-bit register for signal <blue_delay<10>>.
    Found 11-bit register for signal <hsync_delay>.
    Found 11-bit register for signal <vsync_delay>.
    Found 11-bit register for signal <blank_delay>.
    Found 8-bit register for signal <red_d>.
    Found 8-bit register for signal <green_d>.
    Found 8-bit register for signal <blue_d>.
    Found 1-bit register for signal <hsync_d>.
    Found 1-bit register for signal <vsync_d>.
    Found 1-bit register for signal <blank_d>.
    Found 3-bit register for signal <left_en_sync>.
    Found 1-bit register for signal <left_enable>.
    Found 3-bit register for signal <right_en_sync>.
    Found 1-bit register for signal <right_enable>.
    Found 16-bit register for signal <left_buffer>.
    Found 16-bit register for signal <right_buffer>.
    Found 1-bit register for signal <audio_sample_ready>.
    Found 28-bit register for signal <subpacket1_even>.
    Found 28-bit register for signal <subpacket1_odd>.
    Found 28-bit register for signal <subpacket2_even>.
    Found 28-bit register for signal <subpacket2_odd>.
    Found 28-bit register for signal <subpacket3_even>.
    Found 28-bit register for signal <subpacket3_odd>.
    Found 28-bit register for signal <subpacket4_even>.
    Found 28-bit register for signal <subpacket4_odd>.
    Found 24-bit register for signal <packet_header>.
    Found 2-bit register for signal <sample_count>.
    Found 6-bit register for signal <audio_samples_sent>.
    Found 1-bit register for signal <audio_needs_acr>.
    Found 192-bit register for signal <channel_status>.
    Found 8-bit register for signal <channel_bit>.
    Found 1-bit register for signal <seq_active>.
    Found 1-bit register for signal <seq_start>.
    Found 9-bit register for signal <seq_address>.
    Found 2-bit register for signal <video_state>.
    Found 1-bit register for signal <aux_ready>.
    Found 3-bit register for signal <ifr_prevselect>.
    Found 3-bit register for signal <ifr_select>.
    Found 3-bit register for signal <per_frame_packets>.
    Found 2-bit register for signal <ifr_frame>.
    Found 5-bit register for signal <ifr_addr>.
    Found 10-bit register for signal <shift_red>.
    Found 10-bit register for signal <shift_green>.
    Found 10-bit register for signal <shift_blue>.
    Found 10-bit register for signal <shift_clock>.
    Found 10-bit register for signal <latched_red>.
    Found finite state machine <FSM_0> for signal <video_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_pixel (rising_edge)                        |
    | Power Up State     | vs_video_data                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <n0697> created at line 371.
    Found 5-bit adder for signal <PWR_9_o_GND_9_o_add_36_OUT> created at line 373.
    Found 2-bit adder for signal <sample_count[1]_GND_9_o_add_39_OUT> created at line 377.
    Found 6-bit adder for signal <audio_samples_sent[5]_GND_9_o_add_41_OUT> created at line 382.
    Found 9-bit adder for signal <seq_address[8]_GND_9_o_add_59_OUT> created at line 403.
    Found 2-bit adder for signal <ifr_frame[1]_GND_9_o_add_83_OUT> created at line 1241.
    Found 5-bit adder for signal <ifr_addr[4]_GND_9_o_add_132_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_45_OUT<7:0>> created at line 390.
    Found 3-bit subtractor for signal <GND_9_o_GND_9_o_sub_64_OUT<2:0>> created at line 429.
    Found 5 bit to 32 bit decoder compact to one-hot for signal <n0519> created at line 371
    Found 5 bit to 32 bit decoder compact to one-hot for signal <n0521> created at line 373
    Found 10-bit 4-to-1 multiplexer for signal <seq_encmode[1]_GND_9_o_wide_mux_11_OUT> created at line 263.
    Found 10-bit 3-to-1 multiplexer for signal <seq_encmode[1]_GND_9_o_wide_mux_12_OUT> created at line 263.
    Found 10-bit 4-to-1 multiplexer for signal <seq_encmode[1]_auxenc_blue[9]_wide_mux_13_OUT> created at line 263.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 920 D-type flip-flop(s).
	inferred  77 Multiplexer(s).
	inferred   2 Decoder(s).
	inferred   1 Finite State Machine(s).
Unit <dvid> synthesized.

Synthesizing Unit <edvi_ucode>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\edvi_ucode.vhd".
    Found 11-bit register for signal <data>.
    Found 4x2-bit Read Only RAM for signal <Enc_Mode>
    Found 512x11-bit Read Only RAM for signal <Address[8]_GND_10_o_wide_mux_4_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <edvi_ucode> synthesized.

Synthesizing Unit <infoframe_rom>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\infoframe_rom.vhd".
    Found 9-bit register for signal <Data>.
    Found 1024x9-bit Read Only RAM for signal <Address[9]_GND_11_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <infoframe_rom> synthesized.

Synthesizing Unit <TDMS_encoder>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\TMDS_encoder.vhd".
    Found 4-bit register for signal <dc_bias>.
    Found 10-bit register for signal <encoded>.
    Found 4-bit adder for signal <n0154> created at line 56.
    Found 4-bit adder for signal <n0157> created at line 56.
    Found 4-bit adder for signal <n0160> created at line 56.
    Found 4-bit adder for signal <n0163> created at line 56.
    Found 4-bit adder for signal <n0166> created at line 56.
    Found 4-bit adder for signal <n0169> created at line 56.
    Found 4-bit adder for signal <ones> created at line 56.
    Found 4-bit adder for signal <n0174> created at line 70.
    Found 4-bit adder for signal <n0177> created at line 70.
    Found 4-bit adder for signal <n0180> created at line 70.
    Found 4-bit adder for signal <n0183> created at line 70.
    Found 4-bit adder for signal <n0186> created at line 70.
    Found 4-bit adder for signal <n0189> created at line 70.
    Found 4-bit adder for signal <n0192> created at line 70.
    Found 4-bit adder for signal <data_word_disparity> created at line 70.
    Found 4-bit adder for signal <dc_bias[3]_data_word_disparity[3]_add_23_OUT> created at line 93.
    Found 4-bit adder for signal <dc_bias[3]_GND_14_o_add_27_OUT> created at line 101.
    Found 4-bit adder for signal <GND_14_o_data_word_disparity[3]_add_30_OUT> created at line 104.
    Found 4-bit subtractor for signal <GND_14_o_GND_14_o_sub_25_OUT<3:0>> created at line 96.
    Found 4-bit subtractor for signal <GND_14_o_GND_14_o_sub_29_OUT<3:0>> created at line 101.
    Found 4-bit subtractor for signal <n0201> created at line 0.
    Found 4-bit comparator greater for signal <GND_14_o_ones[3]_LessThan_9_o> created at line 62
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <TDMS_encoder> synthesized.

Synthesizing Unit <aux_encoder>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\aux_encoder.vhd".
    Found 10-bit register for signal <EncData>.
    Found 16x10-bit Read Only RAM for signal <Data[3]_PWR_16_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <aux_encoder> synthesized.

Synthesizing Unit <aux_ecc1>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\aux_ecc1.vhd".
    Found 1-bit register for signal <DataOut>.
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <aux_ecc1> synthesized.

Synthesizing Unit <aux_ecc2>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\aux_ecc2.vhd".
    Found 2-bit register for signal <DataOut>.
    Found 8-bit register for signal <reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <aux_ecc2> synthesized.

Synthesizing Unit <ClockGen>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\ClockGen.vhd".
    Summary:
	no macro.
Unit <ClockGen> synthesized.

Synthesizing Unit <audio_spdif>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\audio_spdif.vhd".
    Set property "KEEP = TRUE" for signal <clocken_spdif>.
    Found 1-bit register for signal <clocken_spdif>.
    Found 11-bit register for signal <clock_counter>.
    Found 12-bit adder for signal <n0027> created at line 126.
    Found 11-bit subtractor for signal <BUS_0001_GND_36_o_sub_5_OUT<10:0>> created at line 126.
    Found 11-bit subtractor for signal <clock_counter[10]_GND_36_o_sub_6_OUT<10:0>> created at line 129.
    Found 11-bit comparator greater for signal <GND_36_o_clock_counter[10]_LessThan_3_o> created at line 125
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <audio_spdif> synthesized.

Synthesizing Unit <Deglitcher>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\Deglitcher.vhd".
        SyncBits = 3
        CompareBits = 2
    Found 1-bit register for signal <Output>.
    Found 5-bit register for signal <syncer>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <Deglitcher> synthesized.

Synthesizing Unit <i2s_decoder>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\i2s_decoder.vhd".
    Found 1-bit register for signal <RightEnable>.
    Found 1-bit register for signal <prev_bclk>.
    Found 1-bit register for signal <prev_lrclk>.
    Found 16-bit register for signal <Left>.
    Found 16-bit register for signal <Right>.
    Found 16-bit register for signal <shifter>.
    Found 1-bit register for signal <LeftEnable>.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <i2s_decoder> synthesized.

Synthesizing Unit <SPDIF_Encoder>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\SPDIF_Encoder.vhd".
    Found 16-bit register for signal <shifter>.
    Found 1-bit register for signal <bit_phase>.
    Found 1-bit register for signal <parity>.
    Found 4-bit register for signal <shifter_bits>.
    Found 3-bit register for signal <shift_state>.
    Found 1-bit register for signal <current_channel>.
    Found 1-bit register for signal <channel_status>.
    Found 8-bit register for signal <subcode_bit>.
    Found 1-bit register for signal <spdif_out>.
    Found finite state machine <FSM_1> for signal <shift_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 20                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | Clock (rising_edge)                            |
    | Reset              | _n0142 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | shift_preamble                                 |
    | Power Up State     | shift_preamble                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_39_o_GND_39_o_sub_6_OUT<3:0>> created at line 102.
    Found 8-bit subtractor for signal <GND_39_o_GND_39_o_sub_10_OUT<7:0>> created at line 150.
    Found 16-bit 5-to-1 multiplexer for signal <shift_state[2]_X_22_o_wide_mux_15_OUT> created at line 105.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SPDIF_Encoder> synthesized.

Synthesizing Unit <gcdv_decoder>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\gcdv_decoder.vhd".
    Found 8-bit register for signal <current_y>.
    Found 1-bit register for signal <in_blanking>.
    Found 2-bit register for signal <modecounter>.
    Found 1-bit register for signal <input_30khz>.
    Found 8-bit register for signal <current_flags>.
    Found 8-bit register for signal <current_cbcr>.
    Found 1-bit register for signal <PixelClockEnable>.
    Found 8-bit register for signal <Video_PixelY>.
    Found 8-bit register for signal <Video_PixelCbCr>.
    Found 1-bit register for signal <Video_CurrentIsCb>.
    Found 1-bit register for signal <Video_Blanking>.
    Found 1-bit register for signal <Video_HSync>.
    Found 1-bit register for signal <Video_VSync>.
    Found 1-bit register for signal <Video_CSync>.
    Found 1-bit register for signal <Video_IsEvenField>.
    Found 1-bit register for signal <Video_IsProgressive>.
    Found 1-bit register for signal <Video_IsPAL>.
    Found 1-bit register for signal <Video_Is30kHz>.
    Found 1-bit register for signal <prev_csel>.
    Found 2-bit adder for signal <modecounter[1]_GND_40_o_add_2_OUT> created at line 95.
    Found 2-bit comparator greater for signal <modecounter[1]_PWR_36_o_LessThan_2_o> created at line 87
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <gcdv_decoder> synthesized.

Synthesizing Unit <convert_422_to_444>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_422_to_444.vhd".
    Found 8-bit register for signal <prev_cr>.
    Found 8-bit register for signal <prev_cb>.
    Found 8-bit register for signal <VideoOut_PixelCb>.
    Found 8-bit register for signal <VideoOut_PixelCr>.
    Found 8-bit register for signal <current_cr>.
    Found 8-bit register for signal <current_cb>.
    Found 9-bit adder for signal <n0036> created at line 77.
    Found 9-bit adder for signal <n0037> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <convert_422_to_444> synthesized.

Synthesizing Unit <delayline_unsigned>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\delayline_unsigned.vhd".
        Delayticks = 3
        Width = 8
    Found 8-bit register for signal <delayline<2>>.
    Found 8-bit register for signal <delayline<1>>.
    Found 8-bit register for signal <delayline<0>>.
    Found 8-bit register for signal <Output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delayline_unsigned> synthesized.

Synthesizing Unit <delayline_bool_1>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\delayline_bool.vhd".
        Delayticks = 3
    Found 3-bit register for signal <delayline>.
    Found 1-bit register for signal <Output>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <delayline_bool_1> synthesized.

Synthesizing Unit <Blanking_Regenerator_Fixed>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\Blanking_Regenerator_Fixed.vhd".
    Found 8-bit register for signal <VideoOut_PixelCb>.
    Found 8-bit register for signal <VideoOut_PixelCr>.
    Found 1-bit register for signal <VideoOut_Blanking>.
    Found 1-bit register for signal <VideoOut_HSync>.
    Found 1-bit register for signal <VideoOut_VSync>.
    Found 1-bit register for signal <VideoOut_CSync>.
    Found 1-bit register for signal <VideoOut_IsEvenField>.
    Found 1-bit register for signal <VideoOut_IsProgressive>.
    Found 1-bit register for signal <VideoOut_IsPAL>.
    Found 1-bit register for signal <VideoOut_Is30kHz>.
    Found 1-bit register for signal <prev_hsync>.
    Found 1-bit register for signal <prev_vsync>.
    Found 10-bit register for signal <current_pixel>.
    Found 10-bit register for signal <current_line>.
    Found 1-bit register for signal <seen_vsync>.
    Found 8-bit register for signal <hor_active_start>.
    Found 10-bit register for signal <hor_active_end>.
    Found 6-bit register for signal <vert_active_start>.
    Found 10-bit register for signal <vert_active_end>.
    Found 1-bit register for signal <hblank_state>.
    Found 1-bit register for signal <vblank_state>.
    Found 8-bit register for signal <VideoOut_PixelY>.
    Found 10-bit adder for signal <current_pixel[9]_GND_44_o_add_0_OUT> created at line 129.
    Found 10-bit adder for signal <current_line[9]_GND_44_o_add_2_OUT> created at line 138.
    Found 10-bit comparator equal for signal <GND_44_o_current_pixel[9]_equal_18_o> created at line 181
    Found 10-bit comparator equal for signal <hor_active_end[9]_current_pixel[9]_equal_19_o> created at line 183
    Found 10-bit comparator equal for signal <GND_44_o_current_line[9]_equal_20_o> created at line 192
    Found 10-bit comparator equal for signal <vert_active_end[9]_current_line[9]_equal_21_o> created at line 194
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  91 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <Blanking_Regenerator_Fixed> synthesized.

Synthesizing Unit <convert_yuv_to_rgb>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\convert_yuv_to_rgb.vhd".
    Found 19-bit register for signal <rtemp>.
    Found 19-bit register for signal <gtempr>.
    Found 19-bit register for signal <gtempb>.
    Found 19-bit register for signal <btemp>.
    Found 19-bit register for signal <rsum>.
    Found 19-bit register for signal <gsumtemp>.
    Found 19-bit register for signal <bsum>.
    Found 8-bit register for signal <rout>.
    Found 19-bit register for signal <gsum>.
    Found 8-bit register for signal <bout>.
    Found 8-bit register for signal <VideoOut_PixelR>.
    Found 8-bit register for signal <VideoOut_PixelG>.
    Found 8-bit register for signal <VideoOut_PixelB>.
    Found 19-bit register for signal <ystore>.
    Found 19-bit adder for signal <GND_45_o_GND_45_o_add_2_OUT> created at line 134.
    Found 19-bit adder for signal <ystore[18]_rtemp[18]_add_7_OUT> created at line 142.
    Found 11-bit adder for signal <ystore[18]_GND_45_o_add_9_OUT> created at line 142.
    Found 19-bit adder for signal <ystore[18]_btemp[18]_add_11_OUT> created at line 144.
    Found 11-bit adder for signal <ystore[18]_GND_45_o_add_13_OUT> created at line 144.
    Found 11-bit adder for signal <gsumtemp[18]_GND_45_o_add_20_OUT> created at line 148.
    Found 9-bit subtractor for signal <GND_45_o_GND_45_o_sub_1_OUT<8:0>> created at line 134.
    Found 19-bit subtractor for signal <ystore[18]_gtempr[18]_sub_11_OUT<18:0>> created at line 143.
    Found 19-bit subtractor for signal <gsumtemp[18]_gtempb[18]_sub_19_OUT<18:0>> created at line 148.
    Found 9x10-bit multiplier for signal <n0143> created at line 134.
    Found 10x8-bit multiplier for signal <GND_45_o_VideoIn_PixelCr[7]_MuLt_3_OUT> created at line 136.
    Found 9x8-bit multiplier for signal <GND_45_o_VideoIn_PixelCr[7]_MuLt_4_OUT> created at line 137.
    Found 8x8-bit multiplier for signal <GND_45_o_VideoIn_PixelCb[7]_MuLt_5_OUT> created at line 138.
    Found 11x8-bit multiplier for signal <GND_45_o_VideoIn_PixelCb[7]_MuLt_6_OUT> created at line 139.
    Found 19-bit comparator greater for signal <GND_45_o_rsum[18]_LessThan_15_o> created at line 111
    Found 19-bit comparator greater for signal <rsum[18]_GND_45_o_LessThan_16_o> created at line 113
    Found 19-bit comparator greater for signal <GND_45_o_bsum[18]_LessThan_22_o> created at line 111
    Found 19-bit comparator greater for signal <bsum[18]_GND_45_o_LessThan_23_o> created at line 113
    Found 19-bit comparator greater for signal <GND_45_o_gsum[18]_LessThan_26_o> created at line 111
    Found 19-bit comparator greater for signal <gsum[18]_GND_45_o_LessThan_27_o> created at line 113
    Summary:
	inferred   5 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 211 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <convert_yuv_to_rgb> synthesized.

Synthesizing Unit <delayline_bool_2>.
    Related source file is "C:\xilimux_projects\hdmi\gcdv_hdmi_audio\delayline_bool.vhd".
        Delayticks = 4
    Found 4-bit register for signal <delayline>.
    Found 1-bit register for signal <Output>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delayline_bool_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x9-bit single-port Read Only RAM                  : 1
 16x10-bit single-port Read Only RAM                   : 3
 4x2-bit single-port Read Only RAM                     : 1
 512x11-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 5
 10x8-bit multiplier                                   : 1
 10x9-bit multiplier                                   : 1
 11x8-bit multiplier                                   : 1
 8x8-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 88
 10-bit adder                                          : 2
 11-bit adder                                          : 3
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 19-bit adder                                          : 3
 19-bit subtractor                                     : 2
 2-bit adder                                           : 3
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 51
 4-bit addsub                                          : 3
 4-bit subtractor                                      : 7
 5-bit adder                                           : 3
 6-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 219
 1-bit register                                        : 66
 10-bit register                                       : 17
 11-bit register                                       : 5
 16-bit register                                       : 6
 19-bit register                                       : 9
 192-bit register                                      : 1
 2-bit register                                        : 9
 24-bit register                                       : 1
 28-bit register                                       : 8
 3-bit register                                        : 10
 4-bit register                                        : 9
 5-bit register                                        : 4
 6-bit register                                        : 2
 8-bit register                                        : 70
 9-bit register                                        : 2
# Comparators                                          : 15
 10-bit comparator equal                               : 4
 11-bit comparator greater                             : 1
 19-bit comparator greater                             : 6
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 3
# Multiplexers                                         : 169
 1-bit 2-to-1 multiplexer                              : 102
 10-bit 2-to-1 multiplexer                             : 13
 10-bit 3-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 5-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 6
# Decoders                                             : 2
 1-of-32 decoder                                       : 2
# FSMs                                                 : 2
# Xors                                                 : 86
 1-bit xor17                                           : 2
 1-bit xor2                                            : 84

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Inst_CSyncDelay> is unconnected in block <Inst_422_to_444>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_FieldDelay> is unconnected in block <Inst_422_to_444>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_CSyncDelay> is unconnected in block <Inst_yuv_to_rgb>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Inst_FieldDelay> is unconnected in block <Inst_yuv_to_rgb>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <VideoOut_VSync> in Unit <Inst_Reblanking> is equivalent to the following FF/Latch, which will be removed : <prev_vsync> 
INFO:Xst:2261 - The FF/Latch <hor_active_start_3> in Unit <Inst_Reblanking> is equivalent to the following 4 FFs/Latches, which will be removed : <hor_active_start_4> <hor_active_start_5> <hor_active_start_6> <hor_active_end_3> 
INFO:Xst:2261 - The FF/Latch <hor_active_start_0> in Unit <Inst_Reblanking> is equivalent to the following 4 FFs/Latches, which will be removed : <hor_active_end_0> <hor_active_end_6> <hor_active_end_8> <hor_active_end_9> 
INFO:Xst:2261 - The FF/Latch <hor_active_start_2> in Unit <Inst_Reblanking> is equivalent to the following 3 FFs/Latches, which will be removed : <hor_active_end_2> <hor_active_end_5> <hor_active_end_7> 
INFO:Xst:2261 - The FF/Latch <hor_active_start_1> in Unit <Inst_Reblanking> is equivalent to the following 3 FFs/Latches, which will be removed : <hor_active_start_7> <hor_active_end_1> <hor_active_end_4> 
INFO:Xst:2261 - The FF/Latch <VideoOut_HSync> in Unit <Inst_Reblanking> is equivalent to the following FF/Latch, which will be removed : <prev_hsync> 
INFO:Xst:2261 - The FF/Latch <rsum_10> in Unit <Inst_yuv_to_rgb> is equivalent to the following 8 FFs/Latches, which will be removed : <rsum_11> <rsum_12> <rsum_13> <rsum_14> <rsum_15> <rsum_16> <rsum_17> <rsum_18> 
INFO:Xst:2261 - The FF/Latch <gtempr_16> in Unit <Inst_yuv_to_rgb> is equivalent to the following 2 FFs/Latches, which will be removed : <gtempr_17> <gtempr_18> 
INFO:Xst:2261 - The FF/Latch <rtemp_17> in Unit <Inst_yuv_to_rgb> is equivalent to the following FF/Latch, which will be removed : <rtemp_18> 
INFO:Xst:2261 - The FF/Latch <bsum_10> in Unit <Inst_yuv_to_rgb> is equivalent to the following 8 FFs/Latches, which will be removed : <bsum_11> <bsum_12> <bsum_13> <bsum_14> <bsum_15> <bsum_16> <bsum_17> <bsum_18> 
INFO:Xst:2261 - The FF/Latch <gsum_10> in Unit <Inst_yuv_to_rgb> is equivalent to the following 8 FFs/Latches, which will be removed : <gsum_11> <gsum_12> <gsum_13> <gsum_14> <gsum_15> <gsum_16> <gsum_17> <gsum_18> 
INFO:Xst:2261 - The FF/Latch <gtempb_15> in Unit <Inst_yuv_to_rgb> is equivalent to the following 3 FFs/Latches, which will be removed : <gtempb_16> <gtempb_17> <gtempb_18> 
WARNING:Xst:1293 - FF/Latch <hor_active_start_0> has a constant value of 1 in block <Inst_Reblanking>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hor_active_start_2> has a constant value of 0 in block <Inst_Reblanking>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <current_flags_2> of sequential type is unconnected in block <Inst_GCVideo>.
WARNING:Xst:2677 - Node <current_flags_3> of sequential type is unconnected in block <Inst_GCVideo>.
WARNING:Xst:2677 - Node <current_flags_6> of sequential type is unconnected in block <Inst_GCVideo>.
WARNING:Xst:2677 - Node <current_flags_7> of sequential type is unconnected in block <Inst_GCVideo>.

Synthesizing (advanced) Unit <Blanking_Regenerator_Fixed>.
The following registers are absorbed into counter <current_pixel>: 1 register on signal <current_pixel>.
The following registers are absorbed into counter <current_line>: 1 register on signal <current_line>.
Unit <Blanking_Regenerator_Fixed> synthesized (advanced).

Synthesizing (advanced) Unit <SPDIF_Encoder>.
The following registers are absorbed into counter <shifter_bits>: 1 register on signal <shifter_bits>.
The following registers are absorbed into counter <subcode_bit>: 1 register on signal <subcode_bit>.
Unit <SPDIF_Encoder> synthesized (advanced).

Synthesizing (advanced) Unit <TDMS_encoder>.
The following registers are absorbed into accumulator <dc_bias>: 1 register on signal <dc_bias>.
	The following adders/subtractors are grouped into adder tree <Madd_data_word_disparity_Madd1> :
 	<Madd_n0177_Madd> in block <TDMS_encoder>, 	<Madd_n0183_Madd> in block <TDMS_encoder>, 	<Madd_n0189_Madd> in block <TDMS_encoder>, 	<Madd_data_word_disparity_Madd> in block <TDMS_encoder>.
	The following adders/subtractors are grouped into adder tree <Madd_ones_Madd1> :
 	<Madd_n0160_Madd> in block <TDMS_encoder>, 	<Madd_n0166_Madd> in block <TDMS_encoder>, 	<Madd_ones_Madd> in block <TDMS_encoder>.
Unit <TDMS_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <aux_encoder>.
INFO:Xst:3231 - The small RAM <Mram_Data[3]_PWR_16_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aux_encoder> synthesized (advanced).

Synthesizing (advanced) Unit <convert_yuv_to_rgb>.
	Found pipelined multiplier on signal <GND_45_o_VideoIn_PixelCb[7]_MuLt_6_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_45_o_VideoIn_PixelCb[7]_MuLt_5_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_45_o_VideoIn_PixelCr[7]_MuLt_3_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <GND_45_o_VideoIn_PixelCr[7]_MuLt_4_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <convert_yuv_to_rgb> synthesized (advanced).

Synthesizing (advanced) Unit <dvid>.
The following registers are absorbed into counter <channel_bit>: 1 register on signal <channel_bit>.
The following registers are absorbed into counter <per_frame_packets>: 1 register on signal <per_frame_packets>.
The following registers are absorbed into counter <sample_count>: 1 register on signal <sample_count>.
The following registers are absorbed into counter <audio_samples_sent>: 1 register on signal <audio_samples_sent>.
The following registers are absorbed into counter <ifr_frame>: 1 register on signal <ifr_frame>.
The following registers are absorbed into counter <ifr_addr>: 1 register on signal <ifr_addr>.
Unit <dvid> synthesized (advanced).

Synthesizing (advanced) Unit <edvi_ucode>.
INFO:Xst:3231 - The small RAM <Mram_Enc_Mode> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data<10:9>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Enc_Mode>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_Address[8]_GND_10_o_wide_mux_4_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 11-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     enA            | connected to signal <ClockEnable>   | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <edvi_ucode> synthesized (advanced).

Synthesizing (advanced) Unit <gcdv_decoder>.
The following registers are absorbed into counter <modecounter>: 1 register on signal <modecounter>.
Unit <gcdv_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <infoframe_rom>.
INFO:Xst:3226 - The RAM <Mram_Address[9]_GND_11_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <Data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     enA            | connected to signal <ClockEnable>   | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <infoframe_rom> synthesized (advanced).

Synthesizing (advanced) Unit <toplevel_p2xh>.
The following registers are absorbed into counter <disable_output>: 1 register on signal <disable_output>.
Unit <toplevel_p2xh> synthesized (advanced).
WARNING:Xst:2677 - Node <current_flags_2> of sequential type is unconnected in block <gcdv_decoder>.
WARNING:Xst:2677 - Node <current_flags_3> of sequential type is unconnected in block <gcdv_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x9-bit single-port block Read Only RAM            : 1
 16x10-bit single-port distributed Read Only RAM       : 3
 4x2-bit single-port distributed Read Only RAM         : 1
 512x11-bit single-port block Read Only RAM            : 1
# Multipliers                                          : 5
 10x8-bit registered multiplier                        : 1
 10x9-bit multiplier                                   : 1
 11x8-bit registered multiplier                        : 1
 8x8-bit registered multiplier                         : 1
 9x8-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 31
 11-bit adder                                          : 4
 11-bit subtractor                                     : 1
 19-bit adder                                          : 3
 19-bit subtractor                                     : 2
 4-bit adder                                           : 9
 4-bit subtractor                                      : 6
 5-bit adder                                           : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Adder Trees                                          : 6
 4-bit / 4-inputs adder tree                           : 6
# Counters                                             : 12
 10-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 3
 3-bit down counter                                    : 1
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 3
 4-bit updown loadable accumulator                     : 3
# Registers                                            : 1520
 Flip-Flops                                            : 1520
# Comparators                                          : 15
 10-bit comparator equal                               : 4
 11-bit comparator greater                             : 1
 19-bit comparator greater                             : 6
 2-bit comparator greater                              : 1
 4-bit comparator greater                              : 3
# Multiplexers                                         : 203
 1-bit 2-to-1 multiplexer                              : 150
 10-bit 2-to-1 multiplexer                             : 13
 10-bit 3-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 5-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 28-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 6
# Decoders                                             : 2
 1-of-32 decoder                                       : 2
# FSMs                                                 : 2
# Xors                                                 : 86
 1-bit xor17                                           : 2
 1-bit xor2                                            : 84

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hor_active_end_0> has a constant value of 1 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_end_2> has a constant value of 0 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_end_5> has a constant value of 0 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_end_6> has a constant value of 1 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_end_7> has a constant value of 0 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_end_8> has a constant value of 1 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_end_9> has a constant value of 1 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_start_0> has a constant value of 1 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hor_active_start_2> has a constant value of 0 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <prev_vsync> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following FF/Latch, which will be removed : <VideoOut_VSync> 
INFO:Xst:2261 - The FF/Latch <hor_active_end_3> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following 4 FFs/Latches, which will be removed : <hor_active_start_3> <hor_active_start_4> <hor_active_start_5> <hor_active_start_6> 
INFO:Xst:2261 - The FF/Latch <hor_active_end_1> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following 3 FFs/Latches, which will be removed : <hor_active_end_4> <hor_active_start_1> <hor_active_start_7> 
INFO:Xst:2261 - The FF/Latch <prev_hsync> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following FF/Latch, which will be removed : <VideoOut_HSync> 
INFO:Xst:2261 - The FF/Latch <rsum_10> in Unit <convert_yuv_to_rgb> is equivalent to the following 8 FFs/Latches, which will be removed : <rsum_11> <rsum_12> <rsum_13> <rsum_14> <rsum_15> <rsum_16> <rsum_17> <rsum_18> 
INFO:Xst:2261 - The FF/Latch <bsum_10> in Unit <convert_yuv_to_rgb> is equivalent to the following 8 FFs/Latches, which will be removed : <bsum_11> <bsum_12> <bsum_13> <bsum_14> <bsum_15> <bsum_16> <bsum_17> <bsum_18> 
INFO:Xst:2261 - The FF/Latch <gsum_10> in Unit <convert_yuv_to_rgb> is equivalent to the following 8 FFs/Latches, which will be removed : <gsum_11> <gsum_12> <gsum_13> <gsum_14> <gsum_15> <gsum_16> <gsum_17> <gsum_18> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_Audio/Inst_SPDIFEnc/FSM_1> on signal <shift_state[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 shift_preamble | 000
 shift_prefix   | 001
 shift_sample   | 010
 shift_status   | 011
 shift_parity   | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_DVI/FSM_0> on signal <video_state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 vs_video_pre  | 00
 vs_video_data | 01
 vs_aux        | 10
 vs_blanking   | 11
---------------------------
WARNING:Xst:1293 - FF/Latch <vert_active_end_7> has a constant value of 0 in block <Blanking_Regenerator_Fixed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mmult_GND_45_o_VideoIn_PixelCb[7]_MuLt_5_OUT_15> (without init value) has a constant value of 0 in block <convert_yuv_to_rgb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_GND_45_o_VideoIn_PixelCb[7]_MuLt_5_OUT_14> (without init value) has a constant value of 0 in block <convert_yuv_to_rgb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_GND_45_o_VideoIn_PixelCr[7]_MuLt_4_OUT_16> (without init value) has a constant value of 0 in block <convert_yuv_to_rgb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_GND_45_o_VideoIn_PixelCr[7]_MuLt_4_OUT_15> (without init value) has a constant value of 0 in block <convert_yuv_to_rgb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_GND_45_o_VideoIn_PixelCr[7]_MuLt_4_OUT_14> (without init value) has a constant value of 0 in block <convert_yuv_to_rgb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mmult_GND_45_o_VideoIn_PixelCr[7]_MuLt_4_OUT_13> (without init value) has a constant value of 0 in block <convert_yuv_to_rgb>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vert_active_start_5> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following FF/Latch, which will be removed : <vert_active_end_9> 
INFO:Xst:2261 - The FF/Latch <hor_active_end_1> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following FF/Latch, which will be removed : <vert_active_end_5> 
INFO:Xst:2261 - The FF/Latch <vert_active_start_0> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following 4 FFs/Latches, which will be removed : <vert_active_start_3> <vert_active_end_0> <vert_active_end_3> <vert_active_end_6> 
INFO:Xst:2261 - The FF/Latch <vert_active_start_1> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following 3 FFs/Latches, which will be removed : <vert_active_start_4> <vert_active_end_1> <vert_active_end_8> 
INFO:Xst:2261 - The FF/Latch <vert_active_start_2> in Unit <Blanking_Regenerator_Fixed> is equivalent to the following FF/Latch, which will be removed : <vert_active_end_2> 

Optimizing unit <delayline_unsigned> ...

Optimizing unit <toplevel_p2xh> ...

Optimizing unit <gcdv_decoder> ...

Optimizing unit <ClockGen> ...

Optimizing unit <audio_spdif> ...

Optimizing unit <Deglitcher> ...

Optimizing unit <i2s_decoder> ...

Optimizing unit <SPDIF_Encoder> ...

Optimizing unit <convert_422_to_444> ...

Optimizing unit <Blanking_Regenerator_Fixed> ...

Optimizing unit <convert_yuv_to_rgb> ...

Optimizing unit <dvid> ...

Optimizing unit <TDMS_encoder> ...

Optimizing unit <aux_encoder> ...

Optimizing unit <aux_ecc1> ...

Optimizing unit <aux_ecc2> ...
WARNING:Xst:2677 - Node <Inst_GCVideo/Video_IsEvenField> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_GCVideo/Video_CSync> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_GCVideo/current_flags_7> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_GCVideo/current_flags_6> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_CSyncDelay/delayline_0> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_CSyncDelay/delayline_1> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_CSyncDelay/delayline_2> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_CSyncDelay/Output> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_FieldDelay/delayline_0> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_FieldDelay/delayline_1> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_FieldDelay/delayline_2> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_422_to_444/Inst_FieldDelay/Output> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_Reblanking/VideoOut_IsEvenField> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_Reblanking/VideoOut_CSync> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_CSyncDelay/delayline_0> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_CSyncDelay/delayline_1> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_CSyncDelay/delayline_2> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_CSyncDelay/delayline_3> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_CSyncDelay/Output> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_FieldDelay/delayline_0> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_FieldDelay/delayline_1> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_FieldDelay/delayline_2> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_FieldDelay/delayline_3> of sequential type is unconnected in block <toplevel_p2xh>.
WARNING:Xst:2677 - Node <Inst_yuv_to_rgb/Inst_FieldDelay/Output> of sequential type is unconnected in block <toplevel_p2xh>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <prev_30khz> in Unit <toplevel_p2xh> is equivalent to the following FF/Latch, which will be removed : <Inst_Reblanking/VideoOut_Is30kHz> 
INFO:Xst:2261 - The FF/Latch <prev_progressive> in Unit <toplevel_p2xh> is equivalent to the following FF/Latch, which will be removed : <Inst_Reblanking/VideoOut_IsProgressive> 
INFO:Xst:2261 - The FF/Latch <prev_vsync> in Unit <toplevel_p2xh> is equivalent to the following FF/Latch, which will be removed : <Inst_422_to_444/Inst_VSyncDelay/delayline_0> 
INFO:Xst:2261 - The FF/Latch <prev_pal> in Unit <toplevel_p2xh> is equivalent to the following FF/Latch, which will be removed : <Inst_Reblanking/VideoOut_IsPAL> 
Found area constraint ratio of 100 (+ 5) on block toplevel_p2xh, actual ratio is 162.
Optimizing block <toplevel_p2xh> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <toplevel_p2xh>, final ratio is 144.
INFO:Xst:2261 - The FF/Latch <Inst_GCVideo/Video_Blanking> in Unit <toplevel_p2xh> is equivalent to the following 8 FFs/Latches, which will be removed : <Inst_GCVideo/Video_PixelY_7_BRB1> <Inst_GCVideo/Video_PixelY_6_BRB1> <Inst_GCVideo/Video_PixelY_5_BRB1> <Inst_GCVideo/Video_PixelY_4_BRB0> <Inst_GCVideo/Video_PixelY_3_BRB1> <Inst_GCVideo/Video_PixelY_2_BRB1> <Inst_GCVideo/Video_PixelY_1_BRB1> <Inst_GCVideo/Video_PixelY_0_BRB1> 
INFO:Xst:2261 - The FF/Latch <Inst_422_to_444/Inst_BlankingDelay/delayline_0> in Unit <toplevel_p2xh> is equivalent to the following 8 FFs/Latches, which will be removed : <Inst_422_to_444/Inst_LumaDelay/delayline_0_7_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_0_6_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_0_5_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_0_4_BRB0> <Inst_422_to_444/Inst_LumaDelay/delayline_0_3_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_0_2_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_0_1_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_0_0_BRB1> 
INFO:Xst:2261 - The FF/Latch <Inst_422_to_444/Inst_BlankingDelay/delayline_1> in Unit <toplevel_p2xh> is equivalent to the following 8 FFs/Latches, which will be removed : <Inst_422_to_444/Inst_LumaDelay/delayline_1_7_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_1_6_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_1_5_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_1_4_BRB0> <Inst_422_to_444/Inst_LumaDelay/delayline_1_3_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_1_2_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_1_1_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_1_0_BRB1> 
INFO:Xst:2261 - The FF/Latch <Inst_422_to_444/Inst_BlankingDelay/delayline_2> in Unit <toplevel_p2xh> is equivalent to the following 8 FFs/Latches, which will be removed : <Inst_422_to_444/Inst_LumaDelay/delayline_2_7_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_2_6_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_2_5_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_2_4_BRB0> <Inst_422_to_444/Inst_LumaDelay/delayline_2_3_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_2_2_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_2_1_BRB1> <Inst_422_to_444/Inst_LumaDelay/delayline_2_0_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <toplevel_p2xh> :
	Register(s) Inst_422_to_444/Inst_HSyncDelay/delayline_0 has(ve) been backward balanced into : Inst_422_to_444/Inst_HSyncDelay/delayline_0_BRB0.
	Register(s) Inst_422_to_444/Inst_HSyncDelay/delayline_1 has(ve) been backward balanced into : Inst_422_to_444/Inst_HSyncDelay/delayline_1_BRB0.
	Register(s) Inst_422_to_444/Inst_HSyncDelay/delayline_2 has(ve) been backward balanced into : Inst_422_to_444/Inst_HSyncDelay/delayline_2_BRB0.
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_0 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_0_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_1 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_1_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_2 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_2_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_3 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_3_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_4 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_4_BRB1.
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_5 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_5_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_6 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_6_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_0_7 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_0_7_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_0 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_0_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_1 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_1_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_2 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_2_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_3 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_3_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_4 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_4_BRB1.
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_5 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_5_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_6 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_6_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_1_7 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_1_7_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_0 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_0_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_1 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_1_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_2 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_2_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_3 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_3_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_4 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_4_BRB1.
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_5 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_5_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_6 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_6_BRB0 .
	Register(s) Inst_422_to_444/Inst_LumaDelay/delayline_2_7 has(ve) been backward balanced into : Inst_422_to_444/Inst_LumaDelay/delayline_2_7_BRB0 .
	Register(s) Inst_Audio/clock_counter_10 has(ve) been backward balanced into : Inst_Audio/clock_counter_10_BRB1 Inst_Audio/clock_counter_10_BRB2 Inst_Audio/clock_counter_10_BRB4 Inst_Audio/clock_counter_10_BRB5 Inst_Audio/clock_counter_10_BRB8 .
	Register(s) Inst_Audio/clock_counter_7 has(ve) been backward balanced into : Inst_Audio/clock_counter_7_BRB1 Inst_Audio/clock_counter_7_BRB2.
	Register(s) Inst_Audio/clock_counter_8 has(ve) been backward balanced into : Inst_Audio/clock_counter_8_BRB1 .
	Register(s) Inst_Audio/clock_counter_9 has(ve) been backward balanced into : Inst_Audio/clock_counter_9_BRB0 Inst_Audio/clock_counter_9_BRB3 Inst_Audio/clock_counter_9_BRB4 Inst_Audio/clock_counter_9_BRB5 Inst_Audio/clock_counter_9_BRB6.
	Register(s) Inst_DVI/ECC_header/reg_0 has(ve) been backward balanced into : Inst_DVI/ECC_header/reg_0_BRB0 Inst_DVI/ECC_header/reg_0_BRB1 Inst_DVI/ECC_header/reg_0_BRB2.
	Register(s) Inst_DVI/ECC_header/reg_1 has(ve) been backward balanced into : Inst_DVI/ECC_header/reg_1_BRB0 Inst_DVI/ECC_header/reg_1_BRB1 Inst_DVI/ECC_header/reg_1_BRB2.
	Register(s) Inst_DVI/ECC_header/reg_2 has(ve) been backward balanced into : Inst_DVI/ECC_header/reg_2_BRB0 Inst_DVI/ECC_header/reg_2_BRB1 Inst_DVI/ECC_header/reg_2_BRB2.
	Register(s) Inst_DVI/ECC_header/reg_3 has(ve) been backward balanced into : Inst_DVI/ECC_header/reg_3_BRB0 Inst_DVI/ECC_header/reg_3_BRB1 Inst_DVI/ECC_header/reg_3_BRB2.
	Register(s) Inst_DVI/ECC_header/reg_4 has(ve) been backward balanced into : Inst_DVI/ECC_header/reg_4_BRB0 Inst_DVI/ECC_header/reg_4_BRB1 Inst_DVI/ECC_header/reg_4_BRB2.
	Register(s) Inst_DVI/ECC_subpacket1/reg_0 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket1/reg_0_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket1/reg_1 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket1/reg_1_BRB0 Inst_DVI/ECC_subpacket1/reg_1_BRB1 .
	Register(s) Inst_DVI/ECC_subpacket1/reg_2 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket1/reg_2_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket1/reg_3 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket1/reg_3_BRB0 Inst_DVI/ECC_subpacket1/reg_3_BRB1 .
	Register(s) Inst_DVI/ECC_subpacket2/reg_0 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket2/reg_0_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket2/reg_1 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket2/reg_1_BRB0 Inst_DVI/ECC_subpacket2/reg_1_BRB1 .
	Register(s) Inst_DVI/ECC_subpacket2/reg_2 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket2/reg_2_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket2/reg_3 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket2/reg_3_BRB0 Inst_DVI/ECC_subpacket2/reg_3_BRB1 .
	Register(s) Inst_DVI/ECC_subpacket3/reg_0 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket3/reg_0_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket3/reg_1 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket3/reg_1_BRB0 Inst_DVI/ECC_subpacket3/reg_1_BRB1 .
	Register(s) Inst_DVI/ECC_subpacket3/reg_2 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket3/reg_2_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket3/reg_3 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket3/reg_3_BRB0 Inst_DVI/ECC_subpacket3/reg_3_BRB1 .
	Register(s) Inst_DVI/ECC_subpacket4/reg_0 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket4/reg_0_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket4/reg_1 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket4/reg_1_BRB0 Inst_DVI/ECC_subpacket4/reg_1_BRB1 Inst_DVI/ECC_subpacket4/reg_1_BRB2.
	Register(s) Inst_DVI/ECC_subpacket4/reg_2 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket4/reg_2_BRB0 .
	Register(s) Inst_DVI/ECC_subpacket4/reg_3 has(ve) been backward balanced into : Inst_DVI/ECC_subpacket4/reg_3_BRB0 Inst_DVI/ECC_subpacket4/reg_3_BRB1 Inst_DVI/ECC_subpacket4/reg_3_BRB2.
	Register(s) Inst_DVI/hsync_delay_10 has(ve) been backward balanced into : Inst_DVI/hsync_delay_10_BRB0.
	Register(s) Inst_DVI/hsync_delay_2 has(ve) been backward balanced into : Inst_DVI/hsync_delay_2_BRB0.
	Register(s) Inst_DVI/hsync_delay_3 has(ve) been backward balanced into : Inst_DVI/hsync_delay_3_BRB0.
	Register(s) Inst_DVI/hsync_delay_4 has(ve) been backward balanced into : Inst_DVI/hsync_delay_4_BRB0.
	Register(s) Inst_DVI/hsync_delay_5 has(ve) been backward balanced into : Inst_DVI/hsync_delay_5_BRB0.
	Register(s) Inst_DVI/hsync_delay_6 has(ve) been backward balanced into : Inst_DVI/hsync_delay_6_BRB0.
	Register(s) Inst_DVI/hsync_delay_7 has(ve) been backward balanced into : Inst_DVI/hsync_delay_7_BRB0.
	Register(s) Inst_DVI/hsync_delay_8 has(ve) been backward balanced into : Inst_DVI/hsync_delay_8_BRB0.
	Register(s) Inst_DVI/hsync_delay_9 has(ve) been backward balanced into : Inst_DVI/hsync_delay_9_BRB0.
	Register(s) Inst_DVI/shift_blue_2 has(ve) been backward balanced into : Inst_DVI/shift_blue_2_BRB1 Inst_DVI/shift_blue_2_BRB2.
	Register(s) Inst_DVI/shift_blue_3 has(ve) been backward balanced into : Inst_DVI/shift_blue_3_BRB1 Inst_DVI/shift_blue_3_BRB2.
	Register(s) Inst_DVI/shift_blue_4 has(ve) been backward balanced into : Inst_DVI/shift_blue_4_BRB1 Inst_DVI/shift_blue_4_BRB2.
	Register(s) Inst_DVI/shift_blue_5 has(ve) been backward balanced into : Inst_DVI/shift_blue_5_BRB1 Inst_DVI/shift_blue_5_BRB2.
	Register(s) Inst_DVI/shift_blue_6 has(ve) been backward balanced into : Inst_DVI/shift_blue_6_BRB1 Inst_DVI/shift_blue_6_BRB2.
	Register(s) Inst_DVI/shift_blue_7 has(ve) been backward balanced into : Inst_DVI/shift_blue_7_BRB1 Inst_DVI/shift_blue_7_BRB2.
	Register(s) Inst_DVI/shift_blue_8 has(ve) been backward balanced into : Inst_DVI/shift_blue_8_BRB1.
	Register(s) Inst_DVI/shift_blue_9 has(ve) been backward balanced into : Inst_DVI/shift_blue_9_BRB0 Inst_DVI/shift_blue_9_BRB1.
	Register(s) Inst_DVI/shift_green_2 has(ve) been backward balanced into : Inst_DVI/shift_green_2_BRB1 Inst_DVI/shift_green_2_BRB2.
	Register(s) Inst_DVI/shift_green_3 has(ve) been backward balanced into : Inst_DVI/shift_green_3_BRB1 Inst_DVI/shift_green_3_BRB2.
	Register(s) Inst_DVI/shift_green_4 has(ve) been backward balanced into : Inst_DVI/shift_green_4_BRB1 Inst_DVI/shift_green_4_BRB2.
	Register(s) Inst_DVI/shift_green_5 has(ve) been backward balanced into : Inst_DVI/shift_green_5_BRB1 Inst_DVI/shift_green_5_BRB2.
	Register(s) Inst_DVI/shift_green_6 has(ve) been backward balanced into : Inst_DVI/shift_green_6_BRB1 Inst_DVI/shift_green_6_BRB2.
	Register(s) Inst_DVI/shift_green_7 has(ve) been backward balanced into : Inst_DVI/shift_green_7_BRB1 Inst_DVI/shift_green_7_BRB2.
	Register(s) Inst_DVI/shift_green_8 has(ve) been backward balanced into : Inst_DVI/shift_green_8_BRB1.
	Register(s) Inst_DVI/shift_green_9 has(ve) been backward balanced into : Inst_DVI/shift_green_9_BRB1.
	Register(s) Inst_DVI/shift_red_2 has(ve) been backward balanced into : Inst_DVI/shift_red_2_BRB1 Inst_DVI/shift_red_2_BRB2.
	Register(s) Inst_DVI/shift_red_3 has(ve) been backward balanced into : Inst_DVI/shift_red_3_BRB1 Inst_DVI/shift_red_3_BRB2.
	Register(s) Inst_DVI/shift_red_4 has(ve) been backward balanced into : Inst_DVI/shift_red_4_BRB1 Inst_DVI/shift_red_4_BRB2.
	Register(s) Inst_DVI/shift_red_5 has(ve) been backward balanced into : Inst_DVI/shift_red_5_BRB1 Inst_DVI/shift_red_5_BRB2.
	Register(s) Inst_DVI/shift_red_6 has(ve) been backward balanced into : Inst_DVI/shift_red_6_BRB1 Inst_DVI/shift_red_6_BRB2.
	Register(s) Inst_DVI/shift_red_7 has(ve) been backward balanced into : Inst_DVI/shift_red_7_BRB1 Inst_DVI/shift_red_7_BRB2.
	Register(s) Inst_DVI/shift_red_8 has(ve) been backward balanced into : Inst_DVI/shift_red_8_BRB1.
	Register(s) Inst_DVI/shift_red_9 has(ve) been backward balanced into : Inst_DVI/shift_red_9_BRB1.
	Register(s) Inst_DVI/vsync_delay_10 has(ve) been backward balanced into : Inst_DVI/vsync_delay_10_BRB0.
	Register(s) Inst_DVI/vsync_delay_2 has(ve) been backward balanced into : Inst_DVI/vsync_delay_2_BRB0.
	Register(s) Inst_DVI/vsync_delay_3 has(ve) been backward balanced into : Inst_DVI/vsync_delay_3_BRB0.
	Register(s) Inst_DVI/vsync_delay_4 has(ve) been backward balanced into : Inst_DVI/vsync_delay_4_BRB0.
	Register(s) Inst_DVI/vsync_delay_5 has(ve) been backward balanced into : Inst_DVI/vsync_delay_5_BRB0.
	Register(s) Inst_DVI/vsync_delay_6 has(ve) been backward balanced into : Inst_DVI/vsync_delay_6_BRB0.
	Register(s) Inst_DVI/vsync_delay_7 has(ve) been backward balanced into : Inst_DVI/vsync_delay_7_BRB0.
	Register(s) Inst_DVI/vsync_delay_8 has(ve) been backward balanced into : Inst_DVI/vsync_delay_8_BRB0.
	Register(s) Inst_DVI/vsync_delay_9 has(ve) been backward balanced into : Inst_DVI/vsync_delay_9_BRB0.
	Register(s) Inst_GCVideo/Video_HSync has(ve) been backward balanced into : Inst_GCVideo/Video_HSync_BRB0.
	Register(s) Inst_GCVideo/Video_PixelY_0 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_0_BRB0 .
	Register(s) Inst_GCVideo/Video_PixelY_1 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_1_BRB0 .
	Register(s) Inst_GCVideo/Video_PixelY_2 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_2_BRB0 .
	Register(s) Inst_GCVideo/Video_PixelY_3 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_3_BRB0 .
	Register(s) Inst_GCVideo/Video_PixelY_4 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_4_BRB1.
	Register(s) Inst_GCVideo/Video_PixelY_5 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_5_BRB0 .
	Register(s) Inst_GCVideo/Video_PixelY_6 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_6_BRB0 .
	Register(s) Inst_GCVideo/Video_PixelY_7 has(ve) been backward balanced into : Inst_GCVideo/Video_PixelY_7_BRB0 .
	Register(s) Inst_Reblanking/VideoOut_Blanking has(ve) been backward balanced into : Inst_Reblanking/VideoOut_Blanking_BRB0 Inst_Reblanking/VideoOut_Blanking_BRB1.
	Register(s) Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_0 has(ve) been backward balanced into : Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_0_BRB0 Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_0_BRB1.
	Register(s) Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_1 has(ve) been backward balanced into : Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_1_BRB0 Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_1_BRB1.
	Register(s) Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_2 has(ve) been backward balanced into : Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_2_BRB0 Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_2_BRB1.
	Register(s) Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_3 has(ve) been backward balanced into : Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_3_BRB0 Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_3_BRB1.
	Register(s) VGA_HSync has(ve) been backward balanced into : VGA_HSync_BRB0.
	Register(s) VGA_VSync has(ve) been backward balanced into : VGA_VSync_BRB0.
Unit <toplevel_p2xh> processed.

Final Macro Processing ...

Processing Unit <toplevel_p2xh> :
	Found 4-bit shift register for signal <Inst_Audio/Deglitch_AData/syncer_3>.
	Found 4-bit shift register for signal <Inst_Audio/Deglitch_LRClock/syncer_3>.
	Found 4-bit shift register for signal <Inst_Audio/Deglitch_BClock/syncer_3>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_VSyncDelay/Output>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_BlankingDelay/delayline_2>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_7>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_6>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_5>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_4>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_3>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_2>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_1>.
	Found 12-bit shift register for signal <Inst_DVI/blue_d_0>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_7>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_6>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_5>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_4>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_3>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_2>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_1>.
	Found 12-bit shift register for signal <Inst_DVI/red_d_0>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_7>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_6>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_5>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_4>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_3>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_2>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_1>.
	Found 12-bit shift register for signal <Inst_DVI/green_d_0>.
	Found 192-bit shift register for signal <Inst_DVI/channel_status_0>.
	Found 2-bit shift register for signal <Inst_DVI/left_en_sync_1>.
	Found 2-bit shift register for signal <Inst_DVI/right_en_sync_1>.
	Found 11-bit shift register for signal <Inst_DVI/blank_delay_0>.
	Found 6-bit shift register for signal <VGA_VSync_BRB0>.
	Found 6-bit shift register for signal <VGA_HSync_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_7_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_6_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_5_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_4_BRB1>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_3_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_2_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_1_BRB0>.
	Found 2-bit shift register for signal <Inst_GCVideo/Video_PixelY_0_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket4/reg_3_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket4/reg_3_BRB1>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket4/reg_3_BRB2>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket4/reg_2_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket3/reg_3_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket3/reg_3_BRB1>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket3/reg_2_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket2/reg_3_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket2/reg_3_BRB1>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket2/reg_2_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket1/reg_3_BRB0>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket1/reg_3_BRB1>.
	Found 2-bit shift register for signal <Inst_DVI/ECC_subpacket1/reg_2_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_HSyncDelay/delayline_2_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_7_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_6_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_5_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_4_BRB1>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_3_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_2_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_1_BRB0>.
	Found 3-bit shift register for signal <Inst_422_to_444/Inst_LumaDelay/delayline_2_0_BRB0>.
	Found 5-bit shift register for signal <Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_3_BRB0>.
	Found 5-bit shift register for signal <Inst_yuv_to_rgb/Inst_BlankingDelay/delayline_3_BRB1>.
	Found 5-bit shift register for signal <Inst_DVI/ECC_header/reg_4_BRB0>.
	Found 5-bit shift register for signal <Inst_DVI/ECC_header/reg_4_BRB1>.
	Found 5-bit shift register for signal <Inst_DVI/ECC_header/reg_4_BRB2>.
	Found 9-bit shift register for signal <Inst_DVI/hsync_delay_2_BRB0>.
	Found 9-bit shift register for signal <Inst_DVI/vsync_delay_2_BRB0>.
Unit <toplevel_p2xh> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 961
 Flip-Flops                                            : 961
# Shift Registers                                      : 72
 11-bit shift register                                 : 1
 12-bit shift register                                 : 24
 192-bit shift register                                : 1
 2-bit shift register                                  : 23
 3-bit shift register                                  : 11
 4-bit shift register                                  : 3
 5-bit shift register                                  : 5
 6-bit shift register                                  : 2
 9-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : toplevel_p2xh.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1696
#      GND                         : 1
#      INV                         : 57
#      LUT1                        : 65
#      LUT2                        : 250
#      LUT2_D                      : 6
#      LUT2_L                      : 1
#      LUT3                        : 323
#      LUT3_D                      : 10
#      LUT3_L                      : 4
#      LUT4                        : 442
#      LUT4_D                      : 58
#      LUT4_L                      : 32
#      MULT_AND                    : 2
#      MUXCY                       : 194
#      MUXF5                       : 44
#      MUXF6                       : 3
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 202
# FlipFlops/Latches                : 1037
#      FD                          : 79
#      FDE                         : 602
#      FDR                         : 6
#      FDRE                        : 313
#      FDRS                        : 2
#      FDRSE                       : 27
#      FDSE                        : 4
#      ODDR2                       : 4
# RAMS                             : 2
#      RAMB16BWE                   : 2
# Shift Registers                  : 83
#      SRL16E                      : 72
#      SRLC16E                     : 11
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 19
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 2
#      OBUFTDS                     : 4
# DCMs                             : 2
#      DCM_SP                      : 2
# MULTs                            : 3
#      MULT18X18SIO                : 3

Device utilization summary:
---------------------------

Selected Device : 3s50avq100-4 

 Number of Slices:                      844  out of    704   119% (*) 
 Number of Slice Flip Flops:           1037  out of   1408    73%  
 Number of 4 input LUTs:               1331  out of   1408    94%  
    Number used as logic:              1248
    Number used as Shift registers:      83
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     68    33%  
 Number of BRAMs:                         2  out of      3    66%  
 Number of MULT18X18SIOs:                 3  out of      3   100%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          2  out of      2   100%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
VClockN                            | DCM_SP:CLK2X           | 940   |
VClockN                            | DCM_SP:CLKFX           | 121   |
VClockN                            | DCM_SP:CLKFX           | 63    |
VClockN                            | DCM_SP:CLKFX180        | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 39.294ns (Maximum Frequency: 25.449MHz)
   Minimum input arrival time before clock: 4.439ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'VClockN'
  Clock period: 39.294ns (frequency: 25.449MHz)
  Total number of paths / destination ports: 372977 / 2555
-------------------------------------------------------------------------
Delay:               6.549ns (Levels of Logic = 10)
  Source:            Inst_Audio/Inst_SPDIFEnc/subcode_bit_0 (FF)
  Destination:       Inst_Audio/Inst_SPDIFEnc/subcode_bit_5 (FF)
  Source Clock:      VClockN falling 6.0X
  Destination Clock: VClockN falling 6.0X

  Data Path: Inst_Audio/Inst_SPDIFEnc/subcode_bit_0 to Inst_Audio/Inst_SPDIFEnc/subcode_bit_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.776  Inst_Audio/Inst_SPDIFEnc/subcode_bit_0 (Inst_Audio/Inst_SPDIFEnc/subcode_bit_0)
     LUT1:I0->O            1   0.648   0.000  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<0>_rt (Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<0> (Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<1> (Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<2> (Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<3> (Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<4> (Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_cy<4>)
     XORCY:CI->O           2   0.844   0.527  Inst_Audio/Inst_SPDIFEnc/Mcount_subcode_bit_xor<5> (Inst_Audio/Inst_SPDIFEnc/Result<5>)
     LUT4:I1->O            1   0.643   0.000  Inst_Audio/Inst_SPDIFEnc/subcode_bit_5_dpot3 (Inst_Audio/Inst_SPDIFEnc/subcode_bit_5_dpot3)
     MUXF5:I0->O           1   0.276   0.452  Inst_Audio/Inst_SPDIFEnc/subcode_bit_5_dpot_f5 (Inst_Audio/Inst_SPDIFEnc/subcode_bit_5_dpot)
     LUT3:I2->O            1   0.648   0.000  Inst_Audio/Inst_SPDIFEnc/subcode_bit_5_dpot1 (Inst_Audio/Inst_SPDIFEnc/subcode_bit_5_dpot1)
     FDE:D                     0.252          Inst_Audio/Inst_SPDIFEnc/subcode_bit_5
    ----------------------------------------
    Total                      6.549ns (4.794ns logic, 1.755ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VClockN'
  Total number of paths / destination ports: 81 / 74
-------------------------------------------------------------------------
Offset:              4.439ns (Levels of Logic = 2)
  Source:            CSel (PAD)
  Destination:       Inst_GCVideo/modecounter_1 (FF)
  Destination Clock: VClockN falling 2.0X

  Data Path: CSel to Inst_GCVideo/modecounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.812  CSel_IBUF (CSel_IBUF)
     LUT2:I0->O           28   0.648   1.261  Inst_GCVideo/Mxor_prev_csel_CSel_XOR_122_o_xo<0>1 (Inst_GCVideo/prev_csel_CSel_XOR_122_o)
     FDR:R                     0.869          Inst_GCVideo/modecounter_0
    ----------------------------------------
    Total                      4.439ns (2.366ns logic, 2.073ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VClockN'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            Inst_Audio/Inst_SPDIFEnc/spdif_out (FF)
  Destination:       SPDIF_Out (PAD)
  Source Clock:      VClockN falling 6.0X

  Data Path: Inst_Audio/Inst_SPDIFEnc/spdif_out to SPDIF_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  Inst_Audio/Inst_SPDIFEnc/spdif_out (Inst_Audio/Inst_SPDIFEnc/spdif_out)
     OBUF:I->O                 4.520          SPDIF_Out_OBUF (SPDIF_Out)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            OBUFDS_clock:OB (PAD)
  Destination:       DVI_Clock<1> (PAD)

  Data Path: OBUFDS_clock:OB to DVI_Clock<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OBUFTDS:OB             0   0.000   0.000  OBUFDS_clock (DVI_Clock<1>)
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock VClockN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VClockN        |         |         |   17.713|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 47.56 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 296864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :   40 (   0 filtered)

