TimeQuest Timing Analyzer report for lab3
Sun Nov 06 22:08:44 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 14. Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 15. Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 18. Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 19. Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 20. Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 21. Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 22. Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 23. Slow 1200mV 85C Model Recovery: 'clk'
 24. Slow 1200mV 85C Model Removal: 'clk'
 25. Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 26. Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 27. Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 85C Model Metastability Report
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk'
 44. Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 45. Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 46. Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 47. Slow 1200mV 0C Model Hold: 'clk'
 48. Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 49. Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 50. Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 51. Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 52. Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 53. Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 54. Slow 1200mV 0C Model Recovery: 'clk'
 55. Slow 1200mV 0C Model Removal: 'clk'
 56. Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 57. Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 58. Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Slow 1200mV 0C Model Metastability Report
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk'
 74. Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 75. Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 76. Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 77. Fast 1200mV 0C Model Hold: 'clk'
 78. Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 79. Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 80. Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 81. Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 82. Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 83. Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 84. Fast 1200mV 0C Model Recovery: 'clk'
 85. Fast 1200mV 0C Model Removal: 'clk'
 86. Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 87. Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 88. Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Fast 1200mV 0C Model Metastability Report
 98. Multicorner Timing Analysis Summary
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Board Trace Model Assignments
104. Input Transition Times
105. Signal Integrity Metrics (Slow 1200mv 0c Model)
106. Signal Integrity Metrics (Slow 1200mv 85c Model)
107. Signal Integrity Metrics (Fast 1200mv 0c Model)
108. Setup Transfers
109. Hold Transfers
110. Recovery Transfers
111. Removal Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; lab3                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; clk                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:systemCounter|enARdFF_2:bit0|int_q } ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:systemCounter|enARdFF_2:bit1|int_q } ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:systemCounter|enARdFF_2:bit2|int_q } ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                         ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                 ; Note                                                          ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; 523.56 MHz  ; 250.0 MHz       ; clk                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1265.82 MHz ; 437.64 MHz      ; counter:systemCounter|enARdFF_2:bit2|int_q ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.910 ; -2.466        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.043 ; -0.043        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.081  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.210  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.127 ; -0.153        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.100  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.120  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.445  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit0|int_q ; -4.340 ; -4.340        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -4.249 ; -4.249        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -4.058 ; -4.058        ;
; clk                                        ; -1.662 ; -1.662        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.558 ; -1.558        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.434  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.600  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.695  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -8.140        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.285 ; -1.285        ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                   ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.910 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.828      ;
; -0.788 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.706      ;
; -0.774 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.692      ;
; -0.768 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.686      ;
; -0.724 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.642      ;
; -0.623 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.541      ;
; -0.610 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.528      ;
; -0.555 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.787      ; 2.840      ;
; -0.478 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.396      ;
; -0.456 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.080     ; 1.374      ;
; -0.405 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.967      ; 4.102      ;
; -0.395 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.787      ; 2.680      ;
; -0.336 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.967      ; 4.033      ;
; -0.320 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.967      ; 4.017      ;
; -0.225 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.787      ; 2.510      ;
; -0.212 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.967      ; 3.909      ;
; -0.166 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.967      ; 3.863      ;
; -0.158 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.967      ; 3.855      ;
; -0.131 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.967      ; 3.828      ;
; -0.064 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.967      ; 3.761      ;
; 0.035  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.967      ; 3.662      ;
; 0.039  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.967      ; 3.658      ;
; 0.109  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.967      ; 4.088      ;
; 0.150  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.967      ; 4.047      ;
; 0.191  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.967      ; 4.006      ;
; 0.255  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.967      ; 3.942      ;
; 0.338  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.967      ; 3.859      ;
; 0.356  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.967      ; 3.841      ;
; 0.359  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.967      ; 3.838      ;
; 0.489  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.967      ; 3.708      ;
; 0.502  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.967      ; 3.695      ;
; 0.529  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.967      ; 3.668      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.043 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.023      ; 1.816      ;
; 0.438  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.023      ; 1.835      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.081 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.103      ; 1.772      ;
; 0.493 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.103      ; 1.860      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.210 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.043     ; 0.765      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.127 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.079      ; 3.390      ;
; -0.125 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.079      ; 3.392      ;
; -0.026 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.079      ; 3.491      ;
; -0.001 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.079      ; 3.516      ;
; 0.056  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.079      ; 3.573      ;
; 0.082  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.079      ; 3.599      ;
; 0.083  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.079      ; 3.600      ;
; 0.172  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.079      ; 3.689      ;
; 0.209  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.079      ; 3.726      ;
; 0.290  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.079      ; 3.807      ;
; 0.377  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.079      ; 3.394      ;
; 0.401  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.079      ; 3.418      ;
; 0.403  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.430  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.079      ; 3.447      ;
; 0.517  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.079      ; 3.534      ;
; 0.555  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.079      ; 3.572      ;
; 0.562  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.965      ; 2.233      ;
; 0.582  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.079      ; 3.599      ;
; 0.587  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.079      ; 3.604      ;
; 0.639  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.079      ; 3.656      ;
; 0.640  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.079      ; 3.657      ;
; 0.743  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.965      ; 2.414      ;
; 0.780  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.079      ; 3.797      ;
; 0.884  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.150      ;
; 0.940  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.206      ;
; 0.976  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.965      ; 2.647      ;
; 1.000  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.266      ;
; 1.016  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.282      ;
; 1.091  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.357      ;
; 1.114  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.380      ;
; 1.190  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.456      ;
; 1.228  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.080      ; 1.494      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.100 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.085      ; 1.603      ;
; 0.549 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.085      ; 1.552      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.120 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.169      ; 1.707      ;
; 0.546 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.169      ; 1.633      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.445 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.043      ; 0.674      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.340 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -2.056     ; 2.782      ;
; -4.161 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -2.056     ; 2.603      ;
; -4.065 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -2.056     ; 2.507      ;
; -2.300 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; -0.157     ; 3.161      ;
; -1.345 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.023      ; 3.118      ;
; -1.336 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.023      ; 3.109      ;
; -0.932 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.023      ; 3.205      ;
; -0.875 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.023      ; 3.148      ;
; -0.473 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 1.023      ; 2.246      ;
; -0.043 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 1.023      ; 2.316      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.249 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.965     ; 2.782      ;
; -4.070 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.965     ; 2.603      ;
; -3.974 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.965     ; 2.507      ;
; -2.186 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.043     ; 3.161      ;
; -1.254 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 1.114      ; 3.118      ;
; -1.245 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 1.114      ; 3.109      ;
; -0.841 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 1.114      ; 3.205      ;
; -0.784 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 1.114      ; 3.148      ;
; -0.382 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 1.114      ; 2.246      ;
; 0.048  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 1.114      ; 2.316      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.058 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.976     ; 2.580      ;
; -3.879 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.976     ; 2.401      ;
; -3.801 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.976     ; 2.323      ;
; -2.018 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; -0.077     ; 2.959      ;
; -1.063 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.103      ; 2.916      ;
; -1.054 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.103      ; 2.907      ;
; -0.650 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.103      ; 3.003      ;
; -0.600 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.103      ; 2.953      ;
; -0.197 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 1.103      ; 2.050      ;
; 0.230  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 1.103      ; 2.123      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.662 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.080     ; 2.580      ;
; -1.483 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.080     ; 2.401      ;
; -1.405 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.080     ; 2.323      ;
; -0.674 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.787      ; 2.959      ;
; 0.694  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.967      ; 3.003      ;
; 0.744  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.967      ; 2.953      ;
; 1.281  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.967      ; 2.916      ;
; 1.290  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.967      ; 2.907      ;
; 1.574  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.967      ; 2.123      ;
; 2.147  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.967      ; 2.050      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.558 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 3.079      ; 1.959      ;
; -1.330 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 3.079      ; 2.187      ;
; -0.996 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 3.079      ; 2.021      ;
; -0.956 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 3.079      ; 2.561      ;
; -0.884 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 3.079      ; 2.133      ;
; -0.384 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 3.079      ; 2.633      ;
; 1.007  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.965      ; 2.678      ;
; 1.859  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.080      ; 2.125      ;
; 2.007  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.080      ; 2.273      ;
; 2.151  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.080      ; 2.417      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.434 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.169      ; 2.021      ;
; 0.546 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.169      ; 2.133      ;
; 0.872 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.169      ; 1.959      ;
; 1.046 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.169      ; 2.633      ;
; 1.100 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.169      ; 2.187      ;
; 1.474 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.169      ; 2.561      ;
; 2.437 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.055      ; 2.678      ;
; 4.217 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.798     ; 2.125      ;
; 4.365 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.798     ; 2.273      ;
; 4.509 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.798     ; 2.417      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.600 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.180      ; 2.198      ;
; 0.728 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.180      ; 2.326      ;
; 1.038 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.180      ; 2.136      ;
; 1.216 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.180      ; 2.814      ;
; 1.266 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.180      ; 2.364      ;
; 1.656 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.180      ; 2.754      ;
; 2.632 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.043      ; 2.861      ;
; 4.399 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.787     ; 2.318      ;
; 4.531 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.787     ; 2.450      ;
; 4.675 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.787     ; 2.594      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                        ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.695 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.085      ; 2.198      ;
; 0.823 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.085      ; 2.326      ;
; 1.133 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.085      ; 2.136      ;
; 1.311 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 1.085      ; 2.814      ;
; 1.361 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.085      ; 2.364      ;
; 1.751 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 1.085      ; 2.754      ;
; 2.704 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; -0.029     ; 2.861      ;
; 4.494 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.882     ; 2.318      ;
; 4.626 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.882     ; 2.450      ;
; 4.770 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.882     ; 2.594      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.244  ; 0.464        ; 0.220          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.346  ; 0.534        ; 0.188          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.232  ; 0.452        ; 0.220          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 1.724 ; 2.064 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 4.126 ; 4.494 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 4.126 ; 4.494 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 3.570 ; 3.909 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 3.100 ; 3.489 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 3.391 ; 3.745 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -1.215 ; -1.571 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -2.095 ; -2.462 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -3.155 ; -3.447 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -2.641 ; -2.964 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -2.095 ; -2.462 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -2.386 ; -2.726 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 8.112 ; 8.066 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 7.773 ; 7.648 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 7.904 ; 7.750 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 8.112 ; 8.066 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 8.155 ; 8.111 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 8.155 ; 8.111 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 7.890 ; 7.846 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 7.919 ; 7.980 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 7.339 ; 7.254 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 7.405 ; 7.273 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 7.339 ; 7.254 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 7.558 ; 7.463 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 7.390 ; 7.261 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 7.629 ; 7.485 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 7.390 ; 7.261 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 7.476 ; 7.623 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                          ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                 ; Note                                                          ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; 583.43 MHz  ; 250.0 MHz       ; clk                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1422.48 MHz ; 437.64 MHz      ; counter:systemCounter|enARdFF_2:bit2|int_q ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.714 ; -1.891        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.013  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.110  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.297  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.115 ; -0.122        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.092  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.128  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.398  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit0|int_q ; -3.908 ; -3.908        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -3.831 ; -3.831        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -3.638 ; -3.638        ;
; clk                                        ; -1.403 ; -1.403        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -1.424 ; -1.424        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.392  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.538  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.619  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -8.140        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.285 ; -1.285        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.285 ; -1.285        ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.714 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.641      ;
; -0.630 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.557      ;
; -0.593 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.520      ;
; -0.588 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.515      ;
; -0.558 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.485      ;
; -0.473 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.400      ;
; -0.453 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.640      ; 2.592      ;
; -0.451 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.378      ;
; -0.340 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.267      ;
; -0.315 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.640      ; 2.454      ;
; -0.315 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.695      ; 3.722      ;
; -0.310 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.072     ; 1.237      ;
; -0.246 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.695      ; 3.653      ;
; -0.224 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.695      ; 3.631      ;
; -0.164 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.640      ; 2.303      ;
; -0.156 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.695      ; 3.563      ;
; -0.113 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.695      ; 3.520      ;
; -0.087 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.695      ; 3.494      ;
; -0.086 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.695      ; 3.493      ;
; -0.031 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.695      ; 3.438      ;
; 0.046  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.695      ; 3.361      ;
; 0.065  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.695      ; 3.342      ;
; 0.135  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.695      ; 3.772      ;
; 0.197  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.695      ; 3.710      ;
; 0.204  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.695      ; 3.703      ;
; 0.263  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.695      ; 3.644      ;
; 0.332  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.695      ; 3.575      ;
; 0.335  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.695      ; 3.572      ;
; 0.337  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.695      ; 3.570      ;
; 0.465  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.695      ; 3.442      ;
; 0.486  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.695      ; 3.421      ;
; 0.523  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.695      ; 3.384      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.013 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.918      ; 1.637      ;
; 0.486 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.918      ; 1.664      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.110 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.988      ; 1.610      ;
; 0.524 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.988      ; 1.696      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.297 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.039     ; 0.683      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.115 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.795      ; 3.084      ;
; -0.093 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.795      ; 3.106      ;
; -0.007 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.795      ; 3.192      ;
; -0.004 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.795      ; 3.195      ;
; 0.065  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.795      ; 3.264      ;
; 0.079  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.795      ; 3.278      ;
; 0.086  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.795      ; 3.285      ;
; 0.190  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.795      ; 3.389      ;
; 0.197  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.795      ; 3.396      ;
; 0.309  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.795      ; 3.508      ;
; 0.339  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.795      ; 3.038      ;
; 0.354  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.364  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.795      ; 3.063      ;
; 0.379  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.795      ; 3.078      ;
; 0.522  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.795      ; 3.221      ;
; 0.531  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.795      ; 3.230      ;
; 0.532  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.800      ; 2.023      ;
; 0.533  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.795      ; 3.232      ;
; 0.540  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.795      ; 3.239      ;
; 0.573  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.795      ; 3.272      ;
; 0.580  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.795      ; 3.279      ;
; 0.690  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.800      ; 2.181      ;
; 0.764  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.795      ; 3.463      ;
; 0.782  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.025      ;
; 0.857  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.100      ;
; 0.916  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.159      ;
; 0.931  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.174      ;
; 0.934  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.800      ; 2.425      ;
; 0.979  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.222      ;
; 1.018  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.261      ;
; 1.085  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.328      ;
; 1.122  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.365      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.092 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.974      ; 1.450      ;
; 0.546 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.974      ; 1.404      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.128 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.048      ; 1.560      ;
; 0.557 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.048      ; 1.489      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.398 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.039      ; 0.608      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.908 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.877     ; 2.530      ;
; -3.758 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.877     ; 2.380      ;
; -3.637 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.877     ; 2.259      ;
; -1.973 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; -0.137     ; 2.855      ;
; -1.230 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.918      ; 2.880      ;
; -1.210 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.918      ; 2.860      ;
; -0.758 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.918      ; 2.908      ;
; -0.741 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.918      ; 2.891      ;
; -0.410 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.918      ; 2.060      ;
; 0.033  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.918      ; 2.117      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.831 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.800     ; 2.530      ;
; -3.681 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.800     ; 2.380      ;
; -3.560 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.800     ; 2.259      ;
; -1.875 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.039     ; 2.855      ;
; -1.153 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.995      ; 2.880      ;
; -1.133 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.995      ; 2.860      ;
; -0.681 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.995      ; 2.908      ;
; -0.664 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.995      ; 2.891      ;
; -0.333 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.995      ; 2.060      ;
; 0.110  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.995      ; 2.117      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -3.638 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.807     ; 2.330      ;
; -3.488 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.807     ; 2.180      ;
; -3.408 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.807     ; 2.100      ;
; -1.705 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; -0.067     ; 2.657      ;
; -0.967 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.988      ; 2.687      ;
; -0.947 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.988      ; 2.667      ;
; -0.495 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.988      ; 2.715      ;
; -0.478 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.988      ; 2.698      ;
; -0.147 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.988      ; 1.867      ;
; 0.296  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.988      ; 1.924      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.403 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.072     ; 2.330      ;
; -1.253 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.072     ; 2.180      ;
; -1.173 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.072     ; 2.100      ;
; -0.518 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.640      ; 2.657      ;
; 0.692  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 2.695      ; 2.715      ;
; 0.709  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 2.695      ; 2.698      ;
; 1.220  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 2.695      ; 2.687      ;
; 1.240  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 2.695      ; 2.667      ;
; 1.483  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 2.695      ; 1.924      ;
; 2.040  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 2.695      ; 1.867      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.424 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 2.795      ; 1.775      ;
; -1.232 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 2.795      ; 1.967      ;
; -0.896 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 2.795      ; 2.303      ;
; -0.875 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 2.795      ; 1.824      ;
; -0.766 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 2.795      ; 1.933      ;
; -0.322 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 2.795      ; 2.377      ;
; 0.964  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.800      ; 2.455      ;
; 1.692  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.072      ; 1.935      ;
; 1.817  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.072      ; 2.060      ;
; 1.946  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.072      ; 2.189      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.392 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.048      ; 1.824      ;
; 0.501 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.048      ; 1.933      ;
; 0.843 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.048      ; 1.775      ;
; 0.945 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 1.048      ; 2.377      ;
; 1.035 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.048      ; 1.967      ;
; 1.371 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 1.048      ; 2.303      ;
; 2.231 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.053      ; 2.455      ;
; 3.891 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.647     ; 1.935      ;
; 4.016 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.647     ; 2.060      ;
; 4.145 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -1.647     ; 2.189      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.538 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.055      ; 1.977      ;
; 0.685 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.055      ; 2.124      ;
; 0.989 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.055      ; 1.928      ;
; 1.122 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 1.055      ; 2.561      ;
; 1.181 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.055      ; 2.120      ;
; 1.555 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 1.055      ; 2.494      ;
; 2.401 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.039      ; 2.611      ;
; 4.075 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.640     ; 2.126      ;
; 4.162 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.640     ; 2.213      ;
; 4.291 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -1.640     ; 2.342      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.619 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.974      ; 1.977      ;
; 0.766 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.974      ; 2.124      ;
; 1.070 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.974      ; 1.928      ;
; 1.203 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.974      ; 2.561      ;
; 1.262 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.974      ; 2.120      ;
; 1.636 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.974      ; 2.494      ;
; 2.461 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; -0.021     ; 2.611      ;
; 4.156 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.721     ; 2.126      ;
; 4.243 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.721     ; 2.213      ;
; 4.372 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.721     ; 2.342      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.292  ; 0.510        ; 0.218          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.303  ; 0.489        ; 0.186          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.313  ; 0.499        ; 0.186          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 1.499 ; 1.738 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 3.705 ; 3.942 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 3.705 ; 3.942 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 3.191 ; 3.421 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 2.745 ; 2.999 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 3.025 ; 3.227 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -1.013 ; -1.265 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -1.816 ; -2.061 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -2.776 ; -2.948 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -2.300 ; -2.518 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -1.816 ; -2.061 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -2.073 ; -2.323 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 7.357 ; 7.230 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 7.002 ; 6.908 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 7.101 ; 6.998 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 7.357 ; 7.230 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 7.398 ; 7.276 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 7.398 ; 7.276 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 7.146 ; 7.035 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 7.108 ; 7.243 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 6.630 ; 6.493 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 6.650 ; 6.552 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 6.630 ; 6.493 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 6.839 ; 6.677 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 6.631 ; 6.540 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 6.862 ; 6.743 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 6.631 ; 6.540 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 6.737 ; 6.858 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; clk                                        ; 0.067 ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.269 ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.343 ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.624 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.264 ; -0.889        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.016  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.206  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.972 ; -1.972        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.925 ; -1.925        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.847 ; -1.847        ;
; clk                                        ; -0.295 ; -0.295        ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -0.935 ; -0.935        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.185  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.260  ; 0.000         ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.309  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clk                                        ; -3.000 ; -7.244        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; -1.000 ; -1.000        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; -1.000 ; -1.000        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; -1.000 ; -1.000        ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                   ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.067 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.878      ;
; 0.119 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 0.990      ; 1.358      ;
; 0.137 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.808      ;
; 0.137 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.808      ;
; 0.146 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 0.990      ; 1.331      ;
; 0.151 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.794      ;
; 0.166 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.589      ; 2.015      ;
; 0.178 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.767      ;
; 0.193 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.589      ; 1.988      ;
; 0.199 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.589      ; 1.982      ;
; 0.218 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.727      ;
; 0.227 ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 0.990      ; 1.250      ;
; 0.228 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.589      ; 1.953      ;
; 0.231 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.714      ;
; 0.247 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.589      ; 1.934      ;
; 0.263 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.589      ; 1.918      ;
; 0.274 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.589      ; 1.907      ;
; 0.282 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.663      ;
; 0.292 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.589      ; 1.889      ;
; 0.299 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 1.000        ; -0.042     ; 0.646      ;
; 0.311 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.589      ; 1.870      ;
; 0.374 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.589      ; 1.807      ;
; 0.756 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.589      ; 1.925      ;
; 0.785 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.589      ; 1.896      ;
; 0.792 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.589      ; 1.889      ;
; 0.804 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.589      ; 1.877      ;
; 0.819 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.589      ; 1.862      ;
; 0.841 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.589      ; 1.840      ;
; 0.870 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.589      ; 1.811      ;
; 0.889 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.589      ; 1.792      ;
; 0.900 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.589      ; 1.781      ;
; 0.902 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.589      ; 1.779      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.269 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.517      ; 0.860      ;
; 0.763 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.517      ; 0.866      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.343 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.557      ; 0.826      ;
; 0.807 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.557      ; 0.862      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.624 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.024     ; 0.359      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.264 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.651      ; 1.596      ;
; -0.257 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.651      ; 1.603      ;
; -0.254 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.651      ; 1.606      ;
; -0.226 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.651      ; 1.634      ;
; -0.216 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.651      ; 1.644      ;
; -0.189 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.651      ; 1.671      ;
; -0.182 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.651      ; 1.678      ;
; -0.179 ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.651      ; 1.681      ;
; -0.141 ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.651      ; 1.719      ;
; -0.123 ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.651      ; 1.737      ;
; 0.181  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.293  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.651      ; 1.653      ;
; 0.303  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.651      ; 1.663      ;
; 0.329  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.651      ; 1.689      ;
; 0.345  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.651      ; 1.705      ;
; 0.351  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.087      ; 1.042      ;
; 0.367  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.651      ; 1.727      ;
; 0.377  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.651      ; 1.737      ;
; 0.378  ; counter:systemCounter|enARdFF_2:bit1|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.651      ; 1.738      ;
; 0.401  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.527      ;
; 0.420  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.651      ; 1.780      ;
; 0.426  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.552      ;
; 0.426  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.087      ; 1.117      ;
; 0.442  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.568      ;
; 0.449  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.452  ; counter:systemCounter|enARdFF_2:bit0|int_q ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.651      ; 1.812      ;
; 0.479  ; counter:systemCounter|enARdFF_2:bit2|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.651      ; 1.839      ;
; 0.485  ; counter:systemCounter|enARdFF_2:bit3|int_q ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.087      ; 1.176      ;
; 0.496  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.622      ;
; 0.523  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.649      ;
; 0.540  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.666      ;
; 0.551  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; clk                                        ; clk         ; 0.000        ; 0.042      ; 0.677      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.000 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.593      ; 0.782      ;
; 0.475 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.593      ; 0.757      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.016 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.550      ; 0.755      ;
; 0.493 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.550      ; 0.732      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.206 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.024      ; 0.314      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.972 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.134     ; 1.325      ;
; -1.886 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.134     ; 1.239      ;
; -1.874 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; -1.134     ; 1.227      ;
; -0.620 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; -0.082     ; 1.545      ;
; -0.385 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.517      ; 1.514      ;
; -0.379 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.517      ; 1.508      ;
; 0.038  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.500        ; 0.517      ; 1.091      ;
; 0.063  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.517      ; 1.566      ;
; 0.080  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.517      ; 1.549      ;
; 0.501  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 1.000        ; 0.517      ; 1.128      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.925 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.087     ; 1.325      ;
; -1.839 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.087     ; 1.239      ;
; -1.827 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; -1.087     ; 1.227      ;
; -0.562 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; -0.024     ; 1.545      ;
; -0.338 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.564      ; 1.514      ;
; -0.332 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.564      ; 1.508      ;
; 0.085  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.500        ; 0.564      ; 1.091      ;
; 0.110  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.564      ; 1.566      ;
; 0.127  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.564      ; 1.549      ;
; 0.548  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 1.000        ; 0.564      ; 1.128      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.847 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.094     ; 1.240      ;
; -1.749 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.094     ; 1.142      ;
; -1.735 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; -1.094     ; 1.128      ;
; -0.481 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; -0.042     ; 1.446      ;
; -0.246 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.557      ; 1.415      ;
; -0.240 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.557      ; 1.409      ;
; 0.177  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.500        ; 0.557      ; 0.992      ;
; 0.202  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.557      ; 1.467      ;
; 0.219  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.557      ; 1.450      ;
; 0.640  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 1.000        ; 0.557      ; 1.029      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.295 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.042     ; 1.240      ;
; -0.197 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.042     ; 1.142      ;
; -0.183 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 1.000        ; -0.042     ; 1.128      ;
; 0.031  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 0.990      ; 1.446      ;
; 0.714  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.500        ; 1.589      ; 1.467      ;
; 0.731  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.500        ; 1.589      ; 1.450      ;
; 1.152  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.500        ; 1.589      ; 1.029      ;
; 1.266  ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 1.000        ; 1.589      ; 1.415      ;
; 1.272  ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 1.000        ; 1.589      ; 1.409      ;
; 1.689  ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 1.000        ; 1.589      ; 0.992      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.935 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; 0.000        ; 1.651      ; 0.925      ;
; -0.806 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; 0.000        ; 1.651      ; 1.054      ;
; -0.650 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; 0.000        ; 1.651      ; 1.210      ;
; -0.393 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.651      ; 0.967      ;
; -0.346 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk         ; -0.500       ; 1.651      ; 1.014      ;
; -0.119 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk         ; -0.500       ; 1.651      ; 1.241      ;
; 0.549  ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk         ; -0.500       ; 1.087      ; 1.240      ;
; 0.878  ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.042      ; 1.004      ;
; 0.963  ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.042      ; 1.089      ;
; 1.031  ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; clk         ; 0.000        ; 0.042      ; 1.157      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.185 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.593      ; 0.967      ;
; 0.232 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.593      ; 1.014      ;
; 0.459 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.593      ; 1.241      ;
; 0.643 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.593      ; 0.925      ;
; 0.772 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.593      ; 1.054      ;
; 0.928 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; 0.593      ; 1.210      ;
; 1.127 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000        ; 0.029      ; 1.240      ;
; 2.396 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -0.996     ; 1.004      ;
; 2.481 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -0.996     ; 1.089      ;
; 2.549 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; -0.500       ; -0.996     ; 1.157      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.260 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.599      ; 1.048      ;
; 0.307 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.599      ; 1.095      ;
; 0.542 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.599      ; 1.330      ;
; 0.718 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.599      ; 1.006      ;
; 0.861 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.599      ; 1.149      ;
; 1.011 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; 0.599      ; 1.299      ;
; 1.213 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000        ; 0.024      ; 1.321      ;
; 2.471 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -0.990     ; 1.085      ;
; 2.563 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -0.990     ; 1.177      ;
; 2.638 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit3|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; -0.500       ; -0.990     ; 1.252      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.309 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.550      ; 1.048      ;
; 0.356 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.550      ; 1.095      ;
; 0.591 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; 0.550      ; 1.330      ;
; 0.767 ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.550      ; 1.006      ;
; 0.910 ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.550      ; 1.149      ;
; 1.060 ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; 0.550      ; 1.299      ;
; 1.251 ; counter:systemCounter|enARdFF_2:bit3|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0.000        ; -0.014     ; 1.321      ;
; 2.520 ; lab3:fsmCont|enARdFF_2:Y0|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.039     ; 1.085      ;
; 2.612 ; lab3:fsmCont|enARdFF_2:Y2|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.039     ; 1.177      ;
; 2.687 ; lab3:fsmCont|enARdFF_2:Y1|int_q            ; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; -0.500       ; -1.039     ; 1.252      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:systemCounter|enARdFF_2:bit0|int_q ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y0|int_q            ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y1|int_q            ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lab3:fsmCont|enARdFF_2:Y2|int_q            ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                  ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                    ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y0|int_q|clk                       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y1|int_q|clk                       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; fsmCont|Y2|int_q|clk                       ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; systemCounter|bit0|int_q|clk               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit0|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.359  ; 0.543        ; 0.184          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit1|int_q ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit0|int_q|q                 ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit0|int_q ; Rise       ; systemCounter|bit1|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit1|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit2|int_q ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit1|int_q|q                 ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit1|int_q ; Rise       ; systemCounter|bit2|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:systemCounter|enARdFF_2:bit2|int_q'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Fall       ; counter:systemCounter|enARdFF_2:bit3|int_q ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit2|int_q|q                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; counter:systemCounter|enARdFF_2:bit2|int_q ; Rise       ; systemCounter|bit3|int_q|clk               ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 0.774 ; 1.342 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 1.947 ; 2.541 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 1.947 ; 2.541 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 1.673 ; 2.248 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 1.418 ; 2.003 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 1.580 ; 2.170 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -0.521 ; -1.073 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -0.922 ; -1.517 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -1.456 ; -2.073 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -1.235 ; -1.809 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -0.922 ; -1.517 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -1.105 ; -1.661 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 4.211 ; 4.325 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 4.112 ; 4.076 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 4.174 ; 4.109 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 4.211 ; 4.325 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 4.277 ; 4.375 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 4.259 ; 4.375 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 4.111 ; 4.213 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 4.277 ; 4.184 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 3.836 ; 3.891 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 3.932 ; 3.891 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 3.836 ; 3.905 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 3.936 ; 4.019 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 3.900 ; 3.872 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 4.045 ; 4.014 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 3.900 ; 3.872 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 4.013 ; 4.037 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                            ; -0.910 ; -0.264 ; -4.340   ; -1.558  ; -3.000              ;
;  clk                                        ; -0.910 ; -0.264 ; -1.662   ; -1.558  ; -3.000              ;
;  counter:systemCounter|enARdFF_2:bit0|int_q ; -0.043 ; 0.016  ; -4.340   ; 0.309   ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit1|int_q ; 0.081  ; 0.000  ; -4.058   ; 0.185   ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit2|int_q ; 0.210  ; 0.206  ; -4.249   ; 0.260   ; -1.285              ;
; Design-wide TNS                             ; -2.509 ; -0.889 ; -14.309  ; -1.558  ; -11.995             ;
;  clk                                        ; -2.466 ; -0.889 ; -1.662   ; -1.558  ; -8.140              ;
;  counter:systemCounter|enARdFF_2:bit0|int_q ; -0.043 ; 0.000  ; -4.340   ; 0.000   ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit1|int_q ; 0.000  ; 0.000  ; -4.058   ; 0.000   ; -1.285              ;
;  counter:systemCounter|enARdFF_2:bit2|int_q ; 0.000  ; 0.000  ; -4.249   ; 0.000   ; -1.285              ;
+---------------------------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; carSig        ; clk        ; 1.724 ; 2.064 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; 4.126 ; 4.494 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; 4.126 ; 4.494 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; 3.570 ; 3.909 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; 3.100 ; 3.489 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; 3.391 ; 3.745 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; carSig        ; clk        ; -0.521 ; -1.073 ; Rise       ; clk             ;
; setWeight[*]  ; clk        ; -0.922 ; -1.517 ; Rise       ; clk             ;
;  setWeight[0] ; clk        ; -1.456 ; -2.073 ; Rise       ; clk             ;
;  setWeight[1] ; clk        ; -1.235 ; -1.809 ; Rise       ; clk             ;
;  setWeight[2] ; clk        ; -0.922 ; -1.517 ; Rise       ; clk             ;
;  setWeight[3] ; clk        ; -1.105 ; -1.661 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 8.112 ; 8.066 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 7.773 ; 7.648 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 7.904 ; 7.750 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 8.112 ; 8.066 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 8.155 ; 8.111 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 8.155 ; 8.111 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 7.890 ; 7.846 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 7.919 ; 7.980 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; mainStreetLight[*]  ; clk        ; 3.836 ; 3.891 ; Rise       ; clk             ;
;  mainStreetLight[0] ; clk        ; 3.932 ; 3.891 ; Rise       ; clk             ;
;  mainStreetLight[1] ; clk        ; 3.836 ; 3.905 ; Rise       ; clk             ;
;  mainStreetLight[2] ; clk        ; 3.936 ; 4.019 ; Rise       ; clk             ;
; sideStreetLight[*]  ; clk        ; 3.900 ; 3.872 ; Rise       ; clk             ;
;  sideStreetLight[0] ; clk        ; 4.045 ; 4.014 ; Rise       ; clk             ;
;  sideStreetLight[1] ; clk        ; 3.900 ; 3.872 ; Rise       ; clk             ;
;  sideStreetLight[2] ; clk        ; 4.013 ; 4.037 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; mainStreetLight[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mainStreetLight[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mainStreetLight[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sideStreetLight[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sideStreetLight[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sideStreetLight[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; setWeight[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; carSig                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; setWeight[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mainStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mainStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; mainStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sideStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sideStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sideStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mainStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; mainStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; mainStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sideStreetLight[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 16       ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 4        ; 4        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 3        ; 6        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 16       ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 4        ; 4        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 3        ; 6        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 1        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 0        ; 1        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 3        ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 1        ; 2        ; 0        ; 0        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 2        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clk                                        ; clk                                        ; 3        ; 0        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; clk                                        ; 3        ; 3        ; 0        ; 0        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; clk                                        ; 1        ; 2        ; 0        ; 0        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit0|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit1|int_q ; 0        ; 0        ; 1        ; 2        ;
; clk                                        ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 0        ;
; counter:systemCounter|enARdFF_2:bit0|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit1|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 3        ; 3        ;
; counter:systemCounter|enARdFF_2:bit2|int_q ; counter:systemCounter|enARdFF_2:bit2|int_q ; 0        ; 0        ; 1        ; 2        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Nov 06 22:08:42 2022
Info: Command: quartus_sta lab3 -c lab3
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name counter:systemCounter|enARdFF_2:bit2|int_q counter:systemCounter|enARdFF_2:bit2|int_q
    Info (332105): create_clock -period 1.000 -name counter:systemCounter|enARdFF_2:bit1|int_q counter:systemCounter|enARdFF_2:bit1|int_q
    Info (332105): create_clock -period 1.000 -name counter:systemCounter|enARdFF_2:bit0|int_q counter:systemCounter|enARdFF_2:bit0|int_q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.910              -2.466 clk 
    Info (332119):    -0.043              -0.043 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.081               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.210               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case hold slack is -0.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.127              -0.153 clk 
    Info (332119):     0.100               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.120               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.445               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case recovery slack is -4.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.340              -4.340 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -4.249              -4.249 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):    -4.058              -4.058 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.662              -1.662 clk 
Info (332146): Worst-case removal slack is -1.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.558              -1.558 clk 
    Info (332119):     0.434               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.600               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):     0.695               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.140 clk 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit2|int_q 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.714              -1.891 clk 
    Info (332119):     0.013               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.110               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.297               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case hold slack is -0.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.115              -0.122 clk 
    Info (332119):     0.092               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.128               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.398               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case recovery slack is -3.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.908              -3.908 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -3.831              -3.831 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):    -3.638              -3.638 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.403              -1.403 clk 
Info (332146): Worst-case removal slack is -1.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.424              -1.424 clk 
    Info (332119):     0.392               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.538               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):     0.619               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.140 clk 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.285              -1.285 counter:systemCounter|enARdFF_2:bit2|int_q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.067               0.000 clk 
    Info (332119):     0.269               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.343               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.624               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.264              -0.889 clk 
    Info (332119):     0.000               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.016               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):     0.206               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332146): Worst-case recovery slack is -1.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.972              -1.972 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.925              -1.925 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):    -1.847              -1.847 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -0.295              -0.295 clk 
Info (332146): Worst-case removal slack is -0.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.935              -0.935 clk 
    Info (332119):     0.185               0.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):     0.260               0.000 counter:systemCounter|enARdFF_2:bit2|int_q 
    Info (332119):     0.309               0.000 counter:systemCounter|enARdFF_2:bit0|int_q 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.244 clk 
    Info (332119):    -1.000              -1.000 counter:systemCounter|enARdFF_2:bit0|int_q 
    Info (332119):    -1.000              -1.000 counter:systemCounter|enARdFF_2:bit1|int_q 
    Info (332119):    -1.000              -1.000 counter:systemCounter|enARdFF_2:bit2|int_q 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Sun Nov 06 22:08:44 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


