a_ROM1.v,verilog,xil_defaultlib,../../../../SVM.gen/sources_1/ip/a_ROM1/sim/a_ROM1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
