{"Source Block": ["oh/eproto_rx/hdl/eproto_rx.v@198:281@HdlStmProcess", "      endcase // case (rxalign_in)\n      \n   end // always @ ( posedge rxlclk_p )\n\n   // 2nd cycle\n   always @( posedge rxlclk_p ) begin\n\n      rxactive_1 <= rxactive_0;\n      rxalign_1  <= rxalign_0;\n\n      // default pass-throughs\n      ctrlmode_1    <= ctrlmode_0;\n      dstaddr_1     <= dstaddr_0;\n      datamode_1    <= datamode_0;\n      write_1       <= write_0;\n      access_1      <= access_0;\n      data_1[31:16] <= data_0[31:16];\n\n      case(rxalign_0)\n        3'd7: begin\n           data_1[15:0] <= rxdata_in[63:48];\n           srcaddr_1    <= rxdata_in[47:16];\n        end\n\n        3'd6: begin\n           data_1[23:0] <= rxdata_in[63:40];\n           srcaddr_1   <= rxdata_in[39:8];\n        end\n\n        3'd5: begin\n           data_1       <= rxdata_in[63:32];\n           srcaddr_1    <= rxdata_in[31:0];\n        end\n\n        3'd4: begin\n           dstaddr_1[3:0]  <= rxdata_in[63:60];\n           datamode_1      <= rxdata_in[59:58];\n           write_1         <= rxdata_in[57];\n           access_1        <= rxdata_in[56];\n           data_1          <= rxdata_in[55:24];\n           srcaddr_1[31:8] <= rxdata_in[23:0];\n        end\n\n        3'd3: begin\n           dstaddr_1[11:0]  <= rxdata_in[63:52];\n           datamode_1       <= rxdata_in[51:50];\n           write_1          <= rxdata_in[49];\n           access_1         <= rxdata_in[48];\n           data_1           <= rxdata_in[47:16];\n           srcaddr_1[31:16] <= rxdata_in[15:0];\n        end\n           \n        3'd2: begin\n           dstaddr_1[19:0]  <= rxdata_in[63:44];\n           datamode_1       <= rxdata_in[43:42];\n           write_1          <= rxdata_in[41];\n           access_1         <= rxdata_in[40];\n           data_1           <= rxdata_in[39:8];\n           srcaddr_1[31:24] <= rxdata_in[7:0];\n        end\n        \n        3'd1: begin\n           dstaddr_1[27:0]  <= rxdata_in[63:36];\n           datamode_1       <= rxdata_in[35:34];\n           write_1          <= rxdata_in[33];\n           access_1         <= rxdata_in[32];\n           data_1           <= rxdata_in[31:0];\n        end\n           \n        3'd0: begin\n           ctrlmode_1       <= rxdata_in[63:60];\n           dstaddr_1[31:0]  <= rxdata_in[59:28];\n           datamode_1       <= rxdata_in[27:26];\n           write_1          <= rxdata_in[25];\n           access_1         <= rxdata_in[24];\n           data_1[31:8]     <= rxdata_in[23:0];\n        end\n      endcase\n   end // always @ ( posedge rxlclk_p )\n   \n   // 3rd cycle\n   always @( posedge rxlclk_p ) begin\n\n      // default pass-throughs\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[214, "      stream_1      <= stream_0;\n"], [229, "           stream_1     <= rxframe_p[7] & (rxactive_0 | stream_1);\n"], [238, "           stream_1        <= rxframe_p[6] & (rxactive_0 | stream_1);\n"], [247, "           stream_1         <= rxframe_p[5] & (rxactive_0 | stream_1);\n"], [256, "           stream_1         <= rxframe_p[4] & (rxactive_0 | stream_1);\n"], [264, "           stream_1         <= rxframe_p[3] & (rxactive_0 | stream_1);\n"], [273, "           stream_1         <= rxframe_p[2] & (rxactive_0 | stream_1);\n"]]}}