

================================================================
== Vitis HLS Report for 'decision_function_103'
================================================================
* Date:           Thu Jan 23 13:48:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2332 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_554 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_555 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_556 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1524 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 32 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_555, i18 6" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1916 = icmp_slt  i18 %p_read2231, i18 119052" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1916' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1917 = icmp_slt  i18 %p_read1221, i18 6980" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1917' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1918 = icmp_slt  i18 %p_read413, i18 4892" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1918' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1919 = icmp_slt  i18 %p_read716, i18 15" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1919' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1920 = icmp_slt  i18 %p_read1221, i18 6784" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1920' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1921 = icmp_slt  i18 %p_read312, i18 11136" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1921' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1922 = icmp_slt  i18 %p_read1423, i18 896" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1922' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1923 = icmp_slt  i18 %p_read1423, i18 662" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1923' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1924 = icmp_slt  i18 %p_read413, i18 3460" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1924' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1925 = icmp_slt  i18 %p_read110, i18 261674" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1925' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1926 = icmp_slt  i18 %p_read1322, i18 355" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1926' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1927 = icmp_slt  i18 %p_read615, i18 346" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1927' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1928 = icmp_slt  i18 %p_read1120, i18 121" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1928' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1929 = icmp_slt  i18 %p_read1019, i18 141" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1929' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1930 = icmp_slt  i18 %p_read2029, i18 95721" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1930' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1931 = icmp_slt  i18 %p_read211, i18 86808" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1931' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1932 = icmp_slt  i18 %p_read716, i18 12" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1932' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1933 = icmp_slt  i18 %p_read2130, i18 80631" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1933' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1934 = icmp_slt  i18 %p_read514, i18 636" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1934' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1935 = icmp_slt  i18 %p_read_554, i18 299" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1935' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1936 = icmp_slt  i18 %p_read514, i18 481" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1936' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1937 = icmp_slt  i18 %p_read_556, i18 40" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1937' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1938 = icmp_slt  i18 %p_read, i18 91" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1938' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1939 = icmp_slt  i18 %p_read918, i18 2363" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1939' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1940 = icmp_slt  i18 %p_read817, i18 1736" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1940' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_1941 = icmp_slt  i18 %p_read312, i18 10542" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_1941' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_1942 = icmp_slt  i18 %p_read1524, i18 687" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_1942' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_1943 = icmp_slt  i18 %p_read2332, i18 145" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_1943' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_1944 = icmp_slt  i18 %p_read312, i18 15151" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_1944' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1916, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_2162 = and i1 %icmp_ln86_1917, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_2162' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_362)   --->   "%xor_ln104_918 = xor i1 %icmp_ln86_1917, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_362 = and i1 %xor_ln104_918, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_362' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_2163 = and i1 %icmp_ln86_1918, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_2163' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_2165 = and i1 %icmp_ln86_1920, i1 %and_ln102_2162" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_2165' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_365)   --->   "%xor_ln104_921 = xor i1 %icmp_ln86_1920, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_365 = and i1 %and_ln102_2162, i1 %xor_ln104_921" [firmware/BDT.h:104]   --->   Operation 71 'and' 'and_ln104_365' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_2167 = and i1 %icmp_ln86_1922, i1 %and_ln102_2163" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_2167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_2172 = and i1 %icmp_ln86_1927, i1 %and_ln104_365" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_2172' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_367)   --->   "%xor_ln104_928 = xor i1 %icmp_ln86_1927, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_367 = and i1 %and_ln104_365, i1 %xor_ln104_928" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_367' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_917 = xor i1 %icmp_ln86_1916, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_917" [firmware/BDT.h:104]   --->   Operation 77 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_363)   --->   "%xor_ln104_919 = xor i1 %icmp_ln86_1918, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_363 = and i1 %and_ln102, i1 %xor_ln104_919" [firmware/BDT.h:104]   --->   Operation 79 'and' 'and_ln104_363' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_2164 = and i1 %icmp_ln86_1919, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_2164' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_364)   --->   "%xor_ln104_920 = xor i1 %icmp_ln86_1919, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_364 = and i1 %and_ln104, i1 %xor_ln104_920" [firmware/BDT.h:104]   --->   Operation 82 'and' 'and_ln104_364' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1865)   --->   "%xor_ln104_923 = xor i1 %icmp_ln86_1922, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln102_2168 = and i1 %icmp_ln86_1923, i1 %and_ln104_363" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_2168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1863)   --->   "%and_ln102_2175 = and i1 %icmp_ln86_1930, i1 %and_ln102_2167" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1865)   --->   "%and_ln102_2176 = and i1 %icmp_ln86_1931, i1 %xor_ln104_923" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1865)   --->   "%and_ln102_2177 = and i1 %and_ln102_2176, i1 %and_ln102_2163" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1863)   --->   "%or_ln117 = or i1 %and_ln102_2172, i1 %and_ln102_2175" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1863)   --->   "%xor_ln117 = xor i1 %and_ln102_2172, i1 1" [firmware/BDT.h:117]   --->   Operation 89 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1863)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_1744 = or i1 %and_ln102_2172, i1 %and_ln102_2167" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1744' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1863)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1865)   --->   "%or_ln117_1745 = or i1 %or_ln117_1744, i1 %and_ln102_2177" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1863 = select i1 %or_ln117_1744, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1863' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1865)   --->   "%zext_ln117_208 = zext i2 %select_ln117_1863" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1746 = or i1 %and_ln102_2172, i1 %and_ln102_2163" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1746' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1865)   --->   "%select_ln117_1864 = select i1 %or_ln117_1745, i3 %zext_ln117_208, i3 4" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1865 = select i1 %or_ln117_1746, i3 %select_ln117_1864, i3 5" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1865' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1748 = or i1 %or_ln117_1746, i1 %and_ln102_2168" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1748' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_1750 = or i1 %and_ln102_2172, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1750' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln117_1758 = or i1 %and_ln102_2172, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1758' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1869)   --->   "%xor_ln104_924 = xor i1 %icmp_ln86_1923, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_924' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_2169 = and i1 %icmp_ln86_1924, i1 %and_ln102_2164" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_2169' <Predicate = (or_ln117_1758)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_2170 = and i1 %icmp_ln86_1925, i1 %and_ln104_364" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_2170' <Predicate = (or_ln117_1758)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1867)   --->   "%and_ln102_2178 = and i1 %icmp_ln86_1932, i1 %and_ln102_2168" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_2178' <Predicate = (or_ln117_1748 & or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1869)   --->   "%and_ln102_2179 = and i1 %icmp_ln86_1933, i1 %xor_ln104_924" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_2179' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1869)   --->   "%and_ln102_2180 = and i1 %and_ln102_2179, i1 %and_ln104_363" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_2180' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1871)   --->   "%and_ln102_2181 = and i1 %icmp_ln86_1934, i1 %and_ln102_2169" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_2181' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1867)   --->   "%or_ln117_1747 = or i1 %or_ln117_1746, i1 %and_ln102_2178" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1747' <Predicate = (or_ln117_1748 & or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1867)   --->   "%select_ln117_1866 = select i1 %or_ln117_1747, i3 %select_ln117_1865, i3 6" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1866' <Predicate = (or_ln117_1748 & or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1869)   --->   "%or_ln117_1749 = or i1 %or_ln117_1748, i1 %and_ln102_2180" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1749' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1867 = select i1 %or_ln117_1748, i3 %select_ln117_1866, i3 7" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1867' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1869)   --->   "%zext_ln117_209 = zext i3 %select_ln117_1867" [firmware/BDT.h:117]   --->   Operation 113 'zext' 'zext_ln117_209' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1869)   --->   "%select_ln117_1868 = select i1 %or_ln117_1749, i4 %zext_ln117_209, i4 8" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1868' <Predicate = (or_ln117_1750 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1871)   --->   "%or_ln117_1751 = or i1 %or_ln117_1750, i1 %and_ln102_2181" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1751' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1869 = select i1 %or_ln117_1750, i4 %select_ln117_1868, i4 9" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1869' <Predicate = (or_ln117_1758)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln117_1752 = or i1 %or_ln117_1750, i1 %and_ln102_2169" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1752' <Predicate = (or_ln117_1758)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1871)   --->   "%select_ln117_1870 = select i1 %or_ln117_1751, i4 %select_ln117_1869, i4 10" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1870' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1871 = select i1 %or_ln117_1752, i4 %select_ln117_1870, i4 11" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1871' <Predicate = (or_ln117_1758)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_1754 = or i1 %or_ln117_1750, i1 %and_ln102_2164" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_1754' <Predicate = (or_ln117_1758)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1873)   --->   "%xor_ln104_925 = xor i1 %icmp_ln86_1924, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_925' <Predicate = (or_ln117_1754 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%xor_ln104_926 = xor i1 %icmp_ln86_1925, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_926' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%and_ln102_2171 = and i1 %icmp_ln86_1926, i1 %and_ln102_2165" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_2171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1873)   --->   "%and_ln102_2182 = and i1 %icmp_ln86_1935, i1 %xor_ln104_925" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_2182' <Predicate = (or_ln117_1754 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1873)   --->   "%and_ln102_2183 = and i1 %and_ln102_2182, i1 %and_ln102_2164" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_2183' <Predicate = (or_ln117_1754 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%and_ln102_2184 = and i1 %icmp_ln86_1936, i1 %and_ln102_2170" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_2184' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%and_ln102_2185 = and i1 %icmp_ln86_1937, i1 %xor_ln104_926" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_2185' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%and_ln102_2186 = and i1 %and_ln102_2185, i1 %and_ln104_364" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_2186' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1873)   --->   "%or_ln117_1753 = or i1 %or_ln117_1752, i1 %and_ln102_2183" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1753' <Predicate = (or_ln117_1754 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1873)   --->   "%select_ln117_1872 = select i1 %or_ln117_1753, i4 %select_ln117_1871, i4 12" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1872' <Predicate = (or_ln117_1754 & or_ln117_1758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%or_ln117_1755 = or i1 %or_ln117_1754, i1 %and_ln102_2184" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1755' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1873 = select i1 %or_ln117_1754, i4 %select_ln117_1872, i4 13" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1873' <Predicate = (or_ln117_1758)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_1756 = or i1 %or_ln117_1754, i1 %and_ln102_2170" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1756' <Predicate = (or_ln117_1758)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1875)   --->   "%select_ln117_1874 = select i1 %or_ln117_1755, i4 %select_ln117_1873, i4 14" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1874' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%or_ln117_1757 = or i1 %or_ln117_1756, i1 %and_ln102_2186" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1757' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1875 = select i1 %or_ln117_1756, i4 %select_ln117_1874, i4 15" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1875' <Predicate = (or_ln117_1758)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%zext_ln117_210 = zext i4 %select_ln117_1875" [firmware/BDT.h:117]   --->   Operation 137 'zext' 'zext_ln117_210' <Predicate = (or_ln117_1758)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1877)   --->   "%select_ln117_1876 = select i1 %or_ln117_1757, i5 %zext_ln117_210, i5 16" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1876' <Predicate = (or_ln117_1758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1877 = select i1 %or_ln117_1758, i5 %select_ln117_1876, i5 17" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_1877' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns)   --->   "%or_ln117_1760 = or i1 %or_ln117_1758, i1 %and_ln102_2171" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1760' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 141 [1/1] (0.97ns)   --->   "%and_ln102_2166 = and i1 %icmp_ln86_1921, i1 %and_ln104_362" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_2166' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_366)   --->   "%xor_ln104_922 = xor i1 %icmp_ln86_1921, i1 1" [firmware/BDT.h:104]   --->   Operation 142 'xor' 'xor_ln104_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_366 = and i1 %and_ln104_362, i1 %xor_ln104_922" [firmware/BDT.h:104]   --->   Operation 143 'and' 'and_ln104_366' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1881)   --->   "%xor_ln104_927 = xor i1 %icmp_ln86_1926, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln102_2173 = and i1 %icmp_ln86_1928, i1 %and_ln102_2166" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_2173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1879)   --->   "%and_ln102_2187 = and i1 %icmp_ln86_1938, i1 %and_ln102_2171" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_2187' <Predicate = (or_ln117_1760)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1881)   --->   "%and_ln102_2188 = and i1 %icmp_ln86_1939, i1 %xor_ln104_927" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_2188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1881)   --->   "%and_ln102_2189 = and i1 %and_ln102_2188, i1 %and_ln102_2165" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_2189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1883)   --->   "%and_ln102_2190 = and i1 %icmp_ln86_1940, i1 %and_ln104_367" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1879)   --->   "%or_ln117_1759 = or i1 %or_ln117_1758, i1 %and_ln102_2187" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1759' <Predicate = (or_ln117_1760)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1879)   --->   "%select_ln117_1878 = select i1 %or_ln117_1759, i5 %select_ln117_1877, i5 18" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1878' <Predicate = (or_ln117_1760)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1881)   --->   "%or_ln117_1761 = or i1 %or_ln117_1760, i1 %and_ln102_2189" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1879 = select i1 %or_ln117_1760, i5 %select_ln117_1878, i5 19" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1879' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_1762 = or i1 %or_ln117_1758, i1 %and_ln102_2165" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1762' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1881)   --->   "%select_ln117_1880 = select i1 %or_ln117_1761, i5 %select_ln117_1879, i5 20" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1883)   --->   "%or_ln117_1763 = or i1 %or_ln117_1762, i1 %and_ln102_2190" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1881 = select i1 %or_ln117_1762, i5 %select_ln117_1880, i5 21" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1881' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln117_1764 = or i1 %or_ln117_1762, i1 %and_ln104_367" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1764' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1883)   --->   "%select_ln117_1882 = select i1 %or_ln117_1763, i5 %select_ln117_1881, i5 22" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1883 = select i1 %or_ln117_1764, i5 %select_ln117_1882, i5 23" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1883' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.97ns)   --->   "%or_ln117_1766 = or i1 %or_ln117_1764, i1 %and_ln102_2173" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_1766' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1887)   --->   "%xor_ln104_929 = xor i1 %icmp_ln86_1928, i1 1" [firmware/BDT.h:104]   --->   Operation 162 'xor' 'xor_ln104_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.97ns)   --->   "%and_ln102_2174 = and i1 %icmp_ln86_1929, i1 %and_ln104_366" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_2174' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1885)   --->   "%and_ln102_2191 = and i1 %icmp_ln86_1941, i1 %and_ln102_2173" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_2191' <Predicate = (or_ln117_1766)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1887)   --->   "%and_ln102_2192 = and i1 %icmp_ln86_1942, i1 %xor_ln104_929" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1887)   --->   "%and_ln102_2193 = and i1 %and_ln102_2192, i1 %and_ln102_2166" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1889)   --->   "%and_ln102_2194 = and i1 %icmp_ln86_1943, i1 %and_ln102_2174" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1885)   --->   "%or_ln117_1765 = or i1 %or_ln117_1764, i1 %and_ln102_2191" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1765' <Predicate = (or_ln117_1766)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1885)   --->   "%select_ln117_1884 = select i1 %or_ln117_1765, i5 %select_ln117_1883, i5 24" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1884' <Predicate = (or_ln117_1766)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1887)   --->   "%or_ln117_1767 = or i1 %or_ln117_1766, i1 %and_ln102_2193" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1885 = select i1 %or_ln117_1766, i5 %select_ln117_1884, i5 25" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1885' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.97ns)   --->   "%or_ln117_1768 = or i1 %or_ln117_1764, i1 %and_ln102_2166" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1768' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1887)   --->   "%select_ln117_1886 = select i1 %or_ln117_1767, i5 %select_ln117_1885, i5 26" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1889)   --->   "%or_ln117_1769 = or i1 %or_ln117_1768, i1 %and_ln102_2194" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1887 = select i1 %or_ln117_1768, i5 %select_ln117_1886, i5 27" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1887' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.97ns)   --->   "%or_ln117_1770 = or i1 %or_ln117_1768, i1 %and_ln102_2174" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_1770' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1889)   --->   "%select_ln117_1888 = select i1 %or_ln117_1769, i5 %select_ln117_1887, i5 28" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1889 = select i1 %or_ln117_1770, i5 %select_ln117_1888, i5 29" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1889' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_930 = xor i1 %icmp_ln86_1929, i1 1" [firmware/BDT.h:104]   --->   Operation 179 'xor' 'xor_ln104_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2195 = and i1 %icmp_ln86_1944, i1 %xor_ln104_930" [firmware/BDT.h:102]   --->   Operation 180 'and' 'and_ln102_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_2196 = and i1 %and_ln102_2195, i1 %and_ln104_366" [firmware/BDT.h:102]   --->   Operation 181 'and' 'and_ln102_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1771 = or i1 %or_ln117_1770, i1 %and_ln102_2196" [firmware/BDT.h:117]   --->   Operation 182 'or' 'or_ln117_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1890 = select i1 %or_ln117_1771, i5 %select_ln117_1889, i5 30" [firmware/BDT.h:117]   --->   Operation 183 'select' 'select_ln117_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 2130, i5 1, i12 5, i5 2, i12 3926, i5 3, i12 148, i5 4, i12 4009, i5 5, i12 4020, i5 6, i12 1325, i5 7, i12 3626, i5 8, i12 34, i5 9, i12 322, i5 10, i12 3647, i5 11, i12 496, i5 12, i12 1768, i5 13, i12 964, i5 14, i12 1, i5 15, i12 3538, i5 16, i12 19, i5 17, i12 3115, i5 18, i12 125, i5 19, i12 605, i5 20, i12 3661, i5 21, i12 45, i5 22, i12 3506, i5 23, i12 191, i5 24, i12 1046, i5 25, i12 287, i5 26, i12 3315, i5 27, i12 3978, i5 28, i12 3520, i5 29, i12 189, i5 30, i12 4063, i12 0, i5 %select_ln117_1890" [firmware/BDT.h:118]   --->   Operation 184 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 185 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1772 = or i1 %or_ln117_1764, i1 %and_ln104_362" [firmware/BDT.h:117]   --->   Operation 186 'or' 'or_ln117_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1772, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 187 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 188 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_555', firmware/BDT.h:86) on port 'p_read17' (firmware/BDT.h:86) [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [78]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [79]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2163', firmware/BDT.h:102) [85]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_2167', firmware/BDT.h:102) [97]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1744', firmware/BDT.h:117) [139]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1863', firmware/BDT.h:117) [142]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1864', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1865', firmware/BDT.h:117) [147]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2178', firmware/BDT.h:102) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1747', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1866', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1867', firmware/BDT.h:117) [151]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1868', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1869', firmware/BDT.h:117) [156]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1870', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1871', firmware/BDT.h:117) [160]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_925', firmware/BDT.h:104) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2182', firmware/BDT.h:102) [121]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2183', firmware/BDT.h:102) [122]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1753', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1872', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1873', firmware/BDT.h:117) [164]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1874', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1875', firmware/BDT.h:117) [168]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_1876', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1877', firmware/BDT.h:117) [173]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2187', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1759', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1878', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1879', firmware/BDT.h:117) [177]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1880', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1881', firmware/BDT.h:117) [181]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1882', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1883', firmware/BDT.h:117) [185]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2191', firmware/BDT.h:102) [130]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1765', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1884', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1885', firmware/BDT.h:117) [189]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1886', firmware/BDT.h:117) [191]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1887', firmware/BDT.h:117) [193]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1888', firmware/BDT.h:117) [195]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1889', firmware/BDT.h:117) [197]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_930', firmware/BDT.h:104) [113]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2195', firmware/BDT.h:102) [134]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_2196', firmware/BDT.h:102) [135]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1771', firmware/BDT.h:117) [196]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1890', firmware/BDT.h:117) [199]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [200]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1772', firmware/BDT.h:117) [198]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [201]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
