vhdl xil_defaultlib "../../../../project_tt.srcs/sources_1/ip/adder/sim/adder.vhd" 
nosort
