<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'" level="0">
<item name = "Date">Wed Sep  6 10:24:04 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_bias_i1_l_j1">9216, 9216, 2, 1, 1, 9216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 82, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 45, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_1_fu_291_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln49_fu_303_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln50_fu_336_p2">+, 0, 0, 13, 10, 1</column>
<column name="icmp_ln49_fu_285_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln50_fu_309_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="select_ln49_1_fu_323_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln49_fu_315_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 14, 28</column>
<column name="ap_sig_allocacmp_j1_load">9, 2, 10, 20</column>
<column name="i1_fu_90">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_94">9, 2, 14, 28</column>
<column name="j1_fu_86">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i1_fu_90">4, 0, 4, 0</column>
<column name="indvar_flatten_fu_94">14, 0, 14, 0</column>
<column name="j1_fu_86">10, 0, 10, 0</column>
<column name="select_ln49_1_reg_397">4, 0, 4, 0</column>
<column name="zext_ln50_reg_401">10, 0, 64, 54</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, return value</column>
<column name="v325_address0">out, 10, ap_memory, v325, array</column>
<column name="v325_ce0">out, 1, ap_memory, v325, array</column>
<column name="v325_q0">in, 12, ap_memory, v325, array</column>
<column name="acc_outp_V_address0">out, 10, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_ce0">out, 1, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_we0">out, 1, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_d0">out, 22, ap_memory, acc_outp_V, array</column>
<column name="acc_outp_V_1_address0">out, 10, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_1_ce0">out, 1, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_1_we0">out, 1, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_1_d0">out, 22, ap_memory, acc_outp_V_1, array</column>
<column name="acc_outp_V_2_address0">out, 10, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_2_ce0">out, 1, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_2_we0">out, 1, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_2_d0">out, 22, ap_memory, acc_outp_V_2, array</column>
<column name="acc_outp_V_3_address0">out, 10, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_3_ce0">out, 1, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_3_we0">out, 1, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_3_d0">out, 22, ap_memory, acc_outp_V_3, array</column>
<column name="acc_outp_V_4_address0">out, 10, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_4_ce0">out, 1, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_4_we0">out, 1, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_4_d0">out, 22, ap_memory, acc_outp_V_4, array</column>
<column name="acc_outp_V_5_address0">out, 10, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_5_ce0">out, 1, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_5_we0">out, 1, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_5_d0">out, 22, ap_memory, acc_outp_V_5, array</column>
<column name="acc_outp_V_6_address0">out, 10, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_6_ce0">out, 1, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_6_we0">out, 1, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_6_d0">out, 22, ap_memory, acc_outp_V_6, array</column>
<column name="acc_outp_V_7_address0">out, 10, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_7_ce0">out, 1, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_7_we0">out, 1, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_7_d0">out, 22, ap_memory, acc_outp_V_7, array</column>
<column name="acc_outp_V_8_address0">out, 10, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_8_ce0">out, 1, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_8_we0">out, 1, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_8_d0">out, 22, ap_memory, acc_outp_V_8, array</column>
<column name="acc_outp_V_9_address0">out, 10, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_9_ce0">out, 1, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_9_we0">out, 1, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_9_d0">out, 22, ap_memory, acc_outp_V_9, array</column>
<column name="acc_outp_V_10_address0">out, 10, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_10_ce0">out, 1, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_10_we0">out, 1, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_10_d0">out, 22, ap_memory, acc_outp_V_10, array</column>
<column name="acc_outp_V_11_address0">out, 10, ap_memory, acc_outp_V_11, array</column>
<column name="acc_outp_V_11_ce0">out, 1, ap_memory, acc_outp_V_11, array</column>
<column name="acc_outp_V_11_we0">out, 1, ap_memory, acc_outp_V_11, array</column>
<column name="acc_outp_V_11_d0">out, 22, ap_memory, acc_outp_V_11, array</column>
</table>
</item>
</section>
</profile>
