initSidebarItems({"mod":[["atl_ptd_base_addr","Memory base address where ATL PTD0 is stored"],["atl_ptd_done_map","Done map for each ATL PTD"],["atl_ptd_skip_map","Skip map for each ATL PTD"],["caplength_chipid","This register contains the offset value towards the start of the operational register space and the version number of the IP block"],["data_payload_base_addr","Memory base address that indicates the start of the data payload buffers"],["fladj_frindex","Frame Length Adjustment"],["hccparams","Host Controller Capability Parameters"],["hcsparams","Host Controller Structural Parameters"],["int_ptd_base_addr","Memory base address where INT PTD0 is stored"],["int_ptd_done_map","Done map for each INT PTD"],["int_ptd_skip_map","Skip map for each INT PTD"],["iso_ptd_base_addr","Memory base address where ISO PTD0 is stored"],["iso_ptd_done_map","Done map for each ISO PTD"],["iso_ptd_skip_map","Skip map for each ISO PTD"],["last_ptd_inuse","Marks the last PTD in the list for ISO, INT and ATL"],["portmode","Controls the port if it is attached to the host block or the device block"],["portsc1","Port Status and Control register"],["usbcmd","USB Command register"],["usbintr","USB Interrupt Enable register"],["usbsts","USB Interrupt Status register"],["utmiplus_ulpi_debug","Register to read/write registers in the attached USB PHY"]],"struct":[["ATL_PTD_BASE_ADDR","Memory base address where ATL PTD0 is stored"],["ATL_PTD_DONE_MAP","Done map for each ATL PTD"],["ATL_PTD_SKIP_MAP","Skip map for each ATL PTD"],["CAPLENGTH_CHIPID","This register contains the offset value towards the start of the operational register space and the version number of the IP block"],["DATA_PAYLOAD_BASE_ADDR","Memory base address that indicates the start of the data payload buffers"],["FLADJ_FRINDEX","Frame Length Adjustment"],["HCCPARAMS","Host Controller Capability Parameters"],["HCSPARAMS","Host Controller Structural Parameters"],["INT_PTD_BASE_ADDR","Memory base address where INT PTD0 is stored"],["INT_PTD_DONE_MAP","Done map for each INT PTD"],["INT_PTD_SKIP_MAP","Skip map for each INT PTD"],["ISO_PTD_BASE_ADDR","Memory base address where ISO PTD0 is stored"],["ISO_PTD_DONE_MAP","Done map for each ISO PTD"],["ISO_PTD_SKIP_MAP","Skip map for each ISO PTD"],["LAST_PTD_INUSE","Marks the last PTD in the list for ISO, INT and ATL"],["PORTMODE","Controls the port if it is attached to the host block or the device block"],["PORTSC1","Port Status and Control register"],["RegisterBlock","Register block"],["USBCMD","USB Command register"],["USBINTR","USB Interrupt Enable register"],["USBSTS","USB Interrupt Status register"],["UTMIPLUS_ULPI_DEBUG","Register to read/write registers in the attached USB PHY"]]});