ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"system_stm32f37x.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.SetSysClock,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	SetSysClock:
  27              	.LFB113:
  28              		.file 1 "../user/source/system_stm32f37x.c"
   1:../user/source/system_stm32f37x.c **** /**
   2:../user/source/system_stm32f37x.c ****   ******************************************************************************
   3:../user/source/system_stm32f37x.c ****   * @file    system_stm32f37x.c
   4:../user/source/system_stm32f37x.c ****   * @author  MCD Application Team
   5:../user/source/system_stm32f37x.c ****   * @version V1.0.0
   6:../user/source/system_stm32f37x.c ****   * @date    20-September-2012
   7:../user/source/system_stm32f37x.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:../user/source/system_stm32f37x.c ****   *          This file contains the system clock configuration for STM32F37x devices,
   9:../user/source/system_stm32f37x.c ****   *          and is generated by the clock configuration tool  
  10:../user/source/system_stm32f37x.c ****   *          STM32f37x_Clock_Configuration_V1.0.0.xls
  11:../user/source/system_stm32f37x.c ****   *             
  12:../user/source/system_stm32f37x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:../user/source/system_stm32f37x.c ****   *     user application:
  14:../user/source/system_stm32f37x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:../user/source/system_stm32f37x.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:../user/source/system_stm32f37x.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:../user/source/system_stm32f37x.c ****   *                      This function is called at startup just after reset and 
  18:../user/source/system_stm32f37x.c ****   *                      before branch to main program. This call is made inside
  19:../user/source/system_stm32f37x.c ****   *                      the "startup_stm32f37x.s" file.
  20:../user/source/system_stm32f37x.c ****   *                        
  21:../user/source/system_stm32f37x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:../user/source/system_stm32f37x.c ****   *                                  by the user application to setup the SysTick 
  23:../user/source/system_stm32f37x.c ****   *                                  timer or configure other parameters.
  24:../user/source/system_stm32f37x.c ****   *                                     
  25:../user/source/system_stm32f37x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:../user/source/system_stm32f37x.c ****   *                                 be called whenever the core clock is changed
  27:../user/source/system_stm32f37x.c ****   *                                 during program execution.   
  28:../user/source/system_stm32f37x.c ****   *      
  29:../user/source/system_stm32f37x.c ****   * 2. After each device reset the HSI (8 MHz Range) is used as system clock source.
  30:../user/source/system_stm32f37x.c ****   *    Then SystemInit() function is called, in "startup_stm32f37x.s" file, to
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 2


  31:../user/source/system_stm32f37x.c ****   *    configure the system clock before to branch to main program.    
  32:../user/source/system_stm32f37x.c ****   *    
  33:../user/source/system_stm32f37x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:../user/source/system_stm32f37x.c ****   *    function will do nothing and HSI still used as system clock source. User can
  35:../user/source/system_stm32f37x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.      
  36:../user/source/system_stm32f37x.c ****   * 
  37:../user/source/system_stm32f37x.c ****   * 4. The default value of HSE crystal is set to 8MHz, refer to "HSE_VALUE" defined
  38:../user/source/system_stm32f37x.c ****   *    in "stm32f37x.h" file. When HSE is used as system clock source, directly or
  39:../user/source/system_stm32f37x.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:../user/source/system_stm32f37x.c ****   *    value to your own configuration.
  41:../user/source/system_stm32f37x.c ****   * 
  42:../user/source/system_stm32f37x.c ****   * 5. This file configures the system clock as follows:  
  43:../user/source/system_stm32f37x.c ****   *=============================================================================
  44:../user/source/system_stm32f37x.c ****   *                         Supported STM32F37x device                          
  45:../user/source/system_stm32f37x.c ****   *=============================================================================
  46:../user/source/system_stm32f37x.c ****  *        System Clock source                    | PLL (HSE)
  47:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  48:../user/source/system_stm32f37x.c ****   *        SYSCLK(Hz)                             | 72000000
  49:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  50:../user/source/system_stm32f37x.c ****   *        HCLK(Hz)                               | 72000000
  51:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  52:../user/source/system_stm32f37x.c ****   *        AHB Prescaler                          | 1
  53:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  54:../user/source/system_stm32f37x.c ****   *        APB2 Prescaler                         | 1
  55:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  56:../user/source/system_stm32f37x.c ****   *        APB1 Prescaler                         | 2
  57:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  58:../user/source/system_stm32f37x.c ****   *        HSE Frequency(Hz)                      | 8000000
  59:../user/source/system_stm32f37x.c ****   *----------------------------------------------------------------------------
  60:../user/source/system_stm32f37x.c ****   *        PLLMUL                                 | 9
  61:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  62:../user/source/system_stm32f37x.c ****   *        PREDIV                                 | 1
  63:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  64:../user/source/system_stm32f37x.c ****   *        USB Clock                              | DISABLE
  65:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  66:../user/source/system_stm32f37x.c ****   *        Flash Latency(WS)                      | 2
  67:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  68:../user/source/system_stm32f37x.c ****   *        Prefetch Buffer                        | ON
  69:../user/source/system_stm32f37x.c ****   *-----------------------------------------------------------------------------
  70:../user/source/system_stm32f37x.c ****   *=============================================================================
  71:../user/source/system_stm32f37x.c ****   ******************************************************************************
  72:../user/source/system_stm32f37x.c ****   * @attention
  73:../user/source/system_stm32f37x.c ****   *
  74:../user/source/system_stm32f37x.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  75:../user/source/system_stm32f37x.c ****   *
  76:../user/source/system_stm32f37x.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  77:../user/source/system_stm32f37x.c ****   * You may not use this file except in compliance with the License.
  78:../user/source/system_stm32f37x.c ****   * You may obtain a copy of the License at:
  79:../user/source/system_stm32f37x.c ****   *
  80:../user/source/system_stm32f37x.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  81:../user/source/system_stm32f37x.c ****   *
  82:../user/source/system_stm32f37x.c ****   * Unless required by applicable law or agreed to in writing, software 
  83:../user/source/system_stm32f37x.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  84:../user/source/system_stm32f37x.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  85:../user/source/system_stm32f37x.c ****   * See the License for the specific language governing permissions and
  86:../user/source/system_stm32f37x.c ****   * limitations under the License.
  87:../user/source/system_stm32f37x.c ****   *
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 3


  88:../user/source/system_stm32f37x.c ****   ******************************************************************************
  89:../user/source/system_stm32f37x.c ****   */
  90:../user/source/system_stm32f37x.c **** 
  91:../user/source/system_stm32f37x.c **** /** @addtogroup CMSIS
  92:../user/source/system_stm32f37x.c ****   * @{
  93:../user/source/system_stm32f37x.c ****   */
  94:../user/source/system_stm32f37x.c **** 
  95:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System
  96:../user/source/system_stm32f37x.c ****   * @{
  97:../user/source/system_stm32f37x.c ****   */  
  98:../user/source/system_stm32f37x.c ****   
  99:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_Includes
 100:../user/source/system_stm32f37x.c ****   * @{
 101:../user/source/system_stm32f37x.c ****   */
 102:../user/source/system_stm32f37x.c **** 
 103:../user/source/system_stm32f37x.c **** #include "stm32f37x.h"
 104:../user/source/system_stm32f37x.c **** 
 105:../user/source/system_stm32f37x.c **** /**
 106:../user/source/system_stm32f37x.c ****   * @}
 107:../user/source/system_stm32f37x.c ****   */
 108:../user/source/system_stm32f37x.c **** 
 109:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_TypesDefinitions
 110:../user/source/system_stm32f37x.c ****   * @{
 111:../user/source/system_stm32f37x.c ****   */
 112:../user/source/system_stm32f37x.c **** 
 113:../user/source/system_stm32f37x.c **** /**
 114:../user/source/system_stm32f37x.c ****   * @}
 115:../user/source/system_stm32f37x.c ****   */
 116:../user/source/system_stm32f37x.c **** 
 117:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_Defines
 118:../user/source/system_stm32f37x.c ****   * @{
 119:../user/source/system_stm32f37x.c ****   */
 120:../user/source/system_stm32f37x.c **** 
 121:../user/source/system_stm32f37x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 122:../user/source/system_stm32f37x.c ****      Internal SRAM. */ 
 123:../user/source/system_stm32f37x.c **** /* #define VECT_TAB_SRAM */
 124:../user/source/system_stm32f37x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 125:../user/source/system_stm32f37x.c ****                                   This value must be a multiple of 0x200. */  
 126:../user/source/system_stm32f37x.c **** /**
 127:../user/source/system_stm32f37x.c ****   * @}
 128:../user/source/system_stm32f37x.c ****   */
 129:../user/source/system_stm32f37x.c **** 
 130:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_Macros
 131:../user/source/system_stm32f37x.c ****   * @{
 132:../user/source/system_stm32f37x.c ****   */
 133:../user/source/system_stm32f37x.c **** 
 134:../user/source/system_stm32f37x.c **** /**
 135:../user/source/system_stm32f37x.c ****   * @}
 136:../user/source/system_stm32f37x.c ****   */
 137:../user/source/system_stm32f37x.c **** 
 138:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_Variables
 139:../user/source/system_stm32f37x.c ****   * @{
 140:../user/source/system_stm32f37x.c ****   */
 141:../user/source/system_stm32f37x.c **** uint32_t SystemCoreClock    = 64000000;
 142:../user/source/system_stm32f37x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 143:../user/source/system_stm32f37x.c **** 
 144:../user/source/system_stm32f37x.c **** /**
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 4


 145:../user/source/system_stm32f37x.c ****   * @}
 146:../user/source/system_stm32f37x.c ****   */
 147:../user/source/system_stm32f37x.c **** 
 148:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_FunctionPrototypes
 149:../user/source/system_stm32f37x.c ****   * @{
 150:../user/source/system_stm32f37x.c ****   */
 151:../user/source/system_stm32f37x.c **** 
 152:../user/source/system_stm32f37x.c **** static void SetSysClock(void);
 153:../user/source/system_stm32f37x.c **** 
 154:../user/source/system_stm32f37x.c **** /**
 155:../user/source/system_stm32f37x.c ****   * @}
 156:../user/source/system_stm32f37x.c ****   */
 157:../user/source/system_stm32f37x.c **** 
 158:../user/source/system_stm32f37x.c **** /** @addtogroup STM32F37x_System_Private_Functions
 159:../user/source/system_stm32f37x.c ****   * @{
 160:../user/source/system_stm32f37x.c ****   */
 161:../user/source/system_stm32f37x.c **** 
 162:../user/source/system_stm32f37x.c **** /**
 163:../user/source/system_stm32f37x.c ****   * @brief  Setup the microcontrollers system.
 164:../user/source/system_stm32f37x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 165:../user/source/system_stm32f37x.c ****   *         SystemCoreClock variable.
 166:../user/source/system_stm32f37x.c ****   * @param  None
 167:../user/source/system_stm32f37x.c ****   * @retval None
 168:../user/source/system_stm32f37x.c ****   */
 169:../user/source/system_stm32f37x.c **** void SystemInit (void)
 170:../user/source/system_stm32f37x.c **** { 
 171:../user/source/system_stm32f37x.c ****   /* FPU settings ------------------------------------------------------------*/
 172:../user/source/system_stm32f37x.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 173:../user/source/system_stm32f37x.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 174:../user/source/system_stm32f37x.c ****   #endif
 175:../user/source/system_stm32f37x.c ****    
 176:../user/source/system_stm32f37x.c ****   /* Set HSION bit */
 177:../user/source/system_stm32f37x.c ****   RCC->CR |= (uint32_t)0x00000001;
 178:../user/source/system_stm32f37x.c **** 
 179:../user/source/system_stm32f37x.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, SDADCPRE and MCOSEL[2:0] bits */
 180:../user/source/system_stm32f37x.c ****   RCC->CFGR &= (uint32_t)0x00FF0000;
 181:../user/source/system_stm32f37x.c ****   
 182:../user/source/system_stm32f37x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 183:../user/source/system_stm32f37x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 184:../user/source/system_stm32f37x.c **** 
 185:../user/source/system_stm32f37x.c ****   /* Reset HSEBYP bit */
 186:../user/source/system_stm32f37x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 187:../user/source/system_stm32f37x.c **** 
 188:../user/source/system_stm32f37x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
 189:../user/source/system_stm32f37x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 190:../user/source/system_stm32f37x.c **** 
 191:../user/source/system_stm32f37x.c ****   /* Reset PREDIV1[3:0] bits */
 192:../user/source/system_stm32f37x.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 193:../user/source/system_stm32f37x.c **** 
 194:../user/source/system_stm32f37x.c ****   /* Reset USARTSW[1:0], I2CSW and CECSW bits */
 195:../user/source/system_stm32f37x.c ****   RCC->CFGR3 &= (uint32_t)0xFFF0F8C;
 196:../user/source/system_stm32f37x.c ****   
 197:../user/source/system_stm32f37x.c ****   /* Disable all interrupts */
 198:../user/source/system_stm32f37x.c ****   RCC->CIR = 0x00000000;
 199:../user/source/system_stm32f37x.c ****   
 200:../user/source/system_stm32f37x.c **** /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
 201:../user/source/system_stm32f37x.c ****   SetSysClock();
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 5


 202:../user/source/system_stm32f37x.c **** 
 203:../user/source/system_stm32f37x.c ****   
 204:../user/source/system_stm32f37x.c **** #ifdef VECT_TAB_SRAM
 205:../user/source/system_stm32f37x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 206:../user/source/system_stm32f37x.c **** #else
 207:../user/source/system_stm32f37x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 208:../user/source/system_stm32f37x.c **** #endif
 209:../user/source/system_stm32f37x.c **** }
 210:../user/source/system_stm32f37x.c **** 
 211:../user/source/system_stm32f37x.c **** /**
 212:../user/source/system_stm32f37x.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 213:../user/source/system_stm32f37x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 214:../user/source/system_stm32f37x.c ****   *         be used by the user application to setup the SysTick timer or configure
 215:../user/source/system_stm32f37x.c ****   *         other parameters.
 216:../user/source/system_stm32f37x.c ****   *           
 217:../user/source/system_stm32f37x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 218:../user/source/system_stm32f37x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 219:../user/source/system_stm32f37x.c ****   *         based on this variable will be incorrect. 
 220:../user/source/system_stm32f37x.c ****   *             
 221:../user/source/system_stm32f37x.c ****   * @note   - The system frequency computed by this function is not the real 
 222:../user/source/system_stm32f37x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 223:../user/source/system_stm32f37x.c ****   *           constant and the selected clock source:
 224:../user/source/system_stm32f37x.c ****   *             
 225:../user/source/system_stm32f37x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 226:../user/source/system_stm32f37x.c ****   *                                              
 227:../user/source/system_stm32f37x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 228:../user/source/system_stm32f37x.c ****   *                          
 229:../user/source/system_stm32f37x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 230:../user/source/system_stm32f37x.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 231:../user/source/system_stm32f37x.c ****   *         
 232:../user/source/system_stm32f37x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f37x.h file (default value
 233:../user/source/system_stm32f37x.c ****   *             8 MHz) but the real value may vary depending on the variations
 234:../user/source/system_stm32f37x.c ****   *             in voltage and temperature.   
 235:../user/source/system_stm32f37x.c ****   *    
 236:../user/source/system_stm32f37x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f37x.h file (default value
 237:../user/source/system_stm32f37x.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 238:../user/source/system_stm32f37x.c ****   *              frequency of the crystal used. Otherwise, this function may
 239:../user/source/system_stm32f37x.c ****   *              have wrong result.
 240:../user/source/system_stm32f37x.c ****   *                
 241:../user/source/system_stm32f37x.c ****   *         - The result of this function could be not correct when using fractional
 242:../user/source/system_stm32f37x.c ****   *           value for HSE crystal.  
 243:../user/source/system_stm32f37x.c ****   * @param  None
 244:../user/source/system_stm32f37x.c ****   * @retval None
 245:../user/source/system_stm32f37x.c ****   */
 246:../user/source/system_stm32f37x.c **** void SystemCoreClockUpdate (void)
 247:../user/source/system_stm32f37x.c **** {
 248:../user/source/system_stm32f37x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 249:../user/source/system_stm32f37x.c **** 
 250:../user/source/system_stm32f37x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 251:../user/source/system_stm32f37x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 252:../user/source/system_stm32f37x.c ****   
 253:../user/source/system_stm32f37x.c ****   switch (tmp)
 254:../user/source/system_stm32f37x.c ****   {
 255:../user/source/system_stm32f37x.c ****     case 0x00:  /* HSI used as system clock */
 256:../user/source/system_stm32f37x.c ****       SystemCoreClock = HSI_VALUE;
 257:../user/source/system_stm32f37x.c ****       break;
 258:../user/source/system_stm32f37x.c ****     case 0x04:  /* HSE used as system clock */
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 6


 259:../user/source/system_stm32f37x.c ****       SystemCoreClock = HSE_VALUE;
 260:../user/source/system_stm32f37x.c ****       break;
 261:../user/source/system_stm32f37x.c ****     case 0x08:  /* PLL used as system clock */
 262:../user/source/system_stm32f37x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 263:../user/source/system_stm32f37x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 264:../user/source/system_stm32f37x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 265:../user/source/system_stm32f37x.c ****       pllmull = ( pllmull >> 18) + 2;
 266:../user/source/system_stm32f37x.c ****       
 267:../user/source/system_stm32f37x.c ****       if (pllsource == 0x00)
 268:../user/source/system_stm32f37x.c ****       {
 269:../user/source/system_stm32f37x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 270:../user/source/system_stm32f37x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 271:../user/source/system_stm32f37x.c ****       }
 272:../user/source/system_stm32f37x.c ****       else
 273:../user/source/system_stm32f37x.c ****       {
 274:../user/source/system_stm32f37x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 275:../user/source/system_stm32f37x.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 276:../user/source/system_stm32f37x.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 277:../user/source/system_stm32f37x.c ****       }      
 278:../user/source/system_stm32f37x.c ****       break;
 279:../user/source/system_stm32f37x.c ****     default: /* HSI used as system clock */
 280:../user/source/system_stm32f37x.c ****       SystemCoreClock = HSI_VALUE;
 281:../user/source/system_stm32f37x.c ****       break;
 282:../user/source/system_stm32f37x.c ****   }
 283:../user/source/system_stm32f37x.c ****   /* Compute HCLK clock frequency ----------------*/
 284:../user/source/system_stm32f37x.c ****   /* Get HCLK prescaler */
 285:../user/source/system_stm32f37x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 286:../user/source/system_stm32f37x.c ****   /* HCLK clock frequency */
 287:../user/source/system_stm32f37x.c ****   SystemCoreClock >>= tmp;  
 288:../user/source/system_stm32f37x.c **** }
 289:../user/source/system_stm32f37x.c **** 
 290:../user/source/system_stm32f37x.c **** /**
 291:../user/source/system_stm32f37x.c ****   * @brief  Configures the System clock frequency, AHB/APBx prescalers and Flash 
 292:../user/source/system_stm32f37x.c ****   *         settings.
 293:../user/source/system_stm32f37x.c ****   * @note   This function should be called only once the RCC clock configuration  
 294:../user/source/system_stm32f37x.c ****   *         is reset to the default reset state (done in SystemInit() function).             
 295:../user/source/system_stm32f37x.c ****   * @param  None
 296:../user/source/system_stm32f37x.c ****   * @retval None
 297:../user/source/system_stm32f37x.c ****   */
 298:../user/source/system_stm32f37x.c **** static void SetSysClock(void)
 299:../user/source/system_stm32f37x.c **** {
  29              		.loc 1 299 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 300:../user/source/system_stm32f37x.c ****   //__IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 301:../user/source/system_stm32f37x.c **** 		__IO uint32_t StartUpCounter = 0, HSIStatus = 0;  //
  37              		.loc 1 301 0
  38 0002 0023     		movs	r3, #0
  39 0004 0193     		str	r3, [sp, #4]
  40 0006 0093     		str	r3, [sp]
 302:../user/source/system_stm32f37x.c **** 
 303:../user/source/system_stm32f37x.c **** /******************************************************************************/
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 7


 304:../user/source/system_stm32f37x.c **** /*            PLL (clocked by HSE) used as System clock source                */
 305:../user/source/system_stm32f37x.c **** /******************************************************************************/
 306:../user/source/system_stm32f37x.c **** 
 307:../user/source/system_stm32f37x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------*/
 308:../user/source/system_stm32f37x.c ****   /* Enable HSE */
 309:../user/source/system_stm32f37x.c ****   //RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 310:../user/source/system_stm32f37x.c **** 		RCC->CR |= ((uint32_t)RCC_CR_HSION); //stragen 2017-3-15
  41              		.loc 1 310 0
  42 0008 274A     		ldr	r2, .L10
  43 000a 1368     		ldr	r3, [r2]
  44 000c 43F00103 		orr	r3, r3, #1
  45 0010 1360     		str	r3, [r2]
  46              	.L3:
 311:../user/source/system_stm32f37x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 312:../user/source/system_stm32f37x.c ****   do
 313:../user/source/system_stm32f37x.c ****   {
 314:../user/source/system_stm32f37x.c ****     HSIStatus = RCC->CR & RCC_CR_HSIRDY;
  47              		.loc 1 314 0 discriminator 2
  48 0012 254B     		ldr	r3, .L10
  49 0014 1B68     		ldr	r3, [r3]
  50 0016 03F00203 		and	r3, r3, #2
  51 001a 0093     		str	r3, [sp]
 315:../user/source/system_stm32f37x.c ****     StartUpCounter++;
  52              		.loc 1 315 0 discriminator 2
  53 001c 019B     		ldr	r3, [sp, #4]
  54 001e 0133     		adds	r3, r3, #1
  55 0020 0193     		str	r3, [sp, #4]
 316:../user/source/system_stm32f37x.c ****   } while((HSIStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  56              		.loc 1 316 0 discriminator 2
  57 0022 009B     		ldr	r3, [sp]
  58 0024 1BB9     		cbnz	r3, .L2
  59              		.loc 1 316 0 is_stmt 0 discriminator 1
  60 0026 019B     		ldr	r3, [sp, #4]
  61 0028 B3F5A06F 		cmp	r3, #1280
  62 002c F1D1     		bne	.L3
  63              	.L2:
 317:../user/source/system_stm32f37x.c **** 
 318:../user/source/system_stm32f37x.c ****   if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
  64              		.loc 1 318 0 is_stmt 1
  65 002e 1E4B     		ldr	r3, .L10
  66 0030 1B68     		ldr	r3, [r3]
  67 0032 13F0020F 		tst	r3, #2
  68 0036 02D0     		beq	.L4
 319:../user/source/system_stm32f37x.c ****   {
 320:../user/source/system_stm32f37x.c ****     HSIStatus = (uint32_t)0x01;
  69              		.loc 1 320 0
  70 0038 0123     		movs	r3, #1
  71 003a 0093     		str	r3, [sp]
  72 003c 01E0     		b	.L5
  73              	.L4:
 321:../user/source/system_stm32f37x.c ****   }
 322:../user/source/system_stm32f37x.c ****   else
 323:../user/source/system_stm32f37x.c ****   {
 324:../user/source/system_stm32f37x.c ****     HSIStatus = (uint32_t)0x00;
  74              		.loc 1 324 0
  75 003e 0023     		movs	r3, #0
  76 0040 0093     		str	r3, [sp]
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 8


  77              	.L5:
 325:../user/source/system_stm32f37x.c ****   }
 326:../user/source/system_stm32f37x.c **** 
 327:../user/source/system_stm32f37x.c ****   if (HSIStatus == (uint32_t)0x01)
  78              		.loc 1 327 0
  79 0042 009B     		ldr	r3, [sp]
  80 0044 012B     		cmp	r3, #1
  81 0046 2CD1     		bne	.L1
 328:../user/source/system_stm32f37x.c ****   {
 329:../user/source/system_stm32f37x.c ****     /* Enable Prefetch Buffer and set Flash Latency */
 330:../user/source/system_stm32f37x.c ****     FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
  82              		.loc 1 330 0
  83 0048 1222     		movs	r2, #18
  84 004a 184B     		ldr	r3, .L10+4
  85 004c 1A60     		str	r2, [r3]
 331:../user/source/system_stm32f37x.c ****  
 332:../user/source/system_stm32f37x.c ****      /* HCLK = SYSCLK / 1 */
 333:../user/source/system_stm32f37x.c ****      RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
  86              		.loc 1 333 0
  87 004e A3F58053 		sub	r3, r3, #4096
  88 0052 5A68     		ldr	r2, [r3, #4]
  89 0054 5A60     		str	r2, [r3, #4]
 334:../user/source/system_stm32f37x.c ****        
 335:../user/source/system_stm32f37x.c ****      /* PCLK2 = HCLK / 1 */
 336:../user/source/system_stm32f37x.c ****      RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
  90              		.loc 1 336 0
  91 0056 5A68     		ldr	r2, [r3, #4]
  92 0058 5A60     		str	r2, [r3, #4]
 337:../user/source/system_stm32f37x.c ****      
 338:../user/source/system_stm32f37x.c ****      /* PCLK1 = HCLK / 2 */
 339:../user/source/system_stm32f37x.c ****      RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
  93              		.loc 1 339 0
  94 005a 5A68     		ldr	r2, [r3, #4]
  95 005c 42F48062 		orr	r2, r2, #1024
  96 0060 5A60     		str	r2, [r3, #4]
 340:../user/source/system_stm32f37x.c **** 
 341:../user/source/system_stm32f37x.c ****     /* PLL configuration */
 342:../user/source/system_stm32f37x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
  97              		.loc 1 342 0
  98 0062 5A68     		ldr	r2, [r3, #4]
  99 0064 22F47C12 		bic	r2, r2, #4128768
 100 0068 5A60     		str	r2, [r3, #4]
 343:../user/source/system_stm32f37x.c **** 		//RCC_CFGR_PLLSRC=0 ; RCC_CFGR_PLLXTPRE=0;RCC_CFGR_PLLMULL=0  by stragen 
 344:../user/source/system_stm32f37x.c ****     //RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMUL
 345:../user/source/system_stm32f37x.c **** 		//RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL2);//PLL=1±¶HSI
 346:../user/source/system_stm32f37x.c **** 		RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);//PLL=8±¶HSI,64Mhz
 101              		.loc 1 346 0
 102 006a 5A68     		ldr	r2, [r3, #4]
 103 006c 42F46012 		orr	r2, r2, #3670016
 104 0070 5A60     		str	r2, [r3, #4]
 347:../user/source/system_stm32f37x.c ****     /* Enable PLL */
 348:../user/source/system_stm32f37x.c ****     RCC->CR |= RCC_CR_PLLON;
 105              		.loc 1 348 0
 106 0072 1A68     		ldr	r2, [r3]
 107 0074 42F08072 		orr	r2, r2, #16777216
 108 0078 1A60     		str	r2, [r3]
 109              	.L7:
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 9


 349:../user/source/system_stm32f37x.c **** 
 350:../user/source/system_stm32f37x.c ****     /* Wait till PLL is ready */
 351:../user/source/system_stm32f37x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 110              		.loc 1 351 0 discriminator 1
 111 007a 0B4B     		ldr	r3, .L10
 112 007c 1B68     		ldr	r3, [r3]
 113 007e 13F0007F 		tst	r3, #33554432
 114 0082 FAD0     		beq	.L7
 352:../user/source/system_stm32f37x.c ****     {
 353:../user/source/system_stm32f37x.c ****     }
 354:../user/source/system_stm32f37x.c ****     
 355:../user/source/system_stm32f37x.c ****     /* Select PLL as system clock source */
 356:../user/source/system_stm32f37x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 115              		.loc 1 356 0
 116 0084 084B     		ldr	r3, .L10
 117 0086 5A68     		ldr	r2, [r3, #4]
 118 0088 22F00302 		bic	r2, r2, #3
 119 008c 5A60     		str	r2, [r3, #4]
 357:../user/source/system_stm32f37x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 120              		.loc 1 357 0
 121 008e 5A68     		ldr	r2, [r3, #4]
 122 0090 42F00202 		orr	r2, r2, #2
 123 0094 5A60     		str	r2, [r3, #4]
 124              	.L8:
 358:../user/source/system_stm32f37x.c **** 
 359:../user/source/system_stm32f37x.c ****     /* Wait till PLL is used as system clock source */
 360:../user/source/system_stm32f37x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 125              		.loc 1 360 0 discriminator 1
 126 0096 044B     		ldr	r3, .L10
 127 0098 5B68     		ldr	r3, [r3, #4]
 128 009a 03F00C03 		and	r3, r3, #12
 129 009e 082B     		cmp	r3, #8
 130 00a0 F9D1     		bne	.L8
 131              	.L1:
 361:../user/source/system_stm32f37x.c ****     {
 362:../user/source/system_stm32f37x.c ****     }
 363:../user/source/system_stm32f37x.c ****   }
 364:../user/source/system_stm32f37x.c ****   else
 365:../user/source/system_stm32f37x.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 366:../user/source/system_stm32f37x.c ****          configuration. User can add here some code to deal with this error */
 367:../user/source/system_stm32f37x.c ****   }
 368:../user/source/system_stm32f37x.c **** }
 132              		.loc 1 368 0
 133 00a2 02B0     		add	sp, sp, #8
 134              	.LCFI1:
 135              		.cfi_def_cfa_offset 0
 136              		@ sp needed
 137 00a4 7047     		bx	lr
 138              	.L11:
 139 00a6 00BF     		.align	2
 140              	.L10:
 141 00a8 00100240 		.word	1073876992
 142 00ac 00200240 		.word	1073881088
 143              		.cfi_endproc
 144              	.LFE113:
 146              		.section	.text.SystemInit,"ax",%progbits
 147              		.align	2
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 10


 148              		.global	SystemInit
 149              		.thumb
 150              		.thumb_func
 152              	SystemInit:
 153              	.LFB111:
 170:../user/source/system_stm32f37x.c ****   /* FPU settings ------------------------------------------------------------*/
 154              		.loc 1 170 0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158 0000 10B5     		push	{r4, lr}
 159              	.LCFI2:
 160              		.cfi_def_cfa_offset 8
 161              		.cfi_offset 4, -8
 162              		.cfi_offset 14, -4
 173:../user/source/system_stm32f37x.c ****   #endif
 163              		.loc 1 173 0
 164 0002 184C     		ldr	r4, .L14
 165 0004 D4F88830 		ldr	r3, [r4, #136]
 166 0008 43F47003 		orr	r3, r3, #15728640
 167 000c C4F88830 		str	r3, [r4, #136]
 177:../user/source/system_stm32f37x.c **** 
 168              		.loc 1 177 0
 169 0010 154B     		ldr	r3, .L14+4
 170 0012 1A68     		ldr	r2, [r3]
 171 0014 42F00102 		orr	r2, r2, #1
 172 0018 1A60     		str	r2, [r3]
 180:../user/source/system_stm32f37x.c ****   
 173              		.loc 1 180 0
 174 001a 5A68     		ldr	r2, [r3, #4]
 175 001c 02F47F02 		and	r2, r2, #16711680
 176 0020 5A60     		str	r2, [r3, #4]
 183:../user/source/system_stm32f37x.c **** 
 177              		.loc 1 183 0
 178 0022 1A68     		ldr	r2, [r3]
 179 0024 22F08472 		bic	r2, r2, #17301504
 180 0028 22F48032 		bic	r2, r2, #65536
 181 002c 1A60     		str	r2, [r3]
 186:../user/source/system_stm32f37x.c **** 
 182              		.loc 1 186 0
 183 002e 1A68     		ldr	r2, [r3]
 184 0030 22F48022 		bic	r2, r2, #262144
 185 0034 1A60     		str	r2, [r3]
 189:../user/source/system_stm32f37x.c **** 
 186              		.loc 1 189 0
 187 0036 5A68     		ldr	r2, [r3, #4]
 188 0038 22F4FE02 		bic	r2, r2, #8323072
 189 003c 5A60     		str	r2, [r3, #4]
 192:../user/source/system_stm32f37x.c **** 
 190              		.loc 1 192 0
 191 003e DA6A     		ldr	r2, [r3, #44]
 192 0040 22F00F02 		bic	r2, r2, #15
 193 0044 DA62     		str	r2, [r3, #44]
 195:../user/source/system_stm32f37x.c ****   
 194              		.loc 1 195 0
 195 0046 1A6B     		ldr	r2, [r3, #48]
 196 0048 22F0F022 		bic	r2, r2, #-268374016
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 11


 197 004c 22F07302 		bic	r2, r2, #115
 198 0050 1A63     		str	r2, [r3, #48]
 198:../user/source/system_stm32f37x.c ****   
 199              		.loc 1 198 0
 200 0052 0022     		movs	r2, #0
 201 0054 9A60     		str	r2, [r3, #8]
 201:../user/source/system_stm32f37x.c **** 
 202              		.loc 1 201 0
 203 0056 FFF7FEFF 		bl	SetSysClock
 204              	.LVL0:
 207:../user/source/system_stm32f37x.c **** #endif
 205              		.loc 1 207 0
 206 005a 4FF00063 		mov	r3, #134217728
 207 005e A360     		str	r3, [r4, #8]
 208 0060 10BD     		pop	{r4, pc}
 209              	.L15:
 210 0062 00BF     		.align	2
 211              	.L14:
 212 0064 00ED00E0 		.word	-536810240
 213 0068 00100240 		.word	1073876992
 214              		.cfi_endproc
 215              	.LFE111:
 217              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 218              		.align	2
 219              		.global	SystemCoreClockUpdate
 220              		.thumb
 221              		.thumb_func
 223              	SystemCoreClockUpdate:
 224              	.LFB112:
 247:../user/source/system_stm32f37x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 225              		.loc 1 247 0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 230              	.LVL1:
 251:../user/source/system_stm32f37x.c ****   
 231              		.loc 1 251 0
 232 0000 1D4B     		ldr	r3, .L24
 233 0002 5B68     		ldr	r3, [r3, #4]
 234 0004 03F00C03 		and	r3, r3, #12
 235              	.LVL2:
 253:../user/source/system_stm32f37x.c ****   {
 236              		.loc 1 253 0
 237 0008 042B     		cmp	r3, #4
 238 000a 06D0     		beq	.L18
 239 000c 082B     		cmp	r3, #8
 240 000e 08D0     		beq	.L19
 241 0010 1BBB     		cbnz	r3, .L23
 256:../user/source/system_stm32f37x.c ****       break;
 242              		.loc 1 256 0
 243 0012 1A4A     		ldr	r2, .L24+4
 244 0014 1A4B     		ldr	r3, .L24+8
 245              	.LVL3:
 246 0016 1A60     		str	r2, [r3]
 257:../user/source/system_stm32f37x.c ****     case 0x04:  /* HSE used as system clock */
 247              		.loc 1 257 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 12


 248 0018 22E0     		b	.L21
 249              	.LVL4:
 250              	.L18:
 259:../user/source/system_stm32f37x.c ****       break;
 251              		.loc 1 259 0
 252 001a 184A     		ldr	r2, .L24+4
 253 001c 184B     		ldr	r3, .L24+8
 254              	.LVL5:
 255 001e 1A60     		str	r2, [r3]
 260:../user/source/system_stm32f37x.c ****     case 0x08:  /* PLL used as system clock */
 256              		.loc 1 260 0
 257 0020 1EE0     		b	.L21
 258              	.LVL6:
 259              	.L19:
 263:../user/source/system_stm32f37x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 260              		.loc 1 263 0
 261 0022 154A     		ldr	r2, .L24
 262 0024 5368     		ldr	r3, [r2, #4]
 263              	.LVL7:
 264:../user/source/system_stm32f37x.c ****       pllmull = ( pllmull >> 18) + 2;
 264              		.loc 1 264 0
 265 0026 5268     		ldr	r2, [r2, #4]
 266              	.LVL8:
 265:../user/source/system_stm32f37x.c ****       
 267              		.loc 1 265 0
 268 0028 C3F38343 		ubfx	r3, r3, #18, #4
 269              	.LVL9:
 270 002c 0233     		adds	r3, r3, #2
 271              	.LVL10:
 267:../user/source/system_stm32f37x.c ****       {
 272              		.loc 1 267 0
 273 002e 12F4803F 		tst	r2, #65536
 274 0032 05D1     		bne	.L22
 270:../user/source/system_stm32f37x.c ****       }
 275              		.loc 1 270 0
 276 0034 134A     		ldr	r2, .L24+12
 277              	.LVL11:
 278 0036 02FB03F3 		mul	r3, r2, r3
 279              	.LVL12:
 280 003a 114A     		ldr	r2, .L24+8
 281 003c 1360     		str	r3, [r2]
 282 003e 0FE0     		b	.L21
 283              	.LVL13:
 284              	.L22:
 274:../user/source/system_stm32f37x.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 285              		.loc 1 274 0
 286 0040 0D4A     		ldr	r2, .L24
 287              	.LVL14:
 288 0042 D26A     		ldr	r2, [r2, #44]
 289 0044 02F00F02 		and	r2, r2, #15
 290 0048 511C     		adds	r1, r2, #1
 291              	.LVL15:
 276:../user/source/system_stm32f37x.c ****       }      
 292              		.loc 1 276 0
 293 004a 0C4A     		ldr	r2, .L24+4
 294 004c B2FBF1F2 		udiv	r2, r2, r1
 295 0050 02FB03F3 		mul	r3, r2, r3
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 13


 296              	.LVL16:
 297 0054 0A4A     		ldr	r2, .L24+8
 298 0056 1360     		str	r3, [r2]
 299 0058 02E0     		b	.L21
 300              	.LVL17:
 301              	.L23:
 280:../user/source/system_stm32f37x.c ****       break;
 302              		.loc 1 280 0
 303 005a 084A     		ldr	r2, .L24+4
 304 005c 084B     		ldr	r3, .L24+8
 305              	.LVL18:
 306 005e 1A60     		str	r2, [r3]
 307              	.LVL19:
 308              	.L21:
 285:../user/source/system_stm32f37x.c ****   /* HCLK clock frequency */
 309              		.loc 1 285 0
 310 0060 054B     		ldr	r3, .L24
 311 0062 5B68     		ldr	r3, [r3, #4]
 312 0064 C3F30313 		ubfx	r3, r3, #4, #4
 313 0068 074A     		ldr	r2, .L24+16
 314 006a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 315 006c DAB2     		uxtb	r2, r3
 316              	.LVL20:
 287:../user/source/system_stm32f37x.c **** }
 317              		.loc 1 287 0
 318 006e 0449     		ldr	r1, .L24+8
 319 0070 0B68     		ldr	r3, [r1]
 320 0072 D340     		lsrs	r3, r3, r2
 321 0074 0B60     		str	r3, [r1]
 322 0076 7047     		bx	lr
 323              	.L25:
 324              		.align	2
 325              	.L24:
 326 0078 00100240 		.word	1073876992
 327 007c 00127A00 		.word	8000000
 328 0080 00000000 		.word	.LANCHOR0
 329 0084 00093D00 		.word	4000000
 330 0088 00000000 		.word	.LANCHOR1
 331              		.cfi_endproc
 332              	.LFE112:
 334              		.global	AHBPrescTable
 335              		.global	SystemCoreClock
 336              		.section	.data.AHBPrescTable,"aw",%progbits
 337              		.align	2
 338              		.set	.LANCHOR1,. + 0
 341              	AHBPrescTable:
 342 0000 00       		.byte	0
 343 0001 00       		.byte	0
 344 0002 00       		.byte	0
 345 0003 00       		.byte	0
 346 0004 00       		.byte	0
 347 0005 00       		.byte	0
 348 0006 00       		.byte	0
 349 0007 00       		.byte	0
 350 0008 01       		.byte	1
 351 0009 02       		.byte	2
 352 000a 03       		.byte	3
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 14


 353 000b 04       		.byte	4
 354 000c 06       		.byte	6
 355 000d 07       		.byte	7
 356 000e 08       		.byte	8
 357 000f 09       		.byte	9
 358              		.section	.data.SystemCoreClock,"aw",%progbits
 359              		.align	2
 360              		.set	.LANCHOR0,. + 0
 363              	SystemCoreClock:
 364 0000 0090D003 		.word	64000000
 365              		.text
 366              	.Letext0:
 367              		.file 2 "d:\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none-eabi\\include\\machine\\_defaul
 368              		.file 3 "d:\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none-eabi\\include\\sys\\_stdint.h"
 369              		.file 4 "../cmsis/include/core_cm4.h"
 370              		.file 5 "../cmsis/include/stm32f37x.h"
ARM GAS  C:\Users\strag\AppData\Local\Temp\cc58AHKa.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f37x.c
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:22     .text.SetSysClock:00000000 $t
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:26     .text.SetSysClock:00000000 SetSysClock
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:141    .text.SetSysClock:000000a8 $d
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:147    .text.SystemInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:152    .text.SystemInit:00000000 SystemInit
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:212    .text.SystemInit:00000064 $d
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:218    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:223    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:326    .text.SystemCoreClockUpdate:00000078 $d
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:341    .data.AHBPrescTable:00000000 AHBPrescTable
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:363    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:337    .data.AHBPrescTable:00000000 $d
C:\Users\strag\AppData\Local\Temp\cc58AHKa.s:359    .data.SystemCoreClock:00000000 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
