// Seed: 3058242534
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_comb @(posedge id_3) begin
    $display;
  end
  id_4(
      .id_0(1), .id_1(id_2), .id_2(id_2), .id_3(1 == 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial
    assume (id_4 + 1)
    else;
  module_0(
      id_3, id_3, id_4
  );
endmodule
