{
  "module_name": "gpio-omap.h",
  "hash_id": "afc1eeff103954f0039da58109f4f4722f52f7ad2c967a9ef31e68028dd20459",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/platform_data/gpio-omap.h",
  "human_readable_source": " \n \n\n#ifndef __ASM_ARCH_OMAP_GPIO_H\n#define __ASM_ARCH_OMAP_GPIO_H\n\n#ifndef __ASSEMBLER__\n#include <linux/io.h>\n#include <linux/platform_device.h>\n#endif\n\n#define OMAP1_MPUIO_BASE\t\t\t0xfffb5000\n\n \n#define OMAP_MPUIO_INPUT_LATCH\t\t0x00\n#define OMAP_MPUIO_OUTPUT\t\t0x04\n#define OMAP_MPUIO_IO_CNTL\t\t0x08\n#define OMAP_MPUIO_KBR_LATCH\t\t0x10\n#define OMAP_MPUIO_KBC\t\t\t0x14\n#define OMAP_MPUIO_GPIO_EVENT_MODE\t0x18\n#define OMAP_MPUIO_GPIO_INT_EDGE\t0x1c\n#define OMAP_MPUIO_KBD_INT\t\t0x20\n#define OMAP_MPUIO_GPIO_INT\t\t0x24\n#define OMAP_MPUIO_KBD_MASKIT\t\t0x28\n#define OMAP_MPUIO_GPIO_MASKIT\t\t0x2c\n#define OMAP_MPUIO_GPIO_DEBOUNCING\t0x30\n#define OMAP_MPUIO_LATCH\t\t0x34\n\n#define OMAP34XX_NR_GPIOS\t\t6\n\n \n#define OMAP1510_GPIO_DATA_INPUT\t0x00\n#define OMAP1510_GPIO_DATA_OUTPUT\t0x04\n#define OMAP1510_GPIO_DIR_CONTROL\t0x08\n#define OMAP1510_GPIO_INT_CONTROL\t0x0c\n#define OMAP1510_GPIO_INT_MASK\t\t0x10\n#define OMAP1510_GPIO_INT_STATUS\t0x14\n#define OMAP1510_GPIO_PIN_CONTROL\t0x18\n\n#define OMAP1510_IH_GPIO_BASE\t\t64\n\n \n#define OMAP1610_GPIO_REVISION\t\t0x0000\n#define OMAP1610_GPIO_SYSCONFIG\t\t0x0010\n#define OMAP1610_GPIO_SYSSTATUS\t\t0x0014\n#define OMAP1610_GPIO_IRQSTATUS1\t0x0018\n#define OMAP1610_GPIO_IRQENABLE1\t0x001c\n#define OMAP1610_GPIO_WAKEUPENABLE\t0x0028\n#define OMAP1610_GPIO_DATAIN\t\t0x002c\n#define OMAP1610_GPIO_DATAOUT\t\t0x0030\n#define OMAP1610_GPIO_DIRECTION\t\t0x0034\n#define OMAP1610_GPIO_EDGE_CTRL1\t0x0038\n#define OMAP1610_GPIO_EDGE_CTRL2\t0x003c\n#define OMAP1610_GPIO_CLEAR_IRQENABLE1\t0x009c\n#define OMAP1610_GPIO_CLEAR_WAKEUPENA\t0x00a8\n#define OMAP1610_GPIO_CLEAR_DATAOUT\t0x00b0\n#define OMAP1610_GPIO_SET_IRQENABLE1\t0x00dc\n#define OMAP1610_GPIO_SET_WAKEUPENA\t0x00e8\n#define OMAP1610_GPIO_SET_DATAOUT\t0x00f0\n\n \n#define OMAP7XX_GPIO_DATA_INPUT\t\t0x00\n#define OMAP7XX_GPIO_DATA_OUTPUT\t0x04\n#define OMAP7XX_GPIO_DIR_CONTROL\t0x08\n#define OMAP7XX_GPIO_INT_CONTROL\t0x0c\n#define OMAP7XX_GPIO_INT_MASK\t\t0x10\n#define OMAP7XX_GPIO_INT_STATUS\t\t0x14\n\n \n#define OMAP24XX_GPIO_REVISION\t\t0x0000\n#define OMAP24XX_GPIO_SYSCONFIG\t\t0x0010\n#define OMAP24XX_GPIO_IRQSTATUS1\t0x0018\n#define OMAP24XX_GPIO_IRQSTATUS2\t0x0028\n#define OMAP24XX_GPIO_IRQENABLE2\t0x002c\n#define OMAP24XX_GPIO_IRQENABLE1\t0x001c\n#define OMAP24XX_GPIO_WAKE_EN\t\t0x0020\n#define OMAP24XX_GPIO_CTRL\t\t0x0030\n#define OMAP24XX_GPIO_OE\t\t0x0034\n#define OMAP24XX_GPIO_DATAIN\t\t0x0038\n#define OMAP24XX_GPIO_DATAOUT\t\t0x003c\n#define OMAP24XX_GPIO_LEVELDETECT0\t0x0040\n#define OMAP24XX_GPIO_LEVELDETECT1\t0x0044\n#define OMAP24XX_GPIO_RISINGDETECT\t0x0048\n#define OMAP24XX_GPIO_FALLINGDETECT\t0x004c\n#define OMAP24XX_GPIO_DEBOUNCE_EN\t0x0050\n#define OMAP24XX_GPIO_DEBOUNCE_VAL\t0x0054\n#define OMAP24XX_GPIO_CLEARIRQENABLE1\t0x0060\n#define OMAP24XX_GPIO_SETIRQENABLE1\t0x0064\n#define OMAP24XX_GPIO_CLEARWKUENA\t0x0080\n#define OMAP24XX_GPIO_SETWKUENA\t\t0x0084\n#define OMAP24XX_GPIO_CLEARDATAOUT\t0x0090\n#define OMAP24XX_GPIO_SETDATAOUT\t0x0094\n\n#define OMAP4_GPIO_REVISION\t\t0x0000\n#define OMAP4_GPIO_SYSCONFIG\t\t0x0010\n#define OMAP4_GPIO_EOI\t\t\t0x0020\n#define OMAP4_GPIO_IRQSTATUSRAW0\t0x0024\n#define OMAP4_GPIO_IRQSTATUSRAW1\t0x0028\n#define OMAP4_GPIO_IRQSTATUS0\t\t0x002c\n#define OMAP4_GPIO_IRQSTATUS1\t\t0x0030\n#define OMAP4_GPIO_IRQSTATUSSET0\t0x0034\n#define OMAP4_GPIO_IRQSTATUSSET1\t0x0038\n#define OMAP4_GPIO_IRQSTATUSCLR0\t0x003c\n#define OMAP4_GPIO_IRQSTATUSCLR1\t0x0040\n#define OMAP4_GPIO_IRQWAKEN0\t\t0x0044\n#define OMAP4_GPIO_IRQWAKEN1\t\t0x0048\n#define OMAP4_GPIO_IRQENABLE1\t\t0x011c\n#define OMAP4_GPIO_WAKE_EN\t\t0x0120\n#define OMAP4_GPIO_IRQSTATUS2\t\t0x0128\n#define OMAP4_GPIO_IRQENABLE2\t\t0x012c\n#define OMAP4_GPIO_CTRL\t\t\t0x0130\n#define OMAP4_GPIO_OE\t\t\t0x0134\n#define OMAP4_GPIO_DATAIN\t\t0x0138\n#define OMAP4_GPIO_DATAOUT\t\t0x013c\n#define OMAP4_GPIO_LEVELDETECT0\t\t0x0140\n#define OMAP4_GPIO_LEVELDETECT1\t\t0x0144\n#define OMAP4_GPIO_RISINGDETECT\t\t0x0148\n#define OMAP4_GPIO_FALLINGDETECT\t0x014c\n#define OMAP4_GPIO_DEBOUNCENABLE\t0x0150\n#define OMAP4_GPIO_DEBOUNCINGTIME\t0x0154\n#define OMAP4_GPIO_CLEARIRQENABLE1\t0x0160\n#define OMAP4_GPIO_SETIRQENABLE1\t0x0164\n#define OMAP4_GPIO_CLEARWKUENA\t\t0x0180\n#define OMAP4_GPIO_SETWKUENA\t\t0x0184\n#define OMAP4_GPIO_CLEARDATAOUT\t\t0x0190\n#define OMAP4_GPIO_SETDATAOUT\t\t0x0194\n\n#define OMAP_MAX_GPIO_LINES\t\t192\n\n#define OMAP_MPUIO(nr)\t\t(OMAP_MAX_GPIO_LINES + (nr))\n#define OMAP_GPIO_IS_MPUIO(nr)\t((nr) >= OMAP_MAX_GPIO_LINES)\n\n#ifndef __ASSEMBLER__\nstruct omap_gpio_reg_offs {\n\tu16 revision;\n\tu16 sysconfig;\n\tu16 direction;\n\tu16 datain;\n\tu16 dataout;\n\tu16 set_dataout;\n\tu16 clr_dataout;\n\tu16 irqstatus;\n\tu16 irqstatus2;\n\tu16 irqstatus_raw0;\n\tu16 irqstatus_raw1;\n\tu16 irqenable;\n\tu16 irqenable2;\n\tu16 set_irqenable;\n\tu16 clr_irqenable;\n\tu16 debounce;\n\tu16 debounce_en;\n\tu16 ctrl;\n\tu16 wkup_en;\n\tu16 leveldetect0;\n\tu16 leveldetect1;\n\tu16 risingdetect;\n\tu16 fallingdetect;\n\tu16 irqctrl;\n\tu16 edgectrl1;\n\tu16 edgectrl2;\n\tu16 pinctrl;\n\n\tbool irqenable_inv;\n};\n\nstruct omap_gpio_platform_data {\n\tint bank_type;\n\tint bank_width;\t\t \n\tint bank_stride;\t \n\tbool dbck_flag;\t\t \n\tbool loses_context;\t \n\tbool is_mpuio;\t\t \n\tu32 non_wakeup_gpios;\n\n\tconst struct omap_gpio_reg_offs *regs;\n\n\t \n\tint (*get_context_loss_count)(struct device *dev);\n};\n\n#endif  \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}