set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {RISC_Microprocessor.vho RISC_Microprocessor_vhd.sdo}}
}
