PPA Report for selective_bit_reset.v (Module: selective_bit_reset)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 3
IO Count: 11
Cell Count: 37

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 286.60 MHz
Reg-to-Reg Critical Path Delay: 1.923 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
