Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1   -10595  -712438            212     2568        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  12594                     79.403 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          212      -10595    -712438            212        2568          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          212      -10595    -712438            212        2568          0              0

Path 3:
   Slack (not met):                        -10595ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            970ps
   - Clock uncertainty:                       150ps
   = Required time:                          2820ps
   - Propagation time:                      12404ps (52.3% logic, 47.7% route, logic stage 7)
   - Delay of the launching clock:           1011ps
   = Slack:                                -10595ps

   Instance/Pin or Net Name                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                            CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                                                                                                                                  
   clk                                            Clock net    53           (fanout=675)       1011                     -                                                                                                                                                                                                                                                                  
   RBB_10/CLK                                     RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r            1011                                                                                                                                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/AQ                                      RBB_6L       10  [TILE 0 0, RBB 16 10]        800     r            1811     {inst79: $auto$ff.cc:266:slice$2262 (FDE,site=aff)}                                                                                                                                                                                                          
   target_number[4]                               Net          50             (fanout=2)       1376                     -                                                                                                                                                                                                                                                                  
   RBB_21/D1                                      RBB_6L       21  [TILE 0 0, RBB 16 12]          -     r            3187                                                                                                                                                                                                                                                                  
   RBB_21/D                                       RBB_6L       21  [TILE 0 0, RBB 16 12]        694     r            3881     {inst17: $abc$4048$lut$aiger4047$188 (LUT,site=dlut)}                                                                                                                                                                                                        
   $techmap4071$abc$4048$lut$aiger4047$195.A[5]   Net         174             (fanout=5)        551                     -                                                                                                                                                                                                                                                                  
   RBB_21/C1                                      RBB_6L       21  [TILE 0 0, RBB 16 12]          -     r            4432                                                                                                                                                                                                                                                                  
   RBB_21/C                                       RBB_6L       21  [TILE 0 0, RBB 16 12]        711     r            5143     {inst38: $auto$abc9_ops.cc:1550:reintegrate$4055 (LUT,site=clut)}                                                                                                                                                                                            
   $abc$4048$aiger4047$208b                       Net         162             (fanout=1)        815                     -                                                                                                                                                                                                                                                                  
   RBB_18/C5                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            5958                                                                                                                                                                                                                                                                  
   RBB_18/CMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]        871     r            6829     {inst110: $techmap2586$shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[0].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (LUT,site=cluto)} 
   $abc$4048$aiger4047$78                         Net         139             (fanout=1)        621                     -                                                                                                                                                                                                                                                                  
   RBB_18/D5                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            7450                                                                                                                                                                                                                                                                  
   RBB_18/DMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]        882     r            8332     {inst111: $techmap2586$shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[0].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dluto)}  
   $abc$4048$aiger4047$79                         Net         138             (fanout=2)        570                     -                                                                                                                                                                                                                                                                  
   RBB_18/A1                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            8902                                                                                                                                                                                                                                                                  
   RBB_18/AMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]       1104     r           10006     {inst108: $shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (MUXF,site=muxf7a)}                                                                                                        
   $techmap4070$abc$4048$lut$procmux$1277_Y.A[2]  Net         173             (fanout=1)        679                     -                                                                                                                                                                                                                                                                  
   RBB_24/D5                                      RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r           10685                                                                                                                                                                                                                                                                  
   RBB_24/D                                       RBB_6L       24  [TILE 0 0, RBB 19 18]        632     r           11317     {inst105: $auto$xilinx_dffopt.cc:341:execute$4094 (LUT,site=dlut,dluto)}                                                                                                                                                                                     
   $auto$xilinx_dffopt.cc:347:execute$4095        Net         105             (fanout=1)       1306                     -                                                                                                                                                                                                                                                                  
   RBB_5/O[0]                                     IOB           5  [TILE 0 0, RBB 31 27]          -     r           12623     {inst132: serial_data_OUT (FD)} {(output_port) inst127: g_127_serial_data_obuf (IO)}                                                                                                                                                                         
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                      IOB           5  [TILE 0 0, RBB 31 27]        792     r           13415                                                                                                                                                                                                                                                                  
   clk                                            Clock net    53           (fanout=675)       -970                     -                                                                                                                                                                                                                                                                  
   clk                                            CLOCK-PORT    -                      -    capture     r           12445                                                                                                                                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -9230ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            958ps
   - Clock uncertainty:                       150ps
   = Required time:                          2808ps
   - Propagation time:                      11032ps (38.0% logic, 62.0% route, logic stage 8)
   - Delay of the launching clock:           1006ps
   = Slack:                                 -9230ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       1006                     -                                                                                          
   RBB_23/CLK                                                                   RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            1006                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            1806     {inst52: $auto$ff.cc:266:slice$2217 (FDR,site=cff)}                                  
   counter[0]                                                                   Net           3             (fanout=2)       2059                     -                                                                                          
   RBB_26/D4                                                                    RBB_6L       26  [TILE 0 0, RBB 16 24]          -     r            3865                                                                                          
   RBB_26/D                                                                     RBB_6L       26  [TILE 0 0, RBB 16 24]        694     r            4559     {inst14: $abc$4048$lut$aiger4047$164 (LUT,site=dlut)}                                
   $techmap4064$abc$4048$lut$aiger4047$168.A[4]                                 Net         109             (fanout=1)       1333                     -                                                                                          
   RBB_23/A5                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            5892                                                                                          
   RBB_23/A                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        706     r            6598     {inst15: $abc$4048$lut$aiger4047$168 (LUT,site=alut)}                                
   $techmap4065$abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788.A[5]               Net         106             (fanout=1)        593                     -                                                                                          
   RBB_23/B6                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            7191                                                                                          
   RBB_23/C                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        487     r            7678     {inst26: $abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788 (LUT,site=clut,cluto)}        
   $techmap4066$abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377.A[3]  Net         108            (fanout=10)       1242                     -                                                                                          
   RBB_24/C6                                                                    RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r            8920                                                                                          
   RBB_24/C                                                                     RBB_6L       24  [TILE 0 0, RBB 19 18]        487     r            9407     {inst25: $abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377 (LUT,site=clut)} 
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)       1614                     -                                                                                          
   RBB_9/A6                                                                     RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r           11021                                                                                          
   RBB_9/CEout                                                                  RBB_6L        9  [TILE 0 0, RBB 13 10]          2     r           11023                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_10/CEin                                                                  RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r           11023                                                                                          
   RBB_10/CEout                                                                 RBB_6L       10  [TILE 0 0, RBB 16 10]          2     r           11025                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_11/CEin                                                                  RBB_6L       11  [TILE 0 0, RBB 19 10]          -     r           11025                                                                                          
   RBB_11/CEout                                                                 RBB_6L       11  [TILE 0 0, RBB 19 10]          2     r           11027                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_12/CEin                                                                  RBB_6L       12  [TILE 0 0, RBB 22 10]          -     r           11027     {<CE>inst90: $auto$ff.cc:266:slice$2273 (FDE,site=dff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                                                                   RBB_6L       12  [TILE 0 0, RBB 22 10]       1011     r           12038                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       -958                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r           11080                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -9230ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            958ps
   - Clock uncertainty:                       150ps
   = Required time:                          2808ps
   - Propagation time:                      11032ps (38.0% logic, 62.0% route, logic stage 8)
   - Delay of the launching clock:           1006ps
   = Slack:                                 -9230ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       1006                     -                                                                                          
   RBB_23/CLK                                                                   RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            1006                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            1806     {inst52: $auto$ff.cc:266:slice$2217 (FDR,site=cff)}                                  
   counter[0]                                                                   Net           3             (fanout=2)       2059                     -                                                                                          
   RBB_26/D4                                                                    RBB_6L       26  [TILE 0 0, RBB 16 24]          -     r            3865                                                                                          
   RBB_26/D                                                                     RBB_6L       26  [TILE 0 0, RBB 16 24]        694     r            4559     {inst14: $abc$4048$lut$aiger4047$164 (LUT,site=dlut)}                                
   $techmap4064$abc$4048$lut$aiger4047$168.A[4]                                 Net         109             (fanout=1)       1333                     -                                                                                          
   RBB_23/A5                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            5892                                                                                          
   RBB_23/A                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        706     r            6598     {inst15: $abc$4048$lut$aiger4047$168 (LUT,site=alut)}                                
   $techmap4065$abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788.A[5]               Net         106             (fanout=1)        593                     -                                                                                          
   RBB_23/B6                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            7191                                                                                          
   RBB_23/C                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        487     r            7678     {inst26: $abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788 (LUT,site=clut,cluto)}        
   $techmap4066$abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377.A[3]  Net         108            (fanout=10)       1242                     -                                                                                          
   RBB_24/C6                                                                    RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r            8920                                                                                          
   RBB_24/C                                                                     RBB_6L       24  [TILE 0 0, RBB 19 18]        487     r            9407     {inst25: $abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377 (LUT,site=clut)} 
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)       1614                     -                                                                                          
   RBB_9/A6                                                                     RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r           11021                                                                                          
   RBB_9/CEout                                                                  RBB_6L        9  [TILE 0 0, RBB 13 10]          2     r           11023                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_10/CEin                                                                  RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r           11023                                                                                          
   RBB_10/CEout                                                                 RBB_6L       10  [TILE 0 0, RBB 16 10]          2     r           11025                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_11/CEin                                                                  RBB_6L       11  [TILE 0 0, RBB 19 10]          -     r           11025                                                                                          
   RBB_11/CEout                                                                 RBB_6L       11  [TILE 0 0, RBB 19 10]          2     r           11027                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_12/CEin                                                                  RBB_6L       12  [TILE 0 0, RBB 22 10]          -     r           11027     {<CE>inst88: $auto$ff.cc:266:slice$2271 (FDE,site=bff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                                                                   RBB_6L       12  [TILE 0 0, RBB 22 10]       1011     r           12038                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       -958                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r           11080                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2568ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:           1010ps
   + Propagation time:                       2761ps (65.5% logic, 34.5% route, logic stage 1)
   - Delay of the capturing clock:           1053ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2568ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    53           (fanout=675)       1010                     -                                                                                                                                                  
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 19 24]          -     r            1010                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CQ                  RBB_6L       14  [TILE 0 0, RBB 19 24]        800     r            1810     {inst54: $auto$ff.cc:266:slice$2219 (FDR,site=cff)}                                                                                          
   counter[2]                 Net           5             (fanout=2)        953                     -                                                                                                                                                  
   RBB_14/C1                  RBB_6L       14  [TILE 0 0, RBB 19 24]          -     r            2763     {inst48: $auto$alumacc.cc:485:replace_alu$1404.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst54: $auto$ff.cc:266:slice$2219 (FDR,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 19 24]       1008     r            3771                                                                                                                                                  
   clk                        Clock net    53           (fanout=675)      -1053                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2718                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2570ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            973ps
   + Propagation time:                       2775ps (65.2% logic, 34.8% route, logic stage 1)
   - Delay of the capturing clock:           1028ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2570ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    53           (fanout=675)        973                     -                                                                                                                                                  
   RBB_9/CLK                  RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r             973                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CQ                   RBB_6L        9  [TILE 0 0, RBB 13 10]        800     r            1773     {inst77: $auto$ff.cc:266:slice$2260 (FDE,site=cff)}                                                                                          
   target_number[2]           Net          44             (fanout=2)        967                     -                                                                                                                                                  
   RBB_9/C1                   RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r            2740     {inst43: $auto$alumacc.cc:485:replace_alu$1392.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst77: $auto$ff.cc:266:slice$2260 (FDE,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                  RBB_6L        9  [TILE 0 0, RBB 13 10]       1008     r            3748                                                                                                                                                  
   clk                        Clock net    53           (fanout=675)      -1028                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2720                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2579ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            979ps
   + Propagation time:                       2767ps (65.3% logic, 34.7% route, logic stage 1)
   - Delay of the capturing clock:           1017ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2579ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    53           (fanout=675)        979                     -                                                                                                                                                  
   RBB_16/CLK                 RBB_6L       16  [TILE 0 0, RBB 25 24]          -     r             979                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CQ                  RBB_6L       16  [TILE 0 0, RBB 25 24]        800     r            1779     {inst62: $auto$ff.cc:266:slice$2227 (FDR,site=cff)}                                                                                          
   counter[10]                Net          13             (fanout=3)        959                     -                                                                                                                                                  
   RBB_16/C1                  RBB_6L       16  [TILE 0 0, RBB 25 24]          -     r            2738     {inst50: $auto$alumacc.cc:485:replace_alu$1404.genblk1.slice[2].genblk1.carry4 (CARRY4)} {inst62: $auto$ff.cc:266:slice$2227 (FDR,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CLK                 RBB_6L       16  [TILE 0 0, RBB 25 24]       1008     r            3746                                                                                                                                                  
   clk                        Clock net    53           (fanout=675)      -1017                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2729                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













