Version 4
SHEET 1 2932 1268
WIRE 672 -368 656 -368
WIRE 896 -368 864 -368
WIRE 672 -336 592 -336
WIRE 896 -304 864 -304
WIRE 656 -160 656 -368
WIRE 896 -160 896 -304
WIRE 896 -160 656 -160
WIRE 592 -112 592 -336
WIRE 592 -112 480 -112
WIRE 480 -64 480 -112
WIRE 592 16 592 -112
WIRE 592 16 576 16
WIRE 640 16 592 16
WIRE 928 16 832 16
WIRE 1056 16 928 16
WIRE -192 80 -272 80
WIRE -272 96 -272 80
WIRE -192 96 -192 80
WIRE 928 144 928 16
WIRE 640 192 640 16
WIRE 784 192 640 192
WIRE 480 304 480 160
WIRE 1056 304 1056 16
WIRE 1056 304 480 304
FLAG -192 96 0
FLAG -272 0 VCC
FLAG -272 176 VEE
FLAG -448 96 0
FLAG -448 16 P15V
FLAG 928 240 0
FLAG 832 80 0
FLAG 384 16 0
FLAG 384 48 0
FLAG 752 16 VCC
FLAG 768 -448 VCC
FLAG 768 -224 VCC
FLAG 896 -368 OUT
FLAG 896 -304 ~OUT
SYMBOL voltage -272 -16 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 48 40 Left 2
SYMATTR Value 5
SYMATTR InstName V2
SYMBOL voltage -272 80 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 0 36 39 Left 2
SYMATTR InstName V3
SYMATTR Value 0
SYMBOL 74hc74 768 -448 R0
SYMATTR InstName U1
SYMBOL voltage -448 0 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 48 40 Left 2
SYMATTR Value 15
SYMATTR InstName V4
SYMBOL 74hc74 480 -64 R0
SYMATTR InstName U4
SYMBOL res 848 0 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R8
SYMATTR Value 10k
SYMBOL cap 816 16 R0
SYMATTR InstName C4
SYMATTR Value 5n
SYMBOL npn 864 144 R0
SYMATTR InstName Q4
SYMBOL res 880 176 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R11
SYMATTR Value 100R
TEXT -168 -224 Left 2 !.tran 0.5ms
TEXT -208 -312 Left 2 !.include 74hc.lib
TEXT -632 416 Left 2 ;Having RC charged by VCC. guarantees a cold-start pulse.\n- we get clearly defined phases\n- start pulse.\n- finish of current ramp .\n- finish cycle. fixed timing.
TEXT 1504 -168 Left 2 ;74hc74 pinout appears the same as 74hc74d.\n \ninputs are considered active lo.\nCLR/ RD (pin 1) hi, turns Q hi. CLR dominates.  (reset as active low)\nPRE / SD  (pin 4 ) hi, turns Q lo. ~Q high.
