// Seed: 128443506
module module_0 #(
    parameter id_2 = 32'd7,
    parameter id_5 = 32'd59
) (
    input  tri1  id_0,
    output uwire id_1,
    input  wand  _id_2,
    output tri1  id_3
);
  assign id_1 = 1;
  logic _id_5 = 1'b0;
  wire  id_6;
  assign module_1.id_10 = 0;
  logic id_7 = id_6;
  logic [1  <  id_5 : -1] id_8;
  assign id_7[id_2] = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output uwire id_4,
    output uwire id_5,
    output wand id_6
    , id_14,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input supply0 id_10,
    output wand id_11,
    output uwire id_12
);
  assign #id_15 id_12 = 1'b0 ? id_9 : -1;
  timeprecision 1ps;
  assign id_15 = id_0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_15,
      id_4
  );
endmodule
