

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s'
================================================================
* Date:           Thu Jul 11 13:47:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.344 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.34>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "%icmp_ln65 = icmp_slt  i16 %data_0_val_read, i16 %data_1_val_read" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 7 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 8 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i16 %data_0_val_read, i16 %data_1_val_read" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 9 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.78ns)   --->   "%icmp_ln65_1 = icmp_slt  i16 %select_ln65, i16 %data_2_val_read" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 10 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node x_max)   --->   "%xor_ln65_1 = xor i1 %icmp_ln65_1, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'xor' 'xor_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max = select i1 %xor_ln65_1, i16 %select_ln65, i16 %data_2_val_read" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'select' 'x_max' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 13 'sext' 'sext_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln245_1 = sext i16 %x_max" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 14 'sext' 'sext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%sub_ln245 = sub i17 %sext_ln245, i17 %sext_ln245_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 15 'sub' 'sub_ln245' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 16 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 17 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%xor_ln245 = xor i1 %tmp_4, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 18 'xor' 'xor_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%and_ln245 = and i1 %tmp_5, i1 %xor_ln245" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'and' 'and_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%xor_ln245_1 = xor i1 %tmp_4, i1 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'xor' 'xor_ln245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln245_2 = sext i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sext' 'sext_ln245_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%sub_ln245_1 = sub i17 %sext_ln245_2, i17 %sext_ln245_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'sub' 'sub_ln245_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_1, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln245_2 = xor i1 %tmp_6, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'xor' 'xor_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%and_ln245_1 = and i1 %tmp_7, i1 %xor_ln245_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'and' 'and_ln245_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%xor_ln245_3 = xor i1 %tmp_6, i1 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'xor' 'xor_ln245_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln245_3 = sext i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'sext' 'sext_ln245_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%sub_ln245_2 = sub i17 %sext_ln245_3, i17 %sext_ln245_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sub' 'sub_ln245_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 16" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln245_2, i32 15" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%xor_ln245_4 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'xor' 'xor_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%and_ln245_2 = and i1 %tmp_9, i1 %xor_ln245_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'and' 'and_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%xor_ln245_5 = xor i1 %tmp_8, i1 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'xor' 'xor_ln245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%select_ln245 = select i1 %and_ln245, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'select' 'select_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_1)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_1 = select i1 %xor_ln245_1, i10 %select_ln245, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'select' 'select_ln245_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %select_ln245_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 38 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 39 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 40 'load' 'exp_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%select_ln245_2 = select i1 %and_ln245_1, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'select' 'select_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_3)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_1, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_3 = select i1 %xor_ln245_3, i10 %select_ln245_2, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'select' 'select_ln245_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %select_ln245_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 44 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 45 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.20ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 46 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%select_ln245_4 = select i1 %and_ln245_2, i10 511, i10 512" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'select' 'select_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln245_5)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln245_2, i32 6, i32 15" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 48 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln245_5 = select i1 %xor_ln245_5, i10 %select_ln245_4, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'select' 'select_ln245_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %select_ln245_5" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 50 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 51 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.20ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 52 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 53 [1/2] (1.20ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 53 'load' 'exp_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i17 %exp_table_load" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.20ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 55 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i17 %exp_table_load_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'zext' 'zext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (1.20ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 57 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 1024> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50 = zext i17 %exp_table_load_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 58 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln50 = add i18 %zext_ln245_1, i18 %zext_ln245" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 59 'add' 'add_ln50' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.79ns)   --->   "%add_ln50_2 = add i17 %exp_table_load_1, i17 %exp_table_load" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 60 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50, i32 17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%select_ln50 = select i1 %tmp_10, i17 131071, i17 %add_ln50_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 62 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln50_1)   --->   "%zext_ln50_1 = zext i17 %select_ln50" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 63 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln50_1 = add i18 %zext_ln50, i18 %zext_ln50_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 64 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln50_1, i32 17" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 65 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln50_1, i32 8, i32 17" [firmware/nnet_utils/nnet_activation.h:145->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 66 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.30ns)   --->   "%select_ln50_1 = select i1 %tmp_11, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 67 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %select_ln50_1" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 68 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 69 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 70 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:220]   --->   Operation 71 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (1.20ns)   --->   "%inv_exp_sum = load i10 %invert_table_addr" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 72 'load' 'inv_exp_sum' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i18 %inv_exp_sum" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 73 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i17 %exp_table_load" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 74 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.03ns)   --->   "%mul_ln268 = mul i26 %sext_ln268, i26 %zext_ln268" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 75 'mul' 'mul_ln268' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i17 %exp_table_load_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 77 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.03ns)   --->   "%mul_ln268_1 = mul i26 %sext_ln268, i26 %zext_ln268_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 78 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_1, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 79 'partselect' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i17 %exp_table_load_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 80 'zext' 'zext_ln268_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.03ns)   --->   "%mul_ln268_2 = mul i26 %sext_ln268, i26 %zext_ln268_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 81 'mul' 'mul_ln268_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln268_2, i32 10, i32 25" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 82 'partselect' 'trunc_ln268_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %trunc_ln1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %trunc_ln268_1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %trunc_ln268_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 86 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.344ns
The critical path consists of the following:
	wire read operation ('data_1_val_read', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) on port 'data_1_val' (firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [8]  (0.000 ns)
	'icmp' operation ('icmp_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [10]  (0.785 ns)
	'xor' operation ('xor_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [11]  (0.000 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [12]  (0.243 ns)
	'icmp' operation ('icmp_ln65_1', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [13]  (0.785 ns)
	'xor' operation ('xor_ln65_1', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [14]  (0.000 ns)
	'select' operation ('x_max', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239) [15]  (0.243 ns)
	'sub' operation ('sub_ln245', firmware/nnet_utils/nnet_activation.h:245) [18]  (0.785 ns)
	'select' operation ('select_ln245_1', firmware/nnet_utils/nnet_activation.h:245) [40]  (0.303 ns)
	'getelementptr' operation ('exp_table_addr', firmware/nnet_utils/nnet_activation.h:255) [42]  (0.000 ns)
	'load' operation ('exp_table_load', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [43]  (1.200 ns)

 <State 2>: 4.285ns
The critical path consists of the following:
	'load' operation ('exp_table_load', firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [43]  (1.200 ns)
	'add' operation ('add_ln50_2', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [60]  (0.791 ns)
	'select' operation ('select_ln50', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [62]  (0.000 ns)
	'add' operation ('add_ln50_1', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [64]  (0.791 ns)
	'select' operation ('select_ln50_1', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262) [67]  (0.303 ns)
	'getelementptr' operation ('invert_table_addr', firmware/nnet_utils/nnet_activation.h:265) [69]  (0.000 ns)
	'load' operation ('inv_exp_sum', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [70]  (1.200 ns)

 <State 3>: 3.233ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum', firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [70]  (1.200 ns)
	'mul' operation ('mul_ln268', firmware/nnet_utils/nnet_activation.h:268) [73]  (2.033 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
