
;; Function iowrite_example (iowrite_example, funcdef_no=1, decl_uid=5148, cgraph_uid=1, symbol_order=5)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 111 [ SSB.1 ])
        (const_int 268435456 [0x10000000])) -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 112 [ SSP.2 ])
        (mem:SI (reg/f:SI 111 [ SSB.1 ]) [0 MEM[(void *)SSB.1_6]+0 S4 A32])) -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 113 [ SSP.2 ])
        (plus:SI (reg/f:SI 112 [ SSP.2 ])
            (const_int -4 [0xfffffffffffffffc]))) -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/f:SI 111 [ SSB.1 ]) [0 MEM[(void *)SSB.1_6]+0 S4 A32])
        (reg/f:SI 113 [ SSP.2 ])) -1
     (nil))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 113 [ SSP.2 ]) [0 MEM[(void *)SSP.2_8]+0 S4 A32])
        (reg/f:SI 114 [ SLR.3 ])) -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 118)
        (const_int 266403840 [0xfe10000])) ./test.c:57 -1
     (nil))
(insn 11 10 12 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 105 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [3 uart_2+0 S4 A32])
        (reg:SI 118)) ./test.c:57 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 1 r1)
        (mem/f/c:SI (plus:SI (reg/f:SI 105 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [3 uart_2+0 S4 A32])) ./test.c:58 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ./test.c:58 -1
     (nil))
(call_insn 14 13 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("cputreg32") [flags 0x41]  <function_decl 0x7fdd2a107400 cputreg32>) [0 cputreg32 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./test.c:58 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 15 14 16 2 (set (reg/f:SI 119)
        (symbol_ref:SI ("uart_1") [flags 0x2]  <var_decl 0x7fdd2a1bf1b0 uart_1>)) ./test.c:59 -1
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 110 [ uart_1.0_4 ])
        (mem/f/c:SI (reg/f:SI 119) [3 uart_1+0 S4 A32])) ./test.c:59 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 1 r1)
        (reg/f:SI 110 [ uart_1.0_4 ])) ./test.c:59 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ./test.c:59 -1
     (nil))
(call_insn 19 18 20 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("cputreg32") [flags 0x41]  <function_decl 0x7fdd2a107400 cputreg32>) [0 cputreg32 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./test.c:59 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 20 19 21 2 (set (reg/f:SI 115 [ SLR.3 ])
        (mem:SI (reg/f:SI 113 [ SSP.2 ]) [0 MEM[(void *)SSP.2_8]+0 S4 A32])) -1
     (nil))
(insn 21 20 22 2 (set (reg/f:SI 116 [ SSP.2 ])
        (plus:SI (reg/f:SI 113 [ SSP.2 ])
            (const_int 4 [0x4]))) -1
     (nil))
(insn 22 21 25 2 (set (mem:SI (reg/f:SI 111 [ SSB.1 ]) [0 MEM[(void *)SSB.1_6]+0 S4 A32])
        (reg/f:SI 116 [ SSP.2 ])) -1
     (nil))
(insn 25 22 26 2 (clobber (reg/i:SI 0 r0)) ./test.c:75 -1
     (nil))
(insn 26 25 29 2 (clobber (reg:SI 117 [ <retval> ])) ./test.c:75 -1
     (nil))
(insn 29 26 24 2 (const_int 0 [0]) ./test.c:75 -1
     (nil))
(insn 24 29 27 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) ./test.c:75 -1
     (nil))
(insn 27 24 0 2 (use (reg/i:SI 0 r0)) ./test.c:75 -1
     (nil))

;; Function main (main, funcdef_no=2, decl_uid=5152, cgraph_uid=2, symbol_order=6)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 10.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 6 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("iowrite_example") [flags 0x3]  <function_decl 0x7fdd2a1b8a00 iowrite_example>) [0 iowrite_example S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ./test.c:151 -1
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 6 5 9 2 (set (reg:SI 110 [ _3 ])
        (const_int 0 [0])) ./test.c:152 -1
     (nil))
(insn 9 6 13 2 (set (reg:SI 111 [ <retval> ])
        (reg:SI 110 [ _3 ])) -1
     (nil))
(insn 13 9 14 2 (set (reg/i:SI 0 r0)
        (reg:SI 111 [ <retval> ])) ./test.c:153 -1
     (nil))
(insn 14 13 0 2 (use (reg/i:SI 0 r0)) ./test.c:153 -1
     (nil))
