From a30c2e33b612225c713240e81de68d029b14940d Mon Sep 17 00:00:00 2001
From: Christian Kohn <christian.kohn@xilinx.com>
Date: Thu, 13 Aug 2015 12:40:25 -0700
Subject: [PATCH 558/793] v4l: xilinx: hls: fix rows and cols register offsets

now that we use HLS based IP cores inside the Vivado IPI catalog,
streamline the offsets for width and height so the same values
can be used for all HLS based IP cores.

Signed-off-by: Christian Kohn <christian.kohn@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/media/platform/xilinx/xilinx-hls.c |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/media/platform/xilinx/xilinx-hls.c b/drivers/media/platform/xilinx/xilinx-hls.c
index a37b0fa..eb75a45 100644
--- a/drivers/media/platform/xilinx/xilinx-hls.c
+++ b/drivers/media/platform/xilinx/xilinx-hls.c
@@ -38,8 +38,8 @@
 #define XHLS_REG_ISR				0x0c
 #define XHLS_REG_ISR_DONE			(1 << 0)
 #define XHLS_REG_ISR_READY			(1 << 1)
-#define XHLS_REG_ROWS				0x14
-#define XHLS_REG_COLS				0x1c
+#define XHLS_REG_ROWS				0x10
+#define XHLS_REG_COLS				0x18
 
 /**
  * struct xhls_device - Xilinx HLS Core device structure
-- 
1.7.5.4

