# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Homework_61 -2008  $dsn/src/shiftN_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Homework_61/Homework_61/src/shiftN_tb.vhd
# Compile Entity "shift_tb"
# Compile Architecture "tb" of Entity "shift_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Homework_61 -2008  $dsn/src/shiftN.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/My_Designs/Homework_61/Homework_61/src/shiftN.vhd
# Compile Entity "shift"
# Compile Architecture "rtl" of Entity "shift"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim -O5 +access +r +m+shift_tb shift_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6467 kB (elbread=427 elab2=5901 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\Homework_61\Homework_61\src\wave.asdb
#  18:57, 25 но€бр€ 2022 г.
#  Simulation has been initialized
# add wave -noreg {/shift_tb/clk_tb}
# add wave -noreg {/shift_tb/d_in_tb}
# add wave -noreg {/shift_tb/q_out_tb}
# VSIM: 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/Homework_61/Homework_61/src/wave.asdb'.
run
# EXECUTION:: NOTE   : start test
# EXECUTION:: Time: 0 ps,  Iteration: 0,  Instance: /shift_tb,  Process: sim.
# EXECUTION:: NOTE   : end test
# EXECUTION:: Time: 790 ns,  Iteration: 0,  Instance: /shift_tb,  Process: sim.
# RUNTIME: Info: RUNTIME_0142 shiftN_tb.vhd (62): finish called.
# KERNEL: Time: 790 ns,  Iteration: 0,  Instance: /shift_tb,  Process: sim.
# KERNEL: stopped at time: 790 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
