vendor_name = ModelSim
source_file = 1, /home/bppsauce/SFU/ENSC350/lab2/OddParity.vhd
source_file = 1, /home/bppsauce/SFU/ENSC350/lab2/XORgate.vhd
source_file = 1, /home/bppsauce/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/bppsauce/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/bppsauce/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/bppsauce/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/bppsauce/SFU/ENSC350/lab2/db/ENSC_350_LAB2.cbx.xml
design_name = hard_block
design_name = XORgate
instance = comp, \result~output\, result~output, XORgate, 1
instance = comp, \input_1~input\, input_1~input, XORgate, 1
instance = comp, \input_2~input\, input_2~input, XORgate, 1
instance = comp, \process_0~0\, process_0~0, XORgate, 1
