{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743094519477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743094519477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 10:55:19 2025 " "Processing started: Thu Mar 27 10:55:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743094519477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1743094519477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Calc -c Top_Calc --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Calc -c Top_Calc --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1743094519477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1743094520076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1743094520076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullsubstract " "Found entity 1: fullsubstract" {  } { { "top_sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529593 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_sub " "Found entity 2: top_sub" {  } { { "top_sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mod_tb " "Found entity 1: top_mod_tb" {  } { { "top_mod_tb.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_mod_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_mod " "Found entity 1: top_mod" {  } { { "top_mod.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_div_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_div_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_div_tb " "Found entity 1: top_div_tb" {  } { { "top_div_tb.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_div_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_div " "Found entity 1: top_div" {  } { { "top_div.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_sub " "Found entity 1: tb_top_sub" {  } { { "tb_top_sub.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_top_sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fullsubstract.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fullsubstract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fullsubstract " "Found entity 1: tb_fullsubstract" {  } { { "tb_fullsubstract.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_fullsubstract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Calc " "Found entity 1: Top_Calc" {  } { { "Top_Calc.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladderbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladderbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderbit " "Found entity 1: fulladderbit" {  } { { "fulladderbit.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_tb " "Found entity 1: Multiplier_tb" {  } { { "Multiplier_tb.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Multiplier_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529654 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 tb_Top_Calc.sv(130) " "Verilog HDL Expression warning at tb_Top_Calc.sv(130): truncated literal to match 4 bits" {  } { { "tb_Top_Calc.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1743094529657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_Calc " "Found entity 1: tb_Top_Calc" {  } { { "tb_Top_Calc.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bin.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_bin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_bin " "Found entity 1: Decoder_bin" {  } { { "Decoder_bin.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_timing_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_timing_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_timing_test " "Found entity 1: alu_timing_test" {  } { { "alu_timing_test.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/alu_timing_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743094529670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1743094529670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Calc " "Elaborating entity \"Top_Calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1743094529731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_inst\"" {  } { { "Top_Calc.sv" "alu_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_mod ALU:alu_inst\|top_mod:mod_inst " "Elaborating entity \"top_mod\" for hierarchy \"ALU:alu_inst\|top_mod:mod_inst\"" {  } { { "ALU.sv" "mod_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_div ALU:alu_inst\|top_div:div_inst " "Elaborating entity \"top_div\" for hierarchy \"ALU:alu_inst\|top_div:div_inst\"" {  } { { "ALU.sv" "div_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU:alu_inst\|Multiplier:multi_inst " "Elaborating entity \"Multiplier\" for hierarchy \"ALU:alu_inst\|Multiplier:multi_inst\"" {  } { { "ALU.sv" "multi_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:alu_inst\|FullAdder:adder_inst " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:alu_inst\|FullAdder:adder_inst\"" {  } { { "ALU.sv" "adder_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladderbit ALU:alu_inst\|FullAdder:adder_inst\|fulladderbit:FA\[0\].FA_bit " "Elaborating entity \"fulladderbit\" for hierarchy \"ALU:alu_inst\|FullAdder:adder_inst\|fulladderbit:FA\[0\].FA_bit\"" {  } { { "FullAdder.sv" "FA\[0\].FA_bit" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_sub ALU:alu_inst\|top_sub:sub_inst " "Elaborating entity \"top_sub\" for hierarchy \"ALU:alu_inst\|top_sub:sub_inst\"" {  } { { "ALU.sv" "sub_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsubstract ALU:alu_inst\|top_sub:sub_inst\|fullsubstract:sub_loop\[0\].fs_unit " "Elaborating entity \"fullsubstract\" for hierarchy \"ALU:alu_inst\|top_sub:sub_inst\|fullsubstract:sub_loop\[0\].fs_unit\"" {  } { { "top_sub.sv" "sub_loop\[0\].fs_unit" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:dec_inst " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:dec_inst\"" {  } { { "Top_Calc.sv" "dec_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.sv(12) " "Verilog HDL assignment warning at Decoder.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743094529761 "|Top_Calc|Decoder:dec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_bin Decoder_bin:dec_bin_inst " "Elaborating entity \"Decoder_bin\" for hierarchy \"Decoder_bin:dec_bin_inst\"" {  } { { "Top_Calc.sv" "dec_bin_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1743094529763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743094529867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 10:55:29 2025 " "Processing ended: Thu Mar 27 10:55:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743094529867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743094529867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743094529867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1743094529867 ""}
