
**** Build of configuration Nios II for project TP1_montre_irq ****

make all 
Info: Building ../TP1_montre_irq_bsp/
make --no-print-directory -C ../TP1_montre_irq_bsp/
[BSP build complete]
Info: Compiling hello_world.c to obj/default/hello_world.o
nios2-elf-gcc -xc -MP -MMD -c -I../TP1_montre_irq_bsp//HAL/inc -I../TP1_montre_irq_bsp/ -I../TP1_montre_irq_bsp//drivers/inc  -DSYSTEM_BUS_WIDTH=32 -pipe -D__hal__ -DALT_NO_INSTRUCTION_EMULATION -DALT_SINGLE_THREADED    -O0 -g -Wall   -EL -mno-hw-div -mno-hw-mul -mno-hw-mulx  -o obj/default/hello_world.o hello_world.c
Info: Linking TP1_montre_irq.elf
nios2-elf-g++  -T'../TP1_montre_irq_bsp//linker.x' -msys-crt0='../TP1_montre_irq_bsp//obj/HAL/src/crt0.o' -msys-lib=hal_bsp -L../TP1_montre_irq_bsp/   -Wl,-Map=TP1_montre_irq.map   -O0 -g -Wall   -EL -mno-hw-div -mno-hw-mul -mno-hw-mulx  -o TP1_montre_irq.elf obj/default/hello_world.o -lm 
nios2-elf-insert TP1_montre_irq.elf --thread_model hal --cpu_name CPU --qsys true --simulation_enabled false --id 0 --sidp 0x1001070 --timestamp 1489879675 --stderr_dev JTAG_UART --stdin_dev JTAG_UART --stdout_dev JTAG_UART --sopc_system_name TP1_montre --quartus_project_dir "C:/FPGA_Projects/ChronoClock_FPGA_Altera_DE1" --sopcinfo C:/FPGA_Projects/ChronoClock_FPGA_Altera_DE1/TP1_montre.sopcinfo
Info: (TP1_montre_irq.elf) 28 KBytes program size (code + initialized data).
Info:                      8156 KBytes free for stack + heap.
Info: Creating TP1_montre_irq.objdump
nios2-elf-objdump --disassemble --syms --all-header --source TP1_montre_irq.elf >TP1_montre_irq.objdump
[TP1_montre_irq build complete]

**** Build Finished ****
