# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/busController/test/busControllerTestbench/busControllerTestbench.mdo}
# Loading project busControllerTestbench
# Compile of busController.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of busControllerTests.v was successful.
# Compile of constants.v was successful.
# 4 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo3l busControllerTests 
# Start time: 17:33:56 on Nov 20,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.busControllerTests
# Loading work.instructionPhaseDecoder
# Loading work.busController
# .main_pane.wave.interior.cs.body.pw.wf
# [T=      750]           1
run 10us
# [T=     1160]           2
# [T=     1570]           3
# [T=     1980]           4
# [T=     2390]           5
# [T=     2800]           6
# [T=     3210]           7
run 10us
