# 2048_vivado
This is a System Verilog implementation of 2048 in Vivado and Artx A7
https://drive.google.com/file/d/1Ac2ebqi59MWTbiZFYiB30FS9JTdH7teb/view?usp=drive_link
