$date
	Wed Sep 10 17:56:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module carry_look_ahead_adder_4_bit_tb $end
$var wire 1 ! C_OUT $end
$var wire 4 " SUM [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % C_IN $end
$var reg 192 & name [191:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110111010101101110011101110110000101110010001000000100000101110010011100000110100101110100001000000101001101101001011011100110011101101000001000000011001000110010001100010011100000110101 &
0%
b10 $
b101 #
b111 "
0!
$end
#10
1!
b10 "
b1000 $
b1010 #
#20
0!
b1101 "
1%
b11 $
b1001 #
#30
1!
b0 "
b0 $
b1111 #
#40
b1111 "
b1111 $
#50
