Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun 15 21:04:47 2023
| Host         : LAPTOP-9HK07Q48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Thermostat_timing_summary_routed.rpt -pb Top_Thermostat_timing_summary_routed.pb -rpx Top_Thermostat_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Thermostat
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (16)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: log/DUT/BR_GEN/baud_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.625        0.000                      0                 1850        0.110        0.000                      0                 1850        3.750        0.000                       0                  1060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysCLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysCLK              2.625        0.000                      0                 1850        0.110        0.000                      0                 1850        3.750        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysCLK                      
(none)                      sysCLK        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysCLK
  To Clock:  sysCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/M_TOP/tmpM/cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 3.224ns (43.462%)  route 4.194ns (56.538%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.563     5.084    SCore/M_TOP/ssdM/counter/clk_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  SCore/M_TOP/ssdM/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           1.024     6.564    SCore/M_TOP/rt_driverM/FSM_sequential_state[1]_i_3__0_0[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.613     7.301    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.150     7.451 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.430     7.881    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.326     8.207 f  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.808     9.015    SCore/M_TOP/rt_driverM/data_stored_reg[1]_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.165 r  SCore/M_TOP/rt_driverM/cnt[0]_i_9/O
                         net (fo=35, routed)          1.131    10.295    SCore/M_TOP/tmpM/cnt_reg[3]_1
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.621 r  SCore/M_TOP/tmpM/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.810    SCore/M_TOP/tmpM/cnt[0]_i_2__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.360 r  SCore/M_TOP/tmpM/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    SCore/M_TOP/tmpM/cnt_reg[0]_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  SCore/M_TOP/tmpM/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    SCore/M_TOP/tmpM/cnt_reg[4]_i_1_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  SCore/M_TOP/tmpM/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    SCore/M_TOP/tmpM/cnt_reg[8]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  SCore/M_TOP/tmpM/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    SCore/M_TOP/tmpM/cnt_reg[12]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.828 r  SCore/M_TOP/tmpM/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.828    SCore/M_TOP/tmpM/cnt_reg[16]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.945 r  SCore/M_TOP/tmpM/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.945    SCore/M_TOP/tmpM/cnt_reg[20]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.062 r  SCore/M_TOP/tmpM/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.062    SCore/M_TOP/tmpM/cnt_reg[24]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.179 r  SCore/M_TOP/tmpM/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.179    SCore/M_TOP/tmpM/cnt_reg[28]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.502 r  SCore/M_TOP/tmpM/cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.502    SCore/M_TOP/tmpM/cnt_reg[32]_i_1_n_6
    SLICE_X30Y17         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.437    14.778    SCore/M_TOP/tmpM/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[33]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.109    15.127    SCore/M_TOP/tmpM/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 SCore/C_TOP/ssd/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/C_TOP/tmp/cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 2.992ns (41.448%)  route 4.227ns (58.552%))
  Logic Levels:           14  (CARRY4=9 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.561     5.082    SCore/C_TOP/ssd/counter/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  SCore/C_TOP/ssd/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SCore/C_TOP/ssd/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           0.990     6.591    SCore/C_TOP/ssd/counter/Q[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_8/O
                         net (fo=5, routed)           0.609     7.323    SCore/C_TOP/ssd/counter/DTF_reg[2]_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.116     7.439 f  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_7__0/O
                         net (fo=5, routed)           0.822     8.261    SCore/C_TOP/rt_driver/FSM_sequential_state_reg[0]_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.328     8.589 r  SCore/C_TOP/rt_driver/FSM_sequential_state[0]_i_6__0/O
                         net (fo=2, routed)           0.611     9.200    SCore/C_TOP/rt_driver/DTF_reg[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.324 r  SCore/C_TOP/rt_driver/cnt[0]_i_7/O
                         net (fo=35, routed)          0.627     9.951    SCore/C_TOP/tmp/cnt_reg[3]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  SCore/C_TOP/tmp/cnt[0]_i_2/O
                         net (fo=1, routed)           0.568    10.643    SCore/C_TOP/tmp/cnt[0]_i_2_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.169 r  SCore/C_TOP/tmp/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    SCore/C_TOP/tmp/cnt_reg[0]_i_1__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  SCore/C_TOP/tmp/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    SCore/C_TOP/tmp/cnt_reg[4]_i_1__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  SCore/C_TOP/tmp/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    SCore/C_TOP/tmp/cnt_reg[8]_i_1__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  SCore/C_TOP/tmp/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.511    SCore/C_TOP/tmp/cnt_reg[12]_i_1__0_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  SCore/C_TOP/tmp/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.625    SCore/C_TOP/tmp/cnt_reg[16]_i_1__0_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.739 r  SCore/C_TOP/tmp/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.739    SCore/C_TOP/tmp/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  SCore/C_TOP/tmp/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.853    SCore/C_TOP/tmp/cnt_reg[24]_i_1__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  SCore/C_TOP/tmp/cnt_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.967    SCore/C_TOP/tmp/cnt_reg[28]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.301 r  SCore/C_TOP/tmp/cnt_reg[32]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.301    SCore/C_TOP/tmp/cnt_reg[32]_i_1__0_n_6
    SLICE_X33Y23         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.430    14.771    SCore/C_TOP/tmp/clk_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[33]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    14.986    SCore/C_TOP/tmp/cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/M_TOP/tmpM/cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 3.130ns (42.737%)  route 4.194ns (57.264%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.563     5.084    SCore/M_TOP/ssdM/counter/clk_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  SCore/M_TOP/ssdM/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           1.024     6.564    SCore/M_TOP/rt_driverM/FSM_sequential_state[1]_i_3__0_0[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.613     7.301    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.150     7.451 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.430     7.881    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.326     8.207 f  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.808     9.015    SCore/M_TOP/rt_driverM/data_stored_reg[1]_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.165 r  SCore/M_TOP/rt_driverM/cnt[0]_i_9/O
                         net (fo=35, routed)          1.131    10.295    SCore/M_TOP/tmpM/cnt_reg[3]_1
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.621 r  SCore/M_TOP/tmpM/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.810    SCore/M_TOP/tmpM/cnt[0]_i_2__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.360 r  SCore/M_TOP/tmpM/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    SCore/M_TOP/tmpM/cnt_reg[0]_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  SCore/M_TOP/tmpM/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    SCore/M_TOP/tmpM/cnt_reg[4]_i_1_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  SCore/M_TOP/tmpM/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    SCore/M_TOP/tmpM/cnt_reg[8]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  SCore/M_TOP/tmpM/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    SCore/M_TOP/tmpM/cnt_reg[12]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.828 r  SCore/M_TOP/tmpM/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.828    SCore/M_TOP/tmpM/cnt_reg[16]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.945 r  SCore/M_TOP/tmpM/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.945    SCore/M_TOP/tmpM/cnt_reg[20]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.062 r  SCore/M_TOP/tmpM/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.062    SCore/M_TOP/tmpM/cnt_reg[24]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.179 r  SCore/M_TOP/tmpM/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.179    SCore/M_TOP/tmpM/cnt_reg[28]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.408 r  SCore/M_TOP/tmpM/cnt_reg[32]_i_1/CO[2]
                         net (fo=1, routed)           0.000    12.408    SCore/M_TOP/tmpM/cnt_reg[32]_i_1_n_1
    SLICE_X30Y17         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.437    14.778    SCore/M_TOP/tmpM/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[34]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.094    15.112    SCore/M_TOP/tmpM/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/M_TOP/tmpM/cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 3.120ns (42.658%)  route 4.194ns (57.342%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.563     5.084    SCore/M_TOP/ssdM/counter/clk_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  SCore/M_TOP/ssdM/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           1.024     6.564    SCore/M_TOP/rt_driverM/FSM_sequential_state[1]_i_3__0_0[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.613     7.301    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.150     7.451 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.430     7.881    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.326     8.207 f  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.808     9.015    SCore/M_TOP/rt_driverM/data_stored_reg[1]_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.165 r  SCore/M_TOP/rt_driverM/cnt[0]_i_9/O
                         net (fo=35, routed)          1.131    10.295    SCore/M_TOP/tmpM/cnt_reg[3]_1
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.621 r  SCore/M_TOP/tmpM/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.810    SCore/M_TOP/tmpM/cnt[0]_i_2__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.360 r  SCore/M_TOP/tmpM/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    SCore/M_TOP/tmpM/cnt_reg[0]_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  SCore/M_TOP/tmpM/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    SCore/M_TOP/tmpM/cnt_reg[4]_i_1_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  SCore/M_TOP/tmpM/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    SCore/M_TOP/tmpM/cnt_reg[8]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  SCore/M_TOP/tmpM/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    SCore/M_TOP/tmpM/cnt_reg[12]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.828 r  SCore/M_TOP/tmpM/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.828    SCore/M_TOP/tmpM/cnt_reg[16]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.945 r  SCore/M_TOP/tmpM/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.945    SCore/M_TOP/tmpM/cnt_reg[20]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.062 r  SCore/M_TOP/tmpM/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.062    SCore/M_TOP/tmpM/cnt_reg[24]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.179 r  SCore/M_TOP/tmpM/cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.179    SCore/M_TOP/tmpM/cnt_reg[28]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.398 r  SCore/M_TOP/tmpM/cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.398    SCore/M_TOP/tmpM/cnt_reg[32]_i_1_n_7
    SLICE_X30Y17         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.437    14.778    SCore/M_TOP/tmpM/clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[32]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.109    15.127    SCore/M_TOP/tmpM/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/M_TOP/tmpM/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 3.107ns (42.556%)  route 4.194ns (57.444%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.563     5.084    SCore/M_TOP/ssdM/counter/clk_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  SCore/M_TOP/ssdM/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           1.024     6.564    SCore/M_TOP/rt_driverM/FSM_sequential_state[1]_i_3__0_0[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.613     7.301    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.150     7.451 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.430     7.881    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.326     8.207 f  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.808     9.015    SCore/M_TOP/rt_driverM/data_stored_reg[1]_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.165 r  SCore/M_TOP/rt_driverM/cnt[0]_i_9/O
                         net (fo=35, routed)          1.131    10.295    SCore/M_TOP/tmpM/cnt_reg[3]_1
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.621 r  SCore/M_TOP/tmpM/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.810    SCore/M_TOP/tmpM/cnt[0]_i_2__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.360 r  SCore/M_TOP/tmpM/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    SCore/M_TOP/tmpM/cnt_reg[0]_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  SCore/M_TOP/tmpM/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    SCore/M_TOP/tmpM/cnt_reg[4]_i_1_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  SCore/M_TOP/tmpM/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    SCore/M_TOP/tmpM/cnt_reg[8]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  SCore/M_TOP/tmpM/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    SCore/M_TOP/tmpM/cnt_reg[12]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.828 r  SCore/M_TOP/tmpM/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.828    SCore/M_TOP/tmpM/cnt_reg[16]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.945 r  SCore/M_TOP/tmpM/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.945    SCore/M_TOP/tmpM/cnt_reg[20]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.062 r  SCore/M_TOP/tmpM/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.062    SCore/M_TOP/tmpM/cnt_reg[24]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.385 r  SCore/M_TOP/tmpM/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.385    SCore/M_TOP/tmpM/cnt_reg[28]_i_1_n_6
    SLICE_X30Y16         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.438    14.779    SCore/M_TOP/tmpM/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[29]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)        0.109    15.128    SCore/M_TOP/tmpM/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/M_TOP/tmpM/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 3.099ns (42.493%)  route 4.194ns (57.507%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.563     5.084    SCore/M_TOP/ssdM/counter/clk_IBUF_BUFG
    SLICE_X33Y10         FDCE                                         r  SCore/M_TOP/ssdM/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  SCore/M_TOP/ssdM/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           1.024     6.564    SCore/M_TOP/rt_driverM/FSM_sequential_state[1]_i_3__0_0[1]
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7/O
                         net (fo=6, routed)           0.613     7.301    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_7_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.150     7.451 r  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.430     7.881    SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_6_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.326     8.207 f  SCore/M_TOP/rt_driverM/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.808     9.015    SCore/M_TOP/rt_driverM/data_stored_reg[1]_0
    SLICE_X32Y15         LUT3 (Prop_lut3_I1_O)        0.150     9.165 r  SCore/M_TOP/rt_driverM/cnt[0]_i_9/O
                         net (fo=35, routed)          1.131    10.295    SCore/M_TOP/tmpM/cnt_reg[3]_1
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326    10.621 r  SCore/M_TOP/tmpM/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.189    10.810    SCore/M_TOP/tmpM/cnt[0]_i_2__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.360 r  SCore/M_TOP/tmpM/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.360    SCore/M_TOP/tmpM/cnt_reg[0]_i_1_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.477 r  SCore/M_TOP/tmpM/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.477    SCore/M_TOP/tmpM/cnt_reg[4]_i_1_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.594 r  SCore/M_TOP/tmpM/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.594    SCore/M_TOP/tmpM/cnt_reg[8]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.711 r  SCore/M_TOP/tmpM/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.711    SCore/M_TOP/tmpM/cnt_reg[12]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.828 r  SCore/M_TOP/tmpM/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.828    SCore/M_TOP/tmpM/cnt_reg[16]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.945 r  SCore/M_TOP/tmpM/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.945    SCore/M_TOP/tmpM/cnt_reg[20]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.062 r  SCore/M_TOP/tmpM/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.062    SCore/M_TOP/tmpM/cnt_reg[24]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.377 r  SCore/M_TOP/tmpM/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.377    SCore/M_TOP/tmpM/cnt_reg[28]_i_1_n_4
    SLICE_X30Y16         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.438    14.779    SCore/M_TOP/tmpM/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  SCore/M_TOP/tmpM/cnt_reg[31]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)        0.109    15.128    SCore/M_TOP/tmpM/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 SCore/C_TOP/ssd/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/C_TOP/tmp/cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.886ns (40.576%)  route 4.227ns (59.424%))
  Logic Levels:           14  (CARRY4=9 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.561     5.082    SCore/C_TOP/ssd/counter/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  SCore/C_TOP/ssd/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SCore/C_TOP/ssd/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           0.990     6.591    SCore/C_TOP/ssd/counter/Q[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_8/O
                         net (fo=5, routed)           0.609     7.323    SCore/C_TOP/ssd/counter/DTF_reg[2]_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.116     7.439 f  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_7__0/O
                         net (fo=5, routed)           0.822     8.261    SCore/C_TOP/rt_driver/FSM_sequential_state_reg[0]_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.328     8.589 r  SCore/C_TOP/rt_driver/FSM_sequential_state[0]_i_6__0/O
                         net (fo=2, routed)           0.611     9.200    SCore/C_TOP/rt_driver/DTF_reg[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.324 r  SCore/C_TOP/rt_driver/cnt[0]_i_7/O
                         net (fo=35, routed)          0.627     9.951    SCore/C_TOP/tmp/cnt_reg[3]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  SCore/C_TOP/tmp/cnt[0]_i_2/O
                         net (fo=1, routed)           0.568    10.643    SCore/C_TOP/tmp/cnt[0]_i_2_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.169 r  SCore/C_TOP/tmp/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    SCore/C_TOP/tmp/cnt_reg[0]_i_1__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  SCore/C_TOP/tmp/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    SCore/C_TOP/tmp/cnt_reg[4]_i_1__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  SCore/C_TOP/tmp/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    SCore/C_TOP/tmp/cnt_reg[8]_i_1__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  SCore/C_TOP/tmp/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.511    SCore/C_TOP/tmp/cnt_reg[12]_i_1__0_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  SCore/C_TOP/tmp/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.625    SCore/C_TOP/tmp/cnt_reg[16]_i_1__0_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.739 r  SCore/C_TOP/tmp/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.739    SCore/C_TOP/tmp/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  SCore/C_TOP/tmp/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.853    SCore/C_TOP/tmp/cnt_reg[24]_i_1__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  SCore/C_TOP/tmp/cnt_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.967    SCore/C_TOP/tmp/cnt_reg[28]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.195 r  SCore/C_TOP/tmp/cnt_reg[32]_i_1__0/CO[2]
                         net (fo=1, routed)           0.000    12.195    SCore/C_TOP/tmp/cnt_reg[32]_i_1__0_n_1
    SLICE_X33Y23         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.430    14.771    SCore/C_TOP/tmp/clk_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[34]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.046    14.970    SCore/C_TOP/tmp/cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 SCore/C_TOP/ssd/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/C_TOP/tmp/cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 2.881ns (40.534%)  route 4.227ns (59.466%))
  Logic Levels:           14  (CARRY4=9 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.561     5.082    SCore/C_TOP/ssd/counter/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  SCore/C_TOP/ssd/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SCore/C_TOP/ssd/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           0.990     6.591    SCore/C_TOP/ssd/counter/Q[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_8/O
                         net (fo=5, routed)           0.609     7.323    SCore/C_TOP/ssd/counter/DTF_reg[2]_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.116     7.439 f  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_7__0/O
                         net (fo=5, routed)           0.822     8.261    SCore/C_TOP/rt_driver/FSM_sequential_state_reg[0]_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.328     8.589 r  SCore/C_TOP/rt_driver/FSM_sequential_state[0]_i_6__0/O
                         net (fo=2, routed)           0.611     9.200    SCore/C_TOP/rt_driver/DTF_reg[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.324 r  SCore/C_TOP/rt_driver/cnt[0]_i_7/O
                         net (fo=35, routed)          0.627     9.951    SCore/C_TOP/tmp/cnt_reg[3]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  SCore/C_TOP/tmp/cnt[0]_i_2/O
                         net (fo=1, routed)           0.568    10.643    SCore/C_TOP/tmp/cnt[0]_i_2_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.169 r  SCore/C_TOP/tmp/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    SCore/C_TOP/tmp/cnt_reg[0]_i_1__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  SCore/C_TOP/tmp/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    SCore/C_TOP/tmp/cnt_reg[4]_i_1__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  SCore/C_TOP/tmp/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    SCore/C_TOP/tmp/cnt_reg[8]_i_1__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  SCore/C_TOP/tmp/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.511    SCore/C_TOP/tmp/cnt_reg[12]_i_1__0_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  SCore/C_TOP/tmp/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.625    SCore/C_TOP/tmp/cnt_reg[16]_i_1__0_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.739 r  SCore/C_TOP/tmp/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.739    SCore/C_TOP/tmp/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  SCore/C_TOP/tmp/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.853    SCore/C_TOP/tmp/cnt_reg[24]_i_1__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.967 r  SCore/C_TOP/tmp/cnt_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.967    SCore/C_TOP/tmp/cnt_reg[28]_i_1__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.190 r  SCore/C_TOP/tmp/cnt_reg[32]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.190    SCore/C_TOP/tmp/cnt_reg[32]_i_1__0_n_7
    SLICE_X33Y23         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.430    14.771    SCore/C_TOP/tmp/clk_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[32]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X33Y23         FDCE (Setup_fdce_C_D)        0.062    14.986    SCore/C_TOP/tmp/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 SCore/C_TOP/ssd/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/C_TOP/tmp/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 2.878ns (40.509%)  route 4.227ns (59.491%))
  Logic Levels:           13  (CARRY4=8 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.561     5.082    SCore/C_TOP/ssd/counter/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  SCore/C_TOP/ssd/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SCore/C_TOP/ssd/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           0.990     6.591    SCore/C_TOP/ssd/counter/Q[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_8/O
                         net (fo=5, routed)           0.609     7.323    SCore/C_TOP/ssd/counter/DTF_reg[2]_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.116     7.439 f  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_7__0/O
                         net (fo=5, routed)           0.822     8.261    SCore/C_TOP/rt_driver/FSM_sequential_state_reg[0]_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.328     8.589 r  SCore/C_TOP/rt_driver/FSM_sequential_state[0]_i_6__0/O
                         net (fo=2, routed)           0.611     9.200    SCore/C_TOP/rt_driver/DTF_reg[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.324 r  SCore/C_TOP/rt_driver/cnt[0]_i_7/O
                         net (fo=35, routed)          0.627     9.951    SCore/C_TOP/tmp/cnt_reg[3]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  SCore/C_TOP/tmp/cnt[0]_i_2/O
                         net (fo=1, routed)           0.568    10.643    SCore/C_TOP/tmp/cnt[0]_i_2_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.169 r  SCore/C_TOP/tmp/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    SCore/C_TOP/tmp/cnt_reg[0]_i_1__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  SCore/C_TOP/tmp/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    SCore/C_TOP/tmp/cnt_reg[4]_i_1__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  SCore/C_TOP/tmp/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    SCore/C_TOP/tmp/cnt_reg[8]_i_1__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  SCore/C_TOP/tmp/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.511    SCore/C_TOP/tmp/cnt_reg[12]_i_1__0_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  SCore/C_TOP/tmp/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.625    SCore/C_TOP/tmp/cnt_reg[16]_i_1__0_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.739 r  SCore/C_TOP/tmp/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.739    SCore/C_TOP/tmp/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  SCore/C_TOP/tmp/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.853    SCore/C_TOP/tmp/cnt_reg[24]_i_1__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.187 r  SCore/C_TOP/tmp/cnt_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.187    SCore/C_TOP/tmp/cnt_reg[28]_i_1__0_n_6
    SLICE_X33Y22         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.431    14.772    SCore/C_TOP/tmp/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[29]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    14.987    SCore/C_TOP/tmp/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 SCore/C_TOP/ssd/counter/DTF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/C_TOP/tmp/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysCLK rise@10.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 2.857ns (40.333%)  route 4.227ns (59.667%))
  Logic Levels:           13  (CARRY4=8 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.561     5.082    SCore/C_TOP/ssd/counter/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  SCore/C_TOP/ssd/counter/DTF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  SCore/C_TOP/ssd/counter/DTF_reg[1]/Q
                         net (fo=8, routed)           0.990     6.591    SCore/C_TOP/ssd/counter/Q[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.715 r  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_8/O
                         net (fo=5, routed)           0.609     7.323    SCore/C_TOP/ssd/counter/DTF_reg[2]_0
    SLICE_X38Y14         LUT5 (Prop_lut5_I1_O)        0.116     7.439 f  SCore/C_TOP/ssd/counter/FSM_sequential_state[2]_i_7__0/O
                         net (fo=5, routed)           0.822     8.261    SCore/C_TOP/rt_driver/FSM_sequential_state_reg[0]_4
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.328     8.589 r  SCore/C_TOP/rt_driver/FSM_sequential_state[0]_i_6__0/O
                         net (fo=2, routed)           0.611     9.200    SCore/C_TOP/rt_driver/DTF_reg[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.324 r  SCore/C_TOP/rt_driver/cnt[0]_i_7/O
                         net (fo=35, routed)          0.627     9.951    SCore/C_TOP/tmp/cnt_reg[3]_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.124    10.075 r  SCore/C_TOP/tmp/cnt[0]_i_2/O
                         net (fo=1, routed)           0.568    10.643    SCore/C_TOP/tmp/cnt[0]_i_2_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.169 r  SCore/C_TOP/tmp/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    SCore/C_TOP/tmp/cnt_reg[0]_i_1__0_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  SCore/C_TOP/tmp/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    SCore/C_TOP/tmp/cnt_reg[4]_i_1__0_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.397 r  SCore/C_TOP/tmp/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.397    SCore/C_TOP/tmp/cnt_reg[8]_i_1__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.511 r  SCore/C_TOP/tmp/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.511    SCore/C_TOP/tmp/cnt_reg[12]_i_1__0_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.625 r  SCore/C_TOP/tmp/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.625    SCore/C_TOP/tmp/cnt_reg[16]_i_1__0_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.739 r  SCore/C_TOP/tmp/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.739    SCore/C_TOP/tmp/cnt_reg[20]_i_1__0_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.853 r  SCore/C_TOP/tmp/cnt_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.853    SCore/C_TOP/tmp/cnt_reg[24]_i_1__0_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.166 r  SCore/C_TOP/tmp/cnt_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.166    SCore/C_TOP/tmp/cnt_reg[28]_i_1__0_n_4
    SLICE_X33Y22         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.431    14.772    SCore/C_TOP/tmp/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  SCore/C_TOP/tmp/cnt_reg[31]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y22         FDCE (Setup_fdce_C_D)        0.062    14.987    SCore/C_TOP/tmp/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SPI_TOP/DUT_M/o_RX_Byte_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.553     1.436    SPI_TOP/DUT_M/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  SPI_TOP/DUT_M/o_RX_Byte_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  SPI_TOP/DUT_M/o_RX_Byte_reg[11]/Q
                         net (fo=2, routed)           0.128     1.706    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_11_11/D
    SLICE_X46Y21         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.822     1.949    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_11_11/WCLK
    SLICE_X46Y21         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y21         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.595    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SPI_TOP/DUT_M/o_RX_Byte_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.553     1.436    SPI_TOP/DUT_M/clk_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  SPI_TOP/DUT_M/o_RX_Byte_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  SPI_TOP/DUT_M/o_RX_Byte_reg[10]/Q
                         net (fo=2, routed)           0.128     1.706    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_10_10/D
    SLICE_X46Y21         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.822     1.949    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_10_10/WCLK
    SLICE_X46Y21         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X46Y21         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.591    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SCore/C_TOP/fsm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCore/selectled/LEDF_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.854%)  route 0.281ns (60.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.559     1.442    SCore/C_TOP/fsm/clk_IBUF_BUFG
    SLICE_X37Y14         FDCE                                         r  SCore/C_TOP/fsm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  SCore/C_TOP/fsm/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.281     1.864    SCore/C_TOP/fsm/Q[0]
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.909 r  SCore/C_TOP/fsm/LEDF[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    SCore/selectled/D[1]
    SLICE_X35Y15         FDCE                                         r  SCore/selectled/LEDF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.825     1.952    SCore/selectled/clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  SCore/selectled/LEDF_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y15         FDCE (Hold_fdce_C_D)         0.091     1.794    SCore/selectled/LEDF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SPI_TOP/DUT_M/o_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.555     1.438    SPI_TOP/DUT_M/clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  SPI_TOP/DUT_M/o_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  SPI_TOP/DUT_M/o_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.112     1.691    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_3_3/D
    SLICE_X46Y20         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.823     1.950    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_3_3/WCLK
    SLICE_X46Y20         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X46Y20         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.571    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 M/data_to_send_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_TOP/MASTER_BUTTONS/BYTE_IN_REG/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.565     1.448    M/clk_IBUF_BUFG
    SLICE_X49Y7          FDCE                                         r  M/data_to_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  M/data_to_send_reg[0]/Q
                         net (fo=1, routed)           0.056     1.645    SPI_TOP/MASTER_BUTTONS/BYTE_IN_REG/data_out_reg[3]_0[0]
    SLICE_X49Y7          FDCE                                         r  SPI_TOP/MASTER_BUTTONS/BYTE_IN_REG/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.835     1.962    SPI_TOP/MASTER_BUTTONS/BYTE_IN_REG/clk_IBUF_BUFG
    SLICE_X49Y7          FDCE                                         r  SPI_TOP/MASTER_BUTTONS/BYTE_IN_REG/data_out_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X49Y7          FDCE (Hold_fdce_C_D)         0.076     1.524    SPI_TOP/MASTER_BUTTONS/BYTE_IN_REG/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SPI_TOP/CELLAR/RX_Byte_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.561     1.444    SPI_TOP/CELLAR/clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  SPI_TOP/CELLAR/RX_Byte_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_TOP/CELLAR/RX_Byte_reg[10]/Q
                         net (fo=4, routed)           0.125     1.710    CELLAR/FIFO/u3/mem_reg_0_31_10_10/D
    SLICE_X42Y9          RAMS32                                       r  CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.832     1.959    CELLAR/FIFO/u3/mem_reg_0_31_10_10/WCLK
    SLICE_X42Y9          RAMS32                                       r  CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.498     1.461    
    SLICE_X42Y9          RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.581    CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SPI_TOP/CELLAR/RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLAR/FIFO/u3/mem_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.825%)  route 0.126ns (47.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.561     1.444    SPI_TOP/CELLAR/clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  SPI_TOP/CELLAR/RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  SPI_TOP/CELLAR/RX_Byte_reg[7]/Q
                         net (fo=4, routed)           0.126     1.711    CELLAR/FIFO/u3/mem_reg_0_31_7_7/D
    SLICE_X42Y10         RAMS32                                       r  CELLAR/FIFO/u3/mem_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.831     1.958    CELLAR/FIFO/u3/mem_reg_0_31_7_7/WCLK
    SLICE_X42Y10         RAMS32                                       r  CELLAR/FIFO/u3/mem_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y10         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.580    CELLAR/FIFO/u3/mem_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SPI_TOP/DUT_M/o_RX_Byte_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.555     1.438    SPI_TOP/DUT_M/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  SPI_TOP/DUT_M/o_RX_Byte_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  SPI_TOP/DUT_M/o_RX_Byte_reg[16]/Q
                         net (fo=2, routed)           0.128     1.707    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_16_16/D
    SLICE_X42Y19         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.823     1.950    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_16_16/WCLK
    SLICE_X42Y19         RAMS32                                       r  CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_16_16/SP/CLK
                         clock pessimism             -0.499     1.451    
    SLICE_X42Y19         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.565    CommsDispatcher/fifo_auxiliary/u3/mem_reg_0_31_16_16/SP
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SCore/selectled/out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommsDispatcher/MASTER_FIFO_DISPLAY/DATA_PATH/segi_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.559     1.442    SCore/selectled/clk_IBUF_BUFG
    SLICE_X39Y15         FDCE                                         r  SCore/selectled/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  SCore/selectled/out_reg[3]/Q
                         net (fo=1, routed)           0.118     1.701    CommsDispatcher/MASTER_FIFO_DISPLAY/DATA_PATH/segi_reg[19]_1[3]
    SLICE_X43Y15         FDCE                                         r  CommsDispatcher/MASTER_FIFO_DISPLAY/DATA_PATH/segi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.827     1.954    CommsDispatcher/MASTER_FIFO_DISPLAY/DATA_PATH/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  CommsDispatcher/MASTER_FIFO_DISPLAY/DATA_PATH/segi_reg[11]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X43Y15         FDCE (Hold_fdce_C_D)         0.075     1.551    CommsDispatcher/MASTER_FIFO_DISPLAY/DATA_PATH/segi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SPI_TOP/CELLAR/RX_Byte_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CELLAR/FIFO/u3/mem_reg_0_31_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysCLK rise@0.000ns - sysCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.563     1.446    SPI_TOP/CELLAR/clk_IBUF_BUFG
    SLICE_X46Y8          FDCE                                         r  SPI_TOP/CELLAR/RX_Byte_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SPI_TOP/CELLAR/RX_Byte_reg[16]/Q
                         net (fo=4, routed)           0.124     1.734    CELLAR/FIFO/u3/mem_reg_0_31_16_16/D
    SLICE_X46Y9          RAMS32                                       r  CELLAR/FIFO/u3/mem_reg_0_31_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.833     1.960    CELLAR/FIFO/u3/mem_reg_0_31_16_16/WCLK
    SLICE_X46Y9          RAMS32                                       r  CELLAR/FIFO/u3/mem_reg_0_31_16_16/SP/CLK
                         clock pessimism             -0.498     1.462    
    SLICE_X46Y9          RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.576    CELLAR/FIFO/u3/mem_reg_0_31_16_16/SP
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y10   CELLAR/FIFO/u1/RP/ptr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y10   CELLAR/FIFO/u1/RP/ptr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y10   CELLAR/FIFO/u1/RP/ptr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y11   CELLAR/FIFO/u1/RP/ptr_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y11   CELLAR/FIFO/u1/RP/ptr_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y10   CELLAR/FIFO/u1/WP/ptr_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y10   CELLAR/FIFO/u1/WP/ptr_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y10   CELLAR/FIFO/u1/WP/ptr_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X46Y11   CELLAR/FIFO/u1/WP/ptr_reg[3]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    CELLAR/FIFO/u3/mem_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    CELLAR/FIFO/u3/mem_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    CELLAR/FIFO/u3/mem_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    CELLAR/FIFO/u3/mem_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    CELLAR/FIFO/u3/mem_reg_0_31_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 log/DUT/CNT_DATA/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.645ns  (logic 4.360ns (37.439%)  route 7.285ns (62.561%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE                         0.000     0.000 r  log/DUT/CNT_DATA/count_reg[1]/C
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  log/DUT/CNT_DATA/count_reg[1]/Q
                         net (fo=5, routed)           1.085     1.504    log/DUT/DATA_IN/count[1]
    SLICE_X47Y23         LUT6 (Prop_lut6_I2_O)        0.299     1.803 r  log/DUT/DATA_IN/TX_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.642     2.445    log/DUT/FSM_TX/TX
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.569 r  log/DUT/FSM_TX/TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.558     8.127    TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.645 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    11.645    TX
    A18                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 1.441ns (19.455%)  route 5.967ns (80.545%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         5.967     7.408    log/DUT/FSM_TX/rst_IBUF
    SLICE_X50Y22         FDCE                                         f  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 1.441ns (19.455%)  route 5.967ns (80.545%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         5.967     7.408    log/DUT/FSM_TX/rst_IBUF
    SLICE_X50Y22         FDCE                                         f  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/CNT_DATA/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 1.441ns (24.604%)  route 4.417ns (75.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         4.417     5.858    log/DUT/CNT_DATA/rst_IBUF
    SLICE_X48Y22         FDCE                                         f  log/DUT/CNT_DATA/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 1.441ns (24.604%)  route 4.417ns (75.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         4.417     5.858    log/DUT/FSM_TX/rst_IBUF
    SLICE_X48Y22         FDCE                                         f  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/CNT_DATA/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 1.441ns (24.623%)  route 4.412ns (75.377%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         4.412     5.854    log/DUT/CNT_DATA/rst_IBUF
    SLICE_X49Y22         FDCE                                         f  log/DUT/CNT_DATA/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/CNT_DATA/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 1.441ns (24.623%)  route 4.412ns (75.377%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         4.412     5.854    log/DUT/CNT_DATA/rst_IBUF
    SLICE_X49Y22         FDCE                                         f  log/DUT/CNT_DATA/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.256ns  (logic 0.704ns (31.202%)  route 1.552ns (68.798%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.878     1.334    log/DUT/FSM_TX/Q[0]
    SLICE_X48Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.458 f  log/DUT/FSM_TX/FSM_sequential_state[0]_i_2__1/O
                         net (fo=1, routed)           0.674     2.132    log/DUT/CNT_DATA/FSM_sequential_state_reg[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.256 r  log/DUT/CNT_DATA/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.256    log/DUT/FSM_TX/FSM_sequential_state_reg[0]_1[0]
    SLICE_X48Y22         FDCE                                         r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/CNT_DATA/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.762ns  (logic 0.670ns (38.025%)  route 1.092ns (61.975%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          1.092     1.610    log/DUT/CNT_DATA/Q[2]
    SLICE_X49Y22         LUT5 (Prop_lut5_I2_O)        0.152     1.762 r  log/DUT/CNT_DATA/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    log/DUT/CNT_DATA/count[1]_i_1_n_0
    SLICE_X49Y22         FDCE                                         r  log/DUT/CNT_DATA/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/CNT_DATA/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.734ns  (logic 0.642ns (37.024%)  route 1.092ns (62.976%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          1.092     1.610    log/DUT/CNT_DATA/Q[2]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124     1.734 r  log/DUT/CNT_DATA/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    log/DUT/CNT_DATA/count[0]_i_1_n_0
    SLICE_X49Y22         FDCE                                         r  log/DUT/CNT_DATA/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/CNT_DATA/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.273%)  route 0.133ns (41.727%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.133     0.274    log/DUT/CNT_DATA/Q[0]
    SLICE_X49Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.319 r  log/DUT/CNT_DATA/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    log/DUT/CNT_DATA/count[0]_i_1_n_0
    SLICE_X49Y22         FDCE                                         r  log/DUT/CNT_DATA/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/CNT_DATA/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.661%)  route 0.133ns (41.339%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.133     0.274    log/DUT/CNT_DATA/Q[0]
    SLICE_X49Y22         LUT5 (Prop_lut5_I3_O)        0.048     0.322 r  log/DUT/CNT_DATA/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    log/DUT/CNT_DATA/count[1]_i_1_n_0
    SLICE_X49Y22         FDCE                                         r  log/DUT/CNT_DATA/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/CNT_DATA/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE                         0.000     0.000 r  log/DUT/CNT_DATA/count_reg[0]/C
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  log/DUT/CNT_DATA/count_reg[0]/Q
                         net (fo=6, routed)           0.142     0.283    log/DUT/CNT_DATA/count[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.328 r  log/DUT/CNT_DATA/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.328    log/DUT/FSM_TX/FSM_sequential_state_reg[0]_1[0]
    SLICE_X48Y22         FDCE                                         r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/CNT_DATA/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/CNT_DATA/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE                         0.000     0.000 r  log/DUT/CNT_DATA/count_reg[0]/C
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  log/DUT/CNT_DATA/count_reg[0]/Q
                         net (fo=6, routed)           0.143     0.284    log/DUT/CNT_DATA/count[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  log/DUT/CNT_DATA/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.329    log/DUT/CNT_DATA/count[2]_i_1_n_0
    SLICE_X48Y22         FDCE                                         r  log/DUT/CNT_DATA/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.198     0.362    log/DUT/FSM_TX/Q[1]
    SLICE_X50Y22         LUT3 (Prop_lut3_I1_O)        0.045     0.407 r  log/DUT/FSM_TX/FSM_sequential_state[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.407    log/DUT/FSM_TX/state_nxt[1]
    SLICE_X50Y22         FDCE                                         r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.198     0.362    log/DUT/FSM_TX/Q[1]
    SLICE_X50Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.407 r  log/DUT/FSM_TX/FSM_sequential_state[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.407    log/DUT/FSM_TX/FSM_sequential_state[2]_i_1__3_n_0
    SLICE_X50Y22         FDCE                                         r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/CNT_DATA/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 0.210ns (9.260%)  route 2.053ns (90.740%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=948, routed)         2.053     2.263    log/DUT/CNT_DATA/rst_IBUF
    SLICE_X49Y22         FDCE                                         f  log/DUT/CNT_DATA/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/CNT_DATA/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 0.210ns (9.260%)  route 2.053ns (90.740%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=948, routed)         2.053     2.263    log/DUT/CNT_DATA/rst_IBUF
    SLICE_X49Y22         FDCE                                         f  log/DUT/CNT_DATA/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/CNT_DATA/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 0.210ns (9.242%)  route 2.058ns (90.758%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=948, routed)         2.058     2.267    log/DUT/CNT_DATA/rst_IBUF
    SLICE_X48Y22         FDCE                                         f  log/DUT/CNT_DATA/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 0.210ns (9.242%)  route 2.058ns (90.758%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=948, routed)         2.058     2.267    log/DUT/FSM_TX/rst_IBUF
    SLICE_X48Y22         FDCE                                         f  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysCLK
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 log/DUT/DATA_IN/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.294ns  (logic 4.222ns (37.380%)  route 7.072ns (62.620%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.552     5.073    log/DUT/DATA_IN/clk_IBUF_BUFG
    SLICE_X48Y23         FDCE                                         r  log/DUT/DATA_IN/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  log/DUT/DATA_IN/data_out_reg[5]/Q
                         net (fo=1, routed)           0.801     6.330    log/DUT/DATA_IN/data_out_reg_n_0_[5]
    SLICE_X49Y22         LUT5 (Prop_lut5_I2_O)        0.124     6.454 r  log/DUT/DATA_IN/TX_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.713     7.167    log/DUT/FSM_TX/TX_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  log/DUT/FSM_TX/TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.558    12.850    TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    16.367 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    16.367    TX
    A18                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.878ns  (logic 5.003ns (45.990%)  route 5.875ns (54.010%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.855     7.507    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I4_O)        0.348     7.855 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_6/O
                         net (fo=1, routed)           0.162     8.017    DISPLAY/SLAVE_7SD/g0_b0__0_i_6_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_1/O
                         net (fo=7, routed)           1.903    10.044    DISPLAY/SLAVE_7SD/g0_b0__0_i_1_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.146    10.190 r  DISPLAY/SLAVE_7SD/g0_b0__0/O
                         net (fo=1, routed)           2.061    12.251    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.966 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.966    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 4.795ns (44.977%)  route 5.866ns (55.022%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.855     7.507    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I4_O)        0.348     7.855 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_6/O
                         net (fo=1, routed)           0.162     8.017    DISPLAY/SLAVE_7SD/g0_b0__0_i_6_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_1/O
                         net (fo=7, routed)           1.903    10.044    DISPLAY/SLAVE_7SD/g0_b0__0_i_1_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    10.168 r  DISPLAY/SLAVE_7SD/g0_b0__1/O
                         net (fo=1, routed)           2.052    12.220    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.749 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.749    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 5.006ns (47.321%)  route 5.573ns (52.679%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.917     7.570    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.348     7.918 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.473     8.391    DISPLAY/SLAVE_7SD/g0_b0__0_i_8_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.515 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.429     9.944    DISPLAY/SLAVE_7SD/g0_b0__0_i_2_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I1_O)        0.153    10.097 r  DISPLAY/SLAVE_7SD/g0_b0__5/O
                         net (fo=1, routed)           1.860    11.956    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.711    15.668 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.668    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.535ns  (logic 5.052ns (47.951%)  route 5.483ns (52.049%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.855     7.507    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I4_O)        0.348     7.855 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_6/O
                         net (fo=1, routed)           0.162     8.017    DISPLAY/SLAVE_7SD/g0_b0__0_i_6_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_1/O
                         net (fo=7, routed)           1.501     9.643    DISPLAY/SLAVE_7SD/g0_b0__0_i_1_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.150     9.793 r  DISPLAY/SLAVE_7SD/g0_b0__3/O
                         net (fo=1, routed)           2.071    11.864    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.623 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.623    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.360ns  (logic 4.786ns (46.196%)  route 5.574ns (53.804%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.917     7.570    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.348     7.918 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.473     8.391    DISPLAY/SLAVE_7SD/g0_b0__0_i_8_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.515 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.429     9.944    DISPLAY/SLAVE_7SD/g0_b0__0_i_2_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I1_O)        0.124    10.068 r  DISPLAY/SLAVE_7SD/g0_b0__4/O
                         net (fo=1, routed)           1.861    11.928    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.448 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.448    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.275ns  (logic 4.801ns (46.727%)  route 5.474ns (53.273%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.855     7.507    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I4_O)        0.348     7.855 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_6/O
                         net (fo=1, routed)           0.162     8.017    DISPLAY/SLAVE_7SD/g0_b0__0_i_6_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.141 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_1/O
                         net (fo=7, routed)           1.501     9.643    DISPLAY/SLAVE_7SD/g0_b0__0_i_1_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     9.767 r  DISPLAY/SLAVE_7SD/g0_b0__2/O
                         net (fo=1, routed)           2.061    11.828    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.363 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.363    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.018ns  (logic 4.797ns (47.888%)  route 5.221ns (52.112%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.567     5.088    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.894     6.500    DISPLAY/SEVENSD/cnt03/Q[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.152     6.652 f  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.917     7.570    DISPLAY/SLAVE_7SD/g0_b0__0_i_5_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I5_O)        0.348     7.918 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.473     8.391    DISPLAY/SLAVE_7SD/g0_b0__0_i_8_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.515 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.263     9.777    DISPLAY/SLAVE_7SD/g0_b0__0_i_2_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.901 r  DISPLAY/SLAVE_7SD/g0_b0__6/O
                         net (fo=1, routed)           1.673    11.575    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.106 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.106    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCore/ld/LED_OUT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.232ns  (logic 4.171ns (45.184%)  route 5.061ns (54.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.556     5.077    SCore/ld/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  SCore/ld/LED_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.478     5.555 r  SCore/ld/LED_OUT_reg[15]/Q
                         net (fo=10, routed)          5.061    10.616    LED_OUT_OBUF[1]
    L1                   OBUF (Prop_obuf_I_O)         3.693    14.309 r  LED_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.309    LED_OUT[15]
    L1                                                                r  LED_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCore/ld/LED_OUT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.840ns  (logic 4.036ns (45.657%)  route 4.804ns (54.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.556     5.077    SCore/ld/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  SCore/ld/LED_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  SCore/ld/LED_OUT_reg[14]/Q
                         net (fo=10, routed)          4.804    10.399    LED_OUT_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.917 r  LED_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.917    LED_OUT[12]
    P3                                                                r  LED_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 log/DUT/transmit_int_reg/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            log/DUT/FSM_TX/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.952%)  route 0.328ns (61.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.554     1.437    log/DUT/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/DUT/transmit_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  log/DUT/transmit_int_reg/Q
                         net (fo=7, routed)           0.328     1.929    log/DUT/CNT_DATA/transmit_int
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.974 r  log/DUT/CNT_DATA/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.974    log/DUT/FSM_TX/FSM_sequential_state_reg[0]_1[0]
    SLICE_X48Y22         FDCE                                         r  log/DUT/FSM_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.514ns (69.216%)  route 0.673ns (30.784%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.563     1.446    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.134     1.728    DISPLAY/SEVENSD/cnt03/Q[1]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.101     1.829 r  DISPLAY/SEVENSD/cnt03/CW_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.539     2.368    CW_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.265     3.633 r  CW_OBUF_inst/O
                         net (fo=0)                   0.000     3.633    CW
    V7                                                                r  CW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCore/ld/LED_OUT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.366ns (59.983%)  route 0.911ns (40.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.557     1.440    SCore/ld/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  SCore/ld/LED_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  SCore/ld/LED_OUT_reg[14]/Q
                         net (fo=10, routed)          0.911     2.516    LED_OUT_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.718 r  LED_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.718    LED_OUT[2]
    U19                                                               r  LED_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.457ns (63.466%)  route 0.839ns (36.534%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.563     1.446    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.148     1.594 f  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.138     1.732    DISPLAY/SEVENSD/cnt03/Q[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.098     1.830 r  DISPLAY/SEVENSD/cnt03/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.701     2.531    AN3_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.742 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     3.742    AN3
    W4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCore/ld/LED_OUT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.411ns (61.257%)  route 0.892ns (38.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.557     1.440    SCore/ld/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  SCore/ld/LED_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  SCore/ld/LED_OUT_reg[15]/Q
                         net (fo=10, routed)          0.892     2.481    LED_OUT_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.263     3.744 r  LED_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.744    LED_OUT[3]
    V19                                                               r  LED_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCore/ld/LED_OUT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.374ns (57.314%)  route 1.023ns (42.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.557     1.440    SCore/ld/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  SCore/ld/LED_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  SCore/ld/LED_OUT_reg[14]/Q
                         net (fo=10, routed)          1.023     2.627    LED_OUT_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.837 r  LED_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.837    LED_OUT[4]
    W18                                                               r  LED_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.450ns (59.661%)  route 0.980ns (40.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.563     1.446    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.134     1.728    DISPLAY/SEVENSD/cnt03/Q[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.098     1.826 r  DISPLAY/SEVENSD/cnt03/AN0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.846     2.673    AN0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.877 r  AN0_OBUF_inst/O
                         net (fo=0)                   0.000     3.877    AN0
    U2                                                                r  AN0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SLAVE_7SD/data_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.508ns (62.017%)  route 0.924ns (37.983%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.564     1.447    DISPLAY/SLAVE_7SD/clk_IBUF_BUFG
    SLICE_X51Y11         FDCE                                         r  DISPLAY/SLAVE_7SD/data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  DISPLAY/SLAVE_7SD/data_reg_reg[10]/Q
                         net (fo=9, routed)           0.171     1.759    DISPLAY/SLAVE_7SD/RTR[1]
    SLICE_X52Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_11/O
                         net (fo=2, routed)           0.065     1.869    DISPLAY/SLAVE_7SD/g0_b0__0_i_11_n_0
    SLICE_X52Y10         LUT5 (Prop_lut5_I0_O)        0.045     1.914 r  DISPLAY/SLAVE_7SD/g0_b0__0_i_4/O
                         net (fo=7, routed)           0.360     2.274    DISPLAY/SLAVE_7SD/g0_b0__0_i_4_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I3_O)        0.045     2.319 r  DISPLAY/SLAVE_7SD/g0_b0__6/O
                         net (fo=1, routed)           0.328     2.647    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.879 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.522ns (62.489%)  route 0.914ns (37.511%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.563     1.446    DISPLAY/SEVENSD/cnt03/clk_IBUF_BUFG
    SLICE_X54Y12         FDCE                                         r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  DISPLAY/SEVENSD/cnt03/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.138     1.732    DISPLAY/SEVENSD/cnt03/Q[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.101     1.833 r  DISPLAY/SEVENSD/cnt03/AN1_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.775     2.609    AN1_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.273     3.882 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.882    AN1
    U4                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCore/ld/LED_OUT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.406ns (56.666%)  route 1.075ns (43.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.557     1.440    SCore/ld/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  SCore/ld/LED_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  SCore/ld/LED_OUT_reg[15]/Q
                         net (fo=10, routed)          1.075     2.663    LED_OUT_OBUF[1]
    U3                   OBUF (Prop_obuf_I_O)         1.258     3.921 r  LED_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.921    LED_OUT[11]
    U3                                                                r  LED_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysCLK

Max Delay          1011 Endpoints
Min Delay          1011 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/DATA_IN/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.702ns  (logic 1.441ns (18.712%)  route 6.261ns (81.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.261     7.702    log/DUT/DATA_IN/rst_IBUF
    SLICE_X50Y24         FDCE                                         f  log/DUT/DATA_IN/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.435     4.776    log/DUT/DATA_IN/clk_IBUF_BUFG
    SLICE_X50Y24         FDCE                                         r  log/DUT/DATA_IN/data_out_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/DATA_IN/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.702ns  (logic 1.441ns (18.712%)  route 6.261ns (81.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.261     7.702    log/DUT/DATA_IN/rst_IBUF
    SLICE_X51Y24         FDCE                                         f  log/DUT/DATA_IN/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.435     4.776    log/DUT/DATA_IN/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  log/DUT/DATA_IN/data_out_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/busy_reg/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.441ns (19.073%)  route 6.115ns (80.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.115     7.557    log/DUT/rst_IBUF
    SLICE_X50Y23         FDCE                                         f  log/DUT/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.437     4.778    log/DUT/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/DUT/busy_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/DUT/transmit_int_reg/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.441ns (19.073%)  route 6.115ns (80.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.115     7.557    log/DUT/rst_IBUF
    SLICE_X50Y23         FDCE                                         f  log/DUT/transmit_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.437     4.778    log/DUT/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/DUT/transmit_int_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            log/FSM/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.557ns  (logic 1.441ns (19.073%)  route 6.115ns (80.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.115     7.557    log/FSM/rst_IBUF
    SLICE_X50Y23         FDCE                                         f  log/FSM/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.437     4.778    log/FSM/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/FSM/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCore/M_TOP/dbdM/cc/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.441ns (19.314%)  route 6.021ns (80.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.021     7.463    SCore/M_TOP/dbdM/cc/rst_IBUF
    SLICE_X28Y9          FDCE                                         f  SCore/M_TOP/dbdM/cc/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.445     4.786    SCore/M_TOP/dbdM/cc/clk_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  SCore/M_TOP/dbdM/cc/cnt_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCore/M_TOP/dbdM/cc/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.441ns (19.314%)  route 6.021ns (80.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.021     7.463    SCore/M_TOP/dbdM/cc/rst_IBUF
    SLICE_X28Y9          FDCE                                         f  SCore/M_TOP/dbdM/cc/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.445     4.786    SCore/M_TOP/dbdM/cc/clk_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  SCore/M_TOP/dbdM/cc/cnt_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCore/M_TOP/dbdM/cc/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.441ns (19.314%)  route 6.021ns (80.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.021     7.463    SCore/M_TOP/dbdM/cc/rst_IBUF
    SLICE_X28Y9          FDCE                                         f  SCore/M_TOP/dbdM/cc/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.445     4.786    SCore/M_TOP/dbdM/cc/clk_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  SCore/M_TOP/dbdM/cc/cnt_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCore/M_TOP/dbdM/state_reg[0]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.441ns (19.314%)  route 6.021ns (80.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.021     7.463    SCore/M_TOP/dbdM/rst_IBUF
    SLICE_X28Y9          FDCE                                         f  SCore/M_TOP/dbdM/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.445     4.786    SCore/M_TOP/dbdM/clk_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  SCore/M_TOP/dbdM/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SCore/M_TOP/dbdM/state_reg[1]/CLR
                            (recovery check against rising-edge clock sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.463ns  (logic 1.441ns (19.314%)  route 6.021ns (80.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=948, routed)         6.021     7.463    SCore/M_TOP/dbdM/rst_IBUF
    SLICE_X28Y9          FDCE                                         f  SCore/M_TOP/dbdM/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.445     4.786    SCore/M_TOP/dbdM/clk_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  SCore/M_TOP/dbdM/state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/FSM/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.354%)  route 0.176ns (45.646%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.176     0.340    log/DUT/FSM_TX/Q[2]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.385 r  log/DUT/FSM_TX/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    log/FSM/FSM_onehot_state_reg[4]_0[4]
    SLICE_X50Y23         FDCE                                         r  log/FSM/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.822     1.949    log/FSM/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/FSM/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/FSM/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.540%)  route 0.240ns (53.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.240     0.404    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.449 r  log/DUT/FSM_TX/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.449    log/FSM/FSM_onehot_state_reg[4]_0[3]
    SLICE_X49Y23         FDCE                                         r  log/FSM/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.821     1.948    log/FSM/clk_IBUF_BUFG
    SLICE_X49Y23         FDCE                                         r  log/FSM/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/transmit_int_reg/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.207ns (39.890%)  route 0.312ns (60.110%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.198     0.362    log/DUT/FSM_TX/Q[1]
    SLICE_X50Y22         LUT5 (Prop_lut5_I3_O)        0.043     0.405 r  log/DUT/FSM_TX/transmit_int_i_1/O
                         net (fo=1, routed)           0.113     0.519    log/DUT/FSM_TX_n_10
    SLICE_X50Y23         FDCE                                         r  log/DUT/transmit_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.822     1.949    log/DUT/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/DUT/transmit_int_reg/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/DUT/busy_reg/D
                            (rising edge-triggered cell FDCE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.207ns (35.705%)  route 0.373ns (64.295%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.198     0.362    log/DUT/FSM_TX/Q[1]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.043     0.405 r  log/DUT/FSM_TX/busy_i_1/O
                         net (fo=1, routed)           0.174     0.580    log/DUT/busy_int
    SLICE_X50Y23         FDCE                                         r  log/DUT/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.822     1.949    log/DUT/clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  log/DUT/busy_reg/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/GetC/index_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.207ns (29.672%)  route 0.491ns (70.328%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.368     0.532    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.043     0.575 r  log/DUT/FSM_TX/index[5]_i_1/O
                         net (fo=6, routed)           0.123     0.698    log/GetC/index_reg[5]_1[0]
    SLICE_X49Y24         FDPE                                         r  log/GetC/index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.820     1.947    log/GetC/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  log/GetC/index_reg[0]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/GetC/index_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.207ns (29.672%)  route 0.491ns (70.328%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.368     0.532    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.043     0.575 r  log/DUT/FSM_TX/index[5]_i_1/O
                         net (fo=6, routed)           0.123     0.698    log/GetC/index_reg[5]_1[0]
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.820     1.947    log/GetC/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[1]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/GetC/index_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.207ns (29.672%)  route 0.491ns (70.328%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.368     0.532    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.043     0.575 r  log/DUT/FSM_TX/index[5]_i_1/O
                         net (fo=6, routed)           0.123     0.698    log/GetC/index_reg[5]_1[0]
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.820     1.947    log/GetC/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[2]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/GetC/index_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.207ns (29.672%)  route 0.491ns (70.328%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.368     0.532    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.043     0.575 r  log/DUT/FSM_TX/index[5]_i_1/O
                         net (fo=6, routed)           0.123     0.698    log/GetC/index_reg[5]_1[0]
    SLICE_X49Y24         FDPE                                         r  log/GetC/index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.820     1.947    log/GetC/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  log/GetC/index_reg[3]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/GetC/index_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.207ns (29.672%)  route 0.491ns (70.328%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.368     0.532    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.043     0.575 r  log/DUT/FSM_TX/index[5]_i_1/O
                         net (fo=6, routed)           0.123     0.698    log/GetC/index_reg[5]_1[0]
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.820     1.947    log/GetC/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[4]/C

Slack:                    inf
  Source:                 log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            log/GetC/index_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sysCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.207ns (29.672%)  route 0.491ns (70.328%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE                         0.000     0.000 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/C
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  log/DUT/FSM_TX/FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.368     0.532    log/DUT/FSM_TX/Q[2]
    SLICE_X49Y23         LUT5 (Prop_lut5_I2_O)        0.043     0.575 r  log/DUT/FSM_TX/index[5]_i_1/O
                         net (fo=6, routed)           0.123     0.698    log/GetC/index_reg[5]_1[0]
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysCLK rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.820     1.947    log/GetC/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  log/GetC/index_reg[5]/C





