`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: lauchinyuan
// Email: lauchinyuan@yeah.net
// Create Date: 2023/09/18 21:49:34
// Module Name: axi_ddr_ctrl
// Description: AXIæ¥å£DDRæ§åˆ¶é¡¶å±‚æ¨¡å—,é›†æˆAXIè¯»ä¸»æœºã?AXIå†™ä¸»æœºã?AXIæ§åˆ¶å™?(åŒ…å«è¯»å†™FIFO)
//////////////////////////////////////////////////////////////////////////////////


module axi_ddr_ctrl
    #(parameter FIFO_WR_WIDTH = 'd256            ,  //ç”¨æˆ·ç«¯FIFOè¯»å†™ä½å®½
                FIFO_RD_WIDTH = 'd256            ,
                AXI_WIDTH     = 'd256            ,  //AXIæ€»çº¿è¯»å†™æ•°æ®ä½å®½
                AXI_AXSIZE    = 3'b101           ,  //AXIæ€»çº¿çš„axi_axsize, éœ?è¦ä¸AXI_WIDTHå¯¹åº”
                AXI_WSTRB_W   = AXI_WIDTH>>3    )   //axi_wstrbçš„ä½å®?, AXI_WIDTH/8
        (
        input   wire                        clk             , //AXIè¯»å†™ä¸»æœºæ—¶é’Ÿ(ui_clk)
        input   wire                        rst_n           , 
        input   wire                        pingpang        ,//ä¹’ä¹“æ“ä½œ
        input                               clk_100         ,  //ç”¨æˆ·æ—¶é’Ÿ
        //ç”¨æˆ·ç«?                   
        input   wire                        wr_clk_1          , //å†™FIFOå†™æ—¶é’¿
        input   wire                        wr_rst_1          , //å†™å¤ä½¿,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire                        wr_clk_2          , //å†™FIFOå†™æ—¶é’¿
        input   wire                        wr_rst_2          , //å†™å¤ä½¿,æ¨¡å—ä¸­æ˜¯åŒæ­¥å¤ä½
        input   wire [28:0]                 wr_beg_addr_1     , //å†™èµ·å§‹åœ°å¿
        input   wire [28:0]                 wr_end_addr_1     , //å†™ç»ˆæ­¢åœ°å¿
        input   wire [28:0]                 wr_beg_addr_2     , //å†™èµ·å§‹åœ°å¿
        input   wire [28:0]                 wr_end_addr_2     , //å†™ç»ˆæ­¢åœ°å¿
        input   wire [7:0]                  wr_burst_len    , //å†™çªå‘é•¿åº?
        input                               datain_valid_1  ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input        [15:0]                 datain_1        ,  //æœ‰æ•ˆæ•°æ®
        // RGB æ•°æ®è¾“å…¥2
        input                               datain_valid_2  ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input        [15:0]                 datain_2        ,  //æœ‰æ•ˆæ•°æ®
        input   wire                        rd_load_1       , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        rd_load_2       , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        wr_load_1       ,  // WR FIFOåŠ è½½ä¿¡å· 
        input   wire                        wr_load_2       ,  // WR FIFOåŠ è½½ä¿¡å· 
        input   wire [12:0]                 h_disp          ,
        input   wire                        rd_clk_1          , //è¯»FIFOè¯»æ—¶é’?
        input   wire                        rd_rst_1          , //è¯»å¤ä½?
        input   wire                        rd_clk_2          , //è¯»FIFOè¯»æ—¶é’¿
        input   wire                        rd_rst_2          , //è¯»å¤ä½¿
        input   wire                        rd_mem_enable   , //è¯»å­˜å‚¨å™¨ä½¿èƒ½,é˜²æ­¢å­˜å‚¨å™¨æœªå†™å…ˆè¯?
        input   wire [28:0]                 rd_beg_addr_1     , //è¯»èµ·å§‹åœ°å¿
        input   wire [28:0]                 rd_end_addr_1     , //è¯»ç»ˆæ­¢åœ°å¿
        input   wire [28:0]                 rd_beg_addr_2     , //è¯»èµ·å§‹åœ°å¿
        input   wire [28:0]                 rd_end_addr_2     , //è¯»ç»ˆæ­¢åœ°å¿
        input   wire [7:0]                  rd_burst_len    , //è¯»çªå‘é•¿åº?
        input   wire                        rd_en           , //è¯»FIFOè¯»è¯·æ±?
        //output  wire [FIFO_RD_WIDTH-1:0]    rd_data         , //è¯»FIFOè¯»æ•°æ?
        output  wire                        rd_valid        , //è¯»FIFOå¯è¯»æ ‡å¿—,è¡¨ç¤ºè¯»FIFOä¸­æœ‰æ•°æ®å¯ä»¥å¯¹å¤–è¾“å‡º
        output       [15:0]                 pic_data        ,    //æœ‰æ•ˆæ•°æ®
                        
        //AXIæ€»çº¿             
        //AXI4å†™åœ°å?é€šé“             
        input   wire [3:0]                  m_axi_awid      , 
        output  wire [28:0]                 m_axi_awaddr    ,
        output  wire [7:0]                  m_axi_awlen     , //çªå‘ä¼ è¾“é•¿åº¦
        output  wire [2:0]                  m_axi_awsize    , //çªå‘ä¼ è¾“å¤§å°(Byte)
        output  wire [1:0]                  m_axi_awburst   , //çªå‘ç±»å‹
        output  wire                        m_axi_awlock    , 
        output  wire [3:0]                  m_axi_awcache   , 
        output  wire [2:0]                  m_axi_awprot    ,
        output  wire [3:0]                  m_axi_awqos     ,
        output  wire                        m_axi_awvalid   , //å†™åœ°å?valid
        input   wire                        m_axi_awready   , //ä»æœºå‘å‡ºçš„å†™åœ°å€ready
                        
        //å†™æ•°æ®é?šé“
        output  wire                        axi_writing     ,
        output  wire [AXI_WIDTH-1:0]        m_axi_wdata     , //å†™æ•°æ?
        output  wire [AXI_WSTRB_W-1:0]      m_axi_wstrb     , //å†™æ•°æ®æœ‰æ•ˆå­—èŠ‚çº¿
        output  wire                        m_axi_wlast     , //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
        output  wire                        m_axi_wvalid    , //å†™æ•°æ®æœ‰æ•ˆæ ‡å¿?
        input   wire                        m_axi_wready    , //ä»æœºå‘å‡ºçš„å†™æ•°æ®ready
                        
        //å†™å“åº”é?šé“             
        output  wire [3:0]                  m_axi_bid       ,
        input   wire [1:0]                  m_axi_bresp     , //å“åº”ä¿¡å·,è¡¨å¾å†™ä¼ è¾“æ˜¯å¦æˆåŠ?
        input   wire                        m_axi_bvalid    , //å“åº”ä¿¡å·validæ ‡å¿—
        output  wire                        m_axi_bready    , //ä¸»æœºå“åº”readyä¿¡å·
                        
        //AXI4è¯»åœ°å?é€šé“             
        output  wire [3:0]                  m_axi_arid      , 
        output  wire [28:0]                 m_axi_araddr    ,
        output  wire [7:0]                  m_axi_arlen     , //çªå‘ä¼ è¾“é•¿åº¦
        output  wire [2:0]                  m_axi_arsize    , //çªå‘ä¼ è¾“å¤§å°(Byte)
        output  wire [1:0]                  m_axi_arburst   , //çªå‘ç±»å‹
        output  wire                        m_axi_arlock    , 
        output  wire [3:0]                  m_axi_arcache   , 
        output  wire [2:0]                  m_axi_arprot    ,
        output  wire [3:0]                  m_axi_arqos     ,
        output  wire                        m_axi_arvalid   , //è¯»åœ°å?valid
        input   wire                        m_axi_arready   , //ä»æœºå‡†å¤‡æ¥æ”¶è¯»åœ°å?
                        
        //è¯»æ•°æ®é?šé“   
        input   wire                        axi_reading     ,       
        input   wire [AXI_WIDTH-1:0]        m_axi_rdata     , //è¯»æ•°æ?
        input   wire [1:0]                  m_axi_rresp     , //æ”¶åˆ°çš„è¯»å“åº”
        input   wire                        m_axi_rlast     , //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
        input   wire                        m_axi_rvalid    , //è¯»æ•°æ®æœ‰æ•ˆæ ‡å¿?
        output  wire                        m_axi_rready      //ä¸»æœºå‘å‡ºçš„è¯»æ•°æ®ready
        

        
    );
    
    
    //è¿çº¿
    //AXIæ§åˆ¶å™¨åˆ°AXIå†™ä¸»æœ?
    wire                    axi_writing     ;
    wire                    axi_wr_ready    ;
    wire                    axi_wr_start    ;
    wire [AXI_WIDTH-1:0]    axi_wr_data     ;
    wire [28:0]             axi_wr_addr     ;
    wire [7:0]              axi_wr_len      ;
    wire                    axi_wr_done     ;
    
    //è¯»AXIä¸»æœº
    wire                    axi_reading     ;
    wire                    axi_rd_ready    ;
    wire                    axi_rd_start    ;
    wire [AXI_WIDTH-1:0]    axi_rd_data     ;
    wire [28:0]             axi_rd_addr     ;
    wire [7:0]              axi_rd_len      ;
    wire                    axi_rd_done     ;
    
    //AXIæ§åˆ¶å™?
    axi_ctrl 
    #(.FIFO_WR_WIDTH(FIFO_WR_WIDTH),  //ç”¨æˆ·ç«¯FIFOè¯»å†™ä½å®½
      .FIFO_RD_WIDTH(FIFO_RD_WIDTH),
      .AXI_WIDTH    (AXI_WIDTH    )
      )                                                                      
      axi_ctrl_inst                                                          
    (                                                                        
        .clk             (clk             ), //AXIè¯»å†™ä¸»æœºæ—¶é’Ÿ               
        .rst_n           (rst_n           ),                                 
        .pingpang        (pingpang        ),
        .clk_100         (clk_100         ),
        .datain_valid_1    (datain_valid_1    ),
        .datain_valid_2    (datain_valid_2    ),
        .rd_load_1         (rd_load_1         ),
        .rd_load_2         (rd_load_2         ),
        .wr_load_1         (wr_load_1         ),
        .wr_load_2         (wr_load_2         ),
        .datain_1          (datain_1          ),
        .datain_2          (datain_2          ),
        .pic_data        (pic_data        ),  
        .wr_clk_1          (wr_clk_1          ), //å†™FIFOå†™æ—¶é’?                  
        .wr_rst_1          (wr_rst_1          ), //å†™å¤ä½?
        .wr_clk_2          (wr_clk_2          ), //å†™FIFOå†™æ—¶é’¿                  
        .wr_rst_2          (wr_rst_2          ), //å†™å¤ä½¿
        .wr_beg_addr_1     (wr_beg_addr_1     ), //å†™èµ·å§‹åœ°å?
        .wr_end_addr_1     (wr_end_addr_1     ), //å†™ç»ˆæ­¢åœ°å?
        .wr_beg_addr_2     (wr_beg_addr_2     ), //å†™èµ·å§‹åœ°å¿
        .wr_end_addr_2     (wr_end_addr_2     ), //å†™ç»ˆæ­¢åœ°å¿
        .wr_burst_len    (wr_burst_len    ), //å†™çªå‘é•¿åº?
  //      .wr_en           (wr_en           ), //å†™FIFOå†™è¯·æ±?
  //      .wr_data         (wr_data         ), //å†™FIFOå†™æ•°æ? 
        .h_disp            (h_disp            ),
        .rd_clk_1          (rd_clk_1          ), //è¯»FIFOè¯»æ—¶é’?1
        .rd_rst_1          (rd_rst_1          ), //è¯»å¤ä½?
        .rd_clk_2          (rd_clk_2          ), //è¯»FIFOè¯»æ—¶é’¿1
        .rd_rst_2          (rd_rst_2          ), //è¯»å¤ä½¿     
        .rd_mem_enable   (rd_mem_enable   ), //è¯»å­˜å‚¨å™¨ä½¿èƒ½,é˜²æ­¢å­˜å‚¨å™¨æœªå†™å…ˆè¯?
        .rd_beg_addr_1     (rd_beg_addr_1     ), //è¯»èµ·å§‹åœ°å?
        .rd_end_addr_1     (rd_end_addr_1     ), //è¯»ç»ˆæ­¢åœ°å?
        .rd_beg_addr_2     (rd_beg_addr_2     ), //è¯»èµ·å§‹åœ°å¿
        .rd_end_addr_2     (rd_end_addr_2     ), //è¯»ç»ˆæ­¢åœ°å¿
        .rd_burst_len    (rd_burst_len    ), //è¯»çªå‘é•¿åº?
        .rd_en           (rd_en           ), //è¯»FIFOè¯»è¯·æ±?
        //.rd_data         (rd_data         ), //è¯»FIFOè¯»æ•°æ?
        .rd_valid        (rd_valid        ), //è¯»FIFOå¯è¯»æ ‡å¿—,è¡¨ç¤ºè¯»FIFOä¸­æœ‰æ•°æ®å¯ä»¥å¯¹å¤–è¾“å‡º
        
        //å†™AXIä¸»æœº
        .axi_writing     (axi_writing     ), //AXIä¸»æœºå†™æ­£åœ¨è¿›è¡?
        .axi_wr_ready    (axi_wr_ready    ), //AXIä¸»æœºå†™å‡†å¤‡å¥½
        .axi_wr_start    (axi_wr_start    ), //AXIä¸»æœºå†™è¯·æ±?
        .axi_wr_data     (axi_wr_data     ), //ä»å†™FIFOä¸­è¯»å–çš„æ•°æ®,å†™å…¥AXIå†™ä¸»æœ?
        .axi_wr_addr     (axi_wr_addr     ), //AXIä¸»æœºå†™åœ°å?
        .axi_wr_len      (axi_wr_len      ), //AXIä¸»æœºå†™çªå‘é•¿åº?
        .axi_wr_done     (axi_wr_done     ),
        
        //è¯»AXIä¸»æœº
        .axi_reading     (axi_reading     ), //AXIä¸»æœºè¯»æ­£åœ¨è¿›è¡?
        .axi_rd_ready    (axi_rd_ready    ), //AXIä¸»æœºè¯»å‡†å¤‡å¥½
        .axi_rd_start    (axi_rd_start    ), //AXIä¸»æœºè¯»è¯·æ±?
        .axi_rd_data     (axi_rd_data     ), //ä»AXIè¯»ä¸»æœºè¯»åˆ°çš„æ•°æ®,å†™å…¥è¯»FIFO
        .axi_rd_addr     (axi_rd_addr     ), //AXIä¸»æœºè¯»åœ°å?
        .axi_rd_len      (axi_rd_len      ), //AXIä¸»æœºè¯»çªå‘é•¿åº?   
        .axi_rd_done     (axi_rd_done     )
    );
    
    
    
    
    //AXIè¯»ä¸»æœ?
    axi_master_rd 
    #(  .AXI_WIDTH     (AXI_WIDTH     ),  //AXIæ€»çº¿è¯»å†™æ•°æ®ä½å®½
        .AXI_AXSIZE    (AXI_AXSIZE    ))   //AXIæ€»çº¿çš„axi_axsize, éœ?è¦ä¸AXI_WIDTHå¯¹åº”    
        axi_master_rd_inst
    (
        //ç”¨æˆ·ç«?
        .clk              (clk              ),
        .rst_n            (rst_n            ),
        .rd_start         (axi_rd_start     ), //å¼?å§‹è¯»ä¿¡å·
        .rd_addr          (axi_rd_addr      ), //è¯»é¦–åœ°å€
        .rd_data          (axi_rd_data      ), //è¯»å‡ºçš„æ•°æ?
        .rd_len           (axi_rd_len       ), //çªå‘ä¼ è¾“é•¿åº¦
        .rd_done          (axi_rd_done      ), //è¯»å®Œæˆæ ‡å¿?
        .rd_ready         (axi_rd_ready     ), //å‡†å¤‡å¥½è¯»æ ‡å¿—
        .m_axi_r_handshake(axi_reading      ), //è¯»é?šé“æˆåŠŸæ¡æ‰‹
        
        //AXI4è¯»åœ°å?é€šé“
        .m_axi_arid       (m_axi_arid       ), 
        .m_axi_araddr     (m_axi_araddr     ),
        .m_axi_arlen      (m_axi_arlen      ), //çªå‘ä¼ è¾“é•¿åº¦
        .m_axi_arsize     (m_axi_arsize     ), //çªå‘ä¼ è¾“å¤§å°(Byte)
        .m_axi_arburst    (m_axi_arburst    ), //çªå‘ç±»å‹
        .m_axi_arlock     (m_axi_arlock     ), 
        .m_axi_arcache    (m_axi_arcache    ), 
        .m_axi_arprot     (m_axi_arprot     ),
        .m_axi_arqos      (m_axi_arqos      ),
        .m_axi_arvalid    (m_axi_arvalid    ), //è¯»åœ°å?valid
        .m_axi_arready    (m_axi_arready    ), //ä»æœºå‡†å¤‡æ¥æ”¶è¯»åœ°å?
                                            
        //è¯»æ•°æ®é?šé“                        
        .m_axi_rdata      (m_axi_rdata      ), //è¯»æ•°æ?
        .m_axi_rresp      (m_axi_rresp      ), //æ”¶åˆ°çš„è¯»å“åº”
        .m_axi_rlast      (m_axi_rlast      ), //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
        .m_axi_rvalid     (m_axi_rvalid     ), //è¯»æ•°æ®æœ‰æ•ˆæ ‡å¿?
        .m_axi_rready     (m_axi_rready     )  //ä¸»æœºå‘å‡ºçš„è¯»æ•°æ®ready
    );
    
    //AXIå†™ä¸»æœ?
    axi_master_wr 
    #(.AXI_WIDTH     (AXI_WIDTH     ),  //AXIæ€»çº¿è¯»å†™æ•°æ®ä½å®½
      .AXI_AXSIZE    (AXI_AXSIZE    ),  //AXIæ€»çº¿çš„axi_axsize, éœ?è¦ä¸AXI_WIDTHå¯¹åº”
      .AXI_WSTRB_W   (AXI_WSTRB_W   ))   //axi_wstrbçš„ä½å®?, AXI_WIDTH/8
    axi_master_wr_inst(
        //ç”¨æˆ·ç«?
        .clk              (clk              ),
        .rst_n            (rst_n            ),
        .wr_start         (axi_wr_start     ), //å¼?å§‹å†™ä¿¡å·
        .wr_addr          (axi_wr_addr      ), //å†™é¦–åœ°å€
        .wr_data          (axi_wr_data      ),
        .wr_len           (axi_wr_len       ), //çªå‘ä¼ è¾“é•¿åº¦
        .wr_done          (axi_wr_done      ), //å†™å®Œæˆæ ‡å¿?
        .m_axi_w_handshake(axi_writing      ), //å†™é?šé“æˆåŠŸæ¡æ‰‹
        .wr_ready         (axi_wr_ready     ), //å†™å‡†å¤‡ä¿¡å?,æ‹‰é«˜æ—¶å¯ä»¥å‘èµ·wr_start
        
        //AXI4å†™åœ°å?é€šé“
        .m_axi_awid       (m_axi_awid       ), 
        .m_axi_awaddr     (m_axi_awaddr     ),
        .m_axi_awlen      (m_axi_awlen      ), //çªå‘ä¼ è¾“é•¿åº¦
        .m_axi_awsize     (m_axi_awsize     ), //çªå‘ä¼ è¾“å¤§å°(Byte)
        .m_axi_awburst    (m_axi_awburst    ), //çªå‘ç±»å‹
        .m_axi_awlock     (m_axi_awlock     ), 
        .m_axi_awcache    (m_axi_awcache    ), 
        .m_axi_awprot     (m_axi_awprot     ),
        .m_axi_awqos      (m_axi_awqos      ),
        .m_axi_awvalid    (m_axi_awvalid    ), //å†™åœ°å?valid
        .m_axi_awready    (m_axi_awready    ), //ä»æœºå‘å‡ºçš„å†™åœ°å€ready
                                            
        //å†™æ•°æ®é?šé“                        
        .m_axi_wdata      (m_axi_wdata      ), //å†™æ•°æ?
        .m_axi_wstrb      (m_axi_wstrb      ), //å†™æ•°æ®æœ‰æ•ˆå­—èŠ‚çº¿
        .m_axi_wlast      (m_axi_wlast      ), //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
        .m_axi_wvalid     (m_axi_wvalid     ), //å†™æ•°æ®æœ‰æ•ˆæ ‡å¿?
        .m_axi_wready     (m_axi_wready     ), //ä»æœºå‘å‡ºçš„å†™æ•°æ®ready
                                            
        //å†™å“åº”é?šé“                        
        .m_axi_bid        (m_axi_bid        ),
        .m_axi_bresp      (m_axi_bresp      ), //å“åº”ä¿¡å·,è¡¨å¾å†™ä¼ è¾“æ˜¯å¦æˆåŠ?
        .m_axi_bvalid     (m_axi_bvalid     ), //å“åº”ä¿¡å·validæ ‡å¿—
        .m_axi_bready     (m_axi_bready     )  //ä¸»æœºå“åº”readyä¿¡å·
    );
endmodule
