
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00002040  000020d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002040  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000cf  00800114  00800114  000020e8  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000020e8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000027b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  00002840  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000053f5  00000000  00000000  00002a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000011d3  00000000  00000000  00007e75  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001706  00000000  00000000  00009048  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000948  00000000  00000000  0000a750  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d8d  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000185b  00000000  00000000  0000be25  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 fc 0d 	jmp	0x1bf8	; 0x1bf8 <__vector_12>
      34:	0c 94 2d 0e 	jmp	0x1c5a	; 0x1c5a <__vector_13>
      38:	0c 94 5e 0e 	jmp	0x1cbc	; 0x1cbc <__vector_14>
      3c:	0c 94 22 0f 	jmp	0x1e44	; 0x1e44 <__vector_15>
      40:	0c 94 c9 0d 	jmp	0x1b92	; 0x1b92 <__vector_16>
      44:	0c 94 d3 0d 	jmp	0x1ba6	; 0x1ba6 <__vector_17>
      48:	0c 94 2e 01 	jmp	0x25c	; 0x25c <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__vector_28>
      74:	0c 94 c0 0e 	jmp	0x1d80	; 0x1d80 <__vector_29>
      78:	0c 94 f1 0e 	jmp	0x1de2	; 0x1de2 <__vector_30>
      7c:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e0 e4       	ldi	r30, 0x40	; 64
      a8:	f0 e2       	ldi	r31, 0x20	; 32
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a3 3e       	cpi	r26, 0xE3	; 227
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 1e 10 	jmp	0x203c	; 0x203c <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d8:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <main_init>
	
	while(1){	
		wdt_reset();
      dc:	a8 95       	wdr
		EventHandleEvent();
      de:	0e 94 11 0c 	call	0x1822	; 0x1822 <EventHandleEvent>
      e2:	fc cf       	rjmp	.-8      	; 0xdc <main+0x4>

000000e4 <button_read_col>:


void button_read_col(uint8_t col){
		
		/* ROW 1 READ */
		button_pressed_current|=(0x01)<(0+col*BUTTON_ROW_NUMBER);
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	88 0f       	add	r24, r24
      e8:	99 1f       	adc	r25, r25
      ea:	88 0f       	add	r24, r24
      ec:	99 1f       	adc	r25, r25
      ee:	61 e0       	ldi	r22, 0x01	; 1
      f0:	70 e0       	ldi	r23, 0x00	; 0
      f2:	82 30       	cpi	r24, 0x02	; 2
      f4:	91 05       	cpc	r25, r1
      f6:	14 f4       	brge	.+4      	; 0xfc <button_read_col+0x18>
      f8:	60 e0       	ldi	r22, 0x00	; 0
      fa:	70 e0       	ldi	r23, 0x00	; 0
      fc:	40 91 87 01 	lds	r20, 0x0187
     100:	50 91 88 01 	lds	r21, 0x0188
     104:	46 2b       	or	r20, r22
     106:	57 2b       	or	r21, r23
	
		/* ROW 2 READ */
		button_pressed_current|=(0x01)<<(1+col*BUTTON_ROW_NUMBER);
     108:	9c 01       	movw	r18, r24
     10a:	2f 5f       	subi	r18, 0xFF	; 255
     10c:	3f 4f       	sbci	r19, 0xFF	; 255
     10e:	61 e0       	ldi	r22, 0x01	; 1
     110:	70 e0       	ldi	r23, 0x00	; 0
     112:	fb 01       	movw	r30, r22
     114:	02 c0       	rjmp	.+4      	; 0x11a <button_read_col+0x36>
     116:	ee 0f       	add	r30, r30
     118:	ff 1f       	adc	r31, r31
     11a:	2a 95       	dec	r18
     11c:	e2 f7       	brpl	.-8      	; 0x116 <button_read_col+0x32>
     11e:	4e 2b       	or	r20, r30
     120:	5f 2b       	or	r21, r31
		
		/* ROW 3 READ */
		button_pressed_current|=(0x01)<<(2+col*BUTTON_ROW_NUMBER);
     122:	9c 01       	movw	r18, r24
     124:	2e 5f       	subi	r18, 0xFE	; 254
     126:	3f 4f       	sbci	r19, 0xFF	; 255
     128:	fb 01       	movw	r30, r22
     12a:	02 c0       	rjmp	.+4      	; 0x130 <button_read_col+0x4c>
     12c:	ee 0f       	add	r30, r30
     12e:	ff 1f       	adc	r31, r31
     130:	2a 95       	dec	r18
     132:	e2 f7       	brpl	.-8      	; 0x12c <button_read_col+0x48>
     134:	9f 01       	movw	r18, r30
     136:	24 2b       	or	r18, r20
     138:	35 2b       	or	r19, r21
		
		/* ROW 4 READ */
		button_pressed_current|=(0x01)<<(3+col*BUTTON_ROW_NUMBER);
     13a:	03 96       	adiw	r24, 0x03	; 3
     13c:	02 c0       	rjmp	.+4      	; 0x142 <button_read_col+0x5e>
     13e:	66 0f       	add	r22, r22
     140:	77 1f       	adc	r23, r23
     142:	8a 95       	dec	r24
     144:	e2 f7       	brpl	.-8      	; 0x13e <button_read_col+0x5a>
     146:	26 2b       	or	r18, r22
     148:	37 2b       	or	r19, r23
     14a:	30 93 88 01 	sts	0x0188, r19
     14e:	20 93 87 01 	sts	0x0187, r18
	
}/*end button_read_rows */
     152:	08 95       	ret

00000154 <button_init>:


void button_init( void )
{

	button_pressed_previous=0x0000;
     154:	10 92 86 01 	sts	0x0186, r1
     158:	10 92 85 01 	sts	0x0185, r1
	
	/* enable pull-ups */
	
	MCUCR|=(0x01)<<PUD;
     15c:	85 b7       	in	r24, 0x35	; 53
     15e:	80 61       	ori	r24, 0x10	; 16
     160:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     162:	6e 9a       	sbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     164:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     166:	6f 9a       	sbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     168:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 OUTPUT HIGH */
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     16a:	20 9a       	sbi	0x04, 0	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     16c:	28 9a       	sbi	0x05, 0	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_1_PIN;
     16e:	8d b1       	in	r24, 0x0d	; 13
     170:	80 7e       	andi	r24, 0xE0	; 224
     172:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_1_PIN;
     174:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_2_PIN;
     176:	8d b1       	in	r24, 0x0d	; 13
     178:	80 7c       	andi	r24, 0xC0	; 192
     17a:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_2_PIN;
     17c:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_3_PIN;
     17e:	87 b1       	in	r24, 0x07	; 7
     180:	80 78       	andi	r24, 0x80	; 128
     182:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_3_PIN;
     184:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_4_PIN;
     186:	87 b1       	in	r24, 0x07	; 7
     188:	80 7f       	andi	r24, 0xF0	; 240
     18a:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_4_PIN;
     18c:	43 9a       	sbi	0x08, 3	; 8
	
} /* end button_init */
     18e:	08 95       	ret

00000190 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     190:	cf 93       	push	r28
     192:	df 93       	push	r29
		
	/* COL 1 LOW */
	PORTE&=~(0x01)<<COLOUMN_1_PIN;
     194:	8e b1       	in	r24, 0x0e	; 14
     196:	80 78       	andi	r24, 0x80	; 128
     198:	8e b9       	out	0x0e, r24	; 14
	/* COL 2 HIGH */
	/* already HIGH */
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(0);
     19a:	c2 e7       	ldi	r28, 0x72	; 114
     19c:	d0 e0       	ldi	r29, 0x00	; 0
     19e:	80 e0       	ldi	r24, 0x00	; 0
     1a0:	90 e0       	ldi	r25, 0x00	; 0
     1a2:	fe 01       	movw	r30, r28
     1a4:	09 95       	icall
	
	/* COL 1 HIGH */
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1a6:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 LOW */
	PORTE&=~(0x01)<<COLOUMN_2_PIN;
     1a8:	8e b1       	in	r24, 0x0e	; 14
     1aa:	1e b8       	out	0x0e, r1	; 14
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(1);
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	90 e0       	ldi	r25, 0x00	; 0
     1b0:	fe 01       	movw	r30, r28
     1b2:	09 95       	icall
		
	/* COL 1 HIGH */
	/* already high */
	/* COL 2 HIGH */
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b4:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 LOW  */
	PORTB&=~(0x01)<<COLOUMN_3_PORT;
     1b6:	45 b1       	in	r20, 0x05	; 5
     1b8:	85 b1       	in	r24, 0x05	; 5
     1ba:	2e ef       	ldi	r18, 0xFE	; 254
     1bc:	3f ef       	ldi	r19, 0xFF	; 255
     1be:	b9 01       	movw	r22, r18
     1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <button_multiplex_cycle+0x36>
     1c2:	66 0f       	add	r22, r22
     1c4:	77 1f       	adc	r23, r23
     1c6:	8a 95       	dec	r24
     1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <button_multiplex_cycle+0x32>
     1ca:	cb 01       	movw	r24, r22
     1cc:	84 23       	and	r24, r20
     1ce:	85 b9       	out	0x05, r24	; 5

	button_read_col(2);
     1d0:	82 e0       	ldi	r24, 0x02	; 2
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	fe 01       	movw	r30, r28
     1d6:	09 95       	icall
	
	/* set COL 3 HIGH, so that all are high again*/
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1d8:	28 9a       	sbi	0x05, 0	; 5
	
	
	/* debounce: check if button states are the same since last cycle*/
	
	button_pressed_current&=button_pressed_previous;
     1da:	80 91 87 01 	lds	r24, 0x0187
     1de:	90 91 88 01 	lds	r25, 0x0188
     1e2:	20 91 85 01 	lds	r18, 0x0185
     1e6:	30 91 86 01 	lds	r19, 0x0186
     1ea:	82 23       	and	r24, r18
     1ec:	93 23       	and	r25, r19
     1ee:	90 93 88 01 	sts	0x0188, r25
     1f2:	80 93 87 01 	sts	0x0187, r24
	
} /* end button_multiplex_cycle */
     1f6:	df 91       	pop	r29
     1f8:	cf 91       	pop	r28
     1fa:	08 95       	ret

000001fc <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return (0x01)&(button_pressed_current>>(button_id));
     1fc:	20 91 87 01 	lds	r18, 0x0187
     200:	30 91 88 01 	lds	r19, 0x0188
     204:	a9 01       	movw	r20, r18
     206:	02 c0       	rjmp	.+4      	; 0x20c <button_get_button_state+0x10>
     208:	56 95       	lsr	r21
     20a:	47 95       	ror	r20
     20c:	8a 95       	dec	r24
     20e:	e2 f7       	brpl	.-8      	; 0x208 <button_get_button_state+0xc>
     210:	ca 01       	movw	r24, r20
     212:	81 70       	andi	r24, 0x01	; 1
     214:	08 95       	ret

00000216 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     216:	08 9a       	sbi	0x01, 0	; 1
}
     218:	08 95       	ret

0000021a <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     21a:	10 9a       	sbi	0x02, 0	; 2
}
     21c:	08 95       	ret

0000021e <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     21e:	10 98       	cbi	0x02, 0	; 2
}
     220:	08 95       	ret

00000222 <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     222:	cf 93       	push	r28
     224:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     226:	0e 94 0d 01 	call	0x21a	; 0x21a <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     22a:	8c 2f       	mov	r24, r28
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	44 e6       	ldi	r20, 0x64	; 100
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	84 9f       	mul	r24, r20
     234:	90 01       	movw	r18, r0
     236:	85 9f       	mul	r24, r21
     238:	30 0d       	add	r19, r0
     23a:	94 9f       	mul	r25, r20
     23c:	30 0d       	add	r19, r0
     23e:	11 24       	eor	r1, r1
     240:	12 16       	cp	r1, r18
     242:	13 06       	cpc	r1, r19
     244:	34 f4       	brge	.+12     	; 0x252 <buzzer_buzz+0x30>
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	01 96       	adiw	r24, 0x01	; 1
     24c:	82 17       	cp	r24, r18
     24e:	93 07       	cpc	r25, r19
     250:	e1 f7       	brne	.-8      	; 0x24a <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     252:	0e 94 0f 01 	call	0x21e	; 0x21e <buzzer_off>
}
     256:	cf 91       	pop	r28
     258:	08 95       	ret

0000025a <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     25a:	08 95       	ret

0000025c <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     25c:	1f 92       	push	r1
     25e:	0f 92       	push	r0
     260:	0f b6       	in	r0, 0x3f	; 63
     262:	0f 92       	push	r0
     264:	0b b6       	in	r0, 0x3b	; 59
     266:	0f 92       	push	r0
     268:	11 24       	eor	r1, r1
     26a:	2f 93       	push	r18
     26c:	3f 93       	push	r19
     26e:	4f 93       	push	r20
     270:	5f 93       	push	r21
     272:	6f 93       	push	r22
     274:	7f 93       	push	r23
     276:	8f 93       	push	r24
     278:	9f 93       	push	r25
     27a:	af 93       	push	r26
     27c:	bf 93       	push	r27
     27e:	cf 93       	push	r28
     280:	ef 93       	push	r30
     282:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     284:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     288:	c0 ff       	sbrs	r28, 0
     28a:	08 c0       	rjmp	.+16     	; 0x29c <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     28c:	89 e0       	ldi	r24, 0x09	; 9
     28e:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     292:	ee ee       	ldi	r30, 0xEE	; 238
     294:	f0 e0       	ldi	r31, 0x00	; 0
     296:	80 81       	ld	r24, Z
     298:	8e 7f       	andi	r24, 0xFE	; 254
     29a:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     29c:	c6 ff       	sbrs	r28, 6
     29e:	08 c0       	rjmp	.+16     	; 0x2b0 <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     2a0:	8a e0       	ldi	r24, 0x0A	; 10
     2a2:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     2a6:	ee ee       	ldi	r30, 0xEE	; 238
     2a8:	f0 e0       	ldi	r31, 0x00	; 0
     2aa:	80 81       	ld	r24, Z
     2ac:	8f 7b       	andi	r24, 0xBF	; 191
     2ae:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     2b0:	c5 ff       	sbrs	r28, 5
     2b2:	08 c0       	rjmp	.+16     	; 0x2c4 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     2b4:	8b e0       	ldi	r24, 0x0B	; 11
     2b6:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     2ba:	eb ed       	ldi	r30, 0xDB	; 219
     2bc:	f0 e0       	ldi	r31, 0x00	; 0
     2be:	80 81       	ld	r24, Z
     2c0:	8f 77       	andi	r24, 0x7F	; 127
     2c2:	80 83       	st	Z, r24
	}
	return;
}
     2c4:	ff 91       	pop	r31
     2c6:	ef 91       	pop	r30
     2c8:	cf 91       	pop	r28
     2ca:	bf 91       	pop	r27
     2cc:	af 91       	pop	r26
     2ce:	9f 91       	pop	r25
     2d0:	8f 91       	pop	r24
     2d2:	7f 91       	pop	r23
     2d4:	6f 91       	pop	r22
     2d6:	5f 91       	pop	r21
     2d8:	4f 91       	pop	r20
     2da:	3f 91       	pop	r19
     2dc:	2f 91       	pop	r18
     2de:	0f 90       	pop	r0
     2e0:	0b be       	out	0x3b, r0	; 59
     2e2:	0f 90       	pop	r0
     2e4:	0f be       	out	0x3f, r0	; 63
     2e6:	0f 90       	pop	r0
     2e8:	1f 90       	pop	r1
     2ea:	18 95       	reti

000002ec <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     2ec:	85 e0       	ldi	r24, 0x05	; 5
     2ee:	0e 94 2d 05 	call	0xa5a	; 0xa5a <can_init>
	CANSTMOB=0;
     2f2:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     2f6:	eb ed       	ldi	r30, 0xDB	; 219
     2f8:	f0 e0       	ldi	r31, 0x00	; 0
     2fa:	80 81       	ld	r24, Z
     2fc:	88 6b       	ori	r24, 0xB8	; 184
     2fe:	80 83       	st	Z, r24
	CANIE1=0x7F;
     300:	8f e7       	ldi	r24, 0x7F	; 127
     302:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     306:	8f ef       	ldi	r24, 0xFF	; 255
     308:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     30c:	10 92 93 01 	sts	0x0193, r1
	can_queue_tail=0;
     310:	10 92 95 01 	sts	0x0195, r1
	can_Status=CAN_Ready;
     314:	10 92 94 01 	sts	0x0194, r1
	can_rx=0;
     318:	10 92 97 01 	sts	0x0197, r1
     31c:	10 92 96 01 	sts	0x0196, r1
}
     320:	08 95       	ret

00000322 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     322:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     324:	70 87       	std	Z+8, r23	; 0x08
     326:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     328:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     32a:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     32c:	53 83       	std	Z+3, r21	; 0x03
     32e:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     330:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     332:	8f ef       	ldi	r24, 0xFF	; 255
     334:	97 e0       	ldi	r25, 0x07	; 7
     336:	a0 e0       	ldi	r26, 0x00	; 0
     338:	b0 e0       	ldi	r27, 0x00	; 0
     33a:	82 87       	std	Z+10, r24	; 0x0a
     33c:	93 87       	std	Z+11, r25	; 0x0b
     33e:	a4 87       	std	Z+12, r26	; 0x0c
     340:	b5 87       	std	Z+13, r27	; 0x0d
}
     342:	08 95       	ret

00000344 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     344:	90 93 97 01 	sts	0x0197, r25
     348:	80 93 96 01 	sts	0x0196, r24
	can_rx->cmd=CMD_RX_DATA;
     34c:	25 e0       	ldi	r18, 0x05	; 5
     34e:	fc 01       	movw	r30, r24
     350:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     352:	80 91 96 01 	lds	r24, 0x0196
     356:	90 91 97 01 	lds	r25, 0x0197
     35a:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
}
     35e:	08 95       	ret

00000360 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     360:	0e 94 1c 0b 	call	0x1638	; 0x1638 <can_get_status>
	CANGIE|=(1<<ENIT);
     364:	eb ed       	ldi	r30, 0xDB	; 219
     366:	f0 e0       	ldi	r31, 0x00	; 0
     368:	80 81       	ld	r24, Z
     36a:	80 68       	ori	r24, 0x80	; 128
     36c:	80 83       	st	Z, r24
}
     36e:	08 95       	ret

00000370 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     370:	90 91 93 01 	lds	r25, 0x0193
     374:	80 91 95 01 	lds	r24, 0x0195
     378:	98 17       	cp	r25, r24
     37a:	41 f1       	breq	.+80     	; 0x3cc <CANSendData+0x5c>
		if(can_rx!=0){
     37c:	e0 91 96 01 	lds	r30, 0x0196
     380:	f0 91 97 01 	lds	r31, 0x0197
     384:	30 97       	sbiw	r30, 0x00	; 0
     386:	41 f0       	breq	.+16     	; 0x398 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     388:	8c e0       	ldi	r24, 0x0C	; 12
     38a:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     38c:	80 91 96 01 	lds	r24, 0x0196
     390:	90 91 97 01 	lds	r25, 0x0197
     394:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     398:	e0 91 95 01 	lds	r30, 0x0195
     39c:	f0 e0       	ldi	r31, 0x00	; 0
     39e:	ee 0f       	add	r30, r30
     3a0:	ff 1f       	adc	r31, r31
     3a2:	e7 57       	subi	r30, 0x77	; 119
     3a4:	fe 4f       	sbci	r31, 0xFE	; 254
     3a6:	a0 81       	ld	r26, Z
     3a8:	b1 81       	ldd	r27, Z+1	; 0x01
     3aa:	82 e0       	ldi	r24, 0x02	; 2
     3ac:	11 96       	adiw	r26, 0x01	; 1
     3ae:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     3b0:	80 81       	ld	r24, Z
     3b2:	91 81       	ldd	r25, Z+1	; 0x01
     3b4:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
     3b8:	88 23       	and	r24, r24
     3ba:	21 f0       	breq	.+8      	; 0x3c4 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     3bc:	81 e0       	ldi	r24, 0x01	; 1
     3be:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <AddError>
     3c2:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     3c4:	81 e0       	ldi	r24, 0x01	; 1
     3c6:	80 93 94 01 	sts	0x0194, r24
     3ca:	08 95       	ret
		}		
	}else if(can_rx!=0){
     3cc:	e0 91 96 01 	lds	r30, 0x0196
     3d0:	f0 91 97 01 	lds	r31, 0x0197
     3d4:	30 97       	sbiw	r30, 0x00	; 0
     3d6:	41 f0       	breq	.+16     	; 0x3e8 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     3d8:	85 e0       	ldi	r24, 0x05	; 5
     3da:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     3dc:	80 91 96 01 	lds	r24, 0x0196
     3e0:	90 91 97 01 	lds	r25, 0x0197
     3e4:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
     3e8:	08 95       	ret

000003ea <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     3ea:	cf 93       	push	r28
     3ec:	df 93       	push	r29
     3ee:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     3f0:	e0 91 93 01 	lds	r30, 0x0193
     3f4:	f0 e0       	ldi	r31, 0x00	; 0
     3f6:	cf 01       	movw	r24, r30
     3f8:	01 96       	adiw	r24, 0x01	; 1
     3fa:	65 e0       	ldi	r22, 0x05	; 5
     3fc:	70 e0       	ldi	r23, 0x00	; 0
     3fe:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <__divmodhi4>
     402:	20 91 95 01 	lds	r18, 0x0195
     406:	30 e0       	ldi	r19, 0x00	; 0
     408:	82 17       	cp	r24, r18
     40a:	93 07       	cpc	r25, r19
     40c:	49 f0       	breq	.+18     	; 0x420 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     40e:	ee 0f       	add	r30, r30
     410:	ff 1f       	adc	r31, r31
     412:	e7 57       	subi	r30, 0x77	; 119
     414:	fe 4f       	sbci	r31, 0xFE	; 254
     416:	d1 83       	std	Z+1, r29	; 0x01
     418:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     41a:	80 93 93 01 	sts	0x0193, r24
     41e:	03 c0       	rjmp	.+6      	; 0x426 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     420:	84 e0       	ldi	r24, 0x04	; 4
     422:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <AddError>
	}
	if(can_Status==CAN_Ready){
     426:	80 91 94 01 	lds	r24, 0x0194
     42a:	88 23       	and	r24, r24
     42c:	11 f4       	brne	.+4      	; 0x432 <CANAddSendData+0x48>
		CANSendData();
     42e:	0e 94 b8 01 	call	0x370	; 0x370 <CANSendData>
	}
}
     432:	df 91       	pop	r29
     434:	cf 91       	pop	r28
     436:	08 95       	ret

00000438 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     438:	e0 91 95 01 	lds	r30, 0x0195
     43c:	f0 e0       	ldi	r31, 0x00	; 0
     43e:	ee 0f       	add	r30, r30
     440:	ff 1f       	adc	r31, r31
     442:	e7 57       	subi	r30, 0x77	; 119
     444:	fe 4f       	sbci	r31, 0xFE	; 254
}
     446:	80 81       	ld	r24, Z
     448:	91 81       	ldd	r25, Z+1	; 0x01
     44a:	08 95       	ret

0000044c <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     44c:	e0 91 95 01 	lds	r30, 0x0195
     450:	f0 e0       	ldi	r31, 0x00	; 0
     452:	ee 0f       	add	r30, r30
     454:	ff 1f       	adc	r31, r31
     456:	e7 57       	subi	r30, 0x77	; 119
     458:	fe 4f       	sbci	r31, 0xFE	; 254
     45a:	a0 81       	ld	r26, Z
     45c:	b1 81       	ldd	r27, Z+1	; 0x01
     45e:	8c e0       	ldi	r24, 0x0C	; 12
     460:	11 96       	adiw	r26, 0x01	; 1
     462:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     464:	80 81       	ld	r24, Z
     466:	91 81       	ldd	r25, Z+1	; 0x01
     468:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
	can_Status=CAN_Ready;
     46c:	10 92 94 01 	sts	0x0194, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     470:	80 91 95 01 	lds	r24, 0x0195
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	01 96       	adiw	r24, 0x01	; 1
     478:	65 e0       	ldi	r22, 0x05	; 5
     47a:	70 e0       	ldi	r23, 0x00	; 0
     47c:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <__divmodhi4>
     480:	80 93 95 01 	sts	0x0195, r24
	CANSendData();
     484:	0e 94 b8 01 	call	0x370	; 0x370 <CANSendData>
}
     488:	08 95       	ret

0000048a <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     48a:	80 91 94 01 	lds	r24, 0x0194
     48e:	81 30       	cpi	r24, 0x01	; 1
     490:	f9 f4       	brne	.+62     	; 0x4d0 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     492:	e0 91 95 01 	lds	r30, 0x0195
     496:	f0 e0       	ldi	r31, 0x00	; 0
     498:	ee 0f       	add	r30, r30
     49a:	ff 1f       	adc	r31, r31
     49c:	e7 57       	subi	r30, 0x77	; 119
     49e:	fe 4f       	sbci	r31, 0xFE	; 254
     4a0:	a0 81       	ld	r26, Z
     4a2:	b1 81       	ldd	r27, Z+1	; 0x01
     4a4:	8c e0       	ldi	r24, 0x0C	; 12
     4a6:	11 96       	adiw	r26, 0x01	; 1
     4a8:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     4aa:	80 81       	ld	r24, Z
     4ac:	91 81       	ldd	r25, Z+1	; 0x01
     4ae:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
		AddError(ERROR_CAN_SEND);
     4b2:	82 e0       	ldi	r24, 0x02	; 2
     4b4:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <AddError>
		can_Status=CAN_Ready;
     4b8:	10 92 94 01 	sts	0x0194, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     4bc:	80 91 95 01 	lds	r24, 0x0195
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	01 96       	adiw	r24, 0x01	; 1
     4c4:	65 e0       	ldi	r22, 0x05	; 5
     4c6:	70 e0       	ldi	r23, 0x00	; 0
     4c8:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <__divmodhi4>
     4cc:	80 93 95 01 	sts	0x0195, r24
     4d0:	08 95       	ret

000004d2 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     4d2:	cf 93       	push	r28
     4d4:	df 93       	push	r29
     4d6:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     4d8:	8c e0       	ldi	r24, 0x0C	; 12
     4da:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4dc:	ce 01       	movw	r24, r28
     4de:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     4e2:	ce 01       	movw	r24, r28
     4e4:	0e 94 1c 0b 	call	0x1638	; 0x1638 <can_get_status>
     4e8:	81 30       	cpi	r24, 0x01	; 1
     4ea:	d9 f3       	breq	.-10     	; 0x4e2 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     4ec:	85 e0       	ldi	r24, 0x05	; 5
     4ee:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4f0:	ce 01       	movw	r24, r28
     4f2:	0e 94 42 05 	call	0xa84	; 0xa84 <can_cmd>
}
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4fc:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4fe:	ad ee       	ldi	r26, 0xED	; 237
     500:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     502:	8e ee       	ldi	r24, 0xEE	; 238
     504:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     506:	32 2f       	mov	r19, r18
     508:	32 95       	swap	r19
     50a:	30 7f       	andi	r19, 0xF0	; 240
     50c:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     50e:	fc 01       	movw	r30, r24
     510:	11 92       	st	Z+, r1
     512:	e8 3f       	cpi	r30, 0xF8	; 248
     514:	f1 05       	cpc	r31, r1
     516:	e1 f7       	brne	.-8      	; 0x510 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     518:	2f 5f       	subi	r18, 0xFF	; 255
     51a:	2f 30       	cpi	r18, 0x0F	; 15
     51c:	a1 f7       	brne	.-24     	; 0x506 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     51e:	08 95       	ret

00000520 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     520:	ed ee       	ldi	r30, 0xED	; 237
     522:	f0 e0       	ldi	r31, 0x00	; 0
     524:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     526:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     528:	80 91 ef 00 	lds	r24, 0x00EF
     52c:	80 7c       	andi	r24, 0xC0	; 192
     52e:	69 f0       	breq	.+26     	; 0x54a <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     530:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     532:	ad ee       	ldi	r26, 0xED	; 237
     534:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     536:	ef ee       	ldi	r30, 0xEF	; 239
     538:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     53a:	98 2f       	mov	r25, r24
     53c:	92 95       	swap	r25
     53e:	90 7f       	andi	r25, 0xF0	; 240
     540:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     542:	90 81       	ld	r25, Z
     544:	90 7c       	andi	r25, 0xC0	; 192
     546:	29 f4       	brne	.+10     	; 0x552 <can_get_mob_free+0x32>
     548:	01 c0       	rjmp	.+2      	; 0x54c <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     54a:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     54c:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     550:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     552:	8f 5f       	subi	r24, 0xFF	; 255
     554:	8f 30       	cpi	r24, 0x0F	; 15
     556:	89 f7       	brne	.-30     	; 0x53a <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     558:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     55c:	8f ef       	ldi	r24, 0xFF	; 255
}
     55e:	08 95       	ret

00000560 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     560:	80 91 ef 00 	lds	r24, 0x00EF
     564:	80 7c       	andi	r24, 0xC0	; 192
     566:	69 f0       	breq	.+26     	; 0x582 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     568:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     56c:	89 2f       	mov	r24, r25
     56e:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     570:	80 32       	cpi	r24, 0x20	; 32
     572:	41 f0       	breq	.+16     	; 0x584 <can_get_mob_status+0x24>
     574:	80 34       	cpi	r24, 0x40	; 64
     576:	31 f0       	breq	.+12     	; 0x584 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     578:	80 3a       	cpi	r24, 0xA0	; 160
     57a:	21 f0       	breq	.+8      	; 0x584 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     57c:	89 2f       	mov	r24, r25
     57e:	8f 71       	andi	r24, 0x1F	; 31
     580:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     582:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     584:	08 95       	ret

00000586 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     586:	cf 93       	push	r28
     588:	df 93       	push	r29
     58a:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     58c:	80 91 ef 00 	lds	r24, 0x00EF
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	8f 70       	andi	r24, 0x0F	; 15
     594:	90 70       	andi	r25, 0x00	; 0
     596:	18 16       	cp	r1, r24
     598:	19 06       	cpc	r1, r25
     59a:	a4 f4       	brge	.+40     	; 0x5c4 <can_get_data+0x3e>
     59c:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     59e:	ea ef       	ldi	r30, 0xFA	; 250
     5a0:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     5a2:	cf ee       	ldi	r28, 0xEF	; 239
     5a4:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     5a6:	80 81       	ld	r24, Z
     5a8:	da 01       	movw	r26, r20
     5aa:	a6 0f       	add	r26, r22
     5ac:	b1 1d       	adc	r27, r1
     5ae:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     5b0:	6f 5f       	subi	r22, 0xFF	; 255
     5b2:	88 81       	ld	r24, Y
     5b4:	26 2f       	mov	r18, r22
     5b6:	30 e0       	ldi	r19, 0x00	; 0
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	8f 70       	andi	r24, 0x0F	; 15
     5bc:	90 70       	andi	r25, 0x00	; 0
     5be:	28 17       	cp	r18, r24
     5c0:	39 07       	cpc	r19, r25
     5c2:	8c f3       	brlt	.-30     	; 0x5a6 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     5c4:	df 91       	pop	r29
     5c6:	cf 91       	pop	r28
     5c8:	08 95       	ret

000005ca <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     5ca:	2f 92       	push	r2
     5cc:	3f 92       	push	r3
     5ce:	4f 92       	push	r4
     5d0:	5f 92       	push	r5
     5d2:	6f 92       	push	r6
     5d4:	7f 92       	push	r7
     5d6:	8f 92       	push	r8
     5d8:	9f 92       	push	r9
     5da:	af 92       	push	r10
     5dc:	bf 92       	push	r11
     5de:	cf 92       	push	r12
     5e0:	df 92       	push	r13
     5e2:	ef 92       	push	r14
     5e4:	ff 92       	push	r15
     5e6:	0f 93       	push	r16
     5e8:	1f 93       	push	r17
     5ea:	cf 93       	push	r28
     5ec:	df 93       	push	r29
     5ee:	00 d0       	rcall	.+0      	; 0x5f0 <can_auto_baudrate+0x26>
     5f0:	00 d0       	rcall	.+0      	; 0x5f2 <can_auto_baudrate+0x28>
     5f2:	00 d0       	rcall	.+0      	; 0x5f4 <can_auto_baudrate+0x2a>
     5f4:	cd b7       	in	r28, 0x3d	; 61
     5f6:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     5f8:	88 23       	and	r24, r24
     5fa:	09 f4       	brne	.+2      	; 0x5fe <can_auto_baudrate+0x34>
     5fc:	7c c0       	rjmp	.+248    	; 0x6f6 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     5fe:	80 91 e2 00 	lds	r24, 0x00E2
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	8e 77       	andi	r24, 0x7E	; 126
     606:	90 70       	andi	r25, 0x00	; 0
     608:	95 95       	asr	r25
     60a:	87 95       	ror	r24
     60c:	01 96       	adiw	r24, 0x01	; 1
     60e:	82 30       	cpi	r24, 0x02	; 2
     610:	91 05       	cpc	r25, r1
     612:	5c f0       	brlt	.+22     	; 0x62a <can_auto_baudrate+0x60>
     614:	80 91 e2 00 	lds	r24, 0x00E2
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	8e 77       	andi	r24, 0x7E	; 126
     61c:	90 70       	andi	r25, 0x00	; 0
     61e:	95 95       	asr	r25
     620:	87 95       	ror	r24
     622:	28 2f       	mov	r18, r24
     624:	2f 5f       	subi	r18, 0xFF	; 255
     626:	29 83       	std	Y+1, r18	; 0x01
     628:	02 c0       	rjmp	.+4      	; 0x62e <can_auto_baudrate+0x64>
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     62e:	80 91 e3 00 	lds	r24, 0x00E3
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	8e 70       	andi	r24, 0x0E	; 14
     636:	90 70       	andi	r25, 0x00	; 0
     638:	95 95       	asr	r25
     63a:	87 95       	ror	r24
     63c:	01 96       	adiw	r24, 0x01	; 1
     63e:	82 30       	cpi	r24, 0x02	; 2
     640:	91 05       	cpc	r25, r1
     642:	54 f0       	brlt	.+20     	; 0x658 <can_auto_baudrate+0x8e>
     644:	80 91 e3 00 	lds	r24, 0x00E3
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	8e 70       	andi	r24, 0x0E	; 14
     64c:	90 70       	andi	r25, 0x00	; 0
     64e:	95 95       	asr	r25
     650:	87 95       	ror	r24
     652:	38 2e       	mov	r3, r24
     654:	33 94       	inc	r3
     656:	02 c0       	rjmp	.+4      	; 0x65c <can_auto_baudrate+0x92>
     658:	33 24       	eor	r3, r3
     65a:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     65c:	80 91 e4 00 	lds	r24, 0x00E4
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	8e 70       	andi	r24, 0x0E	; 14
     664:	90 70       	andi	r25, 0x00	; 0
     666:	95 95       	asr	r25
     668:	87 95       	ror	r24
     66a:	01 96       	adiw	r24, 0x01	; 1
     66c:	83 30       	cpi	r24, 0x03	; 3
     66e:	91 05       	cpc	r25, r1
     670:	54 f0       	brlt	.+20     	; 0x686 <can_auto_baudrate+0xbc>
     672:	80 91 e4 00 	lds	r24, 0x00E4
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	8e 70       	andi	r24, 0x0E	; 14
     67a:	90 70       	andi	r25, 0x00	; 0
     67c:	95 95       	asr	r25
     67e:	87 95       	ror	r24
     680:	78 2e       	mov	r7, r24
     682:	73 94       	inc	r7
     684:	03 c0       	rjmp	.+6      	; 0x68c <can_auto_baudrate+0xc2>
     686:	77 24       	eor	r7, r7
     688:	68 94       	set
     68a:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     68c:	80 91 e4 00 	lds	r24, 0x00E4
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	80 77       	andi	r24, 0x70	; 112
     694:	90 70       	andi	r25, 0x00	; 0
     696:	95 95       	asr	r25
     698:	87 95       	ror	r24
     69a:	95 95       	asr	r25
     69c:	87 95       	ror	r24
     69e:	95 95       	asr	r25
     6a0:	87 95       	ror	r24
     6a2:	95 95       	asr	r25
     6a4:	87 95       	ror	r24
     6a6:	01 96       	adiw	r24, 0x01	; 1
     6a8:	83 30       	cpi	r24, 0x03	; 3
     6aa:	91 05       	cpc	r25, r1
     6ac:	84 f0       	brlt	.+32     	; 0x6ce <can_auto_baudrate+0x104>
     6ae:	80 91 e4 00 	lds	r24, 0x00E4
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	80 77       	andi	r24, 0x70	; 112
     6b6:	90 70       	andi	r25, 0x00	; 0
     6b8:	95 95       	asr	r25
     6ba:	87 95       	ror	r24
     6bc:	95 95       	asr	r25
     6be:	87 95       	ror	r24
     6c0:	95 95       	asr	r25
     6c2:	87 95       	ror	r24
     6c4:	95 95       	asr	r25
     6c6:	87 95       	ror	r24
     6c8:	68 2e       	mov	r6, r24
     6ca:	63 94       	inc	r6
     6cc:	03 c0       	rjmp	.+6      	; 0x6d4 <can_auto_baudrate+0x10a>
     6ce:	66 24       	eor	r6, r6
     6d0:	68 94       	set
     6d2:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     6d4:	87 2d       	mov	r24, r7
     6d6:	90 e0       	ldi	r25, 0x00	; 0
     6d8:	83 0d       	add	r24, r3
     6da:	91 1d       	adc	r25, r1
     6dc:	86 0d       	add	r24, r6
     6de:	91 1d       	adc	r25, r1
     6e0:	01 96       	adiw	r24, 0x01	; 1
     6e2:	88 30       	cpi	r24, 0x08	; 8
     6e4:	91 05       	cpc	r25, r1
     6e6:	14 f4       	brge	.+4      	; 0x6ec <can_auto_baudrate+0x122>
     6e8:	88 e0       	ldi	r24, 0x08	; 8
     6ea:	90 e0       	ldi	r25, 0x00	; 0
     6ec:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     6ee:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     6f0:	22 24       	eor	r2, r2
     6f2:	23 94       	inc	r2
     6f4:	10 c0       	rjmp	.+32     	; 0x716 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     6f6:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     6f8:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     6fa:	66 24       	eor	r6, r6
     6fc:	68 94       	set
     6fe:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     700:	77 24       	eor	r7, r7
     702:	68 94       	set
     704:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     706:	98 e0       	ldi	r25, 0x08	; 8
     708:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     70a:	0f 2e       	mov	r0, r31
     70c:	f3 e0       	ldi	r31, 0x03	; 3
     70e:	3f 2e       	mov	r3, r31
     710:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     712:	a1 e0       	ldi	r26, 0x01	; 1
     714:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     716:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     718:	ad ee       	ldi	r26, 0xED	; 237
     71a:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     71c:	8e ee       	ldi	r24, 0xEE	; 238
     71e:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     720:	32 2f       	mov	r19, r18
     722:	32 95       	swap	r19
     724:	30 7f       	andi	r19, 0xF0	; 240
     726:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     728:	fc 01       	movw	r30, r24
     72a:	11 92       	st	Z+, r1
     72c:	e8 3f       	cpi	r30, 0xF8	; 248
     72e:	f1 05       	cpc	r31, r1
     730:	e1 f7       	brne	.-8      	; 0x72a <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     732:	2f 5f       	subi	r18, 0xFF	; 255
     734:	2f 30       	cpi	r18, 0x0F	; 15
     736:	a1 f7       	brne	.-24     	; 0x720 <can_auto_baudrate+0x156>
     738:	a4 2e       	mov	r10, r20
     73a:	62 2d       	mov	r22, r2
     73c:	dd 24       	eor	r13, r13
     73e:	88 24       	eor	r8, r8
     740:	99 24       	eor	r9, r9
     742:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     744:	0f 2e       	mov	r0, r31
     746:	f8 ed       	ldi	r31, 0xD8	; 216
     748:	ef 2e       	mov	r14, r31
     74a:	ff 24       	eor	r15, r15
     74c:	f0 2d       	mov	r31, r0
     74e:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     750:	e9 ed       	ldi	r30, 0xD9	; 217
     752:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     754:	0a ed       	ldi	r16, 0xDA	; 218
     756:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     758:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     75a:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     75c:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     75e:	b2 e0       	ldi	r27, 0x02	; 2
     760:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     762:	88 e0       	ldi	r24, 0x08	; 8
     764:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     766:	91 e0       	ldi	r25, 0x01	; 1
     768:	a9 16       	cp	r10, r25
     76a:	09 f0       	breq	.+2      	; 0x76e <can_auto_baudrate+0x1a4>
     76c:	57 c0       	rjmp	.+174    	; 0x81c <can_auto_baudrate+0x252>
        {
            Can_reset();
     76e:	d7 01       	movw	r26, r14
     770:	5c 93       	st	X, r21
            conf_index++;
     772:	08 94       	sec
     774:	81 1c       	adc	r8, r1
     776:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     778:	89 81       	ldd	r24, Y+1	; 0x01
     77a:	81 50       	subi	r24, 0x01	; 1
     77c:	88 0f       	add	r24, r24
     77e:	a2 ee       	ldi	r26, 0xE2	; 226
     780:	b0 e0       	ldi	r27, 0x00	; 0
     782:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     784:	86 2d       	mov	r24, r6
     786:	86 95       	lsr	r24
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	01 97       	sbiw	r24, 0x01	; 1
     78c:	2c 01       	movw	r4, r24
     78e:	44 0c       	add	r4, r4
     790:	55 1c       	adc	r5, r5
     792:	44 0c       	add	r4, r4
     794:	55 1c       	adc	r5, r5
     796:	44 0c       	add	r4, r4
     798:	55 1c       	adc	r5, r5
     79a:	44 0c       	add	r4, r4
     79c:	55 1c       	adc	r5, r5
     79e:	44 0c       	add	r4, r4
     7a0:	55 1c       	adc	r5, r5
     7a2:	83 2d       	mov	r24, r3
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	01 97       	sbiw	r24, 0x01	; 1
     7a8:	88 0f       	add	r24, r24
     7aa:	99 1f       	adc	r25, r25
     7ac:	84 29       	or	r24, r4
     7ae:	a3 ee       	ldi	r26, 0xE3	; 227
     7b0:	b0 e0       	ldi	r27, 0x00	; 0
     7b2:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     7b4:	86 2d       	mov	r24, r6
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	01 97       	sbiw	r24, 0x01	; 1
     7ba:	2c 01       	movw	r4, r24
     7bc:	44 0c       	add	r4, r4
     7be:	55 1c       	adc	r5, r5
     7c0:	44 0c       	add	r4, r4
     7c2:	55 1c       	adc	r5, r5
     7c4:	44 0c       	add	r4, r4
     7c6:	55 1c       	adc	r5, r5
     7c8:	44 0c       	add	r4, r4
     7ca:	55 1c       	adc	r5, r5
     7cc:	87 2d       	mov	r24, r7
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	01 97       	sbiw	r24, 0x01	; 1
     7d2:	88 0f       	add	r24, r24
     7d4:	99 1f       	adc	r25, r25
     7d6:	84 29       	or	r24, r4
     7d8:	81 60       	ori	r24, 0x01	; 1
     7da:	a4 ee       	ldi	r26, 0xE4	; 228
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     7e0:	c4 01       	movw	r24, r8
     7e2:	96 95       	lsr	r25
     7e4:	87 95       	ror	r24
     7e6:	96 95       	lsr	r25
     7e8:	87 95       	ror	r24
     7ea:	96 95       	lsr	r25
     7ec:	87 95       	ror	r24
     7ee:	a5 ee       	ldi	r26, 0xE5	; 229
     7f0:	b0 e0       	ldi	r27, 0x00	; 0
     7f2:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     7f4:	ad ee       	ldi	r26, 0xED	; 237
     7f6:	b0 e0       	ldi	r27, 0x00	; 0
     7f8:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     7fa:	ae ee       	ldi	r26, 0xEE	; 238
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
     7fe:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     800:	80 e8       	ldi	r24, 0x80	; 128
     802:	af ee       	ldi	r26, 0xEF	; 239
     804:	b0 e0       	ldi	r27, 0x00	; 0
     806:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     808:	8a e0       	ldi	r24, 0x0A	; 10
     80a:	d7 01       	movw	r26, r14
     80c:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     80e:	80 81       	ld	r24, Z
     810:	82 ff       	sbrs	r24, 2
     812:	fd cf       	rjmp	.-6      	; 0x80e <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     814:	8f ef       	ldi	r24, 0xFF	; 255
     816:	d8 01       	movw	r26, r16
     818:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     81a:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     81c:	41 30       	cpi	r20, 0x01	; 1
     81e:	b1 f5       	brne	.+108    	; 0x88c <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     820:	ae ee       	ldi	r26, 0xEE	; 238
     822:	b0 e0       	ldi	r27, 0x00	; 0
     824:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	85 ff       	sbrs	r24, 5
     82a:	0e c0       	rjmp	.+28     	; 0x848 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     82c:	af ee       	ldi	r26, 0xEF	; 239
     82e:	b0 e0       	ldi	r27, 0x00	; 0
     830:	8c 91       	ld	r24, X
     832:	8f 73       	andi	r24, 0x3F	; 63
     834:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     836:	d7 01       	movw	r26, r14
     838:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     83a:	80 81       	ld	r24, Z
     83c:	82 fd       	sbrc	r24, 2
     83e:	fd cf       	rjmp	.-6      	; 0x83a <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     840:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     842:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     844:	32 2f       	mov	r19, r18
     846:	be c0       	rjmp	.+380    	; 0x9c4 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     848:	8f 71       	andi	r24, 0x1F	; 31
     84a:	90 70       	andi	r25, 0x00	; 0
     84c:	00 97       	sbiw	r24, 0x00	; 0
     84e:	11 f0       	breq	.+4      	; 0x854 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     850:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     852:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     854:	d8 01       	movw	r26, r16
     856:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     858:	55 24       	eor	r5, r5
     85a:	45 fe       	sbrs	r4, 5
     85c:	0d c0       	rjmp	.+26     	; 0x878 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     85e:	77 23       	and	r23, r23
     860:	29 f4       	brne	.+10     	; 0x86c <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     862:	8c 91       	ld	r24, X
     864:	80 62       	ori	r24, 0x20	; 32
     866:	8c 93       	st	X, r24
                        ovrtim_flag++;
     868:	7c 2d       	mov	r23, r12
     86a:	06 c0       	rjmp	.+12     	; 0x878 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     86c:	d8 01       	movw	r26, r16
     86e:	8c 91       	ld	r24, X
     870:	80 62       	ori	r24, 0x20	; 32
     872:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     874:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     876:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     878:	c2 01       	movw	r24, r4
     87a:	8f 70       	andi	r24, 0x0F	; 15
     87c:	90 70       	andi	r25, 0x00	; 0
     87e:	00 97       	sbiw	r24, 0x00	; 0
     880:	09 f0       	breq	.+2      	; 0x884 <can_auto_baudrate+0x2ba>
     882:	9d c0       	rjmp	.+314    	; 0x9be <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     884:	41 30       	cpi	r20, 0x01	; 1
     886:	61 f2       	breq	.-104    	; 0x820 <can_auto_baudrate+0x256>
     888:	35 2f       	mov	r19, r21
     88a:	01 c0       	rjmp	.+2      	; 0x88e <can_auto_baudrate+0x2c4>
     88c:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     88e:	61 30       	cpi	r22, 0x01	; 1
     890:	09 f0       	breq	.+2      	; 0x894 <can_auto_baudrate+0x2ca>
     892:	78 c0       	rjmp	.+240    	; 0x984 <can_auto_baudrate+0x3ba>
     894:	83 2f       	mov	r24, r19
     896:	37 2d       	mov	r19, r7
     898:	7a 2c       	mov	r7, r10
     89a:	ad 2c       	mov	r10, r13
     89c:	d7 2e       	mov	r13, r23
     89e:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     8a0:	21 10       	cpse	r2, r1
     8a2:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     8a4:	39 30       	cpi	r19, 0x09	; 9
     8a6:	78 f1       	brcs	.+94     	; 0x906 <can_auto_baudrate+0x33c>
     8a8:	b7 e0       	ldi	r27, 0x07	; 7
     8aa:	b6 15       	cp	r27, r6
     8ac:	60 f5       	brcc	.+88     	; 0x906 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     8ae:	8a 81       	ldd	r24, Y+2	; 0x02
     8b0:	89 31       	cpi	r24, 0x19	; 25
     8b2:	31 f0       	breq	.+12     	; 0x8c0 <can_auto_baudrate+0x2f6>
     8b4:	8f 5f       	subi	r24, 0xFF	; 255
     8b6:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8b8:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8ba:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8bc:	36 2d       	mov	r19, r6
     8be:	59 c0       	rjmp	.+178    	; 0x972 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     8c0:	99 81       	ldd	r25, Y+1	; 0x01
     8c2:	90 34       	cpi	r25, 0x40	; 64
     8c4:	41 f0       	breq	.+16     	; 0x8d6 <can_auto_baudrate+0x30c>
     8c6:	9f 5f       	subi	r25, 0xFF	; 255
     8c8:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8ca:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8cc:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8ce:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8d0:	ae 81       	ldd	r26, Y+6	; 0x06
     8d2:	aa 83       	std	Y+2, r26	; 0x02
     8d4:	4e c0       	rjmp	.+156    	; 0x972 <can_auto_baudrate+0x3a8>
     8d6:	a7 2c       	mov	r10, r7
     8d8:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     8da:	af ee       	ldi	r26, 0xEF	; 239
     8dc:	b0 e0       	ldi	r27, 0x00	; 0
     8de:	8c 91       	ld	r24, X
     8e0:	8f 73       	andi	r24, 0x3F	; 63
     8e2:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     8e4:	d7 01       	movw	r26, r14
     8e6:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     8e8:	80 81       	ld	r24, Z
     8ea:	82 fd       	sbrc	r24, 2
     8ec:	fd cf       	rjmp	.-6      	; 0x8e8 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     8ee:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     8f0:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8f2:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8f4:	66 24       	eor	r6, r6
     8f6:	68 94       	set
     8f8:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8fa:	77 24       	eor	r7, r7
     8fc:	68 94       	set
     8fe:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     900:	b8 e0       	ldi	r27, 0x08	; 8
     902:	ba 83       	std	Y+2, r27	; 0x02
     904:	69 c0       	rjmp	.+210    	; 0x9d8 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     906:	36 30       	cpi	r19, 0x06	; 6
     908:	58 f0       	brcs	.+22     	; 0x920 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     90a:	43 2e       	mov	r4, r19
     90c:	55 24       	eor	r5, r5
     90e:	86 2d       	mov	r24, r6
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	01 96       	adiw	r24, 0x01	; 1
     914:	84 15       	cp	r24, r4
     916:	95 05       	cpc	r25, r5
     918:	24 f4       	brge	.+8      	; 0x922 <can_auto_baudrate+0x358>
     91a:	63 94       	inc	r6
     91c:	36 2d       	mov	r19, r6
     91e:	01 c0       	rjmp	.+2      	; 0x922 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     920:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     922:	36 2c       	mov	r3, r6
     924:	33 0e       	add	r3, r19
     926:	30 94       	com	r3
     928:	8a 81       	ldd	r24, Y+2	; 0x02
     92a:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     92c:	83 2d       	mov	r24, r3
     92e:	81 50       	subi	r24, 0x01	; 1
     930:	88 30       	cpi	r24, 0x08	; 8
     932:	e0 f4       	brcc	.+56     	; 0x96c <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     934:	46 2c       	mov	r4, r6
     936:	55 24       	eor	r5, r5
     938:	83 2d       	mov	r24, r3
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	dc 01       	movw	r26, r24
     93e:	11 96       	adiw	r26, 0x01	; 1
     940:	a3 0f       	add	r26, r19
     942:	b1 1d       	adc	r27, r1
     944:	bd 83       	std	Y+5, r27	; 0x05
     946:	ac 83       	std	Y+4, r26	; 0x04
     948:	c2 01       	movw	r24, r4
     94a:	88 0f       	add	r24, r24
     94c:	99 1f       	adc	r25, r25
     94e:	88 0f       	add	r24, r24
     950:	99 1f       	adc	r25, r25
     952:	8a 17       	cp	r24, r26
     954:	9b 07       	cpc	r25, r27
     956:	64 f0       	brlt	.+24     	; 0x970 <can_auto_baudrate+0x3a6>
     958:	c2 01       	movw	r24, r4
     95a:	88 0f       	add	r24, r24
     95c:	99 1f       	adc	r25, r25
     95e:	84 0d       	add	r24, r4
     960:	95 1d       	adc	r25, r5
     962:	a8 17       	cp	r26, r24
     964:	b9 07       	cpc	r27, r25
     966:	84 f5       	brge	.+96     	; 0x9c8 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     968:	2c 2c       	mov	r2, r12
     96a:	03 c0       	rjmp	.+6      	; 0x972 <can_auto_baudrate+0x3a8>
     96c:	2c 2c       	mov	r2, r12
     96e:	01 c0       	rjmp	.+2      	; 0x972 <can_auto_baudrate+0x3a8>
     970:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     972:	61 30       	cpi	r22, 0x01	; 1
     974:	09 f4       	brne	.+2      	; 0x978 <can_auto_baudrate+0x3ae>
     976:	94 cf       	rjmp	.-216    	; 0x8a0 <can_auto_baudrate+0x2d6>
     978:	87 2f       	mov	r24, r23
     97a:	7d 2d       	mov	r23, r13
     97c:	da 2c       	mov	r13, r10
     97e:	a7 2c       	mov	r10, r7
     980:	73 2e       	mov	r7, r19
     982:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     984:	31 30       	cpi	r19, 0x01	; 1
     986:	09 f4       	brne	.+2      	; 0x98a <can_auto_baudrate+0x3c0>
     988:	ee ce       	rjmp	.-548    	; 0x766 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     98a:	8d 2d       	mov	r24, r13
     98c:	26 96       	adiw	r28, 0x06	; 6
     98e:	0f b6       	in	r0, 0x3f	; 63
     990:	f8 94       	cli
     992:	de bf       	out	0x3e, r29	; 62
     994:	0f be       	out	0x3f, r0	; 63
     996:	cd bf       	out	0x3d, r28	; 61
     998:	df 91       	pop	r29
     99a:	cf 91       	pop	r28
     99c:	1f 91       	pop	r17
     99e:	0f 91       	pop	r16
     9a0:	ff 90       	pop	r15
     9a2:	ef 90       	pop	r14
     9a4:	df 90       	pop	r13
     9a6:	cf 90       	pop	r12
     9a8:	bf 90       	pop	r11
     9aa:	af 90       	pop	r10
     9ac:	9f 90       	pop	r9
     9ae:	8f 90       	pop	r8
     9b0:	7f 90       	pop	r7
     9b2:	6f 90       	pop	r6
     9b4:	5f 90       	pop	r5
     9b6:	4f 90       	pop	r4
     9b8:	3f 90       	pop	r3
     9ba:	2f 90       	pop	r2
     9bc:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     9be:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     9c0:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     9c2:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     9c4:	42 2f       	mov	r20, r18
     9c6:	63 cf       	rjmp	.-314    	; 0x88e <can_auto_baudrate+0x2c4>
     9c8:	87 2f       	mov	r24, r23
     9ca:	7d 2d       	mov	r23, r13
     9cc:	da 2c       	mov	r13, r10
     9ce:	a7 2c       	mov	r10, r7
     9d0:	73 2e       	mov	r7, r19
     9d2:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     9d4:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     9d6:	25 2e       	mov	r2, r21
     9d8:	62 2f       	mov	r22, r18
     9da:	d4 cf       	rjmp	.-88     	; 0x984 <can_auto_baudrate+0x3ba>

000009dc <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     9dc:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     9e0:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     9e4:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     9e8:	81 e0       	ldi	r24, 0x01	; 1
     9ea:	08 95       	ret

000009ec <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     9ec:	91 e0       	ldi	r25, 0x01	; 1
     9ee:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     9f2:	85 30       	cpi	r24, 0x05	; 5
     9f4:	31 f4       	brne	.+12     	; 0xa02 <can_fixed_baudrate+0x16>
     9f6:	82 e0       	ldi	r24, 0x02	; 2
     9f8:	68 e0       	ldi	r22, 0x08	; 8
     9fa:	45 e2       	ldi	r20, 0x25	; 37
     9fc:	0e 94 ee 04 	call	0x9dc	; 0x9dc <Can_conf_bt_flex>
     a00:	06 c0       	rjmp	.+12     	; 0xa0e <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     a02:	10 92 e2 00 	sts	0x00E2, r1
     a06:	10 92 e3 00 	sts	0x00E3, r1
     a0a:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     a0e:	81 e0       	ldi	r24, 0x01	; 1
     a10:	08 95       	ret

00000a12 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     a12:	0f 93       	push	r16
     a14:	1f 93       	push	r17
     a16:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     a18:	87 85       	ldd	r24, Z+15	; 0x0f
     a1a:	88 23       	and	r24, r24
     a1c:	91 f4       	brne	.+36     	; 0xa42 <get_idmask+0x30>
		mask = cmd->id_mask;
     a1e:	02 85       	ldd	r16, Z+10	; 0x0a
     a20:	13 85       	ldd	r17, Z+11	; 0x0b
     a22:	24 85       	ldd	r18, Z+12	; 0x0c
     a24:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a26:	0f 2e       	mov	r0, r31
     a28:	f2 e1       	ldi	r31, 0x12	; 18
     a2a:	00 0f       	add	r16, r16
     a2c:	11 1f       	adc	r17, r17
     a2e:	22 1f       	adc	r18, r18
     a30:	33 1f       	adc	r19, r19
     a32:	fa 95       	dec	r31
     a34:	d1 f7       	brne	.-12     	; 0xa2a <get_idmask+0x18>
     a36:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a38:	0f 6f       	ori	r16, 0xFF	; 255
     a3a:	1f 6f       	ori	r17, 0xFF	; 255
     a3c:	23 60       	ori	r18, 0x03	; 3
     a3e:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a40:	05 c0       	rjmp	.+10     	; 0xa4c <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a42:	02 85       	ldd	r16, Z+10	; 0x0a
     a44:	13 85       	ldd	r17, Z+11	; 0x0b
     a46:	24 85       	ldd	r18, Z+12	; 0x0c
     a48:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a4a:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a4c:	60 2f       	mov	r22, r16
     a4e:	71 2f       	mov	r23, r17
     a50:	82 2f       	mov	r24, r18
     a52:	93 2f       	mov	r25, r19
     a54:	1f 91       	pop	r17
     a56:	0f 91       	pop	r16
     a58:	08 95       	ret

00000a5a <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a5a:	0e 94 f6 04 	call	0x9ec	; 0x9ec <can_fixed_baudrate>
     a5e:	88 23       	and	r24, r24
     a60:	49 f0       	breq	.+18     	; 0xa74 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a62:	0e 94 7e 02 	call	0x4fc	; 0x4fc <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a66:	e8 ed       	ldi	r30, 0xD8	; 216
     a68:	f0 e0       	ldi	r31, 0x00	; 0
     a6a:	80 81       	ld	r24, Z
     a6c:	82 60       	ori	r24, 0x02	; 2
     a6e:	80 83       	st	Z, r24
    return (1);
     a70:	81 e0       	ldi	r24, 0x01	; 1
     a72:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a74:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a76:	08 95       	ret

00000a78 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a78:	e8 ed       	ldi	r30, 0xD8	; 216
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	80 81       	ld	r24, Z
     a7e:	8d 7f       	andi	r24, 0xFD	; 253
     a80:	80 83       	st	Z, r24
}
     a82:	08 95       	ret

00000a84 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a84:	0f 93       	push	r16
     a86:	1f 93       	push	r17
     a88:	cf 93       	push	r28
     a8a:	df 93       	push	r29
     a8c:	00 d0       	rcall	.+0      	; 0xa8e <can_cmd+0xa>
     a8e:	00 d0       	rcall	.+0      	; 0xa90 <can_cmd+0xc>
     a90:	cd b7       	in	r28, 0x3d	; 61
     a92:	de b7       	in	r29, 0x3e	; 62
     a94:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a96:	dc 01       	movw	r26, r24
     a98:	11 96       	adiw	r26, 0x01	; 1
     a9a:	8c 91       	ld	r24, X
     a9c:	11 97       	sbiw	r26, 0x01	; 1
     a9e:	8c 30       	cpi	r24, 0x0C	; 12
     aa0:	b1 f4       	brne	.+44     	; 0xace <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     aa2:	19 96       	adiw	r26, 0x09	; 9
     aa4:	8c 91       	ld	r24, X
     aa6:	19 97       	sbiw	r26, 0x09	; 9
     aa8:	80 36       	cpi	r24, 0x60	; 96
     aaa:	69 f4       	brne	.+26     	; 0xac6 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     aac:	8c 91       	ld	r24, X
     aae:	82 95       	swap	r24
     ab0:	80 7f       	andi	r24, 0xF0	; 240
     ab2:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     ab6:	ef ee       	ldi	r30, 0xEF	; 239
     ab8:	f0 e0       	ldi	r31, 0x00	; 0
     aba:	80 81       	ld	r24, Z
     abc:	8f 73       	andi	r24, 0x3F	; 63
     abe:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     ac0:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     ac4:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     ac6:	f8 01       	movw	r30, r16
     ac8:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     aca:	80 e0       	ldi	r24, 0x00	; 0
     acc:	ac c5       	rjmp	.+2904   	; 0x1626 <__stack+0x527>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     ace:	0e 94 90 02 	call	0x520	; 0x520 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     ad2:	8f 3f       	cpi	r24, 0xFF	; 255
     ad4:	09 f4       	brne	.+2      	; 0xad8 <can_cmd+0x54>
     ad6:	a1 c5       	rjmp	.+2882   	; 0x161a <__stack+0x51b>
    {
      cmd->status = MOB_PENDING; 
     ad8:	90 e6       	ldi	r25, 0x60	; 96
     ada:	d8 01       	movw	r26, r16
     adc:	19 96       	adiw	r26, 0x09	; 9
     ade:	9c 93       	st	X, r25
     ae0:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     ae2:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ae4:	82 95       	swap	r24
     ae6:	80 7f       	andi	r24, 0xF0	; 240
     ae8:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     aec:	ee ee       	ldi	r30, 0xEE	; 238
     aee:	f0 e0       	ldi	r31, 0x00	; 0
     af0:	11 92       	st	Z+, r1
     af2:	e8 3f       	cpi	r30, 0xF8	; 248
     af4:	f1 05       	cpc	r31, r1
     af6:	e1 f7       	brne	.-8      	; 0xaf0 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     af8:	f8 01       	movw	r30, r16
     afa:	81 81       	ldd	r24, Z+1	; 0x01
     afc:	86 30       	cpi	r24, 0x06	; 6
     afe:	09 f4       	brne	.+2      	; 0xb02 <can_cmd+0x7e>
     b00:	56 c2       	rjmp	.+1196   	; 0xfae <can_cmd+0x52a>
     b02:	87 30       	cpi	r24, 0x07	; 7
     b04:	90 f4       	brcc	.+36     	; 0xb2a <can_cmd+0xa6>
     b06:	83 30       	cpi	r24, 0x03	; 3
     b08:	09 f4       	brne	.+2      	; 0xb0c <can_cmd+0x88>
     b0a:	12 c1       	rjmp	.+548    	; 0xd30 <can_cmd+0x2ac>
     b0c:	84 30       	cpi	r24, 0x04	; 4
     b0e:	30 f4       	brcc	.+12     	; 0xb1c <can_cmd+0x98>
     b10:	81 30       	cpi	r24, 0x01	; 1
     b12:	11 f1       	breq	.+68     	; 0xb58 <can_cmd+0xd4>
     b14:	82 30       	cpi	r24, 0x02	; 2
     b16:	09 f0       	breq	.+2      	; 0xb1a <can_cmd+0x96>
     b18:	7c c5       	rjmp	.+2808   	; 0x1612 <__stack+0x513>
     b1a:	98 c0       	rjmp	.+304    	; 0xc4c <can_cmd+0x1c8>
     b1c:	84 30       	cpi	r24, 0x04	; 4
     b1e:	09 f4       	brne	.+2      	; 0xb22 <can_cmd+0x9e>
     b20:	67 c1       	rjmp	.+718    	; 0xdf0 <can_cmd+0x36c>
     b22:	85 30       	cpi	r24, 0x05	; 5
     b24:	09 f0       	breq	.+2      	; 0xb28 <can_cmd+0xa4>
     b26:	75 c5       	rjmp	.+2794   	; 0x1612 <__stack+0x513>
     b28:	aa c1       	rjmp	.+852    	; 0xe7e <can_cmd+0x3fa>
     b2a:	89 30       	cpi	r24, 0x09	; 9
     b2c:	09 f4       	brne	.+2      	; 0xb30 <can_cmd+0xac>
     b2e:	be c3       	rjmp	.+1916   	; 0x12ac <__stack+0x1ad>
     b30:	8a 30       	cpi	r24, 0x0A	; 10
     b32:	38 f4       	brcc	.+14     	; 0xb42 <can_cmd+0xbe>
     b34:	87 30       	cpi	r24, 0x07	; 7
     b36:	09 f4       	brne	.+2      	; 0xb3a <can_cmd+0xb6>
     b38:	8f c2       	rjmp	.+1310   	; 0x1058 <can_cmd+0x5d4>
     b3a:	88 30       	cpi	r24, 0x08	; 8
     b3c:	09 f0       	breq	.+2      	; 0xb40 <can_cmd+0xbc>
     b3e:	69 c5       	rjmp	.+2770   	; 0x1612 <__stack+0x513>
     b40:	1b c3       	rjmp	.+1590   	; 0x1178 <__stack+0x79>
     b42:	8a 30       	cpi	r24, 0x0A	; 10
     b44:	21 f0       	breq	.+8      	; 0xb4e <can_cmd+0xca>
     b46:	8b 30       	cpi	r24, 0x0B	; 11
     b48:	09 f0       	breq	.+2      	; 0xb4c <can_cmd+0xc8>
     b4a:	63 c5       	rjmp	.+2758   	; 0x1612 <__stack+0x513>
     b4c:	b1 c4       	rjmp	.+2402   	; 0x14b0 <__stack+0x3b1>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b4e:	86 81       	ldd	r24, Z+6	; 0x06
     b50:	88 23       	and	r24, r24
     b52:	09 f0       	breq	.+2      	; 0xb56 <can_cmd+0xd2>
     b54:	49 c4       	rjmp	.+2194   	; 0x13e8 <__stack+0x2e9>
     b56:	57 c4       	rjmp	.+2222   	; 0x1406 <__stack+0x307>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b58:	f8 01       	movw	r30, r16
     b5a:	87 85       	ldd	r24, Z+15	; 0x0f
     b5c:	88 23       	and	r24, r24
     b5e:	69 f1       	breq	.+90     	; 0xbba <can_cmd+0x136>
     b60:	94 81       	ldd	r25, Z+4	; 0x04
     b62:	92 95       	swap	r25
     b64:	96 95       	lsr	r25
     b66:	97 70       	andi	r25, 0x07	; 7
     b68:	85 81       	ldd	r24, Z+5	; 0x05
     b6a:	88 0f       	add	r24, r24
     b6c:	88 0f       	add	r24, r24
     b6e:	88 0f       	add	r24, r24
     b70:	89 0f       	add	r24, r25
     b72:	80 93 f3 00 	sts	0x00F3, r24
     b76:	93 81       	ldd	r25, Z+3	; 0x03
     b78:	92 95       	swap	r25
     b7a:	96 95       	lsr	r25
     b7c:	97 70       	andi	r25, 0x07	; 7
     b7e:	84 81       	ldd	r24, Z+4	; 0x04
     b80:	88 0f       	add	r24, r24
     b82:	88 0f       	add	r24, r24
     b84:	88 0f       	add	r24, r24
     b86:	89 0f       	add	r24, r25
     b88:	80 93 f2 00 	sts	0x00F2, r24
     b8c:	92 81       	ldd	r25, Z+2	; 0x02
     b8e:	92 95       	swap	r25
     b90:	96 95       	lsr	r25
     b92:	97 70       	andi	r25, 0x07	; 7
     b94:	83 81       	ldd	r24, Z+3	; 0x03
     b96:	88 0f       	add	r24, r24
     b98:	88 0f       	add	r24, r24
     b9a:	88 0f       	add	r24, r24
     b9c:	89 0f       	add	r24, r25
     b9e:	80 93 f1 00 	sts	0x00F1, r24
     ba2:	82 81       	ldd	r24, Z+2	; 0x02
     ba4:	88 0f       	add	r24, r24
     ba6:	88 0f       	add	r24, r24
     ba8:	88 0f       	add	r24, r24
     baa:	80 93 f0 00 	sts	0x00F0, r24
     bae:	ef ee       	ldi	r30, 0xEF	; 239
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	80 61       	ori	r24, 0x10	; 16
     bb6:	80 83       	st	Z, r24
     bb8:	16 c0       	rjmp	.+44     	; 0xbe6 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     bba:	92 81       	ldd	r25, Z+2	; 0x02
     bbc:	96 95       	lsr	r25
     bbe:	96 95       	lsr	r25
     bc0:	96 95       	lsr	r25
     bc2:	83 81       	ldd	r24, Z+3	; 0x03
     bc4:	82 95       	swap	r24
     bc6:	88 0f       	add	r24, r24
     bc8:	80 7e       	andi	r24, 0xE0	; 224
     bca:	89 0f       	add	r24, r25
     bcc:	80 93 f3 00 	sts	0x00F3, r24
     bd0:	82 81       	ldd	r24, Z+2	; 0x02
     bd2:	82 95       	swap	r24
     bd4:	88 0f       	add	r24, r24
     bd6:	80 7e       	andi	r24, 0xE0	; 224
     bd8:	80 93 f2 00 	sts	0x00F2, r24
     bdc:	ef ee       	ldi	r30, 0xEF	; 239
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	80 81       	ld	r24, Z
     be2:	8f 7e       	andi	r24, 0xEF	; 239
     be4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     be6:	f8 01       	movw	r30, r16
     be8:	86 81       	ldd	r24, Z+6	; 0x06
     bea:	88 23       	and	r24, r24
     bec:	79 f0       	breq	.+30     	; 0xc0c <can_cmd+0x188>
     bee:	80 e0       	ldi	r24, 0x00	; 0
     bf0:	2a ef       	ldi	r18, 0xFA	; 250
     bf2:	30 e0       	ldi	r19, 0x00	; 0
     bf4:	f8 01       	movw	r30, r16
     bf6:	a7 81       	ldd	r26, Z+7	; 0x07
     bf8:	b0 85       	ldd	r27, Z+8	; 0x08
     bfa:	a8 0f       	add	r26, r24
     bfc:	b1 1d       	adc	r27, r1
     bfe:	9c 91       	ld	r25, X
     c00:	d9 01       	movw	r26, r18
     c02:	9c 93       	st	X, r25
     c04:	8f 5f       	subi	r24, 0xFF	; 255
     c06:	96 81       	ldd	r25, Z+6	; 0x06
     c08:	89 17       	cp	r24, r25
     c0a:	a0 f3       	brcs	.-24     	; 0xbf4 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     c0c:	f8 01       	movw	r30, r16
     c0e:	86 85       	ldd	r24, Z+14	; 0x0e
     c10:	88 23       	and	r24, r24
     c12:	31 f0       	breq	.+12     	; 0xc20 <can_cmd+0x19c>
     c14:	e0 ef       	ldi	r30, 0xF0	; 240
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	80 81       	ld	r24, Z
     c1a:	84 60       	ori	r24, 0x04	; 4
     c1c:	80 83       	st	Z, r24
     c1e:	05 c0       	rjmp	.+10     	; 0xc2a <can_cmd+0x1a6>
            else Can_clear_rtr();    
     c20:	e0 ef       	ldi	r30, 0xF0	; 240
     c22:	f0 e0       	ldi	r31, 0x00	; 0
     c24:	80 81       	ld	r24, Z
     c26:	8b 7f       	andi	r24, 0xFB	; 251
     c28:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c2a:	ef ee       	ldi	r30, 0xEF	; 239
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	90 81       	ld	r25, Z
     c30:	d8 01       	movw	r26, r16
     c32:	16 96       	adiw	r26, 0x06	; 6
     c34:	8c 91       	ld	r24, X
     c36:	16 97       	sbiw	r26, 0x06	; 6
     c38:	89 2b       	or	r24, r25
     c3a:	80 83       	st	Z, r24
          Can_config_tx();
     c3c:	80 81       	ld	r24, Z
     c3e:	8f 73       	andi	r24, 0x3F	; 63
     c40:	80 83       	st	Z, r24
     c42:	80 81       	ld	r24, Z
     c44:	80 64       	ori	r24, 0x40	; 64
     c46:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c48:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c4a:	ed c4       	rjmp	.+2522   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c4c:	f8 01       	movw	r30, r16
     c4e:	87 85       	ldd	r24, Z+15	; 0x0f
     c50:	88 23       	and	r24, r24
     c52:	69 f1       	breq	.+90     	; 0xcae <can_cmd+0x22a>
     c54:	94 81       	ldd	r25, Z+4	; 0x04
     c56:	92 95       	swap	r25
     c58:	96 95       	lsr	r25
     c5a:	97 70       	andi	r25, 0x07	; 7
     c5c:	85 81       	ldd	r24, Z+5	; 0x05
     c5e:	88 0f       	add	r24, r24
     c60:	88 0f       	add	r24, r24
     c62:	88 0f       	add	r24, r24
     c64:	89 0f       	add	r24, r25
     c66:	80 93 f3 00 	sts	0x00F3, r24
     c6a:	93 81       	ldd	r25, Z+3	; 0x03
     c6c:	92 95       	swap	r25
     c6e:	96 95       	lsr	r25
     c70:	97 70       	andi	r25, 0x07	; 7
     c72:	84 81       	ldd	r24, Z+4	; 0x04
     c74:	88 0f       	add	r24, r24
     c76:	88 0f       	add	r24, r24
     c78:	88 0f       	add	r24, r24
     c7a:	89 0f       	add	r24, r25
     c7c:	80 93 f2 00 	sts	0x00F2, r24
     c80:	92 81       	ldd	r25, Z+2	; 0x02
     c82:	92 95       	swap	r25
     c84:	96 95       	lsr	r25
     c86:	97 70       	andi	r25, 0x07	; 7
     c88:	83 81       	ldd	r24, Z+3	; 0x03
     c8a:	88 0f       	add	r24, r24
     c8c:	88 0f       	add	r24, r24
     c8e:	88 0f       	add	r24, r24
     c90:	89 0f       	add	r24, r25
     c92:	80 93 f1 00 	sts	0x00F1, r24
     c96:	82 81       	ldd	r24, Z+2	; 0x02
     c98:	88 0f       	add	r24, r24
     c9a:	88 0f       	add	r24, r24
     c9c:	88 0f       	add	r24, r24
     c9e:	80 93 f0 00 	sts	0x00F0, r24
     ca2:	ef ee       	ldi	r30, 0xEF	; 239
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	80 81       	ld	r24, Z
     ca8:	80 61       	ori	r24, 0x10	; 16
     caa:	80 83       	st	Z, r24
     cac:	16 c0       	rjmp	.+44     	; 0xcda <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     cae:	92 81       	ldd	r25, Z+2	; 0x02
     cb0:	96 95       	lsr	r25
     cb2:	96 95       	lsr	r25
     cb4:	96 95       	lsr	r25
     cb6:	83 81       	ldd	r24, Z+3	; 0x03
     cb8:	82 95       	swap	r24
     cba:	88 0f       	add	r24, r24
     cbc:	80 7e       	andi	r24, 0xE0	; 224
     cbe:	89 0f       	add	r24, r25
     cc0:	80 93 f3 00 	sts	0x00F3, r24
     cc4:	82 81       	ldd	r24, Z+2	; 0x02
     cc6:	82 95       	swap	r24
     cc8:	88 0f       	add	r24, r24
     cca:	80 7e       	andi	r24, 0xE0	; 224
     ccc:	80 93 f2 00 	sts	0x00F2, r24
     cd0:	ef ee       	ldi	r30, 0xEF	; 239
     cd2:	f0 e0       	ldi	r31, 0x00	; 0
     cd4:	80 81       	ld	r24, Z
     cd6:	8f 7e       	andi	r24, 0xEF	; 239
     cd8:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cda:	f8 01       	movw	r30, r16
     cdc:	86 81       	ldd	r24, Z+6	; 0x06
     cde:	88 23       	and	r24, r24
     ce0:	79 f0       	breq	.+30     	; 0xd00 <can_cmd+0x27c>
     ce2:	80 e0       	ldi	r24, 0x00	; 0
     ce4:	2a ef       	ldi	r18, 0xFA	; 250
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	f8 01       	movw	r30, r16
     cea:	a7 81       	ldd	r26, Z+7	; 0x07
     cec:	b0 85       	ldd	r27, Z+8	; 0x08
     cee:	a8 0f       	add	r26, r24
     cf0:	b1 1d       	adc	r27, r1
     cf2:	9c 91       	ld	r25, X
     cf4:	d9 01       	movw	r26, r18
     cf6:	9c 93       	st	X, r25
     cf8:	8f 5f       	subi	r24, 0xFF	; 255
     cfa:	96 81       	ldd	r25, Z+6	; 0x06
     cfc:	89 17       	cp	r24, r25
     cfe:	a0 f3       	brcs	.-24     	; 0xce8 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     d00:	f8 01       	movw	r30, r16
     d02:	16 86       	std	Z+14, r1	; 0x0e
     d04:	e0 ef       	ldi	r30, 0xF0	; 240
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	8b 7f       	andi	r24, 0xFB	; 251
     d0c:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     d0e:	ef ee       	ldi	r30, 0xEF	; 239
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	90 81       	ld	r25, Z
     d14:	d8 01       	movw	r26, r16
     d16:	16 96       	adiw	r26, 0x06	; 6
     d18:	8c 91       	ld	r24, X
     d1a:	16 97       	sbiw	r26, 0x06	; 6
     d1c:	89 2b       	or	r24, r25
     d1e:	80 83       	st	Z, r24
          Can_config_tx();
     d20:	80 81       	ld	r24, Z
     d22:	8f 73       	andi	r24, 0x3F	; 63
     d24:	80 83       	st	Z, r24
     d26:	80 81       	ld	r24, Z
     d28:	80 64       	ori	r24, 0x40	; 64
     d2a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d2c:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d2e:	7b c4       	rjmp	.+2294   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d30:	f8 01       	movw	r30, r16
     d32:	87 85       	ldd	r24, Z+15	; 0x0f
     d34:	88 23       	and	r24, r24
     d36:	69 f1       	breq	.+90     	; 0xd92 <can_cmd+0x30e>
     d38:	94 81       	ldd	r25, Z+4	; 0x04
     d3a:	92 95       	swap	r25
     d3c:	96 95       	lsr	r25
     d3e:	97 70       	andi	r25, 0x07	; 7
     d40:	85 81       	ldd	r24, Z+5	; 0x05
     d42:	88 0f       	add	r24, r24
     d44:	88 0f       	add	r24, r24
     d46:	88 0f       	add	r24, r24
     d48:	89 0f       	add	r24, r25
     d4a:	80 93 f3 00 	sts	0x00F3, r24
     d4e:	93 81       	ldd	r25, Z+3	; 0x03
     d50:	92 95       	swap	r25
     d52:	96 95       	lsr	r25
     d54:	97 70       	andi	r25, 0x07	; 7
     d56:	84 81       	ldd	r24, Z+4	; 0x04
     d58:	88 0f       	add	r24, r24
     d5a:	88 0f       	add	r24, r24
     d5c:	88 0f       	add	r24, r24
     d5e:	89 0f       	add	r24, r25
     d60:	80 93 f2 00 	sts	0x00F2, r24
     d64:	92 81       	ldd	r25, Z+2	; 0x02
     d66:	92 95       	swap	r25
     d68:	96 95       	lsr	r25
     d6a:	97 70       	andi	r25, 0x07	; 7
     d6c:	83 81       	ldd	r24, Z+3	; 0x03
     d6e:	88 0f       	add	r24, r24
     d70:	88 0f       	add	r24, r24
     d72:	88 0f       	add	r24, r24
     d74:	89 0f       	add	r24, r25
     d76:	80 93 f1 00 	sts	0x00F1, r24
     d7a:	82 81       	ldd	r24, Z+2	; 0x02
     d7c:	88 0f       	add	r24, r24
     d7e:	88 0f       	add	r24, r24
     d80:	88 0f       	add	r24, r24
     d82:	80 93 f0 00 	sts	0x00F0, r24
     d86:	ef ee       	ldi	r30, 0xEF	; 239
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	80 81       	ld	r24, Z
     d8c:	80 61       	ori	r24, 0x10	; 16
     d8e:	80 83       	st	Z, r24
     d90:	16 c0       	rjmp	.+44     	; 0xdbe <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d92:	92 81       	ldd	r25, Z+2	; 0x02
     d94:	96 95       	lsr	r25
     d96:	96 95       	lsr	r25
     d98:	96 95       	lsr	r25
     d9a:	83 81       	ldd	r24, Z+3	; 0x03
     d9c:	82 95       	swap	r24
     d9e:	88 0f       	add	r24, r24
     da0:	80 7e       	andi	r24, 0xE0	; 224
     da2:	89 0f       	add	r24, r25
     da4:	80 93 f3 00 	sts	0x00F3, r24
     da8:	82 81       	ldd	r24, Z+2	; 0x02
     daa:	82 95       	swap	r24
     dac:	88 0f       	add	r24, r24
     dae:	80 7e       	andi	r24, 0xE0	; 224
     db0:	80 93 f2 00 	sts	0x00F2, r24
     db4:	ef ee       	ldi	r30, 0xEF	; 239
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	8f 7e       	andi	r24, 0xEF	; 239
     dbc:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	f8 01       	movw	r30, r16
     dc2:	86 87       	std	Z+14, r24	; 0x0e
     dc4:	e0 ef       	ldi	r30, 0xF0	; 240
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	84 60       	ori	r24, 0x04	; 4
     dcc:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     dce:	ef ee       	ldi	r30, 0xEF	; 239
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	90 81       	ld	r25, Z
     dd4:	d8 01       	movw	r26, r16
     dd6:	16 96       	adiw	r26, 0x06	; 6
     dd8:	8c 91       	ld	r24, X
     dda:	16 97       	sbiw	r26, 0x06	; 6
     ddc:	89 2b       	or	r24, r25
     dde:	80 83       	st	Z, r24
          Can_config_tx();
     de0:	80 81       	ld	r24, Z
     de2:	8f 73       	andi	r24, 0x3F	; 63
     de4:	80 83       	st	Z, r24
     de6:	80 81       	ld	r24, Z
     de8:	80 64       	ori	r24, 0x40	; 64
     dea:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dec:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dee:	1b c4       	rjmp	.+2102   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     df0:	8f ef       	ldi	r24, 0xFF	; 255
     df2:	9f ef       	ldi	r25, 0xFF	; 255
     df4:	dc 01       	movw	r26, r24
     df6:	89 83       	std	Y+1, r24	; 0x01
     df8:	9a 83       	std	Y+2, r25	; 0x02
     dfa:	ab 83       	std	Y+3, r26	; 0x03
     dfc:	bc 83       	std	Y+4, r27	; 0x04
     dfe:	9b 81       	ldd	r25, Y+3	; 0x03
     e00:	92 95       	swap	r25
     e02:	96 95       	lsr	r25
     e04:	97 70       	andi	r25, 0x07	; 7
     e06:	8c 81       	ldd	r24, Y+4	; 0x04
     e08:	88 0f       	add	r24, r24
     e0a:	88 0f       	add	r24, r24
     e0c:	88 0f       	add	r24, r24
     e0e:	89 0f       	add	r24, r25
     e10:	80 93 f7 00 	sts	0x00F7, r24
     e14:	9a 81       	ldd	r25, Y+2	; 0x02
     e16:	92 95       	swap	r25
     e18:	96 95       	lsr	r25
     e1a:	97 70       	andi	r25, 0x07	; 7
     e1c:	8b 81       	ldd	r24, Y+3	; 0x03
     e1e:	88 0f       	add	r24, r24
     e20:	88 0f       	add	r24, r24
     e22:	88 0f       	add	r24, r24
     e24:	89 0f       	add	r24, r25
     e26:	80 93 f6 00 	sts	0x00F6, r24
     e2a:	99 81       	ldd	r25, Y+1	; 0x01
     e2c:	92 95       	swap	r25
     e2e:	96 95       	lsr	r25
     e30:	97 70       	andi	r25, 0x07	; 7
     e32:	8a 81       	ldd	r24, Y+2	; 0x02
     e34:	88 0f       	add	r24, r24
     e36:	88 0f       	add	r24, r24
     e38:	88 0f       	add	r24, r24
     e3a:	89 0f       	add	r24, r25
     e3c:	80 93 f5 00 	sts	0x00F5, r24
     e40:	89 81       	ldd	r24, Y+1	; 0x01
     e42:	88 0f       	add	r24, r24
     e44:	88 0f       	add	r24, r24
     e46:	88 0f       	add	r24, r24
     e48:	24 ef       	ldi	r18, 0xF4	; 244
     e4a:	30 e0       	ldi	r19, 0x00	; 0
     e4c:	f9 01       	movw	r30, r18
     e4e:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e50:	ef ee       	ldi	r30, 0xEF	; 239
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	90 81       	ld	r25, Z
     e56:	d8 01       	movw	r26, r16
     e58:	16 96       	adiw	r26, 0x06	; 6
     e5a:	8c 91       	ld	r24, X
     e5c:	89 2b       	or	r24, r25
     e5e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e60:	d9 01       	movw	r26, r18
     e62:	8c 91       	ld	r24, X
     e64:	8b 7f       	andi	r24, 0xFB	; 251
     e66:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e68:	8c 91       	ld	r24, X
     e6a:	8e 7f       	andi	r24, 0xFE	; 254
     e6c:	8c 93       	st	X, r24
          Can_config_rx();       
     e6e:	80 81       	ld	r24, Z
     e70:	8f 73       	andi	r24, 0x3F	; 63
     e72:	80 83       	st	Z, r24
     e74:	80 81       	ld	r24, Z
     e76:	80 68       	ori	r24, 0x80	; 128
     e78:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e7a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e7c:	d4 c3       	rjmp	.+1960   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e7e:	f8 01       	movw	r30, r16
     e80:	87 85       	ldd	r24, Z+15	; 0x0f
     e82:	88 23       	and	r24, r24
     e84:	69 f1       	breq	.+90     	; 0xee0 <can_cmd+0x45c>
     e86:	94 81       	ldd	r25, Z+4	; 0x04
     e88:	92 95       	swap	r25
     e8a:	96 95       	lsr	r25
     e8c:	97 70       	andi	r25, 0x07	; 7
     e8e:	85 81       	ldd	r24, Z+5	; 0x05
     e90:	88 0f       	add	r24, r24
     e92:	88 0f       	add	r24, r24
     e94:	88 0f       	add	r24, r24
     e96:	89 0f       	add	r24, r25
     e98:	80 93 f3 00 	sts	0x00F3, r24
     e9c:	93 81       	ldd	r25, Z+3	; 0x03
     e9e:	92 95       	swap	r25
     ea0:	96 95       	lsr	r25
     ea2:	97 70       	andi	r25, 0x07	; 7
     ea4:	84 81       	ldd	r24, Z+4	; 0x04
     ea6:	88 0f       	add	r24, r24
     ea8:	88 0f       	add	r24, r24
     eaa:	88 0f       	add	r24, r24
     eac:	89 0f       	add	r24, r25
     eae:	80 93 f2 00 	sts	0x00F2, r24
     eb2:	92 81       	ldd	r25, Z+2	; 0x02
     eb4:	92 95       	swap	r25
     eb6:	96 95       	lsr	r25
     eb8:	97 70       	andi	r25, 0x07	; 7
     eba:	83 81       	ldd	r24, Z+3	; 0x03
     ebc:	88 0f       	add	r24, r24
     ebe:	88 0f       	add	r24, r24
     ec0:	88 0f       	add	r24, r24
     ec2:	89 0f       	add	r24, r25
     ec4:	80 93 f1 00 	sts	0x00F1, r24
     ec8:	82 81       	ldd	r24, Z+2	; 0x02
     eca:	88 0f       	add	r24, r24
     ecc:	88 0f       	add	r24, r24
     ece:	88 0f       	add	r24, r24
     ed0:	80 93 f0 00 	sts	0x00F0, r24
     ed4:	ef ee       	ldi	r30, 0xEF	; 239
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 61       	ori	r24, 0x10	; 16
     edc:	80 83       	st	Z, r24
     ede:	16 c0       	rjmp	.+44     	; 0xf0c <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     ee0:	92 81       	ldd	r25, Z+2	; 0x02
     ee2:	96 95       	lsr	r25
     ee4:	96 95       	lsr	r25
     ee6:	96 95       	lsr	r25
     ee8:	83 81       	ldd	r24, Z+3	; 0x03
     eea:	82 95       	swap	r24
     eec:	88 0f       	add	r24, r24
     eee:	80 7e       	andi	r24, 0xE0	; 224
     ef0:	89 0f       	add	r24, r25
     ef2:	80 93 f3 00 	sts	0x00F3, r24
     ef6:	82 81       	ldd	r24, Z+2	; 0x02
     ef8:	82 95       	swap	r24
     efa:	88 0f       	add	r24, r24
     efc:	80 7e       	andi	r24, 0xE0	; 224
     efe:	80 93 f2 00 	sts	0x00F2, r24
     f02:	ef ee       	ldi	r30, 0xEF	; 239
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	8f 7e       	andi	r24, 0xEF	; 239
     f0a:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     f0c:	8f ef       	ldi	r24, 0xFF	; 255
     f0e:	9f ef       	ldi	r25, 0xFF	; 255
     f10:	dc 01       	movw	r26, r24
     f12:	89 83       	std	Y+1, r24	; 0x01
     f14:	9a 83       	std	Y+2, r25	; 0x02
     f16:	ab 83       	std	Y+3, r26	; 0x03
     f18:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     f1a:	9b 81       	ldd	r25, Y+3	; 0x03
     f1c:	92 95       	swap	r25
     f1e:	96 95       	lsr	r25
     f20:	97 70       	andi	r25, 0x07	; 7
     f22:	8c 81       	ldd	r24, Y+4	; 0x04
     f24:	88 0f       	add	r24, r24
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	89 0f       	add	r24, r25
     f2c:	80 93 f7 00 	sts	0x00F7, r24
     f30:	9a 81       	ldd	r25, Y+2	; 0x02
     f32:	92 95       	swap	r25
     f34:	96 95       	lsr	r25
     f36:	97 70       	andi	r25, 0x07	; 7
     f38:	8b 81       	ldd	r24, Y+3	; 0x03
     f3a:	88 0f       	add	r24, r24
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	89 0f       	add	r24, r25
     f42:	80 93 f6 00 	sts	0x00F6, r24
     f46:	99 81       	ldd	r25, Y+1	; 0x01
     f48:	92 95       	swap	r25
     f4a:	96 95       	lsr	r25
     f4c:	97 70       	andi	r25, 0x07	; 7
     f4e:	8a 81       	ldd	r24, Y+2	; 0x02
     f50:	88 0f       	add	r24, r24
     f52:	88 0f       	add	r24, r24
     f54:	88 0f       	add	r24, r24
     f56:	89 0f       	add	r24, r25
     f58:	80 93 f5 00 	sts	0x00F5, r24
     f5c:	89 81       	ldd	r24, Y+1	; 0x01
     f5e:	88 0f       	add	r24, r24
     f60:	88 0f       	add	r24, r24
     f62:	88 0f       	add	r24, r24
     f64:	44 ef       	ldi	r20, 0xF4	; 244
     f66:	50 e0       	ldi	r21, 0x00	; 0
     f68:	fa 01       	movw	r30, r20
     f6a:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f6c:	ef ee       	ldi	r30, 0xEF	; 239
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	90 81       	ld	r25, Z
     f72:	d8 01       	movw	r26, r16
     f74:	16 96       	adiw	r26, 0x06	; 6
     f76:	8c 91       	ld	r24, X
     f78:	16 97       	sbiw	r26, 0x06	; 6
     f7a:	89 2b       	or	r24, r25
     f7c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f7e:	1e 96       	adiw	r26, 0x0e	; 14
     f80:	1c 92       	st	X, r1
     f82:	da 01       	movw	r26, r20
     f84:	8c 91       	ld	r24, X
     f86:	84 60       	ori	r24, 0x04	; 4
     f88:	8c 93       	st	X, r24
     f8a:	80 ef       	ldi	r24, 0xF0	; 240
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	dc 01       	movw	r26, r24
     f90:	2c 91       	ld	r18, X
     f92:	2b 7f       	andi	r18, 0xFB	; 251
     f94:	2c 93       	st	X, r18
          Can_set_idemsk();
     f96:	da 01       	movw	r26, r20
     f98:	8c 91       	ld	r24, X
     f9a:	81 60       	ori	r24, 0x01	; 1
     f9c:	8c 93       	st	X, r24
          Can_config_rx()    
     f9e:	80 81       	ld	r24, Z
     fa0:	8f 73       	andi	r24, 0x3F	; 63
     fa2:	80 83       	st	Z, r24
     fa4:	80 81       	ld	r24, Z
     fa6:	80 68       	ori	r24, 0x80	; 128
     fa8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     faa:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     fac:	3c c3       	rjmp	.+1656   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     fae:	8f ef       	ldi	r24, 0xFF	; 255
     fb0:	9f ef       	ldi	r25, 0xFF	; 255
     fb2:	dc 01       	movw	r26, r24
     fb4:	89 83       	std	Y+1, r24	; 0x01
     fb6:	9a 83       	std	Y+2, r25	; 0x02
     fb8:	ab 83       	std	Y+3, r26	; 0x03
     fba:	bc 83       	std	Y+4, r27	; 0x04
     fbc:	9b 81       	ldd	r25, Y+3	; 0x03
     fbe:	92 95       	swap	r25
     fc0:	96 95       	lsr	r25
     fc2:	97 70       	andi	r25, 0x07	; 7
     fc4:	8c 81       	ldd	r24, Y+4	; 0x04
     fc6:	88 0f       	add	r24, r24
     fc8:	88 0f       	add	r24, r24
     fca:	88 0f       	add	r24, r24
     fcc:	89 0f       	add	r24, r25
     fce:	80 93 f7 00 	sts	0x00F7, r24
     fd2:	9a 81       	ldd	r25, Y+2	; 0x02
     fd4:	92 95       	swap	r25
     fd6:	96 95       	lsr	r25
     fd8:	97 70       	andi	r25, 0x07	; 7
     fda:	8b 81       	ldd	r24, Y+3	; 0x03
     fdc:	88 0f       	add	r24, r24
     fde:	88 0f       	add	r24, r24
     fe0:	88 0f       	add	r24, r24
     fe2:	89 0f       	add	r24, r25
     fe4:	80 93 f6 00 	sts	0x00F6, r24
     fe8:	99 81       	ldd	r25, Y+1	; 0x01
     fea:	92 95       	swap	r25
     fec:	96 95       	lsr	r25
     fee:	97 70       	andi	r25, 0x07	; 7
     ff0:	8a 81       	ldd	r24, Y+2	; 0x02
     ff2:	88 0f       	add	r24, r24
     ff4:	88 0f       	add	r24, r24
     ff6:	88 0f       	add	r24, r24
     ff8:	89 0f       	add	r24, r25
     ffa:	80 93 f5 00 	sts	0x00F5, r24
     ffe:	89 81       	ldd	r24, Y+1	; 0x01
    1000:	88 0f       	add	r24, r24
    1002:	88 0f       	add	r24, r24
    1004:	88 0f       	add	r24, r24
    1006:	44 ef       	ldi	r20, 0xF4	; 244
    1008:	50 e0       	ldi	r21, 0x00	; 0
    100a:	fa 01       	movw	r30, r20
    100c:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    100e:	ef ee       	ldi	r30, 0xEF	; 239
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	90 81       	ld	r25, Z
    1014:	d8 01       	movw	r26, r16
    1016:	16 96       	adiw	r26, 0x06	; 6
    1018:	8c 91       	ld	r24, X
    101a:	16 97       	sbiw	r26, 0x06	; 6
    101c:	89 2b       	or	r24, r25
    101e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	1e 96       	adiw	r26, 0x0e	; 14
    1024:	8c 93       	st	X, r24
    1026:	da 01       	movw	r26, r20
    1028:	8c 91       	ld	r24, X
    102a:	84 60       	ori	r24, 0x04	; 4
    102c:	8c 93       	st	X, r24
    102e:	80 ef       	ldi	r24, 0xF0	; 240
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	dc 01       	movw	r26, r24
    1034:	2c 91       	ld	r18, X
    1036:	24 60       	ori	r18, 0x04	; 4
    1038:	2c 93       	st	X, r18
          Can_clear_rplv();
    103a:	80 81       	ld	r24, Z
    103c:	8f 7d       	andi	r24, 0xDF	; 223
    103e:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1040:	da 01       	movw	r26, r20
    1042:	8c 91       	ld	r24, X
    1044:	8e 7f       	andi	r24, 0xFE	; 254
    1046:	8c 93       	st	X, r24
          Can_config_rx();       
    1048:	80 81       	ld	r24, Z
    104a:	8f 73       	andi	r24, 0x3F	; 63
    104c:	80 83       	st	Z, r24
    104e:	80 81       	ld	r24, Z
    1050:	80 68       	ori	r24, 0x80	; 128
    1052:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1054:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1056:	e7 c2       	rjmp	.+1486   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1058:	f8 01       	movw	r30, r16
    105a:	87 85       	ldd	r24, Z+15	; 0x0f
    105c:	88 23       	and	r24, r24
    105e:	69 f1       	breq	.+90     	; 0x10ba <can_cmd+0x636>
    1060:	94 81       	ldd	r25, Z+4	; 0x04
    1062:	92 95       	swap	r25
    1064:	96 95       	lsr	r25
    1066:	97 70       	andi	r25, 0x07	; 7
    1068:	85 81       	ldd	r24, Z+5	; 0x05
    106a:	88 0f       	add	r24, r24
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	89 0f       	add	r24, r25
    1072:	80 93 f3 00 	sts	0x00F3, r24
    1076:	93 81       	ldd	r25, Z+3	; 0x03
    1078:	92 95       	swap	r25
    107a:	96 95       	lsr	r25
    107c:	97 70       	andi	r25, 0x07	; 7
    107e:	84 81       	ldd	r24, Z+4	; 0x04
    1080:	88 0f       	add	r24, r24
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	89 0f       	add	r24, r25
    1088:	80 93 f2 00 	sts	0x00F2, r24
    108c:	92 81       	ldd	r25, Z+2	; 0x02
    108e:	92 95       	swap	r25
    1090:	96 95       	lsr	r25
    1092:	97 70       	andi	r25, 0x07	; 7
    1094:	83 81       	ldd	r24, Z+3	; 0x03
    1096:	88 0f       	add	r24, r24
    1098:	88 0f       	add	r24, r24
    109a:	88 0f       	add	r24, r24
    109c:	89 0f       	add	r24, r25
    109e:	80 93 f1 00 	sts	0x00F1, r24
    10a2:	82 81       	ldd	r24, Z+2	; 0x02
    10a4:	88 0f       	add	r24, r24
    10a6:	88 0f       	add	r24, r24
    10a8:	88 0f       	add	r24, r24
    10aa:	80 93 f0 00 	sts	0x00F0, r24
    10ae:	ef ee       	ldi	r30, 0xEF	; 239
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	80 61       	ori	r24, 0x10	; 16
    10b6:	80 83       	st	Z, r24
    10b8:	16 c0       	rjmp	.+44     	; 0x10e6 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    10ba:	92 81       	ldd	r25, Z+2	; 0x02
    10bc:	96 95       	lsr	r25
    10be:	96 95       	lsr	r25
    10c0:	96 95       	lsr	r25
    10c2:	83 81       	ldd	r24, Z+3	; 0x03
    10c4:	82 95       	swap	r24
    10c6:	88 0f       	add	r24, r24
    10c8:	80 7e       	andi	r24, 0xE0	; 224
    10ca:	89 0f       	add	r24, r25
    10cc:	80 93 f3 00 	sts	0x00F3, r24
    10d0:	82 81       	ldd	r24, Z+2	; 0x02
    10d2:	82 95       	swap	r24
    10d4:	88 0f       	add	r24, r24
    10d6:	80 7e       	andi	r24, 0xE0	; 224
    10d8:	80 93 f2 00 	sts	0x00F2, r24
    10dc:	ef ee       	ldi	r30, 0xEF	; 239
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8f 7e       	andi	r24, 0xEF	; 239
    10e4:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10e6:	c8 01       	movw	r24, r16
    10e8:	0e 94 09 05 	call	0xa12	; 0xa12 <get_idmask>
    10ec:	dc 01       	movw	r26, r24
    10ee:	cb 01       	movw	r24, r22
    10f0:	89 83       	std	Y+1, r24	; 0x01
    10f2:	9a 83       	std	Y+2, r25	; 0x02
    10f4:	ab 83       	std	Y+3, r26	; 0x03
    10f6:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10f8:	9b 81       	ldd	r25, Y+3	; 0x03
    10fa:	92 95       	swap	r25
    10fc:	96 95       	lsr	r25
    10fe:	97 70       	andi	r25, 0x07	; 7
    1100:	8c 81       	ldd	r24, Y+4	; 0x04
    1102:	88 0f       	add	r24, r24
    1104:	88 0f       	add	r24, r24
    1106:	88 0f       	add	r24, r24
    1108:	89 0f       	add	r24, r25
    110a:	80 93 f7 00 	sts	0x00F7, r24
    110e:	9a 81       	ldd	r25, Y+2	; 0x02
    1110:	92 95       	swap	r25
    1112:	96 95       	lsr	r25
    1114:	97 70       	andi	r25, 0x07	; 7
    1116:	8b 81       	ldd	r24, Y+3	; 0x03
    1118:	88 0f       	add	r24, r24
    111a:	88 0f       	add	r24, r24
    111c:	88 0f       	add	r24, r24
    111e:	89 0f       	add	r24, r25
    1120:	80 93 f6 00 	sts	0x00F6, r24
    1124:	99 81       	ldd	r25, Y+1	; 0x01
    1126:	92 95       	swap	r25
    1128:	96 95       	lsr	r25
    112a:	97 70       	andi	r25, 0x07	; 7
    112c:	8a 81       	ldd	r24, Y+2	; 0x02
    112e:	88 0f       	add	r24, r24
    1130:	88 0f       	add	r24, r24
    1132:	88 0f       	add	r24, r24
    1134:	89 0f       	add	r24, r25
    1136:	80 93 f5 00 	sts	0x00F5, r24
    113a:	89 81       	ldd	r24, Y+1	; 0x01
    113c:	88 0f       	add	r24, r24
    113e:	88 0f       	add	r24, r24
    1140:	88 0f       	add	r24, r24
    1142:	24 ef       	ldi	r18, 0xF4	; 244
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	f9 01       	movw	r30, r18
    1148:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    114a:	ef ee       	ldi	r30, 0xEF	; 239
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	90 81       	ld	r25, Z
    1150:	d8 01       	movw	r26, r16
    1152:	16 96       	adiw	r26, 0x06	; 6
    1154:	8c 91       	ld	r24, X
    1156:	89 2b       	or	r24, r25
    1158:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    115a:	d9 01       	movw	r26, r18
    115c:	8c 91       	ld	r24, X
    115e:	8b 7f       	andi	r24, 0xFB	; 251
    1160:	8c 93       	st	X, r24
          Can_set_idemsk();
    1162:	8c 91       	ld	r24, X
    1164:	81 60       	ori	r24, 0x01	; 1
    1166:	8c 93       	st	X, r24
          Can_config_rx();       
    1168:	80 81       	ld	r24, Z
    116a:	8f 73       	andi	r24, 0x3F	; 63
    116c:	80 83       	st	Z, r24
    116e:	80 81       	ld	r24, Z
    1170:	80 68       	ori	r24, 0x80	; 128
    1172:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1174:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1176:	57 c2       	rjmp	.+1198   	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1178:	f8 01       	movw	r30, r16
    117a:	87 85       	ldd	r24, Z+15	; 0x0f
    117c:	88 23       	and	r24, r24
    117e:	69 f1       	breq	.+90     	; 0x11da <__stack+0xdb>
    1180:	94 81       	ldd	r25, Z+4	; 0x04
    1182:	92 95       	swap	r25
    1184:	96 95       	lsr	r25
    1186:	97 70       	andi	r25, 0x07	; 7
    1188:	85 81       	ldd	r24, Z+5	; 0x05
    118a:	88 0f       	add	r24, r24
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	89 0f       	add	r24, r25
    1192:	80 93 f3 00 	sts	0x00F3, r24
    1196:	93 81       	ldd	r25, Z+3	; 0x03
    1198:	92 95       	swap	r25
    119a:	96 95       	lsr	r25
    119c:	97 70       	andi	r25, 0x07	; 7
    119e:	84 81       	ldd	r24, Z+4	; 0x04
    11a0:	88 0f       	add	r24, r24
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	89 0f       	add	r24, r25
    11a8:	80 93 f2 00 	sts	0x00F2, r24
    11ac:	92 81       	ldd	r25, Z+2	; 0x02
    11ae:	92 95       	swap	r25
    11b0:	96 95       	lsr	r25
    11b2:	97 70       	andi	r25, 0x07	; 7
    11b4:	83 81       	ldd	r24, Z+3	; 0x03
    11b6:	88 0f       	add	r24, r24
    11b8:	88 0f       	add	r24, r24
    11ba:	88 0f       	add	r24, r24
    11bc:	89 0f       	add	r24, r25
    11be:	80 93 f1 00 	sts	0x00F1, r24
    11c2:	82 81       	ldd	r24, Z+2	; 0x02
    11c4:	88 0f       	add	r24, r24
    11c6:	88 0f       	add	r24, r24
    11c8:	88 0f       	add	r24, r24
    11ca:	80 93 f0 00 	sts	0x00F0, r24
    11ce:	ef ee       	ldi	r30, 0xEF	; 239
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	80 61       	ori	r24, 0x10	; 16
    11d6:	80 83       	st	Z, r24
    11d8:	16 c0       	rjmp	.+44     	; 0x1206 <__stack+0x107>
          else              { Can_set_std_id(cmd->id.std);}
    11da:	92 81       	ldd	r25, Z+2	; 0x02
    11dc:	96 95       	lsr	r25
    11de:	96 95       	lsr	r25
    11e0:	96 95       	lsr	r25
    11e2:	83 81       	ldd	r24, Z+3	; 0x03
    11e4:	82 95       	swap	r24
    11e6:	88 0f       	add	r24, r24
    11e8:	80 7e       	andi	r24, 0xE0	; 224
    11ea:	89 0f       	add	r24, r25
    11ec:	80 93 f3 00 	sts	0x00F3, r24
    11f0:	82 81       	ldd	r24, Z+2	; 0x02
    11f2:	82 95       	swap	r24
    11f4:	88 0f       	add	r24, r24
    11f6:	80 7e       	andi	r24, 0xE0	; 224
    11f8:	80 93 f2 00 	sts	0x00F2, r24
    11fc:	ef ee       	ldi	r30, 0xEF	; 239
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	80 81       	ld	r24, Z
    1202:	8f 7e       	andi	r24, 0xEF	; 239
    1204:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1206:	c8 01       	movw	r24, r16
    1208:	0e 94 09 05 	call	0xa12	; 0xa12 <get_idmask>
    120c:	dc 01       	movw	r26, r24
    120e:	cb 01       	movw	r24, r22
    1210:	89 83       	std	Y+1, r24	; 0x01
    1212:	9a 83       	std	Y+2, r25	; 0x02
    1214:	ab 83       	std	Y+3, r26	; 0x03
    1216:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1218:	9b 81       	ldd	r25, Y+3	; 0x03
    121a:	92 95       	swap	r25
    121c:	96 95       	lsr	r25
    121e:	97 70       	andi	r25, 0x07	; 7
    1220:	8c 81       	ldd	r24, Y+4	; 0x04
    1222:	88 0f       	add	r24, r24
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	89 0f       	add	r24, r25
    122a:	80 93 f7 00 	sts	0x00F7, r24
    122e:	9a 81       	ldd	r25, Y+2	; 0x02
    1230:	92 95       	swap	r25
    1232:	96 95       	lsr	r25
    1234:	97 70       	andi	r25, 0x07	; 7
    1236:	8b 81       	ldd	r24, Y+3	; 0x03
    1238:	88 0f       	add	r24, r24
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	89 0f       	add	r24, r25
    1240:	80 93 f6 00 	sts	0x00F6, r24
    1244:	99 81       	ldd	r25, Y+1	; 0x01
    1246:	92 95       	swap	r25
    1248:	96 95       	lsr	r25
    124a:	97 70       	andi	r25, 0x07	; 7
    124c:	8a 81       	ldd	r24, Y+2	; 0x02
    124e:	88 0f       	add	r24, r24
    1250:	88 0f       	add	r24, r24
    1252:	88 0f       	add	r24, r24
    1254:	89 0f       	add	r24, r25
    1256:	80 93 f5 00 	sts	0x00F5, r24
    125a:	89 81       	ldd	r24, Y+1	; 0x01
    125c:	88 0f       	add	r24, r24
    125e:	88 0f       	add	r24, r24
    1260:	88 0f       	add	r24, r24
    1262:	44 ef       	ldi	r20, 0xF4	; 244
    1264:	50 e0       	ldi	r21, 0x00	; 0
    1266:	fa 01       	movw	r30, r20
    1268:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    126a:	ef ee       	ldi	r30, 0xEF	; 239
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	90 81       	ld	r25, Z
    1270:	d8 01       	movw	r26, r16
    1272:	16 96       	adiw	r26, 0x06	; 6
    1274:	8c 91       	ld	r24, X
    1276:	16 97       	sbiw	r26, 0x06	; 6
    1278:	89 2b       	or	r24, r25
    127a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    127c:	1e 96       	adiw	r26, 0x0e	; 14
    127e:	1c 92       	st	X, r1
    1280:	da 01       	movw	r26, r20
    1282:	8c 91       	ld	r24, X
    1284:	84 60       	ori	r24, 0x04	; 4
    1286:	8c 93       	st	X, r24
    1288:	80 ef       	ldi	r24, 0xF0	; 240
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	dc 01       	movw	r26, r24
    128e:	2c 91       	ld	r18, X
    1290:	2b 7f       	andi	r18, 0xFB	; 251
    1292:	2c 93       	st	X, r18
          Can_set_idemsk();
    1294:	da 01       	movw	r26, r20
    1296:	8c 91       	ld	r24, X
    1298:	81 60       	ori	r24, 0x01	; 1
    129a:	8c 93       	st	X, r24
          Can_config_rx();       
    129c:	80 81       	ld	r24, Z
    129e:	8f 73       	andi	r24, 0x3F	; 63
    12a0:	80 83       	st	Z, r24
    12a2:	80 81       	ld	r24, Z
    12a4:	80 68       	ori	r24, 0x80	; 128
    12a6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12a8:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    12aa:	bd c1       	rjmp	.+890    	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12ac:	f8 01       	movw	r30, r16
    12ae:	87 85       	ldd	r24, Z+15	; 0x0f
    12b0:	88 23       	and	r24, r24
    12b2:	69 f1       	breq	.+90     	; 0x130e <__stack+0x20f>
    12b4:	94 81       	ldd	r25, Z+4	; 0x04
    12b6:	92 95       	swap	r25
    12b8:	96 95       	lsr	r25
    12ba:	97 70       	andi	r25, 0x07	; 7
    12bc:	85 81       	ldd	r24, Z+5	; 0x05
    12be:	88 0f       	add	r24, r24
    12c0:	88 0f       	add	r24, r24
    12c2:	88 0f       	add	r24, r24
    12c4:	89 0f       	add	r24, r25
    12c6:	80 93 f3 00 	sts	0x00F3, r24
    12ca:	93 81       	ldd	r25, Z+3	; 0x03
    12cc:	92 95       	swap	r25
    12ce:	96 95       	lsr	r25
    12d0:	97 70       	andi	r25, 0x07	; 7
    12d2:	84 81       	ldd	r24, Z+4	; 0x04
    12d4:	88 0f       	add	r24, r24
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	89 0f       	add	r24, r25
    12dc:	80 93 f2 00 	sts	0x00F2, r24
    12e0:	92 81       	ldd	r25, Z+2	; 0x02
    12e2:	92 95       	swap	r25
    12e4:	96 95       	lsr	r25
    12e6:	97 70       	andi	r25, 0x07	; 7
    12e8:	83 81       	ldd	r24, Z+3	; 0x03
    12ea:	88 0f       	add	r24, r24
    12ec:	88 0f       	add	r24, r24
    12ee:	88 0f       	add	r24, r24
    12f0:	89 0f       	add	r24, r25
    12f2:	80 93 f1 00 	sts	0x00F1, r24
    12f6:	82 81       	ldd	r24, Z+2	; 0x02
    12f8:	88 0f       	add	r24, r24
    12fa:	88 0f       	add	r24, r24
    12fc:	88 0f       	add	r24, r24
    12fe:	80 93 f0 00 	sts	0x00F0, r24
    1302:	ef ee       	ldi	r30, 0xEF	; 239
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	80 61       	ori	r24, 0x10	; 16
    130a:	80 83       	st	Z, r24
    130c:	16 c0       	rjmp	.+44     	; 0x133a <__stack+0x23b>
          else              { Can_set_std_id(cmd->id.std);}
    130e:	92 81       	ldd	r25, Z+2	; 0x02
    1310:	96 95       	lsr	r25
    1312:	96 95       	lsr	r25
    1314:	96 95       	lsr	r25
    1316:	83 81       	ldd	r24, Z+3	; 0x03
    1318:	82 95       	swap	r24
    131a:	88 0f       	add	r24, r24
    131c:	80 7e       	andi	r24, 0xE0	; 224
    131e:	89 0f       	add	r24, r25
    1320:	80 93 f3 00 	sts	0x00F3, r24
    1324:	82 81       	ldd	r24, Z+2	; 0x02
    1326:	82 95       	swap	r24
    1328:	88 0f       	add	r24, r24
    132a:	80 7e       	andi	r24, 0xE0	; 224
    132c:	80 93 f2 00 	sts	0x00F2, r24
    1330:	ef ee       	ldi	r30, 0xEF	; 239
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	8f 7e       	andi	r24, 0xEF	; 239
    1338:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    133a:	c8 01       	movw	r24, r16
    133c:	0e 94 09 05 	call	0xa12	; 0xa12 <get_idmask>
    1340:	dc 01       	movw	r26, r24
    1342:	cb 01       	movw	r24, r22
    1344:	89 83       	std	Y+1, r24	; 0x01
    1346:	9a 83       	std	Y+2, r25	; 0x02
    1348:	ab 83       	std	Y+3, r26	; 0x03
    134a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    134c:	9b 81       	ldd	r25, Y+3	; 0x03
    134e:	92 95       	swap	r25
    1350:	96 95       	lsr	r25
    1352:	97 70       	andi	r25, 0x07	; 7
    1354:	8c 81       	ldd	r24, Y+4	; 0x04
    1356:	88 0f       	add	r24, r24
    1358:	88 0f       	add	r24, r24
    135a:	88 0f       	add	r24, r24
    135c:	89 0f       	add	r24, r25
    135e:	80 93 f7 00 	sts	0x00F7, r24
    1362:	9a 81       	ldd	r25, Y+2	; 0x02
    1364:	92 95       	swap	r25
    1366:	96 95       	lsr	r25
    1368:	97 70       	andi	r25, 0x07	; 7
    136a:	8b 81       	ldd	r24, Y+3	; 0x03
    136c:	88 0f       	add	r24, r24
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	89 0f       	add	r24, r25
    1374:	80 93 f6 00 	sts	0x00F6, r24
    1378:	99 81       	ldd	r25, Y+1	; 0x01
    137a:	92 95       	swap	r25
    137c:	96 95       	lsr	r25
    137e:	97 70       	andi	r25, 0x07	; 7
    1380:	8a 81       	ldd	r24, Y+2	; 0x02
    1382:	88 0f       	add	r24, r24
    1384:	88 0f       	add	r24, r24
    1386:	88 0f       	add	r24, r24
    1388:	89 0f       	add	r24, r25
    138a:	80 93 f5 00 	sts	0x00F5, r24
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	88 0f       	add	r24, r24
    1392:	88 0f       	add	r24, r24
    1394:	88 0f       	add	r24, r24
    1396:	44 ef       	ldi	r20, 0xF4	; 244
    1398:	50 e0       	ldi	r21, 0x00	; 0
    139a:	fa 01       	movw	r30, r20
    139c:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    139e:	ef ee       	ldi	r30, 0xEF	; 239
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	90 81       	ld	r25, Z
    13a4:	d8 01       	movw	r26, r16
    13a6:	16 96       	adiw	r26, 0x06	; 6
    13a8:	8c 91       	ld	r24, X
    13aa:	16 97       	sbiw	r26, 0x06	; 6
    13ac:	89 2b       	or	r24, r25
    13ae:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	1e 96       	adiw	r26, 0x0e	; 14
    13b4:	8c 93       	st	X, r24
    13b6:	da 01       	movw	r26, r20
    13b8:	8c 91       	ld	r24, X
    13ba:	84 60       	ori	r24, 0x04	; 4
    13bc:	8c 93       	st	X, r24
    13be:	80 ef       	ldi	r24, 0xF0	; 240
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	dc 01       	movw	r26, r24
    13c4:	2c 91       	ld	r18, X
    13c6:	24 60       	ori	r18, 0x04	; 4
    13c8:	2c 93       	st	X, r18
          Can_clear_rplv();
    13ca:	80 81       	ld	r24, Z
    13cc:	8f 7d       	andi	r24, 0xDF	; 223
    13ce:	80 83       	st	Z, r24
          Can_set_idemsk();
    13d0:	da 01       	movw	r26, r20
    13d2:	8c 91       	ld	r24, X
    13d4:	81 60       	ori	r24, 0x01	; 1
    13d6:	8c 93       	st	X, r24
          Can_config_rx();       
    13d8:	80 81       	ld	r24, Z
    13da:	8f 73       	andi	r24, 0x3F	; 63
    13dc:	80 83       	st	Z, r24
    13de:	80 81       	ld	r24, Z
    13e0:	80 68       	ori	r24, 0x80	; 128
    13e2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13e4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13e6:	1f c1       	rjmp	.+574    	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13e8:	80 e0       	ldi	r24, 0x00	; 0
    13ea:	2a ef       	ldi	r18, 0xFA	; 250
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	f8 01       	movw	r30, r16
    13f0:	a7 81       	ldd	r26, Z+7	; 0x07
    13f2:	b0 85       	ldd	r27, Z+8	; 0x08
    13f4:	a8 0f       	add	r26, r24
    13f6:	b1 1d       	adc	r27, r1
    13f8:	9c 91       	ld	r25, X
    13fa:	d9 01       	movw	r26, r18
    13fc:	9c 93       	st	X, r25
    13fe:	8f 5f       	subi	r24, 0xFF	; 255
    1400:	96 81       	ldd	r25, Z+6	; 0x06
    1402:	89 17       	cp	r24, r25
    1404:	a0 f3       	brcs	.-24     	; 0x13ee <__stack+0x2ef>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1406:	8f ef       	ldi	r24, 0xFF	; 255
    1408:	9f ef       	ldi	r25, 0xFF	; 255
    140a:	dc 01       	movw	r26, r24
    140c:	89 83       	std	Y+1, r24	; 0x01
    140e:	9a 83       	std	Y+2, r25	; 0x02
    1410:	ab 83       	std	Y+3, r26	; 0x03
    1412:	bc 83       	std	Y+4, r27	; 0x04
    1414:	9b 81       	ldd	r25, Y+3	; 0x03
    1416:	92 95       	swap	r25
    1418:	96 95       	lsr	r25
    141a:	97 70       	andi	r25, 0x07	; 7
    141c:	8c 81       	ldd	r24, Y+4	; 0x04
    141e:	88 0f       	add	r24, r24
    1420:	88 0f       	add	r24, r24
    1422:	88 0f       	add	r24, r24
    1424:	89 0f       	add	r24, r25
    1426:	80 93 f7 00 	sts	0x00F7, r24
    142a:	9a 81       	ldd	r25, Y+2	; 0x02
    142c:	92 95       	swap	r25
    142e:	96 95       	lsr	r25
    1430:	97 70       	andi	r25, 0x07	; 7
    1432:	8b 81       	ldd	r24, Y+3	; 0x03
    1434:	88 0f       	add	r24, r24
    1436:	88 0f       	add	r24, r24
    1438:	88 0f       	add	r24, r24
    143a:	89 0f       	add	r24, r25
    143c:	80 93 f6 00 	sts	0x00F6, r24
    1440:	99 81       	ldd	r25, Y+1	; 0x01
    1442:	92 95       	swap	r25
    1444:	96 95       	lsr	r25
    1446:	97 70       	andi	r25, 0x07	; 7
    1448:	8a 81       	ldd	r24, Y+2	; 0x02
    144a:	88 0f       	add	r24, r24
    144c:	88 0f       	add	r24, r24
    144e:	88 0f       	add	r24, r24
    1450:	89 0f       	add	r24, r25
    1452:	80 93 f5 00 	sts	0x00F5, r24
    1456:	89 81       	ldd	r24, Y+1	; 0x01
    1458:	88 0f       	add	r24, r24
    145a:	88 0f       	add	r24, r24
    145c:	88 0f       	add	r24, r24
    145e:	44 ef       	ldi	r20, 0xF4	; 244
    1460:	50 e0       	ldi	r21, 0x00	; 0
    1462:	fa 01       	movw	r30, r20
    1464:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1466:	ef ee       	ldi	r30, 0xEF	; 239
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	90 81       	ld	r25, Z
    146c:	d8 01       	movw	r26, r16
    146e:	16 96       	adiw	r26, 0x06	; 6
    1470:	8c 91       	ld	r24, X
    1472:	16 97       	sbiw	r26, 0x06	; 6
    1474:	89 2b       	or	r24, r25
    1476:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1478:	81 e0       	ldi	r24, 0x01	; 1
    147a:	1e 96       	adiw	r26, 0x0e	; 14
    147c:	8c 93       	st	X, r24
    147e:	da 01       	movw	r26, r20
    1480:	8c 91       	ld	r24, X
    1482:	84 60       	ori	r24, 0x04	; 4
    1484:	8c 93       	st	X, r24
    1486:	80 ef       	ldi	r24, 0xF0	; 240
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	dc 01       	movw	r26, r24
    148c:	2c 91       	ld	r18, X
    148e:	24 60       	ori	r18, 0x04	; 4
    1490:	2c 93       	st	X, r18
          Can_set_rplv();
    1492:	80 81       	ld	r24, Z
    1494:	80 62       	ori	r24, 0x20	; 32
    1496:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1498:	da 01       	movw	r26, r20
    149a:	8c 91       	ld	r24, X
    149c:	8e 7f       	andi	r24, 0xFE	; 254
    149e:	8c 93       	st	X, r24
          Can_config_rx();       
    14a0:	80 81       	ld	r24, Z
    14a2:	8f 73       	andi	r24, 0x3F	; 63
    14a4:	80 83       	st	Z, r24
    14a6:	80 81       	ld	r24, Z
    14a8:	80 68       	ori	r24, 0x80	; 128
    14aa:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14ac:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    14ae:	bb c0       	rjmp	.+374    	; 0x1626 <__stack+0x527>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    14b0:	f8 01       	movw	r30, r16
    14b2:	87 85       	ldd	r24, Z+15	; 0x0f
    14b4:	88 23       	and	r24, r24
    14b6:	69 f1       	breq	.+90     	; 0x1512 <__stack+0x413>
    14b8:	94 81       	ldd	r25, Z+4	; 0x04
    14ba:	92 95       	swap	r25
    14bc:	96 95       	lsr	r25
    14be:	97 70       	andi	r25, 0x07	; 7
    14c0:	85 81       	ldd	r24, Z+5	; 0x05
    14c2:	88 0f       	add	r24, r24
    14c4:	88 0f       	add	r24, r24
    14c6:	88 0f       	add	r24, r24
    14c8:	89 0f       	add	r24, r25
    14ca:	80 93 f3 00 	sts	0x00F3, r24
    14ce:	93 81       	ldd	r25, Z+3	; 0x03
    14d0:	92 95       	swap	r25
    14d2:	96 95       	lsr	r25
    14d4:	97 70       	andi	r25, 0x07	; 7
    14d6:	84 81       	ldd	r24, Z+4	; 0x04
    14d8:	88 0f       	add	r24, r24
    14da:	88 0f       	add	r24, r24
    14dc:	88 0f       	add	r24, r24
    14de:	89 0f       	add	r24, r25
    14e0:	80 93 f2 00 	sts	0x00F2, r24
    14e4:	92 81       	ldd	r25, Z+2	; 0x02
    14e6:	92 95       	swap	r25
    14e8:	96 95       	lsr	r25
    14ea:	97 70       	andi	r25, 0x07	; 7
    14ec:	83 81       	ldd	r24, Z+3	; 0x03
    14ee:	88 0f       	add	r24, r24
    14f0:	88 0f       	add	r24, r24
    14f2:	88 0f       	add	r24, r24
    14f4:	89 0f       	add	r24, r25
    14f6:	80 93 f1 00 	sts	0x00F1, r24
    14fa:	82 81       	ldd	r24, Z+2	; 0x02
    14fc:	88 0f       	add	r24, r24
    14fe:	88 0f       	add	r24, r24
    1500:	88 0f       	add	r24, r24
    1502:	80 93 f0 00 	sts	0x00F0, r24
    1506:	ef ee       	ldi	r30, 0xEF	; 239
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	80 61       	ori	r24, 0x10	; 16
    150e:	80 83       	st	Z, r24
    1510:	16 c0       	rjmp	.+44     	; 0x153e <__stack+0x43f>
          else              { Can_set_std_id(cmd->id.std);}
    1512:	92 81       	ldd	r25, Z+2	; 0x02
    1514:	96 95       	lsr	r25
    1516:	96 95       	lsr	r25
    1518:	96 95       	lsr	r25
    151a:	83 81       	ldd	r24, Z+3	; 0x03
    151c:	82 95       	swap	r24
    151e:	88 0f       	add	r24, r24
    1520:	80 7e       	andi	r24, 0xE0	; 224
    1522:	89 0f       	add	r24, r25
    1524:	80 93 f3 00 	sts	0x00F3, r24
    1528:	82 81       	ldd	r24, Z+2	; 0x02
    152a:	82 95       	swap	r24
    152c:	88 0f       	add	r24, r24
    152e:	80 7e       	andi	r24, 0xE0	; 224
    1530:	80 93 f2 00 	sts	0x00F2, r24
    1534:	ef ee       	ldi	r30, 0xEF	; 239
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	8f 7e       	andi	r24, 0xEF	; 239
    153c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    153e:	f8 01       	movw	r30, r16
    1540:	86 81       	ldd	r24, Z+6	; 0x06
    1542:	88 23       	and	r24, r24
    1544:	79 f0       	breq	.+30     	; 0x1564 <__stack+0x465>
    1546:	80 e0       	ldi	r24, 0x00	; 0
    1548:	2a ef       	ldi	r18, 0xFA	; 250
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	f8 01       	movw	r30, r16
    154e:	a7 81       	ldd	r26, Z+7	; 0x07
    1550:	b0 85       	ldd	r27, Z+8	; 0x08
    1552:	a8 0f       	add	r26, r24
    1554:	b1 1d       	adc	r27, r1
    1556:	9c 91       	ld	r25, X
    1558:	d9 01       	movw	r26, r18
    155a:	9c 93       	st	X, r25
    155c:	8f 5f       	subi	r24, 0xFF	; 255
    155e:	96 81       	ldd	r25, Z+6	; 0x06
    1560:	89 17       	cp	r24, r25
    1562:	a0 f3       	brcs	.-24     	; 0x154c <__stack+0x44d>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1564:	c8 01       	movw	r24, r16
    1566:	0e 94 09 05 	call	0xa12	; 0xa12 <get_idmask>
    156a:	dc 01       	movw	r26, r24
    156c:	cb 01       	movw	r24, r22
    156e:	89 83       	std	Y+1, r24	; 0x01
    1570:	9a 83       	std	Y+2, r25	; 0x02
    1572:	ab 83       	std	Y+3, r26	; 0x03
    1574:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1576:	9b 81       	ldd	r25, Y+3	; 0x03
    1578:	92 95       	swap	r25
    157a:	96 95       	lsr	r25
    157c:	97 70       	andi	r25, 0x07	; 7
    157e:	8c 81       	ldd	r24, Y+4	; 0x04
    1580:	88 0f       	add	r24, r24
    1582:	88 0f       	add	r24, r24
    1584:	88 0f       	add	r24, r24
    1586:	89 0f       	add	r24, r25
    1588:	80 93 f7 00 	sts	0x00F7, r24
    158c:	9a 81       	ldd	r25, Y+2	; 0x02
    158e:	92 95       	swap	r25
    1590:	96 95       	lsr	r25
    1592:	97 70       	andi	r25, 0x07	; 7
    1594:	8b 81       	ldd	r24, Y+3	; 0x03
    1596:	88 0f       	add	r24, r24
    1598:	88 0f       	add	r24, r24
    159a:	88 0f       	add	r24, r24
    159c:	89 0f       	add	r24, r25
    159e:	80 93 f6 00 	sts	0x00F6, r24
    15a2:	99 81       	ldd	r25, Y+1	; 0x01
    15a4:	92 95       	swap	r25
    15a6:	96 95       	lsr	r25
    15a8:	97 70       	andi	r25, 0x07	; 7
    15aa:	8a 81       	ldd	r24, Y+2	; 0x02
    15ac:	88 0f       	add	r24, r24
    15ae:	88 0f       	add	r24, r24
    15b0:	88 0f       	add	r24, r24
    15b2:	89 0f       	add	r24, r25
    15b4:	80 93 f5 00 	sts	0x00F5, r24
    15b8:	89 81       	ldd	r24, Y+1	; 0x01
    15ba:	88 0f       	add	r24, r24
    15bc:	88 0f       	add	r24, r24
    15be:	88 0f       	add	r24, r24
    15c0:	44 ef       	ldi	r20, 0xF4	; 244
    15c2:	50 e0       	ldi	r21, 0x00	; 0
    15c4:	fa 01       	movw	r30, r20
    15c6:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15c8:	ef ee       	ldi	r30, 0xEF	; 239
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	90 81       	ld	r25, Z
    15ce:	d8 01       	movw	r26, r16
    15d0:	16 96       	adiw	r26, 0x06	; 6
    15d2:	8c 91       	ld	r24, X
    15d4:	16 97       	sbiw	r26, 0x06	; 6
    15d6:	89 2b       	or	r24, r25
    15d8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15da:	81 e0       	ldi	r24, 0x01	; 1
    15dc:	1e 96       	adiw	r26, 0x0e	; 14
    15de:	8c 93       	st	X, r24
    15e0:	da 01       	movw	r26, r20
    15e2:	8c 91       	ld	r24, X
    15e4:	84 60       	ori	r24, 0x04	; 4
    15e6:	8c 93       	st	X, r24
    15e8:	80 ef       	ldi	r24, 0xF0	; 240
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	dc 01       	movw	r26, r24
    15ee:	2c 91       	ld	r18, X
    15f0:	24 60       	ori	r18, 0x04	; 4
    15f2:	2c 93       	st	X, r18
          Can_set_rplv();
    15f4:	80 81       	ld	r24, Z
    15f6:	80 62       	ori	r24, 0x20	; 32
    15f8:	80 83       	st	Z, r24
          Can_set_idemsk();
    15fa:	da 01       	movw	r26, r20
    15fc:	8c 91       	ld	r24, X
    15fe:	81 60       	ori	r24, 0x01	; 1
    1600:	8c 93       	st	X, r24
          Can_config_rx();       
    1602:	80 81       	ld	r24, Z
    1604:	8f 73       	andi	r24, 0x3F	; 63
    1606:	80 83       	st	Z, r24
    1608:	80 81       	ld	r24, Z
    160a:	80 68       	ori	r24, 0x80	; 128
    160c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    160e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1610:	0a c0       	rjmp	.+20     	; 0x1626 <__stack+0x527>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1612:	f8 01       	movw	r30, r16
    1614:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1616:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1618:	06 c0       	rjmp	.+12     	; 0x1626 <__stack+0x527>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    161a:	8f e1       	ldi	r24, 0x1F	; 31
    161c:	d8 01       	movw	r26, r16
    161e:	19 96       	adiw	r26, 0x09	; 9
    1620:	8c 93       	st	X, r24
    1622:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1624:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1626:	0f 90       	pop	r0
    1628:	0f 90       	pop	r0
    162a:	0f 90       	pop	r0
    162c:	0f 90       	pop	r0
    162e:	df 91       	pop	r29
    1630:	cf 91       	pop	r28
    1632:	1f 91       	pop	r17
    1634:	0f 91       	pop	r16
    1636:	08 95       	ret

00001638 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1638:	ef 92       	push	r14
    163a:	ff 92       	push	r15
    163c:	1f 93       	push	r17
    163e:	cf 93       	push	r28
    1640:	df 93       	push	r29
    1642:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1644:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1646:	88 23       	and	r24, r24
    1648:	09 f4       	brne	.+2      	; 0x164c <can_get_status+0x14>
    164a:	96 c0       	rjmp	.+300    	; 0x1778 <can_get_status+0x140>
    164c:	8f 31       	cpi	r24, 0x1F	; 31
    164e:	09 f4       	brne	.+2      	; 0x1652 <can_get_status+0x1a>
    1650:	95 c0       	rjmp	.+298    	; 0x177c <can_get_status+0x144>
    1652:	8f 3f       	cpi	r24, 0xFF	; 255
    1654:	09 f4       	brne	.+2      	; 0x1658 <can_get_status+0x20>
    1656:	94 c0       	rjmp	.+296    	; 0x1780 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1658:	88 81       	ld	r24, Y
    165a:	82 95       	swap	r24
    165c:	80 7f       	andi	r24, 0xF0	; 240
    165e:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1662:	0e 94 b0 02 	call	0x560	; 0x560 <can_get_mob_status>
    1666:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1668:	80 32       	cpi	r24, 0x20	; 32
    166a:	61 f0       	breq	.+24     	; 0x1684 <can_get_status+0x4c>
    166c:	81 32       	cpi	r24, 0x21	; 33
    166e:	20 f4       	brcc	.+8      	; 0x1678 <can_get_status+0x40>
    1670:	88 23       	and	r24, r24
    1672:	09 f4       	brne	.+2      	; 0x1676 <can_get_status+0x3e>
    1674:	87 c0       	rjmp	.+270    	; 0x1784 <can_get_status+0x14c>
    1676:	76 c0       	rjmp	.+236    	; 0x1764 <can_get_status+0x12c>
    1678:	80 34       	cpi	r24, 0x40	; 64
    167a:	09 f4       	brne	.+2      	; 0x167e <can_get_status+0x46>
    167c:	68 c0       	rjmp	.+208    	; 0x174e <can_get_status+0x116>
    167e:	80 3a       	cpi	r24, 0xA0	; 160
    1680:	09 f0       	breq	.+2      	; 0x1684 <can_get_status+0x4c>
    1682:	70 c0       	rjmp	.+224    	; 0x1764 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1684:	0f 2e       	mov	r0, r31
    1686:	ff ee       	ldi	r31, 0xEF	; 239
    1688:	ef 2e       	mov	r14, r31
    168a:	ff 24       	eor	r15, r15
    168c:	f0 2d       	mov	r31, r0
    168e:	f7 01       	movw	r30, r14
    1690:	80 81       	ld	r24, Z
    1692:	8f 70       	andi	r24, 0x0F	; 15
    1694:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1696:	8f 81       	ldd	r24, Y+7	; 0x07
    1698:	98 85       	ldd	r25, Y+8	; 0x08
    169a:	0e 94 c3 02 	call	0x586	; 0x586 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    169e:	80 91 f0 00 	lds	r24, 0x00F0
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	84 70       	andi	r24, 0x04	; 4
    16a6:	90 70       	andi	r25, 0x00	; 0
    16a8:	95 95       	asr	r25
    16aa:	87 95       	ror	r24
    16ac:	95 95       	asr	r25
    16ae:	87 95       	ror	r24
    16b0:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    16b2:	f7 01       	movw	r30, r14
    16b4:	80 81       	ld	r24, Z
    16b6:	84 ff       	sbrs	r24, 4
    16b8:	2d c0       	rjmp	.+90     	; 0x1714 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    16ba:	81 e0       	ldi	r24, 0x01	; 1
    16bc:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    16be:	e3 ef       	ldi	r30, 0xF3	; 243
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	80 81       	ld	r24, Z
    16c4:	86 95       	lsr	r24
    16c6:	86 95       	lsr	r24
    16c8:	86 95       	lsr	r24
    16ca:	8d 83       	std	Y+5, r24	; 0x05
    16cc:	a2 ef       	ldi	r26, 0xF2	; 242
    16ce:	b0 e0       	ldi	r27, 0x00	; 0
    16d0:	8c 91       	ld	r24, X
    16d2:	90 81       	ld	r25, Z
    16d4:	92 95       	swap	r25
    16d6:	99 0f       	add	r25, r25
    16d8:	90 7e       	andi	r25, 0xE0	; 224
    16da:	86 95       	lsr	r24
    16dc:	86 95       	lsr	r24
    16de:	86 95       	lsr	r24
    16e0:	89 0f       	add	r24, r25
    16e2:	8c 83       	std	Y+4, r24	; 0x04
    16e4:	e1 ef       	ldi	r30, 0xF1	; 241
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	9c 91       	ld	r25, X
    16ec:	92 95       	swap	r25
    16ee:	99 0f       	add	r25, r25
    16f0:	90 7e       	andi	r25, 0xE0	; 224
    16f2:	86 95       	lsr	r24
    16f4:	86 95       	lsr	r24
    16f6:	86 95       	lsr	r24
    16f8:	89 0f       	add	r24, r25
    16fa:	8b 83       	std	Y+3, r24	; 0x03
    16fc:	80 91 f0 00 	lds	r24, 0x00F0
    1700:	90 81       	ld	r25, Z
    1702:	92 95       	swap	r25
    1704:	99 0f       	add	r25, r25
    1706:	90 7e       	andi	r25, 0xE0	; 224
    1708:	86 95       	lsr	r24
    170a:	86 95       	lsr	r24
    170c:	86 95       	lsr	r24
    170e:	89 0f       	add	r24, r25
    1710:	8a 83       	std	Y+2, r24	; 0x02
    1712:	13 c0       	rjmp	.+38     	; 0x173a <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1714:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1716:	e3 ef       	ldi	r30, 0xF3	; 243
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	80 81       	ld	r24, Z
    171c:	82 95       	swap	r24
    171e:	86 95       	lsr	r24
    1720:	87 70       	andi	r24, 0x07	; 7
    1722:	8b 83       	std	Y+3, r24	; 0x03
    1724:	80 91 f2 00 	lds	r24, 0x00F2
    1728:	90 81       	ld	r25, Z
    172a:	99 0f       	add	r25, r25
    172c:	99 0f       	add	r25, r25
    172e:	99 0f       	add	r25, r25
    1730:	82 95       	swap	r24
    1732:	86 95       	lsr	r24
    1734:	87 70       	andi	r24, 0x07	; 7
    1736:	89 0f       	add	r24, r25
    1738:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    173a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    173c:	ef ee       	ldi	r30, 0xEF	; 239
    173e:	f0 e0       	ldi	r31, 0x00	; 0
    1740:	80 81       	ld	r24, Z
    1742:	8f 73       	andi	r24, 0x3F	; 63
    1744:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1746:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    174a:	80 e0       	ldi	r24, 0x00	; 0
            break;
    174c:	1c c0       	rjmp	.+56     	; 0x1786 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    174e:	80 e4       	ldi	r24, 0x40	; 64
    1750:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1752:	ef ee       	ldi	r30, 0xEF	; 239
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	8f 73       	andi	r24, 0x3F	; 63
    175a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    175c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1760:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1762:	11 c0       	rjmp	.+34     	; 0x1786 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1764:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1766:	ef ee       	ldi	r30, 0xEF	; 239
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	8f 73       	andi	r24, 0x3F	; 63
    176e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1770:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1774:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1776:	07 c0       	rjmp	.+14     	; 0x1786 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1778:	82 e0       	ldi	r24, 0x02	; 2
    177a:	05 c0       	rjmp	.+10     	; 0x1786 <can_get_status+0x14e>
    177c:	82 e0       	ldi	r24, 0x02	; 2
    177e:	03 c0       	rjmp	.+6      	; 0x1786 <can_get_status+0x14e>
    1780:	82 e0       	ldi	r24, 0x02	; 2
    1782:	01 c0       	rjmp	.+2      	; 0x1786 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1784:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1786:	df 91       	pop	r29
    1788:	cf 91       	pop	r28
    178a:	1f 91       	pop	r17
    178c:	ff 90       	pop	r15
    178e:	ef 90       	pop	r14
    1790:	08 95       	ret

00001792 <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    1792:	08 95       	ret

00001794 <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    1794:	08 95       	ret

00001796 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1796:	90 93 15 01 	sts	0x0115, r25
    179a:	80 93 14 01 	sts	0x0114, r24
	CheckWDT();
    179e:	0e 94 ed 0f 	call	0x1fda	; 0x1fda <CheckWDT>
}
    17a2:	08 95       	ret

000017a4 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    17a4:	e0 91 14 01 	lds	r30, 0x0114
    17a8:	f0 91 15 01 	lds	r31, 0x0115
    17ac:	90 81       	ld	r25, Z
    17ae:	89 2b       	or	r24, r25
    17b0:	80 83       	st	Z, r24
}
    17b2:	08 95       	ret

000017b4 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    17b4:	e0 91 14 01 	lds	r30, 0x0114
    17b8:	f0 91 15 01 	lds	r31, 0x0115
    17bc:	10 82       	st	Z, r1
    17be:	08 95       	ret

000017c0 <EventInit>:
#include "../includes/Led.h"
EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    17c0:	10 92 e1 01 	sts	0x01E1, r1
	event_queue_tail=0;
    17c4:	10 92 e2 01 	sts	0x01E2, r1
}
    17c8:	08 95       	ret

000017ca <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    17ca:	cf 93       	push	r28
    17cc:	df 93       	push	r29
    17ce:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    17d0:	c0 91 e1 01 	lds	r28, 0x01E1
    17d4:	d0 e0       	ldi	r29, 0x00	; 0
    17d6:	ce 01       	movw	r24, r28
    17d8:	01 96       	adiw	r24, 0x01	; 1
    17da:	60 e1       	ldi	r22, 0x10	; 16
    17dc:	70 e0       	ldi	r23, 0x00	; 0
    17de:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <__divmodhi4>
    17e2:	40 91 e2 01 	lds	r20, 0x01E2
    17e6:	50 e0       	ldi	r21, 0x00	; 0
    17e8:	84 17       	cp	r24, r20
    17ea:	95 07       	cpc	r25, r21
    17ec:	31 f0       	breq	.+12     	; 0x17fa <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    17ee:	cf 52       	subi	r28, 0x2F	; 47
    17f0:	de 4f       	sbci	r29, 0xFE	; 254
    17f2:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    17f4:	80 93 e1 01 	sts	0x01E1, r24
    17f8:	03 c0       	rjmp	.+6      	; 0x1800 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    17fa:	88 e0       	ldi	r24, 0x08	; 8
    17fc:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <AddError>
	}
}
    1800:	df 91       	pop	r29
    1802:	cf 91       	pop	r28
    1804:	08 95       	ret

00001806 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    1806:	80 91 e2 01 	lds	r24, 0x01E2
    180a:	90 91 e1 01 	lds	r25, 0x01E1
    180e:	98 17       	cp	r25, r24
    1810:	31 f0       	breq	.+12     	; 0x181e <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    1812:	e1 ed       	ldi	r30, 0xD1	; 209
    1814:	f1 e0       	ldi	r31, 0x01	; 1
    1816:	e8 0f       	add	r30, r24
    1818:	f1 1d       	adc	r31, r1
    181a:	80 81       	ld	r24, Z
    181c:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    181e:	8c e0       	ldi	r24, 0x0C	; 12
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1820:	08 95       	ret

00001822 <EventHandleEvent>:
		break;
	}
}


void EventHandleEvent(void){
    1822:	cf 93       	push	r28
    1824:	df 93       	push	r29
	if(event_queue_head!=event_queue_tail){
    1826:	80 91 e2 01 	lds	r24, 0x01E2
    182a:	90 91 e1 01 	lds	r25, 0x01E1
    182e:	98 17       	cp	r25, r24
    1830:	09 f4       	brne	.+2      	; 0x1834 <EventHandleEvent+0x12>
    1832:	7f c0       	rjmp	.+254    	; 0x1932 <EventHandleEvent+0x110>
	}
}
#endif

static void Dashboard(void){
	switch(event_queue[event_queue_tail]){
    1834:	e1 ed       	ldi	r30, 0xD1	; 209
    1836:	f1 e0       	ldi	r31, 0x01	; 1
    1838:	e8 0f       	add	r30, r24
    183a:	f1 1d       	adc	r31, r1
    183c:	80 81       	ld	r24, Z
    183e:	89 30       	cpi	r24, 0x09	; 9
    1840:	09 f4       	brne	.+2      	; 0x1844 <EventHandleEvent+0x22>
    1842:	5b c0       	rjmp	.+182    	; 0x18fa <EventHandleEvent+0xd8>
    1844:	8a 30       	cpi	r24, 0x0A	; 10
    1846:	40 f4       	brcc	.+16     	; 0x1858 <EventHandleEvent+0x36>
    1848:	81 30       	cpi	r24, 0x01	; 1
    184a:	89 f1       	breq	.+98     	; 0x18ae <EventHandleEvent+0x8c>
    184c:	81 30       	cpi	r24, 0x01	; 1
    184e:	70 f0       	brcs	.+28     	; 0x186c <EventHandleEvent+0x4a>
    1850:	83 30       	cpi	r24, 0x03	; 3
    1852:	09 f0       	breq	.+2      	; 0x1856 <EventHandleEvent+0x34>
    1854:	64 c0       	rjmp	.+200    	; 0x191e <EventHandleEvent+0xfc>
    1856:	30 c0       	rjmp	.+96     	; 0x18b8 <EventHandleEvent+0x96>
    1858:	8b 30       	cpi	r24, 0x0B	; 11
    185a:	09 f4       	brne	.+2      	; 0x185e <EventHandleEvent+0x3c>
    185c:	5c c0       	rjmp	.+184    	; 0x1916 <EventHandleEvent+0xf4>
    185e:	8b 30       	cpi	r24, 0x0B	; 11
    1860:	08 f4       	brcc	.+2      	; 0x1864 <EventHandleEvent+0x42>
    1862:	4e c0       	rjmp	.+156    	; 0x1900 <EventHandleEvent+0xde>
    1864:	8d 30       	cpi	r24, 0x0D	; 13
    1866:	09 f0       	breq	.+2      	; 0x186a <EventHandleEvent+0x48>
    1868:	5a c0       	rjmp	.+180    	; 0x191e <EventHandleEvent+0xfc>
    186a:	47 c0       	rjmp	.+142    	; 0x18fa <EventHandleEvent+0xd8>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_50_tx,dashboard_50_data.dataBuf,CAN_TX_50_ID,CAN_TX_50_LEN);
    186c:	86 e1       	ldi	r24, 0x16	; 22
    186e:	91 e0       	ldi	r25, 0x01	; 1
    1870:	66 e2       	ldi	r22, 0x26	; 38
    1872:	71 e0       	ldi	r23, 0x01	; 1
    1874:	43 e0       	ldi	r20, 0x03	; 3
    1876:	55 e0       	ldi	r21, 0x05	; 5
    1878:	22 e0       	ldi	r18, 0x02	; 2
    187a:	0e 94 91 01 	call	0x322	; 0x322 <CANGetStruct>
			/* Tx Frame 2 */
			CANGetStruct(&dashboard_200_tx,dashboard_200_data.dataBuf,CAN_TX_200_ID,CAN_TX_200_LEN);
    187e:	8e e2       	ldi	r24, 0x2E	; 46
    1880:	91 e0       	ldi	r25, 0x01	; 1
    1882:	6e e3       	ldi	r22, 0x3E	; 62
    1884:	71 e0       	ldi	r23, 0x01	; 1
    1886:	44 e0       	ldi	r20, 0x04	; 4
    1888:	55 e0       	ldi	r21, 0x05	; 5
    188a:	22 e0       	ldi	r18, 0x02	; 2
    188c:	0e 94 91 01 	call	0x322	; 0x322 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    1890:	c6 e4       	ldi	r28, 0x46	; 70
    1892:	d1 e0       	ldi	r29, 0x01	; 1
    1894:	ce 01       	movw	r24, r28
    1896:	66 e5       	ldi	r22, 0x56	; 86
    1898:	71 e0       	ldi	r23, 0x01	; 1
    189a:	41 e0       	ldi	r20, 0x01	; 1
    189c:	55 e0       	ldi	r21, 0x05	; 5
    189e:	21 e0       	ldi	r18, 0x01	; 1
    18a0:	0e 94 91 01 	call	0x322	; 0x322 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    18a4:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    18a6:	ce 01       	movw	r24, r28
    18a8:	0e 94 a2 01 	call	0x344	; 0x344 <CANStartRx>
    18ac:	38 c0       	rjmp	.+112    	; 0x191e <EventHandleEvent+0xfc>
		break;
		case EVENT_200HZ:
			/* Timer Stuff mit 200 Hz */
			
			/* 200 Hz CAN Tx, do your thing */
			CANAddSendData(&dashboard_200_tx);
    18ae:	8e e2       	ldi	r24, 0x2E	; 46
    18b0:	91 e0       	ldi	r25, 0x01	; 1
    18b2:	0e 94 f5 01 	call	0x3ea	; 0x3ea <CANAddSendData>
    18b6:	33 c0       	rjmp	.+102    	; 0x191e <EventHandleEvent+0xfc>
		break;
		case EVENT_50HZ:
			/* Timer Stuff mit 50 Hz */

			/* turn on led */
			led_port[LED_ID_RECUP]|=((0x01)<<led_pins[LED_ID_RECUP]);
    18b8:	c1 e0       	ldi	r28, 0x01	; 1
    18ba:	d0 e0       	ldi	r29, 0x00	; 0
    18bc:	ce 01       	movw	r24, r28
    18be:	00 90 69 01 	lds	r0, 0x0169
    18c2:	02 c0       	rjmp	.+4      	; 0x18c8 <EventHandleEvent+0xa6>
    18c4:	88 0f       	add	r24, r24
    18c6:	99 1f       	adc	r25, r25
    18c8:	0a 94       	dec	r0
    18ca:	e2 f7       	brpl	.-8      	; 0x18c4 <EventHandleEvent+0xa2>
    18cc:	90 91 76 01 	lds	r25, 0x0176
    18d0:	89 2b       	or	r24, r25
    18d2:	80 93 76 01 	sts	0x0176, r24
			CANAddSendData(&dashboard_50_tx);
    18d6:	86 e1       	ldi	r24, 0x16	; 22
    18d8:	91 e0       	ldi	r25, 0x01	; 1
    18da:	0e 94 f5 01 	call	0x3ea	; 0x3ea <CANAddSendData>
			led_port[LED_ID_RECUP]&=~((0x01)<<led_pins[LED_ID_RECUP]);
    18de:	00 90 69 01 	lds	r0, 0x0169
    18e2:	02 c0       	rjmp	.+4      	; 0x18e8 <EventHandleEvent+0xc6>
    18e4:	cc 0f       	add	r28, r28
    18e6:	dd 1f       	adc	r29, r29
    18e8:	0a 94       	dec	r0
    18ea:	e2 f7       	brpl	.-8      	; 0x18e4 <EventHandleEvent+0xc2>
    18ec:	c0 95       	com	r28
    18ee:	80 91 76 01 	lds	r24, 0x0176
    18f2:	c8 23       	and	r28, r24
    18f4:	c0 93 76 01 	sts	0x0176, r28
    18f8:	12 c0       	rjmp	.+36     	; 0x191e <EventHandleEvent+0xfc>
		case EVENT_10KHZ:
			/* Multiplex */
			
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    18fa:	0e 94 45 02 	call	0x48a	; 0x48a <CANAbortCMD>
    18fe:	0f c0       	rjmp	.+30     	; 0x191e <EventHandleEvent+0xfc>
		break;
		case EVENT_CANTX:
			if(CANGetCurrentTx()==&dashboard_200_tx){//ErrorCode gesendet
    1900:	0e 94 1c 02 	call	0x438	; 0x438 <CANGetCurrentTx>
    1904:	21 e0       	ldi	r18, 0x01	; 1
    1906:	8e 32       	cpi	r24, 0x2E	; 46
    1908:	92 07       	cpc	r25, r18
    190a:	11 f4       	brne	.+4      	; 0x1910 <EventHandleEvent+0xee>
				ClearErrors();
    190c:	0e 94 da 0b 	call	0x17b4	; 0x17b4 <ClearErrors>
			}
			CANSendNext();
    1910:	0e 94 26 02 	call	0x44c	; 0x44c <CANSendNext>
    1914:	04 c0       	rjmp	.+8      	; 0x191e <EventHandleEvent+0xfc>
		break;
			case EVENT_CANRX:
			CANGetData(&dashboard_rx);
    1916:	86 e4       	ldi	r24, 0x46	; 70
    1918:	91 e0       	ldi	r25, 0x01	; 1
    191a:	0e 94 b0 01 	call	0x360	; 0x360 <CANGetData>


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
		Dashboard();		
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    191e:	80 91 e2 01 	lds	r24, 0x01E2
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	01 96       	adiw	r24, 0x01	; 1
    1926:	60 e1       	ldi	r22, 0x10	; 16
    1928:	70 e0       	ldi	r23, 0x00	; 0
    192a:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <__divmodhi4>
    192e:	80 93 e2 01 	sts	0x01E2, r24
	}
}
    1932:	df 91       	pop	r29
    1934:	cf 91       	pop	r28
    1936:	08 95       	ret

00001938 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    1938:	8c 30       	cpi	r24, 0x0C	; 12
    193a:	90 f4       	brcc	.+36     	; 0x1960 <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	fc 01       	movw	r30, r24
    1940:	e1 59       	subi	r30, 0x91	; 145
    1942:	fe 4f       	sbci	r31, 0xFE	; 254
    1944:	dc 01       	movw	r26, r24
    1946:	ae 59       	subi	r26, 0x9E	; 158
    1948:	be 4f       	sbci	r27, 0xFE	; 254
    194a:	81 e0       	ldi	r24, 0x01	; 1
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	0c 90       	ld	r0, X
    1950:	02 c0       	rjmp	.+4      	; 0x1956 <led_set+0x1e>
    1952:	88 0f       	add	r24, r24
    1954:	99 1f       	adc	r25, r25
    1956:	0a 94       	dec	r0
    1958:	e2 f7       	brpl	.-8      	; 0x1952 <led_set+0x1a>
    195a:	90 81       	ld	r25, Z
    195c:	89 2b       	or	r24, r25
    195e:	80 83       	st	Z, r24
    1960:	08 95       	ret

00001962 <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	fc 01       	movw	r30, r24
    1966:	e1 59       	subi	r30, 0x91	; 145
    1968:	fe 4f       	sbci	r31, 0xFE	; 254
    196a:	dc 01       	movw	r26, r24
    196c:	ae 59       	subi	r26, 0x9E	; 158
    196e:	be 4f       	sbci	r27, 0xFE	; 254
    1970:	81 e0       	ldi	r24, 0x01	; 1
    1972:	90 e0       	ldi	r25, 0x00	; 0
    1974:	0c 90       	ld	r0, X
    1976:	02 c0       	rjmp	.+4      	; 0x197c <led_clear+0x1a>
    1978:	88 0f       	add	r24, r24
    197a:	99 1f       	adc	r25, r25
    197c:	0a 94       	dec	r0
    197e:	e2 f7       	brpl	.-8      	; 0x1978 <led_clear+0x16>
    1980:	80 95       	com	r24
    1982:	90 81       	ld	r25, Z
    1984:	89 23       	and	r24, r25
    1986:	80 83       	st	Z, r24
}
    1988:	08 95       	ret

0000198a <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    198a:	ef 92       	push	r14
    198c:	ff 92       	push	r15
    198e:	0f 93       	push	r16
    1990:	1f 93       	push	r17
    1992:	cf 93       	push	r28
    1994:	df 93       	push	r29
    1996:	7c 01       	movw	r14, r24
    1998:	c0 e0       	ldi	r28, 0x00	; 0
    199a:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    199c:	01 e0       	ldi	r16, 0x01	; 1
    199e:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    19a0:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    19a2:	98 01       	movw	r18, r16
    19a4:	0c 2e       	mov	r0, r28
    19a6:	02 c0       	rjmp	.+4      	; 0x19ac <led_state_set+0x22>
    19a8:	22 0f       	add	r18, r18
    19aa:	33 1f       	adc	r19, r19
    19ac:	0a 94       	dec	r0
    19ae:	e2 f7       	brpl	.-8      	; 0x19a8 <led_state_set+0x1e>
    19b0:	2e 21       	and	r18, r14
    19b2:	3f 21       	and	r19, r15
    19b4:	21 15       	cp	r18, r1
    19b6:	31 05       	cpc	r19, r1
    19b8:	11 f0       	breq	.+4      	; 0x19be <led_state_set+0x34>
			led_set(i);
    19ba:	0e 94 9c 0c 	call	0x1938	; 0x1938 <led_set>
    19be:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    19c0:	cb 30       	cpi	r28, 0x0B	; 11
    19c2:	d1 05       	cpc	r29, r1
    19c4:	69 f7       	brne	.-38     	; 0x19a0 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    19c6:	df 91       	pop	r29
    19c8:	cf 91       	pop	r28
    19ca:	1f 91       	pop	r17
    19cc:	0f 91       	pop	r16
    19ce:	ff 90       	pop	r15
    19d0:	ef 90       	pop	r14
    19d2:	08 95       	ret

000019d4 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    19d4:	cf 93       	push	r28
    19d6:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    19d8:	22 e6       	ldi	r18, 0x62	; 98
    19da:	31 e0       	ldi	r19, 0x01	; 1
    19dc:	41 e0       	ldi	r20, 0x01	; 1
    19de:	40 93 62 01 	sts	0x0162, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    19e2:	40 93 67 01 	sts	0x0167, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    19e6:	92 e0       	ldi	r25, 0x02	; 2
    19e8:	90 93 68 01 	sts	0x0168, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    19ec:	63 e0       	ldi	r22, 0x03	; 3
    19ee:	60 93 69 01 	sts	0x0169, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    19f2:	84 e0       	ldi	r24, 0x04	; 4
    19f4:	80 93 6a 01 	sts	0x016A, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    19f8:	90 93 6b 01 	sts	0x016B, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    19fc:	80 93 63 01 	sts	0x0163, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    1a00:	10 92 64 01 	sts	0x0164, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    1a04:	10 92 66 01 	sts	0x0166, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    1a08:	10 92 65 01 	sts	0x0165, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    1a0c:	57 e0       	ldi	r21, 0x07	; 7
    1a0e:	50 93 6c 01 	sts	0x016C, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    1a12:	40 93 7a 01 	sts	0x017A, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    1a16:	40 93 7f 01 	sts	0x017F, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    1a1a:	90 93 80 01 	sts	0x0180, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    1a1e:	60 93 81 01 	sts	0x0181, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    1a22:	80 93 82 01 	sts	0x0182, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    1a26:	90 93 83 01 	sts	0x0183, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1a2a:	80 93 7b 01 	sts	0x017B, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    1a2e:	10 92 7c 01 	sts	0x017C, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    1a32:	10 92 7e 01 	sts	0x017E, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    1a36:	10 92 7d 01 	sts	0x017D, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    1a3a:	50 93 84 01 	sts	0x0184, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    1a3e:	40 93 6f 01 	sts	0x016F, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    1a42:	40 93 74 01 	sts	0x0174, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    1a46:	90 93 75 01 	sts	0x0175, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    1a4a:	60 93 76 01 	sts	0x0176, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    1a4e:	80 93 77 01 	sts	0x0177, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    1a52:	90 93 78 01 	sts	0x0178, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1a56:	80 93 70 01 	sts	0x0170, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    1a5a:	10 92 71 01 	sts	0x0171, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    1a5e:	10 92 73 01 	sts	0x0173, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    1a62:	10 92 72 01 	sts	0x0172, r1
	led_port[LED_ID_START]=LED_PIN_START;
    1a66:	50 93 79 01 	sts	0x0179, r21
    1a6a:	f9 01       	movw	r30, r18
    1a6c:	aa e7       	ldi	r26, 0x7A	; 122
    1a6e:	b1 e0       	ldi	r27, 0x01	; 1
    1a70:	cf e6       	ldi	r28, 0x6F	; 111
    1a72:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1a74:	25 5f       	subi	r18, 0xF5	; 245
    1a76:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    1a78:	41 e0       	ldi	r20, 0x01	; 1
    1a7a:	50 e0       	ldi	r21, 0x00	; 0
    1a7c:	ca 01       	movw	r24, r20
    1a7e:	01 90       	ld	r0, Z+
    1a80:	02 c0       	rjmp	.+4      	; 0x1a86 <led_init+0xb2>
    1a82:	88 0f       	add	r24, r24
    1a84:	99 1f       	adc	r25, r25
    1a86:	0a 94       	dec	r0
    1a88:	e2 f7       	brpl	.-8      	; 0x1a82 <led_init+0xae>
    1a8a:	9c 91       	ld	r25, X
    1a8c:	98 2b       	or	r25, r24
    1a8e:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    1a90:	98 81       	ld	r25, Y
    1a92:	89 2b       	or	r24, r25
    1a94:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    1a96:	e2 17       	cp	r30, r18
    1a98:	f3 07       	cpc	r31, r19
    1a9a:	81 f7       	brne	.-32     	; 0x1a7c <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    1a9c:	8f ef       	ldi	r24, 0xFF	; 255
    1a9e:	9f ef       	ldi	r25, 0xFF	; 255
    1aa0:	90 93 6e 01 	sts	0x016E, r25
    1aa4:	80 93 6d 01 	sts	0x016D, r24
	led_state_set(led_state);
    1aa8:	0e 94 c5 0c 	call	0x198a	; 0x198a <led_state_set>
	
}
    1aac:	df 91       	pop	r29
    1aae:	cf 91       	pop	r28
    1ab0:	08 95       	ret

00001ab2 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    1ab2:	28 2f       	mov	r18, r24
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    1ab6:	f9 01       	movw	r30, r18
    1ab8:	ee 59       	subi	r30, 0x9E	; 158
    1aba:	fe 4f       	sbci	r31, 0xFE	; 254
    1abc:	81 e0       	ldi	r24, 0x01	; 1
    1abe:	90 e0       	ldi	r25, 0x00	; 0
    1ac0:	00 80       	ld	r0, Z
    1ac2:	02 c0       	rjmp	.+4      	; 0x1ac8 <led_is_set+0x16>
    1ac4:	88 0f       	add	r24, r24
    1ac6:	99 1f       	adc	r25, r25
    1ac8:	0a 94       	dec	r0
    1aca:	e2 f7       	brpl	.-8      	; 0x1ac4 <led_is_set+0x12>
    1acc:	21 59       	subi	r18, 0x91	; 145
    1ace:	3e 4f       	sbci	r19, 0xFE	; 254
    1ad0:	f9 01       	movw	r30, r18
    1ad2:	90 81       	ld	r25, Z
}
    1ad4:	89 23       	and	r24, r25
    1ad6:	08 95       	ret

00001ad8 <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    1ad8:	0f 93       	push	r16
    1ada:	1f 93       	push	r17
    1adc:	cf 93       	push	r28
    1ade:	df 93       	push	r29
    1ae0:	c0 e0       	ldi	r28, 0x00	; 0
    1ae2:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1ae4:	8c 2f       	mov	r24, r28
    1ae6:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <led_is_set>
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	0c 2e       	mov	r0, r28
    1aee:	02 c0       	rjmp	.+4      	; 0x1af4 <led_state_return+0x1c>
    1af0:	88 0f       	add	r24, r24
    1af2:	99 1f       	adc	r25, r25
    1af4:	0a 94       	dec	r0
    1af6:	e2 f7       	brpl	.-8      	; 0x1af0 <led_state_return+0x18>
    1af8:	08 2b       	or	r16, r24
    1afa:	19 2b       	or	r17, r25
    1afc:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    1afe:	cb 30       	cpi	r28, 0x0B	; 11
    1b00:	d1 05       	cpc	r29, r1
    1b02:	81 f7       	brne	.-32     	; 0x1ae4 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1b04:	80 2f       	mov	r24, r16
    1b06:	91 2f       	mov	r25, r17
    1b08:	df 91       	pop	r29
    1b0a:	cf 91       	pop	r28
    1b0c:	1f 91       	pop	r17
    1b0e:	0f 91       	pop	r16
    1b10:	08 95       	ret

00001b12 <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    1b12:	cf 93       	push	r28
    1b14:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1b16:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <led_is_set>
    1b1a:	88 23       	and	r24, r24
    1b1c:	21 f0       	breq	.+8      	; 0x1b26 <led_toggle+0x14>
		led_clear(led_id);
    1b1e:	8c 2f       	mov	r24, r28
    1b20:	0e 94 b1 0c 	call	0x1962	; 0x1962 <led_clear>
    1b24:	03 c0       	rjmp	.+6      	; 0x1b2c <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1b26:	8c 2f       	mov	r24, r28
    1b28:	0e 94 9c 0c 	call	0x1938	; 0x1938 <led_set>
	}
	
}
    1b2c:	cf 91       	pop	r28
    1b2e:	08 95       	ret

00001b30 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1b30:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1b32:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1b34:	87 b1       	in	r24, 0x07	; 7
    1b36:	80 76       	andi	r24, 0x60	; 96
    1b38:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1b3a:	8f ef       	ldi	r24, 0xFF	; 255
    1b3c:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1b3e:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1b40:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1b42:	93 b3       	in	r25, 0x13	; 19
    1b44:	90 7e       	andi	r25, 0xE0	; 224
    1b46:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1b48:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1b4a:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1b4c:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1b4e:	9b b1       	in	r25, 0x0b	; 11
    1b50:	9f 69       	ori	r25, 0x9F	; 159
    1b52:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1b54:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1b56:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1b58:	84 b3       	in	r24, 0x14	; 20
    1b5a:	8f 61       	ori	r24, 0x1F	; 31
    1b5c:	84 bb       	out	0x14, r24	; 20
	
}
    1b5e:	08 95       	ret

00001b60 <main_init>:


void main_init(){


	ports_init();
    1b60:	0e 94 98 0d 	call	0x1b30	; 0x1b30 <ports_init>
	
	CANInit();
    1b64:	0e 94 76 01 	call	0x2ec	; 0x2ec <CANInit>

	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1b68:	82 e0       	ldi	r24, 0x02	; 2
    1b6a:	60 e0       	ldi	r22, 0x00	; 0
    1b6c:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <Timer1_init>
	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
	#endif

	#if HAS_200HZ
	TIMER_Timer1_OCR1A_on();
    1b70:	0e 94 40 0f 	call	0x1e80	; 0x1e80 <TIMER_Timer1_OCR1A_on>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
    1b74:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <TIMER_Timer1_OCR1C_on>
	PORTF=0x00;
	ADInit(MCM_ADC_PRESCALER, TRUE);
	#endif

	#if HAS_BUZZER
	buzzer_init();
    1b78:	0e 94 0b 01 	call	0x216	; 0x216 <buzzer_init>
	#endif
	
	#if HAS_LEDS
	led_init();
    1b7c:	0e 94 ea 0c 	call	0x19d4	; 0x19d4 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    1b80:	0e 94 aa 00 	call	0x154	; 0x154 <button_init>
	#endif
	
	InitWDT();
    1b84:	0e 94 e1 0f 	call	0x1fc2	; 0x1fc2 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	
		
}
    1b8e:	08 95       	ret

00001b90 <main_deinit>:

void main_deinit(){
	
}
    1b90:	08 95       	ret

00001b92 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    1b92:	1f 92       	push	r1
    1b94:	0f 92       	push	r0
    1b96:	0f b6       	in	r0, 0x3f	; 63
    1b98:	0f 92       	push	r0
    1b9a:	11 24       	eor	r1, r1
	return;
}
    1b9c:	0f 90       	pop	r0
    1b9e:	0f be       	out	0x3f, r0	; 63
    1ba0:	0f 90       	pop	r0
    1ba2:	1f 90       	pop	r1
    1ba4:	18 95       	reti

00001ba6 <__vector_17>:

ISR(TIMER0_OVF_vect){
    1ba6:	1f 92       	push	r1
    1ba8:	0f 92       	push	r0
    1baa:	0f b6       	in	r0, 0x3f	; 63
    1bac:	0f 92       	push	r0
    1bae:	0b b6       	in	r0, 0x3b	; 59
    1bb0:	0f 92       	push	r0
    1bb2:	11 24       	eor	r1, r1
    1bb4:	2f 93       	push	r18
    1bb6:	3f 93       	push	r19
    1bb8:	4f 93       	push	r20
    1bba:	5f 93       	push	r21
    1bbc:	6f 93       	push	r22
    1bbe:	7f 93       	push	r23
    1bc0:	8f 93       	push	r24
    1bc2:	9f 93       	push	r25
    1bc4:	af 93       	push	r26
    1bc6:	bf 93       	push	r27
    1bc8:	ef 93       	push	r30
    1bca:	ff 93       	push	r31
	EventAddEvent(EVENT_PWM);
    1bcc:	87 e0       	ldi	r24, 0x07	; 7
    1bce:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1bd2:	ff 91       	pop	r31
    1bd4:	ef 91       	pop	r30
    1bd6:	bf 91       	pop	r27
    1bd8:	af 91       	pop	r26
    1bda:	9f 91       	pop	r25
    1bdc:	8f 91       	pop	r24
    1bde:	7f 91       	pop	r23
    1be0:	6f 91       	pop	r22
    1be2:	5f 91       	pop	r21
    1be4:	4f 91       	pop	r20
    1be6:	3f 91       	pop	r19
    1be8:	2f 91       	pop	r18
    1bea:	0f 90       	pop	r0
    1bec:	0b be       	out	0x3b, r0	; 59
    1bee:	0f 90       	pop	r0
    1bf0:	0f be       	out	0x3f, r0	; 63
    1bf2:	0f 90       	pop	r0
    1bf4:	1f 90       	pop	r1
    1bf6:	18 95       	reti

00001bf8 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1bf8:	1f 92       	push	r1
    1bfa:	0f 92       	push	r0
    1bfc:	0f b6       	in	r0, 0x3f	; 63
    1bfe:	0f 92       	push	r0
    1c00:	0b b6       	in	r0, 0x3b	; 59
    1c02:	0f 92       	push	r0
    1c04:	11 24       	eor	r1, r1
    1c06:	2f 93       	push	r18
    1c08:	3f 93       	push	r19
    1c0a:	4f 93       	push	r20
    1c0c:	5f 93       	push	r21
    1c0e:	6f 93       	push	r22
    1c10:	7f 93       	push	r23
    1c12:	8f 93       	push	r24
    1c14:	9f 93       	push	r25
    1c16:	af 93       	push	r26
    1c18:	bf 93       	push	r27
    1c1a:	ef 93       	push	r30
    1c1c:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1c1e:	e8 e8       	ldi	r30, 0x88	; 136
    1c20:	f0 e0       	ldi	r31, 0x00	; 0
    1c22:	80 81       	ld	r24, Z
    1c24:	91 81       	ldd	r25, Z+1	; 0x01
    1c26:	84 5b       	subi	r24, 0xB4	; 180
    1c28:	92 4e       	sbci	r25, 0xE2	; 226
    1c2a:	91 83       	std	Z+1, r25	; 0x01
    1c2c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1c2e:	81 e0       	ldi	r24, 0x01	; 1
    1c30:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1c34:	ff 91       	pop	r31
    1c36:	ef 91       	pop	r30
    1c38:	bf 91       	pop	r27
    1c3a:	af 91       	pop	r26
    1c3c:	9f 91       	pop	r25
    1c3e:	8f 91       	pop	r24
    1c40:	7f 91       	pop	r23
    1c42:	6f 91       	pop	r22
    1c44:	5f 91       	pop	r21
    1c46:	4f 91       	pop	r20
    1c48:	3f 91       	pop	r19
    1c4a:	2f 91       	pop	r18
    1c4c:	0f 90       	pop	r0
    1c4e:	0b be       	out	0x3b, r0	; 59
    1c50:	0f 90       	pop	r0
    1c52:	0f be       	out	0x3f, r0	; 63
    1c54:	0f 90       	pop	r0
    1c56:	1f 90       	pop	r1
    1c58:	18 95       	reti

00001c5a <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1c5a:	1f 92       	push	r1
    1c5c:	0f 92       	push	r0
    1c5e:	0f b6       	in	r0, 0x3f	; 63
    1c60:	0f 92       	push	r0
    1c62:	0b b6       	in	r0, 0x3b	; 59
    1c64:	0f 92       	push	r0
    1c66:	11 24       	eor	r1, r1
    1c68:	2f 93       	push	r18
    1c6a:	3f 93       	push	r19
    1c6c:	4f 93       	push	r20
    1c6e:	5f 93       	push	r21
    1c70:	6f 93       	push	r22
    1c72:	7f 93       	push	r23
    1c74:	8f 93       	push	r24
    1c76:	9f 93       	push	r25
    1c78:	af 93       	push	r26
    1c7a:	bf 93       	push	r27
    1c7c:	ef 93       	push	r30
    1c7e:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1c80:	ea e8       	ldi	r30, 0x8A	; 138
    1c82:	f0 e0       	ldi	r31, 0x00	; 0
    1c84:	80 81       	ld	r24, Z
    1c86:	91 81       	ldd	r25, Z+1	; 0x01
    1c88:	88 56       	subi	r24, 0x68	; 104
    1c8a:	95 4c       	sbci	r25, 0xC5	; 197
    1c8c:	91 83       	std	Z+1, r25	; 0x01
    1c8e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1c90:	82 e0       	ldi	r24, 0x02	; 2
    1c92:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1c96:	ff 91       	pop	r31
    1c98:	ef 91       	pop	r30
    1c9a:	bf 91       	pop	r27
    1c9c:	af 91       	pop	r26
    1c9e:	9f 91       	pop	r25
    1ca0:	8f 91       	pop	r24
    1ca2:	7f 91       	pop	r23
    1ca4:	6f 91       	pop	r22
    1ca6:	5f 91       	pop	r21
    1ca8:	4f 91       	pop	r20
    1caa:	3f 91       	pop	r19
    1cac:	2f 91       	pop	r18
    1cae:	0f 90       	pop	r0
    1cb0:	0b be       	out	0x3b, r0	; 59
    1cb2:	0f 90       	pop	r0
    1cb4:	0f be       	out	0x3f, r0	; 63
    1cb6:	0f 90       	pop	r0
    1cb8:	1f 90       	pop	r1
    1cba:	18 95       	reti

00001cbc <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1cbc:	1f 92       	push	r1
    1cbe:	0f 92       	push	r0
    1cc0:	0f b6       	in	r0, 0x3f	; 63
    1cc2:	0f 92       	push	r0
    1cc4:	0b b6       	in	r0, 0x3b	; 59
    1cc6:	0f 92       	push	r0
    1cc8:	11 24       	eor	r1, r1
    1cca:	2f 93       	push	r18
    1ccc:	3f 93       	push	r19
    1cce:	4f 93       	push	r20
    1cd0:	5f 93       	push	r21
    1cd2:	6f 93       	push	r22
    1cd4:	7f 93       	push	r23
    1cd6:	8f 93       	push	r24
    1cd8:	9f 93       	push	r25
    1cda:	af 93       	push	r26
    1cdc:	bf 93       	push	r27
    1cde:	ef 93       	push	r30
    1ce0:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1ce2:	ec e8       	ldi	r30, 0x8C	; 140
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	80 81       	ld	r24, Z
    1ce8:	91 81       	ldd	r25, Z+1	; 0x01
    1cea:	80 5d       	subi	r24, 0xD0	; 208
    1cec:	9a 48       	sbci	r25, 0x8A	; 138
    1cee:	91 83       	std	Z+1, r25	; 0x01
    1cf0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1cf2:	83 e0       	ldi	r24, 0x03	; 3
    1cf4:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1cf8:	ff 91       	pop	r31
    1cfa:	ef 91       	pop	r30
    1cfc:	bf 91       	pop	r27
    1cfe:	af 91       	pop	r26
    1d00:	9f 91       	pop	r25
    1d02:	8f 91       	pop	r24
    1d04:	7f 91       	pop	r23
    1d06:	6f 91       	pop	r22
    1d08:	5f 91       	pop	r21
    1d0a:	4f 91       	pop	r20
    1d0c:	3f 91       	pop	r19
    1d0e:	2f 91       	pop	r18
    1d10:	0f 90       	pop	r0
    1d12:	0b be       	out	0x3b, r0	; 59
    1d14:	0f 90       	pop	r0
    1d16:	0f be       	out	0x3f, r0	; 63
    1d18:	0f 90       	pop	r0
    1d1a:	1f 90       	pop	r1
    1d1c:	18 95       	reti

00001d1e <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1d1e:	1f 92       	push	r1
    1d20:	0f 92       	push	r0
    1d22:	0f b6       	in	r0, 0x3f	; 63
    1d24:	0f 92       	push	r0
    1d26:	0b b6       	in	r0, 0x3b	; 59
    1d28:	0f 92       	push	r0
    1d2a:	11 24       	eor	r1, r1
    1d2c:	2f 93       	push	r18
    1d2e:	3f 93       	push	r19
    1d30:	4f 93       	push	r20
    1d32:	5f 93       	push	r21
    1d34:	6f 93       	push	r22
    1d36:	7f 93       	push	r23
    1d38:	8f 93       	push	r24
    1d3a:	9f 93       	push	r25
    1d3c:	af 93       	push	r26
    1d3e:	bf 93       	push	r27
    1d40:	ef 93       	push	r30
    1d42:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1d44:	e8 e9       	ldi	r30, 0x98	; 152
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	80 81       	ld	r24, Z
    1d4a:	91 81       	ldd	r25, Z+1	; 0x01
    1d4c:	82 5c       	subi	r24, 0xC2	; 194
    1d4e:	96 4b       	sbci	r25, 0xB6	; 182
    1d50:	91 83       	std	Z+1, r25	; 0x01
    1d52:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1d54:	84 e0       	ldi	r24, 0x04	; 4
    1d56:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1d5a:	ff 91       	pop	r31
    1d5c:	ef 91       	pop	r30
    1d5e:	bf 91       	pop	r27
    1d60:	af 91       	pop	r26
    1d62:	9f 91       	pop	r25
    1d64:	8f 91       	pop	r24
    1d66:	7f 91       	pop	r23
    1d68:	6f 91       	pop	r22
    1d6a:	5f 91       	pop	r21
    1d6c:	4f 91       	pop	r20
    1d6e:	3f 91       	pop	r19
    1d70:	2f 91       	pop	r18
    1d72:	0f 90       	pop	r0
    1d74:	0b be       	out	0x3b, r0	; 59
    1d76:	0f 90       	pop	r0
    1d78:	0f be       	out	0x3f, r0	; 63
    1d7a:	0f 90       	pop	r0
    1d7c:	1f 90       	pop	r1
    1d7e:	18 95       	reti

00001d80 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1d80:	1f 92       	push	r1
    1d82:	0f 92       	push	r0
    1d84:	0f b6       	in	r0, 0x3f	; 63
    1d86:	0f 92       	push	r0
    1d88:	0b b6       	in	r0, 0x3b	; 59
    1d8a:	0f 92       	push	r0
    1d8c:	11 24       	eor	r1, r1
    1d8e:	2f 93       	push	r18
    1d90:	3f 93       	push	r19
    1d92:	4f 93       	push	r20
    1d94:	5f 93       	push	r21
    1d96:	6f 93       	push	r22
    1d98:	7f 93       	push	r23
    1d9a:	8f 93       	push	r24
    1d9c:	9f 93       	push	r25
    1d9e:	af 93       	push	r26
    1da0:	bf 93       	push	r27
    1da2:	ef 93       	push	r30
    1da4:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1da6:	ea e9       	ldi	r30, 0x9A	; 154
    1da8:	f0 e0       	ldi	r31, 0x00	; 0
    1daa:	80 81       	ld	r24, Z
    1dac:	91 81       	ldd	r25, Z+1	; 0x01
    1dae:	84 58       	subi	r24, 0x84	; 132
    1db0:	9d 46       	sbci	r25, 0x6D	; 109
    1db2:	91 83       	std	Z+1, r25	; 0x01
    1db4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1db6:	85 e0       	ldi	r24, 0x05	; 5
    1db8:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1dbc:	ff 91       	pop	r31
    1dbe:	ef 91       	pop	r30
    1dc0:	bf 91       	pop	r27
    1dc2:	af 91       	pop	r26
    1dc4:	9f 91       	pop	r25
    1dc6:	8f 91       	pop	r24
    1dc8:	7f 91       	pop	r23
    1dca:	6f 91       	pop	r22
    1dcc:	5f 91       	pop	r21
    1dce:	4f 91       	pop	r20
    1dd0:	3f 91       	pop	r19
    1dd2:	2f 91       	pop	r18
    1dd4:	0f 90       	pop	r0
    1dd6:	0b be       	out	0x3b, r0	; 59
    1dd8:	0f 90       	pop	r0
    1dda:	0f be       	out	0x3f, r0	; 63
    1ddc:	0f 90       	pop	r0
    1dde:	1f 90       	pop	r1
    1de0:	18 95       	reti

00001de2 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1de2:	1f 92       	push	r1
    1de4:	0f 92       	push	r0
    1de6:	0f b6       	in	r0, 0x3f	; 63
    1de8:	0f 92       	push	r0
    1dea:	0b b6       	in	r0, 0x3b	; 59
    1dec:	0f 92       	push	r0
    1dee:	11 24       	eor	r1, r1
    1df0:	2f 93       	push	r18
    1df2:	3f 93       	push	r19
    1df4:	4f 93       	push	r20
    1df6:	5f 93       	push	r21
    1df8:	6f 93       	push	r22
    1dfa:	7f 93       	push	r23
    1dfc:	8f 93       	push	r24
    1dfe:	9f 93       	push	r25
    1e00:	af 93       	push	r26
    1e02:	bf 93       	push	r27
    1e04:	ef 93       	push	r30
    1e06:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1e08:	ec e9       	ldi	r30, 0x9C	; 156
    1e0a:	f0 e0       	ldi	r31, 0x00	; 0
    1e0c:	80 81       	ld	r24, Z
    1e0e:	91 81       	ldd	r25, Z+1	; 0x01
    1e10:	80 5e       	subi	r24, 0xE0	; 224
    1e12:	98 44       	sbci	r25, 0x48	; 72
    1e14:	91 83       	std	Z+1, r25	; 0x01
    1e16:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1e18:	86 e0       	ldi	r24, 0x06	; 6
    1e1a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <EventAddEvent>
	return;
}
    1e1e:	ff 91       	pop	r31
    1e20:	ef 91       	pop	r30
    1e22:	bf 91       	pop	r27
    1e24:	af 91       	pop	r26
    1e26:	9f 91       	pop	r25
    1e28:	8f 91       	pop	r24
    1e2a:	7f 91       	pop	r23
    1e2c:	6f 91       	pop	r22
    1e2e:	5f 91       	pop	r21
    1e30:	4f 91       	pop	r20
    1e32:	3f 91       	pop	r19
    1e34:	2f 91       	pop	r18
    1e36:	0f 90       	pop	r0
    1e38:	0b be       	out	0x3b, r0	; 59
    1e3a:	0f 90       	pop	r0
    1e3c:	0f be       	out	0x3f, r0	; 63
    1e3e:	0f 90       	pop	r0
    1e40:	1f 90       	pop	r1
    1e42:	18 95       	reti

00001e44 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1e44:	1f 92       	push	r1
    1e46:	0f 92       	push	r0
    1e48:	0f b6       	in	r0, 0x3f	; 63
    1e4a:	0f 92       	push	r0
    1e4c:	11 24       	eor	r1, r1
    1e4e:	0f 90       	pop	r0
    1e50:	0f be       	out	0x3f, r0	; 63
    1e52:	0f 90       	pop	r0
    1e54:	1f 90       	pop	r1
    1e56:	18 95       	reti

00001e58 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1e58:	1f 92       	push	r1
    1e5a:	0f 92       	push	r0
    1e5c:	0f b6       	in	r0, 0x3f	; 63
    1e5e:	0f 92       	push	r0
    1e60:	11 24       	eor	r1, r1
    1e62:	0f 90       	pop	r0
    1e64:	0f be       	out	0x3f, r0	; 63
    1e66:	0f 90       	pop	r0
    1e68:	1f 90       	pop	r1
    1e6a:	18 95       	reti

00001e6c <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1e6c:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1e70:	60 93 6f 00 	sts	0x006F, r22
}
    1e74:	08 95       	ret

00001e76 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1e76:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow<<TOIE3);
    1e7a:	60 93 71 00 	sts	0x0071, r22
}
    1e7e:	08 95       	ret

00001e80 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1e80:	80 91 84 00 	lds	r24, 0x0084
    1e84:	90 91 85 00 	lds	r25, 0x0085
    1e88:	84 5b       	subi	r24, 0xB4	; 180
    1e8a:	92 4e       	sbci	r25, 0xE2	; 226
    1e8c:	90 93 89 00 	sts	0x0089, r25
    1e90:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1e94:	ef e6       	ldi	r30, 0x6F	; 111
    1e96:	f0 e0       	ldi	r31, 0x00	; 0
    1e98:	80 81       	ld	r24, Z
    1e9a:	82 60       	ori	r24, 0x02	; 2
    1e9c:	80 83       	st	Z, r24
}
    1e9e:	08 95       	ret

00001ea0 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1ea0:	80 91 84 00 	lds	r24, 0x0084
    1ea4:	90 91 85 00 	lds	r25, 0x0085
    1ea8:	88 56       	subi	r24, 0x68	; 104
    1eaa:	95 4c       	sbci	r25, 0xC5	; 197
    1eac:	90 93 8b 00 	sts	0x008B, r25
    1eb0:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1eb4:	ef e6       	ldi	r30, 0x6F	; 111
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	84 60       	ori	r24, 0x04	; 4
    1ebc:	80 83       	st	Z, r24
}
    1ebe:	08 95       	ret

00001ec0 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1ec0:	80 91 84 00 	lds	r24, 0x0084
    1ec4:	90 91 85 00 	lds	r25, 0x0085
    1ec8:	80 5d       	subi	r24, 0xD0	; 208
    1eca:	9a 48       	sbci	r25, 0x8A	; 138
    1ecc:	90 93 8d 00 	sts	0x008D, r25
    1ed0:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1ed4:	ef e6       	ldi	r30, 0x6F	; 111
    1ed6:	f0 e0       	ldi	r31, 0x00	; 0
    1ed8:	80 81       	ld	r24, Z
    1eda:	88 60       	ori	r24, 0x08	; 8
    1edc:	80 83       	st	Z, r24
}
    1ede:	08 95       	ret

00001ee0 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1ee0:	80 91 94 00 	lds	r24, 0x0094
    1ee4:	90 91 95 00 	lds	r25, 0x0095
    1ee8:	82 5c       	subi	r24, 0xC2	; 194
    1eea:	96 4b       	sbci	r25, 0xB6	; 182
    1eec:	90 93 99 00 	sts	0x0099, r25
    1ef0:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1ef4:	e1 e7       	ldi	r30, 0x71	; 113
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	80 81       	ld	r24, Z
    1efa:	82 60       	ori	r24, 0x02	; 2
    1efc:	80 83       	st	Z, r24
}
    1efe:	08 95       	ret

00001f00 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1f00:	80 91 94 00 	lds	r24, 0x0094
    1f04:	90 91 95 00 	lds	r25, 0x0095
    1f08:	84 58       	subi	r24, 0x84	; 132
    1f0a:	9d 46       	sbci	r25, 0x6D	; 109
    1f0c:	90 93 9b 00 	sts	0x009B, r25
    1f10:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1f14:	e1 e7       	ldi	r30, 0x71	; 113
    1f16:	f0 e0       	ldi	r31, 0x00	; 0
    1f18:	80 81       	ld	r24, Z
    1f1a:	84 60       	ori	r24, 0x04	; 4
    1f1c:	80 83       	st	Z, r24
}
    1f1e:	08 95       	ret

00001f20 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1f20:	80 91 94 00 	lds	r24, 0x0094
    1f24:	90 91 95 00 	lds	r25, 0x0095
    1f28:	80 5e       	subi	r24, 0xE0	; 224
    1f2a:	98 44       	sbci	r25, 0x48	; 72
    1f2c:	90 93 9d 00 	sts	0x009D, r25
    1f30:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1f34:	e1 e7       	ldi	r30, 0x71	; 113
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	88 60       	ori	r24, 0x08	; 8
    1f3c:	80 83       	st	Z, r24
}
    1f3e:	08 95       	ret

00001f40 <PWM_init>:

void PWM_init(void){
	pwmVal=0xFF;
    1f40:	8f ef       	ldi	r24, 0xFF	; 255
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	90 93 5f 01 	sts	0x015F, r25
    1f48:	80 93 5e 01 	sts	0x015E, r24
	OCR0A=0xFF;
    1f4c:	8f ef       	ldi	r24, 0xFF	; 255
    1f4e:	87 bd       	out	0x27, r24	; 39
	TCCR0A=0b01111010;
    1f50:	8a e7       	ldi	r24, 0x7A	; 122
    1f52:	84 bd       	out	0x24, r24	; 36
	TIMSK0|=(0<<OCIE0A)|(1<<TOIE0);
    1f54:	ee e6       	ldi	r30, 0x6E	; 110
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	80 81       	ld	r24, Z
    1f5a:	81 60       	ori	r24, 0x01	; 1
    1f5c:	80 83       	st	Z, r24
}
    1f5e:	08 95       	ret

00001f60 <TIMER_SetPWMVal>:

void TIMER_SetPWMVal(U8 pwm){
	delta=((S16)pwm-pwmVal);
    1f60:	68 2f       	mov	r22, r24
    1f62:	70 e0       	ldi	r23, 0x00	; 0
    1f64:	40 91 5e 01 	lds	r20, 0x015E
    1f68:	50 91 5f 01 	lds	r21, 0x015F
    1f6c:	cb 01       	movw	r24, r22
    1f6e:	84 1b       	sub	r24, r20
    1f70:	95 0b       	sbc	r25, r21
	pwmVal=pwmVal+delta/4;
    1f72:	9c 01       	movw	r18, r24
    1f74:	12 f4       	brpl	.+4      	; 0x1f7a <TIMER_SetPWMVal+0x1a>
    1f76:	2d 5f       	subi	r18, 0xFD	; 253
    1f78:	3f 4f       	sbci	r19, 0xFF	; 255
    1f7a:	35 95       	asr	r19
    1f7c:	27 95       	ror	r18
    1f7e:	35 95       	asr	r19
    1f80:	27 95       	ror	r18
    1f82:	24 0f       	add	r18, r20
    1f84:	35 1f       	adc	r19, r21
    1f86:	30 93 5f 01 	sts	0x015F, r19
    1f8a:	20 93 5e 01 	sts	0x015E, r18
	delta=(S16)pwm+delta/2;
    1f8e:	9c 01       	movw	r18, r24
    1f90:	99 23       	and	r25, r25
    1f92:	14 f4       	brge	.+4      	; 0x1f98 <TIMER_SetPWMVal+0x38>
    1f94:	2f 5f       	subi	r18, 0xFF	; 255
    1f96:	3f 4f       	sbci	r19, 0xFF	; 255
    1f98:	35 95       	asr	r19
    1f9a:	27 95       	ror	r18
    1f9c:	62 0f       	add	r22, r18
    1f9e:	73 1f       	adc	r23, r19
    1fa0:	70 93 61 01 	sts	0x0161, r23
    1fa4:	60 93 60 01 	sts	0x0160, r22
	if(delta>255){
    1fa8:	6f 3f       	cpi	r22, 0xFF	; 255
    1faa:	71 05       	cpc	r23, r1
    1fac:	21 f0       	breq	.+8      	; 0x1fb6 <TIMER_SetPWMVal+0x56>
    1fae:	1c f0       	brlt	.+6      	; 0x1fb6 <TIMER_SetPWMVal+0x56>
		OCR0A=255;
    1fb0:	8f ef       	ldi	r24, 0xFF	; 255
    1fb2:	87 bd       	out	0x27, r24	; 39
    1fb4:	08 95       	ret
	}else if(delta<0){
    1fb6:	77 23       	and	r23, r23
    1fb8:	14 f4       	brge	.+4      	; 0x1fbe <TIMER_SetPWMVal+0x5e>
		OCR0A=0;
    1fba:	17 bc       	out	0x27, r1	; 39
    1fbc:	08 95       	ret
	}else{
		OCR0A=delta;
    1fbe:	67 bd       	out	0x27, r22	; 39
    1fc0:	08 95       	ret

00001fc2 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1fc2:	2b e0       	ldi	r18, 0x0B	; 11
    1fc4:	88 e1       	ldi	r24, 0x18	; 24
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	0f b6       	in	r0, 0x3f	; 63
    1fca:	f8 94       	cli
    1fcc:	a8 95       	wdr
    1fce:	80 93 60 00 	sts	0x0060, r24
    1fd2:	0f be       	out	0x3f, r0	; 63
    1fd4:	20 93 60 00 	sts	0x0060, r18
}
    1fd8:	08 95       	ret

00001fda <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1fda:	04 b6       	in	r0, 0x34	; 52
    1fdc:	03 fe       	sbrs	r0, 3
    1fde:	06 c0       	rjmp	.+12     	; 0x1fec <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1fe0:	84 b7       	in	r24, 0x34	; 52
    1fe2:	87 7f       	andi	r24, 0xF7	; 247
    1fe4:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1fe6:	80 e1       	ldi	r24, 0x10	; 16
    1fe8:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <AddError>
	}
}
    1fec:	08 95       	ret

00001fee <__divmodhi4>:
    1fee:	97 fb       	bst	r25, 7
    1ff0:	09 2e       	mov	r0, r25
    1ff2:	07 26       	eor	r0, r23
    1ff4:	0a d0       	rcall	.+20     	; 0x200a <__divmodhi4_neg1>
    1ff6:	77 fd       	sbrc	r23, 7
    1ff8:	04 d0       	rcall	.+8      	; 0x2002 <__divmodhi4_neg2>
    1ffa:	0c d0       	rcall	.+24     	; 0x2014 <__udivmodhi4>
    1ffc:	06 d0       	rcall	.+12     	; 0x200a <__divmodhi4_neg1>
    1ffe:	00 20       	and	r0, r0
    2000:	1a f4       	brpl	.+6      	; 0x2008 <__divmodhi4_exit>

00002002 <__divmodhi4_neg2>:
    2002:	70 95       	com	r23
    2004:	61 95       	neg	r22
    2006:	7f 4f       	sbci	r23, 0xFF	; 255

00002008 <__divmodhi4_exit>:
    2008:	08 95       	ret

0000200a <__divmodhi4_neg1>:
    200a:	f6 f7       	brtc	.-4      	; 0x2008 <__divmodhi4_exit>
    200c:	90 95       	com	r25
    200e:	81 95       	neg	r24
    2010:	9f 4f       	sbci	r25, 0xFF	; 255
    2012:	08 95       	ret

00002014 <__udivmodhi4>:
    2014:	aa 1b       	sub	r26, r26
    2016:	bb 1b       	sub	r27, r27
    2018:	51 e1       	ldi	r21, 0x11	; 17
    201a:	07 c0       	rjmp	.+14     	; 0x202a <__udivmodhi4_ep>

0000201c <__udivmodhi4_loop>:
    201c:	aa 1f       	adc	r26, r26
    201e:	bb 1f       	adc	r27, r27
    2020:	a6 17       	cp	r26, r22
    2022:	b7 07       	cpc	r27, r23
    2024:	10 f0       	brcs	.+4      	; 0x202a <__udivmodhi4_ep>
    2026:	a6 1b       	sub	r26, r22
    2028:	b7 0b       	sbc	r27, r23

0000202a <__udivmodhi4_ep>:
    202a:	88 1f       	adc	r24, r24
    202c:	99 1f       	adc	r25, r25
    202e:	5a 95       	dec	r21
    2030:	a9 f7       	brne	.-22     	; 0x201c <__udivmodhi4_loop>
    2032:	80 95       	com	r24
    2034:	90 95       	com	r25
    2036:	bc 01       	movw	r22, r24
    2038:	cd 01       	movw	r24, r26
    203a:	08 95       	ret

0000203c <_exit>:
    203c:	f8 94       	cli

0000203e <__stop_program>:
    203e:	ff cf       	rjmp	.-2      	; 0x203e <__stop_program>
