{
    "wiring": {
        "qubits": {
            "q0": {
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/2"
                },
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/1"
                }
            },
            "q1": {
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/3"
                },
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/2"
                }
            },
            "q2": {
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/4"
                },
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/3"
                }
            },
            "q3": {
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/5"
                },
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/4"
                }
            },
            "q4": {
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/6"
                },
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/5"
                }
            },
            "q5": {
                "rr": {
                    "opx_input": "#/ports/mw_inputs/con1/1/1",
                    "opx_output": "#/ports/mw_outputs/con1/1/1"
                },
                "xy": {
                    "opx_output": "#/ports/mw_outputs/con1/1/7"
                },
                "z": {
                    "opx_output": "#/ports/analog_outputs/con1/5/6"
                }
            }
        }
    }
}