
Qflow static timing analysis logfile appended on Tue Apr 1 14:34:38 IST 2025
Running vesta static timing analysis
vesta --long noc_top.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "noc_top"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 1653 lines.
Number of paths analyzed:  294

Top 20 maximum delay paths:
Path DFFSR_139/CLK to DFFSR_134/D delay 3186.81 ps
      0.0 ps            clk_bF_buf1:  CLKBUF1_41/Y ->   DFFSR_139/CLK
    859.4 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->     INVX4_1/A
   1155.8 ps                  _840_:     INVX4_1/Y ->   NOR2X1_49/B
   1717.2 ps                  _890_:   NOR2X1_49/Y ->   AOI22X1_1/D
   1927.6 ps                  _776_:   AOI22X1_1/Y ->  NAND3X1_39/C
   2296.1 ps                  _778_:  NAND3X1_39/Y ->  NAND3X1_40/B
   2530.5 ps                  _782_:  NAND3X1_40/Y ->  NAND3X1_43/B
   2695.9 ps                  _791_:  NAND3X1_43/Y ->   AOI22X1_8/D
   2815.3 ps                  _795_:   AOI22X1_8/Y -> OAI21X1_437/B
   2920.4 ps               _765__0_: OAI21X1_437/Y ->   DFFSR_134/D

   clock skew at destination = 65.1016
   setup at destination = 201.278

Path DFFSR_139/CLK to DFFSR_135/D delay 3186.81 ps
      0.0 ps            clk_bF_buf1:  CLKBUF1_41/Y ->   DFFSR_139/CLK
    859.4 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->     INVX4_1/A
   1155.8 ps                  _840_:     INVX4_1/Y ->   NOR2X1_49/B
   1717.2 ps                  _890_:   NOR2X1_49/Y ->   AOI22X1_1/D
   1927.6 ps                  _776_:   AOI22X1_1/Y ->  NAND3X1_39/C
   2296.1 ps                  _778_:  NAND3X1_39/Y ->  NAND3X1_46/B
   2530.5 ps                  _806_:  NAND3X1_46/Y ->  NAND3X1_49/B
   2695.9 ps                  _813_:  NAND3X1_49/Y ->  AOI22X1_16/D
   2815.3 ps                  _817_:  AOI22X1_16/Y -> OAI21X1_439/B
   2920.4 ps               _765__1_: OAI21X1_439/Y ->   DFFSR_135/D

   clock skew at destination = 65.1016
   setup at destination = 201.278

Path DFFSR_139/CLK to DFFSR_133/D delay 3147.18 ps
      0.0 ps            clk_bF_buf1:  CLKBUF1_41/Y ->   DFFSR_139/CLK
    859.4 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1591.4 ps                  _842_:   NOR2X1_41/Y -> NAND2X1_135/B
   1843.7 ps                  _843_: NAND2X1_135/Y ->  NAND3X1_30/C
   2063.1 ps                  _844_:  NAND3X1_30/Y ->   NOR2X1_42/B
   2380.2 ps                  _845_:   NOR2X1_42/Y ->  AOI21X1_11/C
   2528.8 ps                  _827_:  AOI21X1_11/Y -> OAI21X1_441/B
   2670.6 ps                  _830_: OAI21X1_441/Y -> OAI21X1_442/B
   2790.3 ps                  _831_: OAI21X1_442/Y -> OAI21X1_443/C
   2882.5 ps               _766__0_: OAI21X1_443/Y ->   DFFSR_133/D

   clock skew at destination = 65.1016
   setup at destination = 199.611

Path DFFSR_139/CLK to DFFSR_138/D delay 3068.71 ps
      0.0 ps            clk_bF_buf1:  CLKBUF1_41/Y ->   DFFSR_139/CLK
    859.4 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1591.4 ps                  _842_:   NOR2X1_41/Y ->   AOI21X1_5/A
   1794.9 ps                  _870_:   AOI21X1_5/Y -> OAI21X1_427/C
   2132.3 ps                  _871_: OAI21X1_427/Y ->   NOR2X1_45/B
   2406.9 ps                  _872_:   NOR2X1_45/Y ->   NOR2X1_46/A
   2505.6 ps                  _873_:   NOR2X1_46/Y -> OAI21X1_428/C
   2662.8 ps                  _874_: OAI21X1_428/Y ->  XNOR2X1_13/A
   2805.0 ps               _767__0_:  XNOR2X1_13/Y ->   DFFSR_138/D

   clock skew at destination = 65.1016
   setup at destination = 198.561

Path DFFSR_139/CLK to DFFSR_139/D delay 2970.67 ps
      0.0 ps            clk_bF_buf1:  CLKBUF1_41/Y ->   DFFSR_139/CLK
    859.4 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1591.4 ps                  _842_:   NOR2X1_41/Y -> NAND2X1_135/B
   1843.7 ps                  _843_: NAND2X1_135/Y ->  NAND3X1_30/C
   2063.1 ps                  _844_:  NAND3X1_30/Y ->   NOR2X1_42/B
   2380.2 ps                  _845_:   NOR2X1_42/Y ->   INVX1_150/A
   2539.6 ps                  _888_:   INVX1_150/Y -> OAI21X1_433/A
   2674.3 ps                  _895_: OAI21X1_433/Y -> OAI21X1_435/A
   2783.9 ps               _767__1_: OAI21X1_435/Y ->   DFFSR_139/D

   clock skew at destination = 0
   setup at destination = 186.765

Path DFFSR_139/CLK to DFFSR_136/D delay 2757.84 ps
      0.0 ps            clk_bF_buf1:  CLKBUF1_41/Y ->   DFFSR_139/CLK
    859.4 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1591.4 ps                  _842_:   NOR2X1_41/Y ->   AOI21X1_5/A
   1794.9 ps                  _870_:   AOI21X1_5/Y -> OAI21X1_427/C
   2132.3 ps                  _871_: OAI21X1_427/Y ->   OAI22X1_5/D
   2357.8 ps                  _823_:   OAI22X1_5/Y ->   NOR2X1_52/A
   2464.3 ps                  _832_:   NOR2X1_52/Y ->   NOR2X1_53/B
   2545.4 ps                  _769_:   NOR2X1_53/Y ->   DFFSR_136/D

   clock skew at destination = -1.48404
   setup at destination = 213.962

Path DFFSR_101/CLK to DFFSR_37/D delay 2376.19 ps
      0.0 ps                     clk_bF_buf29: CLKBUF1_13/Y ->  DFFSR_101/CLK
    976.1 ps  FIFO_INST_1__fifo_inst_pe_wr_en:  DFFSR_101/Q -> OAI21X1_90/B
   1487.4 ps                            _179_: OAI21X1_90/Y ->   BUFX4_37/A
   1763.0 ps                    _179__bF_buf3:   BUFX4_37/Y ->  MUX2X1_33/S
   1964.0 ps                            _218_:  MUX2X1_33/Y ->  MUX2X1_34/A
   2079.2 ps                         _164__1_:  MUX2X1_34/Y ->   DFFSR_37/D

   clock skew at destination = 94.6381
   setup at destination = 202.363

Path DFFSR_101/CLK to DFFSR_36/D delay 2363.71 ps
      0.0 ps                     clk_bF_buf29:  CLKBUF1_13/Y ->   DFFSR_101/CLK
    976.1 ps  FIFO_INST_1__fifo_inst_pe_wr_en:   DFFSR_101/Q ->  OAI21X1_90/B
   1487.4 ps                            _179_:  OAI21X1_90/Y ->    BUFX4_37/A
   1763.0 ps                    _179__bF_buf3:    BUFX4_37/Y -> OAI21X1_109/C
   1925.0 ps                            _215_: OAI21X1_109/Y ->    XOR2X1_3/A
   2070.4 ps                         _164__0_:    XOR2X1_3/Y ->    DFFSR_36/D

   clock skew at destination = 94.6381
   setup at destination = 198.694

Path DFFSR_129/CLK to DFFSR_75/D delay 2358.78 ps
      0.0 ps                     clk_bF_buf31:  CLKBUF1_11/Y ->   DFFSR_129/CLK
    976.1 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_129/Q -> OAI21X1_268/B
   1487.4 ps                            _505_: OAI21X1_268/Y ->    BUFX4_47/A
   1753.4 ps                    _505__bF_buf2:    BUFX4_47/Y ->   MUX2X1_85/S
   1951.7 ps                            _544_:   MUX2X1_85/Y ->   MUX2X1_86/A
   2066.9 ps                         _490__1_:   MUX2X1_86/Y ->    DFFSR_75/D

   clock skew at destination = 87.9159
   setup at destination = 203.924

Path DFFSR_87/CLK to DFFSR_18/D delay 2358.06 ps
      0.0 ps                     clk_bF_buf18: CLKBUF1_24/Y ->  DFFSR_87/CLK
    976.1 ps  FIFO_INST_0__fifo_inst_pe_wr_en:   DFFSR_87/Q -> OAI21X1_1/B
   1487.4 ps                             _16_:  OAI21X1_1/Y ->  BUFX4_11/A
   1753.4 ps                     _16__bF_buf3:   BUFX4_11/Y ->  MUX2X1_7/S
   1951.7 ps                             _55_:   MUX2X1_7/Y ->  MUX2X1_8/A
   2066.9 ps                           _1__1_:   MUX2X1_8/Y ->  DFFSR_18/D

   clock skew at destination = 88.7614
   setup at destination = 202.362

Path DFFSR_87/CLK to DFFSR_19/D delay 2355.23 ps
      0.0 ps                     clk_bF_buf18: CLKBUF1_24/Y ->   DFFSR_87/CLK
    976.1 ps  FIFO_INST_0__fifo_inst_pe_wr_en:   DFFSR_87/Q ->  OAI21X1_1/B
   1487.4 ps                             _16_:  OAI21X1_1/Y ->   BUFX4_11/A
   1753.4 ps                     _16__bF_buf3:   BUFX4_11/Y ->   AND2X2_1/A
   1887.2 ps                             _60_:   AND2X2_1/Y -> OAI21X1_21/A
   1992.7 ps                             _61_: OAI21X1_21/Y ->  NAND2X1_9/B
   2073.2 ps                           _1__2_:  NAND2X1_9/Y ->   DFFSR_19/D

   clock skew at destination = 88.7614
   setup at destination = 193.257

Path DFFSR_129/CLK to DFFSR_73/D delay 2353.54 ps
      0.0 ps                     clk_bF_buf31:  CLKBUF1_11/Y ->   DFFSR_129/CLK
    976.1 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_129/Q -> OAI21X1_268/B
   1487.4 ps                            _505_: OAI21X1_268/Y ->    BUFX4_46/A
   1769.8 ps                    _505__bF_buf3:    BUFX4_46/Y ->   NOR2X1_40/B
   1915.5 ps                            _647_:   NOR2X1_40/Y ->  XNOR2X1_11/A
   2055.2 ps                         _500__1_:  XNOR2X1_11/Y ->    DFFSR_73/D

   clock skew at destination = 101.233
   setup at destination = 197.144

Path DFFSR_115/CLK to DFFSR_57/D delay 2351.71 ps
      0.0 ps                     clk_bF_buf19:  CLKBUF1_23/Y ->   DFFSR_115/CLK
    976.1 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_115/Q -> OAI21X1_179/B
   1487.4 ps                            _342_: OAI21X1_179/Y ->    BUFX4_95/A
   1761.0 ps                    _342__bF_buf1:    BUFX4_95/Y ->    AND2X2_3/A
   1895.5 ps                            _386_:    AND2X2_3/Y -> OAI21X1_199/A
   2001.0 ps                            _387_: OAI21X1_199/Y ->  NAND2X1_65/B
   2081.5 ps                         _327__2_:  NAND2X1_65/Y ->    DFFSR_57/D

   clock skew at destination = 76.9315
   setup at destination = 193.257

Path DFFSR_87/CLK to DFFSR_17/D delay 2349.82 ps
      0.0 ps                     clk_bF_buf18: CLKBUF1_24/Y ->   DFFSR_87/CLK
    976.1 ps  FIFO_INST_0__fifo_inst_pe_wr_en:   DFFSR_87/Q ->  OAI21X1_1/B
   1487.4 ps                             _16_:  OAI21X1_1/Y ->   BUFX4_11/A
   1753.4 ps                     _16__bF_buf3:   BUFX4_11/Y -> OAI21X1_20/C
   1912.2 ps                             _52_: OAI21X1_20/Y ->   XOR2X1_1/A
   2057.3 ps                           _1__0_:   XOR2X1_1/Y ->   DFFSR_17/D

   clock skew at destination = 95.3564
   setup at destination = 197.131

Path DFFSR_115/CLK to DFFSR_55/D delay 2348.3 ps
      0.0 ps                     clk_bF_buf19:  CLKBUF1_23/Y ->   DFFSR_115/CLK
    976.1 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_115/Q -> OAI21X1_179/B
   1487.4 ps                            _342_: OAI21X1_179/Y ->    BUFX4_95/A
   1761.0 ps                    _342__bF_buf1:    BUFX4_95/Y -> OAI21X1_198/C
   1922.3 ps                            _378_: OAI21X1_198/Y ->    XOR2X1_5/A
   2067.6 ps                         _327__0_:    XOR2X1_5/Y ->    DFFSR_55/D

   clock skew at destination = 83.5264
   setup at destination = 197.131

Path DFFSR_129/CLK to DFFSR_76/D delay 2335.77 ps
      0.0 ps                     clk_bF_buf31:  CLKBUF1_11/Y ->   DFFSR_129/CLK
    976.1 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_129/Q -> OAI21X1_268/B
   1487.4 ps                            _505_: OAI21X1_268/Y ->    BUFX4_47/A
   1753.4 ps                    _505__bF_buf2:    BUFX4_47/Y ->    AND2X2_4/A
   1887.2 ps                            _549_:    AND2X2_4/Y -> OAI21X1_288/A
   1992.7 ps                            _550_: OAI21X1_288/Y ->  NAND2X1_93/B
   2073.2 ps                         _490__2_:  NAND2X1_93/Y ->    DFFSR_76/D

   clock skew at destination = 61.2817
   setup at destination = 201.277

Path DFFSR_115/CLK to DFFSR_56/D delay 2335.5 ps
      0.0 ps                     clk_bF_buf19:  CLKBUF1_23/Y ->   DFFSR_115/CLK
    976.1 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_115/Q -> OAI21X1_179/B
   1487.4 ps                            _342_: OAI21X1_179/Y ->    BUFX4_95/A
   1761.0 ps                    _342__bF_buf1:    BUFX4_95/Y ->   MUX2X1_59/S
   1961.4 ps                            _381_:   MUX2X1_59/Y ->   MUX2X1_60/A
   2076.6 ps                         _327__1_:   MUX2X1_60/Y ->    DFFSR_56/D

   clock skew at destination = 50.2973
   setup at destination = 208.572

Path DFFSR_101/CLK to DFFSR_38/D delay 2331.16 ps
      0.0 ps                     clk_bF_buf29:  CLKBUF1_13/Y ->   DFFSR_101/CLK
    976.1 ps  FIFO_INST_1__fifo_inst_pe_wr_en:   DFFSR_101/Q ->  OAI21X1_90/B
   1487.4 ps                            _179_:  OAI21X1_90/Y ->    BUFX4_37/A
   1763.0 ps                    _179__bF_buf3:    BUFX4_37/Y ->    AND2X2_2/A
   1897.7 ps                            _223_:    AND2X2_2/Y -> OAI21X1_110/A
   2003.2 ps                            _224_: OAI21X1_110/Y ->  NAND2X1_37/B
   2083.7 ps                         _164__2_:  NAND2X1_37/Y ->    DFFSR_38/D

   clock skew at destination = 41.3696
   setup at destination = 206.073

Path DFFSR_129/CLK to DFFSR_74/D delay 2320.15 ps
      0.0 ps                     clk_bF_buf31:  CLKBUF1_11/Y ->   DFFSR_129/CLK
    976.1 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_129/Q -> OAI21X1_268/B
   1487.4 ps                            _505_: OAI21X1_268/Y ->    BUFX4_47/A
   1753.4 ps                    _505__bF_buf2:    BUFX4_47/Y -> OAI21X1_287/C
   1912.2 ps                            _541_: OAI21X1_287/Y ->    XOR2X1_7/A
   2057.3 ps                         _490__0_:    XOR2X1_7/Y ->    DFFSR_74/D

   clock skew at destination = 54.6868
   setup at destination = 208.127

Path DFFSR_87/CLK to DFFSR_16/D delay 2317.14 ps
      0.0 ps                     clk_bF_buf18: CLKBUF1_24/Y ->  DFFSR_87/CLK
    976.1 ps  FIFO_INST_0__fifo_inst_pe_wr_en:   DFFSR_87/Q -> OAI21X1_1/B
   1487.4 ps                             _16_:  OAI21X1_1/Y ->  BUFX4_12/A
   1769.8 ps                     _16__bF_buf2:   BUFX4_12/Y -> NOR2X1_10/B
   1915.5 ps                            _158_:  NOR2X1_10/Y -> XNOR2X1_2/A
   2055.2 ps                          _11__1_:  XNOR2X1_2/Y ->  DFFSR_16/D

   clock skew at destination = 55.405
   setup at destination = 206.578

Computed maximum clock frequency (zero margin) = 313.793 MHz
-----------------------------------------

Number of paths analyzed:  294

Top 20 minimum delay paths:
Path DFFPOSX1_35/CLK to DFFPOSX1_35/D delay 224.674 ps
      0.0 ps                      clk_bF_buf41:   CLKBUF1_1/Y -> DFFPOSX1_35/CLK
    169.6 ps  FIFO_INST_1__fifo_inst_mem_1__4_: DFFPOSX1_35/Q -> OAI21X1_133/C
    258.3 ps                             _252_: OAI21X1_133/Y -> OAI21X1_134/C
    323.2 ps                          _168__4_: OAI21X1_134/Y -> DFFPOSX1_35/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 224.674 ps
      0.0 ps                       clk_bF_buf5:  CLKBUF1_37/Y -> DFFPOSX1_33/CLK
    169.6 ps  FIFO_INST_1__fifo_inst_mem_1__2_: DFFPOSX1_33/Q -> OAI21X1_129/C
    258.3 ps                             _248_: OAI21X1_129/Y -> OAI21X1_130/C
    323.2 ps                          _168__2_: OAI21X1_130/Y -> DFFPOSX1_33/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_31/CLK to DFFPOSX1_31/D delay 224.674 ps
      0.0 ps                      clk_bF_buf29:  CLKBUF1_13/Y -> DFFPOSX1_31/CLK
    169.6 ps  FIFO_INST_1__fifo_inst_mem_1__0_: DFFPOSX1_31/Q -> OAI21X1_125/C
    258.3 ps                             _244_: OAI21X1_125/Y -> OAI21X1_126/C
    323.2 ps                          _168__0_: OAI21X1_126/Y -> DFFPOSX1_31/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_36/CLK to DFFPOSX1_36/D delay 224.674 ps
      0.0 ps                       clk_bF_buf0:  CLKBUF1_42/Y -> DFFPOSX1_36/CLK
    169.6 ps  FIFO_INST_1__fifo_inst_mem_1__5_: DFFPOSX1_36/Q -> OAI21X1_135/C
    258.3 ps                             _254_: OAI21X1_135/Y -> OAI21X1_136/C
    323.2 ps                          _168__5_: OAI21X1_136/Y -> DFFPOSX1_36/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_34/CLK to DFFPOSX1_34/D delay 224.674 ps
      0.0 ps                       clk_bF_buf5:  CLKBUF1_37/Y -> DFFPOSX1_34/CLK
    169.6 ps  FIFO_INST_1__fifo_inst_mem_1__3_: DFFPOSX1_34/Q -> OAI21X1_131/C
    258.3 ps                             _250_: OAI21X1_131/Y -> OAI21X1_132/C
    323.2 ps                          _168__3_: OAI21X1_132/Y -> DFFPOSX1_34/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_32/CLK to DFFPOSX1_32/D delay 224.674 ps
      0.0 ps                       clk_bF_buf0:  CLKBUF1_42/Y -> DFFPOSX1_32/CLK
    169.6 ps  FIFO_INST_1__fifo_inst_mem_1__1_: DFFPOSX1_32/Q -> OAI21X1_127/C
    258.3 ps                             _246_: OAI21X1_127/Y -> OAI21X1_128/C
    323.2 ps                          _168__1_: OAI21X1_128/Y -> DFFPOSX1_32/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_57/CLK to DFFPOSX1_57/D delay 224.674 ps
      0.0 ps                      clk_bF_buf19:  CLKBUF1_23/Y -> DFFPOSX1_57/CLK
    169.6 ps  FIFO_INST_2__fifo_inst_mem_1__2_: DFFPOSX1_57/Q -> OAI21X1_218/C
    258.3 ps                             _411_: OAI21X1_218/Y -> OAI21X1_219/C
    323.2 ps                          _331__2_: OAI21X1_219/Y -> DFFPOSX1_57/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_60/CLK to DFFPOSX1_60/D delay 224.674 ps
      0.0 ps                      clk_bF_buf35:   CLKBUF1_7/Y -> DFFPOSX1_60/CLK
    169.6 ps  FIFO_INST_2__fifo_inst_mem_1__5_: DFFPOSX1_60/Q -> OAI21X1_224/C
    258.3 ps                             _417_: OAI21X1_224/Y -> OAI21X1_225/C
    323.2 ps                          _331__5_: OAI21X1_225/Y -> DFFPOSX1_60/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_55/CLK to DFFPOSX1_55/D delay 224.674 ps
      0.0 ps                      clk_bF_buf36:   CLKBUF1_6/Y -> DFFPOSX1_55/CLK
    169.6 ps  FIFO_INST_2__fifo_inst_mem_1__0_: DFFPOSX1_55/Q -> OAI21X1_214/C
    258.3 ps                             _407_: OAI21X1_214/Y -> OAI21X1_215/C
    323.2 ps                          _331__0_: OAI21X1_215/Y -> DFFPOSX1_55/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_59/CLK to DFFPOSX1_59/D delay 224.674 ps
      0.0 ps                      clk_bF_buf36:   CLKBUF1_6/Y -> DFFPOSX1_59/CLK
    169.6 ps  FIFO_INST_2__fifo_inst_mem_1__4_: DFFPOSX1_59/Q -> OAI21X1_222/C
    258.3 ps                             _415_: OAI21X1_222/Y -> OAI21X1_223/C
    323.2 ps                          _331__4_: OAI21X1_223/Y -> DFFPOSX1_59/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_56/CLK to DFFPOSX1_56/D delay 224.674 ps
      0.0 ps                      clk_bF_buf23:  CLKBUF1_19/Y -> DFFPOSX1_56/CLK
    169.6 ps  FIFO_INST_2__fifo_inst_mem_1__1_: DFFPOSX1_56/Q -> OAI21X1_216/C
    258.3 ps                             _409_: OAI21X1_216/Y -> OAI21X1_217/C
    323.2 ps                          _331__1_: OAI21X1_217/Y -> DFFPOSX1_56/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_58/CLK to DFFPOSX1_58/D delay 224.674 ps
      0.0 ps                      clk_bF_buf32:  CLKBUF1_10/Y -> DFFPOSX1_58/CLK
    169.6 ps  FIFO_INST_2__fifo_inst_mem_1__3_: DFFPOSX1_58/Q -> OAI21X1_220/C
    258.3 ps                             _413_: OAI21X1_220/Y -> OAI21X1_221/C
    323.2 ps                          _331__3_: OAI21X1_221/Y -> DFFPOSX1_58/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_79/CLK to DFFPOSX1_79/D delay 224.674 ps
      0.0 ps                      clk_bF_buf34:   CLKBUF1_8/Y -> DFFPOSX1_79/CLK
    169.6 ps  FIFO_INST_3__fifo_inst_mem_1__0_: DFFPOSX1_79/Q -> OAI21X1_303/C
    258.3 ps                             _570_: OAI21X1_303/Y -> OAI21X1_304/C
    323.2 ps                          _494__0_: OAI21X1_304/Y -> DFFPOSX1_79/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_83/CLK to DFFPOSX1_83/D delay 224.674 ps
      0.0 ps                      clk_bF_buf34:   CLKBUF1_8/Y -> DFFPOSX1_83/CLK
    169.6 ps  FIFO_INST_3__fifo_inst_mem_1__4_: DFFPOSX1_83/Q -> OAI21X1_311/C
    258.3 ps                             _578_: OAI21X1_311/Y -> OAI21X1_312/C
    323.2 ps                          _494__4_: OAI21X1_312/Y -> DFFPOSX1_83/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_81/CLK to DFFPOSX1_81/D delay 224.674 ps
      0.0 ps                      clk_bF_buf12:  CLKBUF1_30/Y -> DFFPOSX1_81/CLK
    169.6 ps  FIFO_INST_3__fifo_inst_mem_1__2_: DFFPOSX1_81/Q -> OAI21X1_307/C
    258.3 ps                             _574_: OAI21X1_307/Y -> OAI21X1_308/C
    323.2 ps                          _494__2_: OAI21X1_308/Y -> DFFPOSX1_81/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_84/CLK to DFFPOSX1_84/D delay 224.674 ps
      0.0 ps                      clk_bF_buf12:  CLKBUF1_30/Y -> DFFPOSX1_84/CLK
    169.6 ps  FIFO_INST_3__fifo_inst_mem_1__5_: DFFPOSX1_84/Q -> OAI21X1_313/C
    258.3 ps                             _580_: OAI21X1_313/Y -> OAI21X1_314/C
    323.2 ps                          _494__5_: OAI21X1_314/Y -> DFFPOSX1_84/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_82/CLK to DFFPOSX1_82/D delay 224.674 ps
      0.0 ps                      clk_bF_buf12:  CLKBUF1_30/Y -> DFFPOSX1_82/CLK
    169.6 ps  FIFO_INST_3__fifo_inst_mem_1__3_: DFFPOSX1_82/Q -> OAI21X1_309/C
    258.3 ps                             _576_: OAI21X1_309/Y -> OAI21X1_310/C
    323.2 ps                          _494__3_: OAI21X1_310/Y -> DFFPOSX1_82/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_80/CLK to DFFPOSX1_80/D delay 224.674 ps
      0.0 ps                      clk_bF_buf22:  CLKBUF1_20/Y -> DFFPOSX1_80/CLK
    169.6 ps  FIFO_INST_3__fifo_inst_mem_1__1_: DFFPOSX1_80/Q -> OAI21X1_305/C
    258.3 ps                             _572_: OAI21X1_305/Y -> OAI21X1_306/C
    323.2 ps                          _494__1_: OAI21X1_306/Y -> DFFPOSX1_80/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_12/CLK to DFFPOSX1_12/D delay 224.674 ps
      0.0 ps                      clk_bF_buf18:  CLKBUF1_24/Y -> DFFPOSX1_12/CLK
    169.6 ps  FIFO_INST_0__fifo_inst_mem_1__5_: DFFPOSX1_12/Q ->  OAI21X1_46/C
    258.3 ps                              _91_:  OAI21X1_46/Y ->  OAI21X1_47/C
    323.2 ps                            _5__5_:  OAI21X1_47/Y -> DFFPOSX1_12/D

   clock skew at destination = 0
   hold at destination = -98.514

Path DFFPOSX1_11/CLK to DFFPOSX1_11/D delay 224.674 ps
      0.0 ps                      clk_bF_buf24:  CLKBUF1_18/Y -> DFFPOSX1_11/CLK
    169.6 ps  FIFO_INST_0__fifo_inst_mem_1__4_: DFFPOSX1_11/Q ->  OAI21X1_44/C
    258.3 ps                              _89_:  OAI21X1_44/Y ->  OAI21X1_45/C
    323.2 ps                            _5__4_:  OAI21X1_45/Y -> DFFPOSX1_11/D

   clock skew at destination = 0
   hold at destination = -98.514

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  476

Top 20 maximum delay paths:
Path input pin clk to DFFSR_101/CLK delay 1008.24 ps
      0.0 ps                clk:              ->    BUFX4_1/A
    300.0 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_13/A
    634.0 ps       clk_bF_buf29: CLKBUF1_13/Y ->  DFFSR_101/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_136/CLK delay 1008.24 ps
      0.0 ps                clk:              ->    BUFX4_1/A
    300.0 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_13/A
    634.0 ps       clk_bF_buf29: CLKBUF1_13/Y ->  DFFSR_136/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_125/CLK delay 1008.24 ps
      0.0 ps                clk:             ->   BUFX4_2/A
    300.0 ps  clk_hier0_bF_buf4:   BUFX4_2/Y -> CLKBUF1_8/A
    634.0 ps       clk_bF_buf34: CLKBUF1_8/Y -> DFFSR_125/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_128/CLK delay 1008.24 ps
      0.0 ps                clk:             ->   BUFX4_2/A
    300.0 ps  clk_hier0_bF_buf4:   BUFX4_2/Y -> CLKBUF1_8/A
    634.0 ps       clk_bF_buf34: CLKBUF1_8/Y -> DFFSR_128/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_129/CLK delay 1008.24 ps
      0.0 ps                clk:              ->    BUFX4_2/A
    300.0 ps  clk_hier0_bF_buf4:    BUFX4_2/Y -> CLKBUF1_11/A
    634.0 ps       clk_bF_buf31: CLKBUF1_11/Y ->  DFFSR_129/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_131/CLK delay 1008.24 ps
      0.0 ps                clk:              ->    BUFX4_2/A
    300.0 ps  clk_hier0_bF_buf4:    BUFX4_2/Y -> CLKBUF1_11/A
    634.0 ps       clk_bF_buf31: CLKBUF1_11/Y ->  DFFSR_131/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_110/CLK delay 1008.24 ps
      0.0 ps                clk:             ->   BUFX4_5/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_5/Y -> CLKBUF1_6/A
    634.0 ps       clk_bF_buf36: CLKBUF1_6/Y -> DFFSR_110/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_113/CLK delay 1008.24 ps
      0.0 ps                clk:             ->   BUFX4_5/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_5/Y -> CLKBUF1_6/A
    634.0 ps       clk_bF_buf36: CLKBUF1_6/Y -> DFFSR_113/CLK

   setup at destination = 374.239

Path input pin clk to DFFSR_87/CLK delay 1000.48 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_24/A
    628.1 ps       clk_bF_buf18: CLKBUF1_24/Y ->   DFFSR_87/CLK

   setup at destination = 372.353

Path input pin clk to DFFSR_20/CLK delay 992.606 ps
      0.0 ps                clk:              ->    BUFX4_1/A
    300.0 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_16/A
    622.2 ps       clk_bF_buf26: CLKBUF1_16/Y ->   DFFSR_20/CLK

   setup at destination = 370.431

Path input pin clk to DFFSR_33/CLK delay 992.606 ps
      0.0 ps                clk:              ->    BUFX4_1/A
    300.0 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_16/A
    622.2 ps       clk_bF_buf26: CLKBUF1_16/Y ->   DFFSR_33/CLK

   setup at destination = 370.431

Path input pin clk to DFFSR_38/CLK delay 992.606 ps
      0.0 ps                clk:              ->    BUFX4_1/A
    300.0 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_16/A
    622.2 ps       clk_bF_buf26: CLKBUF1_16/Y ->   DFFSR_38/CLK

   setup at destination = 370.431

Path input pin clk to DFFSR_81/CLK delay 992.606 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_18/A
    622.2 ps       clk_bF_buf24: CLKBUF1_18/Y ->   DFFSR_81/CLK

   setup at destination = 370.431

Path input pin clk to DFFSR_83/CLK delay 992.606 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_18/A
    622.2 ps       clk_bF_buf24: CLKBUF1_18/Y ->   DFFSR_83/CLK

   setup at destination = 370.431

Path input pin clk to DFFSR_85/CLK delay 992.606 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_18/A
    622.2 ps       clk_bF_buf24: CLKBUF1_18/Y ->   DFFSR_85/CLK

   setup at destination = 370.431

Path input pin clk to DFFSR_58/CLK delay 984.843 ps
      0.0 ps                clk:              ->    BUFX4_2/A
    300.0 ps  clk_hier0_bF_buf4:    BUFX4_2/Y -> CLKBUF1_26/A
    616.3 ps       clk_bF_buf16: CLKBUF1_26/Y ->   DFFSR_58/CLK

   setup at destination = 368.545

Path input pin clk to DFFSR_154/CLK delay 984.843 ps
      0.0 ps                clk:              ->    BUFX4_2/A
    300.0 ps  clk_hier0_bF_buf4:    BUFX4_2/Y -> CLKBUF1_26/A
    616.3 ps       clk_bF_buf16: CLKBUF1_26/Y ->  DFFSR_154/CLK

   setup at destination = 368.545

Path input pin clk to DFFSR_84/CLK delay 984.843 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_25/A
    616.3 ps       clk_bF_buf17: CLKBUF1_25/Y ->   DFFSR_84/CLK

   setup at destination = 368.545

Path input pin clk to DFFSR_89/CLK delay 984.843 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_25/A
    616.3 ps       clk_bF_buf17: CLKBUF1_25/Y ->   DFFSR_89/CLK

   setup at destination = 368.545

Path input pin clk to DFFSR_109/CLK delay 984.843 ps
      0.0 ps                clk:              ->    BUFX4_5/A
    300.0 ps  clk_hier0_bF_buf1:    BUFX4_5/Y -> CLKBUF1_23/A
    616.3 ps       clk_bF_buf19: CLKBUF1_23/Y ->  DFFSR_109/CLK

   setup at destination = 368.545

-----------------------------------------

Number of paths analyzed:  476

Top 20 minimum delay paths:
Path input pin dest[7] to DFFSR_128/D delay 146.13 ps
      0.0 ps   dest[7]:               ->   INVX1_143/A
     63.7 ps     _763_:   INVX1_143/Y -> OAI21X1_424/A
    150.0 ps  _739__5_: OAI21X1_424/Y ->   DFFSR_128/D

   hold at destination = -3.83505

Path input pin dest[6] to DFFSR_127/D delay 146.13 ps
      0.0 ps   dest[6]:               ->   INVX1_142/A
     63.7 ps     _761_:   INVX1_142/Y -> OAI21X1_422/A
    150.0 ps  _739__4_: OAI21X1_422/Y ->   DFFSR_127/D

   hold at destination = -3.83505

Path input pin dest[5] to DFFSR_114/D delay 146.13 ps
      0.0 ps   dest[5]:               ->   INVX1_131/A
     63.7 ps     _735_:   INVX1_131/Y -> OAI21X1_407/A
    150.0 ps  _711__5_: OAI21X1_407/Y ->   DFFSR_114/D

   hold at destination = -3.83505

Path input pin dest[4] to DFFSR_113/D delay 146.13 ps
      0.0 ps   dest[4]:               ->   INVX1_130/A
     63.7 ps     _733_:   INVX1_130/Y -> OAI21X1_405/A
    150.0 ps  _711__4_: OAI21X1_405/Y ->   DFFSR_113/D

   hold at destination = -3.83505

Path input pin dest[3] to DFFSR_100/D delay 146.13 ps
      0.0 ps   dest[3]:               ->   INVX1_119/A
     63.7 ps     _707_:   INVX1_119/Y -> OAI21X1_390/A
    150.0 ps  _683__5_: OAI21X1_390/Y ->   DFFSR_100/D

   hold at destination = -3.83505

Path input pin dest[2] to DFFSR_99/D delay 146.13 ps
      0.0 ps   dest[2]:               ->   INVX1_118/A
     63.7 ps     _705_:   INVX1_118/Y -> OAI21X1_388/A
    150.0 ps  _683__4_: OAI21X1_388/Y ->    DFFSR_99/D

   hold at destination = -3.83505

Path input pin dest[1] to DFFSR_86/D delay 146.13 ps
      0.0 ps   dest[1]:               ->   INVX1_107/A
     63.7 ps     _679_:   INVX1_107/Y -> OAI21X1_373/A
    150.0 ps  _655__5_: OAI21X1_373/Y ->    DFFSR_86/D

   hold at destination = -3.83505

Path input pin dest[0] to DFFSR_85/D delay 146.13 ps
      0.0 ps   dest[0]:               ->   INVX1_106/A
     63.7 ps     _677_:   INVX1_106/Y -> OAI21X1_371/A
    150.0 ps  _655__4_: OAI21X1_371/Y ->    DFFSR_85/D

   hold at destination = -3.83505

Path input pin ext_data_in[15] to DFFSR_126/D delay 146.13 ps
      0.0 ps  ext_data_in[15]:               ->   INVX1_141/A
     63.7 ps            _759_:   INVX1_141/Y -> OAI21X1_420/A
    150.0 ps         _739__3_: OAI21X1_420/Y ->   DFFSR_126/D

   hold at destination = -3.83505

Path input pin ext_data_in[14] to DFFSR_125/D delay 146.13 ps
      0.0 ps  ext_data_in[14]:               ->   INVX1_140/A
     63.7 ps            _757_:   INVX1_140/Y -> OAI21X1_418/A
    150.0 ps         _739__2_: OAI21X1_418/Y ->   DFFSR_125/D

   hold at destination = -3.83505

Path input pin ext_data_in[13] to DFFSR_124/D delay 146.13 ps
      0.0 ps  ext_data_in[13]:               ->   INVX1_139/A
     63.7 ps            _755_:   INVX1_139/Y -> OAI21X1_416/A
    150.0 ps         _739__1_: OAI21X1_416/Y ->   DFFSR_124/D

   hold at destination = -3.83505

Path input pin ext_data_in[12] to DFFSR_123/D delay 146.13 ps
      0.0 ps  ext_data_in[12]:               ->   INVX1_138/A
     63.7 ps            _753_:   INVX1_138/Y -> OAI21X1_414/A
    150.0 ps         _739__0_: OAI21X1_414/Y ->   DFFSR_123/D

   hold at destination = -3.83505

Path input pin ext_data_in[11] to DFFSR_112/D delay 146.13 ps
      0.0 ps  ext_data_in[11]:               ->   INVX1_129/A
     63.7 ps            _731_:   INVX1_129/Y -> OAI21X1_403/A
    150.0 ps         _711__3_: OAI21X1_403/Y ->   DFFSR_112/D

   hold at destination = -3.83505

Path input pin ext_data_in[10] to DFFSR_111/D delay 146.13 ps
      0.0 ps  ext_data_in[10]:               ->   INVX1_128/A
     63.7 ps            _729_:   INVX1_128/Y -> OAI21X1_401/A
    150.0 ps         _711__2_: OAI21X1_401/Y ->   DFFSR_111/D

   hold at destination = -3.83505

Path input pin ext_data_in[9] to DFFSR_110/D delay 146.13 ps
      0.0 ps  ext_data_in[9]:               ->   INVX1_127/A
     63.7 ps           _727_:   INVX1_127/Y -> OAI21X1_399/A
    150.0 ps        _711__1_: OAI21X1_399/Y ->   DFFSR_110/D

   hold at destination = -3.83505

Path input pin ext_data_in[8] to DFFSR_109/D delay 146.13 ps
      0.0 ps  ext_data_in[8]:               ->   INVX1_126/A
     63.7 ps           _725_:   INVX1_126/Y -> OAI21X1_397/A
    150.0 ps        _711__0_: OAI21X1_397/Y ->   DFFSR_109/D

   hold at destination = -3.83505

Path input pin ext_data_in[7] to DFFSR_98/D delay 146.13 ps
      0.0 ps  ext_data_in[7]:               ->   INVX1_117/A
     63.7 ps           _703_:   INVX1_117/Y -> OAI21X1_386/A
    150.0 ps        _683__3_: OAI21X1_386/Y ->    DFFSR_98/D

   hold at destination = -3.83505

Path input pin ext_data_in[6] to DFFSR_97/D delay 146.13 ps
      0.0 ps  ext_data_in[6]:               ->   INVX1_116/A
     63.7 ps           _701_:   INVX1_116/Y -> OAI21X1_384/A
    150.0 ps        _683__2_: OAI21X1_384/Y ->    DFFSR_97/D

   hold at destination = -3.83505

Path input pin ext_data_in[5] to DFFSR_96/D delay 146.13 ps
      0.0 ps  ext_data_in[5]:               ->   INVX1_115/A
     63.7 ps           _699_:   INVX1_115/Y -> OAI21X1_382/A
    150.0 ps        _683__1_: OAI21X1_382/Y ->    DFFSR_96/D

   hold at destination = -3.83505

Path input pin ext_data_in[4] to DFFSR_95/D delay 146.13 ps
      0.0 ps  ext_data_in[4]:               ->   INVX1_114/A
     63.7 ps           _697_:   INVX1_114/Y -> OAI21X1_380/A
    150.0 ps        _683__0_: OAI21X1_380/Y ->    DFFSR_95/D

   hold at destination = -3.83505

-----------------------------------------

