

================================================================
== Vivado HLS Report for 'mem_cmd_merger_512_s'
================================================================
* Date:           Mon Mar  1 13:04:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.542|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     205|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     192|    -|
|Register         |        3|      -|     621|      65|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|     621|     462|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1371_1_fu_250_p2            |     +    |      0|  0|  40|          33|           6|
    |add_ln1371_2_fu_226_p2            |     +    |      0|  0|  40|          33|           6|
    |add_ln1371_fu_163_p2              |     +    |      0|  0|  40|          33|           6|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op23_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op33_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state4    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |out_V_data_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out_V_data_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out_V_dest_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |tmp_67_nbreadreq_fu_90_p3         |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_76_p3            |    and   |      0|  0|   2|           1|           0|
    |icmp_ln883_fu_207_p2              |   icmp   |      0|  0|  29|          64|           1|
    |out_V_data_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |out_V_dest_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 205|         187|          40|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done                          |   9|          2|    1|          2|
    |m_axis_mem_read_cmd_TDATA_blk_n  |   9|          2|    1|          2|
    |out_V_data_1_data_in             |  15|          3|   96|        288|
    |out_V_data_1_data_out            |   9|          2|   96|        192|
    |out_V_data_1_state               |  15|          3|    2|          6|
    |out_V_dest_V_1_data_in           |  15|          3|    1|          3|
    |out_V_dest_V_1_data_out          |   9|          2|    1|          2|
    |out_V_dest_V_1_state             |  15|          3|    2|          6|
    |rx_remoteMemCmd_V_blk_n          |   9|          2|    1|          2|
    |tx_localMemCmdFifo_V_blk_n       |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_sou_blk_n       |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_sou_din         |  15|          3|    1|          3|
    |tx_pkgInfoFifo_V_typ_blk_n       |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_typ_din         |  15|          3|    1|          3|
    |tx_pkgInfoFifo_V_wor_blk_n       |   9|          2|    1|          2|
    |tx_pkgInfoFifo_V_wor_din         |  21|          4|   29|        116|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 192|         40|  236|        633|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |icmp_ln883_reg_309                 |   1|   0|    1|          0|
    |icmp_ln883_reg_309_pp0_iter2_reg   |   1|   0|    1|          0|
    |out_V_data_1_payload_A             |  96|   0|   96|          0|
    |out_V_data_1_payload_B             |  96|   0|   96|          0|
    |out_V_data_1_sel_rd                |   1|   0|    1|          0|
    |out_V_data_1_sel_wr                |   1|   0|    1|          0|
    |out_V_data_1_state                 |   2|   0|    2|          0|
    |out_V_dest_V_1_payload_A           |   1|   0|    1|          0|
    |out_V_dest_V_1_payload_B           |   1|   0|    1|          0|
    |out_V_dest_V_1_sel_rd              |   1|   0|    1|          0|
    |out_V_dest_V_1_sel_wr              |   1|   0|    1|          0|
    |out_V_dest_V_1_state               |   2|   0|    2|          0|
    |tmp_67_reg_294                     |   1|   0|    1|          0|
    |tmp_67_reg_294_pp0_iter2_reg       |   1|   0|    1|          0|
    |tmp_data_1_reg_313                 |  96|   0|   96|          0|
    |tmp_data_len_V_5_reg_298           |  32|   0|   32|          0|
    |tmp_data_reg_284                   |  96|   0|   96|          0|
    |tmp_dest_V_3_reg_304               |   1|   0|    1|          0|
    |tmp_dest_V_reg_279                 |   1|   0|    1|          0|
    |tmp_reg_275                        |   1|   0|    1|          0|
    |tmp_words_V_reg_289                |  27|   0|   27|          0|
    |tmp_words_V_reg_289_pp0_iter1_reg  |  27|   0|   27|          0|
    |tmp_data_reg_284                   |   1|   1|   96|          0|
    |tmp_dest_V_reg_279                 |  64|  32|    1|          0|
    |tmp_reg_275                        |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 621|  65|  590|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|ap_done                       | out |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |  mem_cmd_merger<512> | return value |
|rx_remoteMemCmd_V_dout        |  in |  113|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_remoteMemCmd_V_empty_n     |  in |    1|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|rx_remoteMemCmd_V_read        | out |    1|   ap_fifo  |   rx_remoteMemCmd_V  |    pointer   |
|tx_localMemCmdFifo_V_dout     |  in |  113|   ap_fifo  | tx_localMemCmdFifo_V |    pointer   |
|tx_localMemCmdFifo_V_empty_n  |  in |    1|   ap_fifo  | tx_localMemCmdFifo_V |    pointer   |
|tx_localMemCmdFifo_V_read     | out |    1|   ap_fifo  | tx_localMemCmdFifo_V |    pointer   |
|tx_pkgInfoFifo_V_typ_din      | out |    1|   ap_fifo  | tx_pkgInfoFifo_V_typ |    pointer   |
|tx_pkgInfoFifo_V_typ_full_n   |  in |    1|   ap_fifo  | tx_pkgInfoFifo_V_typ |    pointer   |
|tx_pkgInfoFifo_V_typ_write    | out |    1|   ap_fifo  | tx_pkgInfoFifo_V_typ |    pointer   |
|tx_pkgInfoFifo_V_sou_din      | out |    1|   ap_fifo  | tx_pkgInfoFifo_V_sou |    pointer   |
|tx_pkgInfoFifo_V_sou_full_n   |  in |    1|   ap_fifo  | tx_pkgInfoFifo_V_sou |    pointer   |
|tx_pkgInfoFifo_V_sou_write    | out |    1|   ap_fifo  | tx_pkgInfoFifo_V_sou |    pointer   |
|tx_pkgInfoFifo_V_wor_din      | out |   29|   ap_fifo  | tx_pkgInfoFifo_V_wor |    pointer   |
|tx_pkgInfoFifo_V_wor_full_n   |  in |    1|   ap_fifo  | tx_pkgInfoFifo_V_wor |    pointer   |
|tx_pkgInfoFifo_V_wor_write    | out |    1|   ap_fifo  | tx_pkgInfoFifo_V_wor |    pointer   |
|m_axis_mem_read_cmd_TREADY    |  in |    1|    axis    |     out_V_dest_V     |    pointer   |
|m_axis_mem_read_cmd_TVALID    | out |    1|    axis    |     out_V_dest_V     |    pointer   |
|m_axis_mem_read_cmd_TDEST     | out |    1|    axis    |     out_V_dest_V     |    pointer   |
|m_axis_mem_read_cmd_TDATA     | out |   96|    axis    |      out_V_data      |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

