Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Sat Dec  4 11:55:17 2021
| Host              : DESKTOP-AN42RLU running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file parallel_ntt_0_wrapper_timing_summary_routed.rpt -pb parallel_ntt_0_wrapper_timing_summary_routed.pb -rpx parallel_ntt_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : parallel_ntt_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -45.478   -39027.348                    957                 8451        0.022        0.000                      0                 8451        4.458        0.000                       0                  1943  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -45.478   -39027.348                    957                 8451        0.022        0.000                      0                 8451        4.458        0.000                       0                  1943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          957  Failing Endpoints,  Worst Slack      -45.478ns,  Total Violation   -39027.349ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -45.478ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finish
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 2.419ns (84.081%)  route 0.458ns (15.919%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.316ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.293     2.565    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/s_axis_aclk
    SLICE_X99Y346        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y346        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.644 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/finish_reg_reg/Q
                         net (fo=2, routed)           0.458     3.102    finish_OBUF
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.340     5.442 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     5.442    finish
    B5                                                                r  finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                -45.478    

Slack (VIOLATED) :        -44.801ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/axis_tvalid_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tvalid
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 2.397ns (84.019%)  route 0.456ns (15.981%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -1.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.010ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.622     1.913    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X99Y342        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/axis_tvalid_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y342        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.992 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/axis_tvalid_delay_reg/Q
                         net (fo=1, routed)           0.456     2.448    m_axis_tvalid_OBUF
    F5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.318     4.766 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     4.766    m_axis_tvalid
    F5                                                                r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                -44.801    

Slack (VIOLATED) :        -44.742ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/axis_tlast_delay6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tlast
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.424ns (86.911%)  route 0.365ns (13.089%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.627ns (routing 0.010ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.627     1.918    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X99Y348        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/axis_tlast_delay6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.997 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/axis_tlast_delay6_reg/Q
                         net (fo=1, routed)           0.365     2.362    m_axis_tlast_OBUF
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     4.706 r  m_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     4.706    m_axis_tlast
    A5                                                                r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                -44.742    

Slack (VIOLATED) :        -44.060ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 1.015ns (51.832%)  route 0.943ns (48.168%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.776ns (routing 0.010ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.776     2.067    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y354        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y354        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.146 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[2]/Q
                         net (fo=1, routed)           0.943     3.089    m_axis_tdata_OBUF[2]
    A8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.936     4.024 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.024    m_axis_tdata[2]
    A8                                                                r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                -44.060    

Slack (VIOLATED) :        -44.059ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 1.025ns (51.926%)  route 0.949ns (48.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.759ns (routing 0.010ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.759     2.050    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y351        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y351        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.129 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[7]/Q
                         net (fo=1, routed)           0.949     3.078    m_axis_tdata_OBUF[7]
    A6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.024 r  m_axis_tdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.024    m_axis_tdata[7]
    A6                                                                r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                -44.059    

Slack (VIOLATED) :        -44.055ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 1.023ns (51.928%)  route 0.947ns (48.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.759ns (routing 0.010ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.759     2.050    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y350        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y350        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.129 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[6]/Q
                         net (fo=1, routed)           0.947     3.076    m_axis_tdata_OBUF[6]
    B6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.944     4.020 r  m_axis_tdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.020    m_axis_tdata[6]
    B6                                                                r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                -44.055    

Slack (VIOLATED) :        -44.051ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[11]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.019ns (51.790%)  route 0.949ns (48.210%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.757ns (routing 0.010ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.757     2.048    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y347        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y347        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.127 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[11]/Q
                         net (fo=1, routed)           0.949     3.076    m_axis_tdata_OBUF[11]
    C6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.940     4.016 r  m_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.016    m_axis_tdata[11]
    C6                                                                r  m_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.016    
  -------------------------------------------------------------------
                         slack                                -44.051    

Slack (VIOLATED) :        -44.047ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 1.017ns (51.896%)  route 0.943ns (48.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.761ns (routing 0.010ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.761     2.052    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y356        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y356        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.131 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[3]/Q
                         net (fo=1, routed)           0.943     3.074    m_axis_tdata_OBUF[3]
    A7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.938     4.012 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.012    m_axis_tdata[3]
    A7                                                                r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.012    
  -------------------------------------------------------------------
                         slack                                -44.047    

Slack (VIOLATED) :        -44.046ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.002ns (51.423%)  route 0.947ns (48.577%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.771ns (routing 0.010ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.771     2.062    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y354        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y354        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.141 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[5]/Q
                         net (fo=1, routed)           0.947     3.088    m_axis_tdata_OBUF[5]
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     4.011 r  m_axis_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.011    m_axis_tdata[5]
    A10                                                               r  m_axis_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                -44.046    

Slack (VIOLATED) :        -44.046ns  (required time - arrival time)
  Source:                 parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.015ns (51.864%)  route 0.942ns (48.136%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           50.000ns
  Clock Path Skew:        -2.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.763ns (routing 0.010ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C4                                                0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    m_axis_aclk_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.263    m_axis_aclk_IBUF
    BUFGCE_HDIO_X3Y3     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.291 r  m_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=49, routed)          0.763     2.054    parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/m_axis_aclk
    SLICE_X66Y349        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y349        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.133 r  parallel_ntt_0_instance/inst/parallel_ntt_v1_0_M_AXIS_inst/stream_data_out_reg[9]/Q
                         net (fo=1, routed)           0.942     3.075    m_axis_tdata_OBUF[9]
    B8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.936     4.011 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.011    m_axis_tdata[9]
    B8                                                                r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay               -50.000   -40.035    
  -------------------------------------------------------------------
                         required time                        -40.035    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                -44.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.058ns (39.726%)  route 0.088ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Net Delay (Source):      1.234ns (routing 0.288ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.316ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.234     1.960    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X71Y345        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y345        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.018 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[8]/Q
                         net (fo=3, routed)           0.088     2.106    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/A[8]
    SLICE_X73Y345        SRL16E                                       r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.413     2.685    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/CLK
    SLICE_X73Y345        SRL16E                                       r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[4].i_srl16e0/CLK
                         clock pessimism             -0.627     2.058    
    SLICE_X73Y345        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     2.084    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_dout2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data_dib_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.943%)  route 0.099ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Net Delay (Source):      1.217ns (routing 0.288ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.316ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.217     1.943    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X71Y328        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_dout2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y328        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.001 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_dout2_reg[11]/Q
                         net (fo=1, routed)           0.099     2.100    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_dout2[11]
    SLICE_X73Y328        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data_dib_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.369     2.641    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X73Y328        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data_dib_reg[11]/C
                         clock pessimism             -0.628     2.014    
    SLICE_X73Y328        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.074    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data_dib_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.060ns (31.414%)  route 0.131ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.374ns (routing 0.288ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.316ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.374     2.100    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X60Y345        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y345        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     2.160 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[14]/Q
                         net (fo=3, routed)           0.131     2.291    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/A[14]
    SLICE_X56Y345        SRL16E                                       r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.593     2.865    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/CLK
    SLICE_X56Y345        SRL16E                                       r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.637     2.228    
    SLICE_X56Y345        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.260    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iAdelx[1].iAdely[1].use_delay_line.Adelay/dN_hlutnm.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data_dib_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      0.768ns (routing 0.176ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.196ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.768     1.250    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/s_axis_aclk
    SLICE_X66Y334        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data_dib_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y334        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.289 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data_dib_reg[0]/Q
                         net (fo=1, routed)           0.115     1.404    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/data_dib_reg[31][0]
    RAMB36_X2Y67         RAMB36E2                                     r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.951     1.745    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/s_axis_aclk
    RAMB36_X2Y67         RAMB36E2                                     r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.368     1.377    
    RAMB36_X2Y67         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.005     1.372    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay2_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay3_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.060ns (29.268%)  route 0.145ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Net Delay (Source):      1.210ns (routing 0.288ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.316ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.210     1.936    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X74Y347        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay2_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y347        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay2_reg_r/Q
                         net (fo=1, routed)           0.145     2.141    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay2_reg_r_n_0
    SLICE_X72Y347        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.403     2.675    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X72Y347        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay3_reg_r/C
                         clock pessimism             -0.627     2.048    
    SLICE_X72Y347        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.108    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/butterfly_din1_delay3_reg_r
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/do_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Net Delay (Source):      0.845ns (routing 0.176ns, distribution 0.669ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.196ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.845     1.327    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/s_axis_aclk
    SLICE_X63Y345        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/do_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y345        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.366 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/do_reg[25]/Q
                         net (fo=1, routed)           0.064     1.430    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/do[25]
    SLICE_X63Y344        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.959     1.753    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/s_axis_aclk
    SLICE_X63Y344        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[25]/C
                         clock pessimism             -0.406     1.347    
    SLICE_X63Y344        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.394    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data_dib_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      0.769ns (routing 0.176ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.196ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.769     1.251    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/s_axis_aclk
    SLICE_X66Y335        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data_dib_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y335        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.290 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data_dib_reg[12]/Q
                         net (fo=1, routed)           0.119     1.409    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/data_dib_reg[31][12]
    RAMB36_X2Y67         RAMB36E2                                     r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.951     1.745    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/s_axis_aclk
    RAMB36_X2Y67         RAMB36E2                                     r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.368     1.377    
    RAMB36_X2Y67         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.005     1.372    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.053ns (42.063%)  route 0.073ns (57.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      0.765ns (routing 0.176ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.196ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.765     1.247    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X70Y332        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y332        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.286 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[1]/Q
                         net (fo=8, routed)           0.056     1.342    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg__0[1]
    SLICE_X69Y332        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.356 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base[3]_i_3/O
                         net (fo=1, routed)           0.017     1.373    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base[3]
    SLICE_X69Y332        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.862     1.656    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X69Y332        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[3]/C
                         clock pessimism             -0.366     1.290    
    SLICE_X69Y332        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.336    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/do_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Net Delay (Source):      1.345ns (routing 0.288ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.316ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.345     2.071    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/s_axis_aclk
    SLICE_X64Y345        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/do_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y345        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.129 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/do_reg[17]/Q
                         net (fo=1, routed)           0.132     2.261    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/do[17]
    SLICE_X62Y345        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        1.529     2.801    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/s_axis_aclk
    SLICE_X62Y345        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[17]/C
                         clock pessimism             -0.637     2.164    
    SLICE_X62Y345        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.224    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul_dinb_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/twiddle_factor/do_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul_dinb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      0.772ns (routing 0.176ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.196ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.772     1.254    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/twiddle_factor/s_axis_aclk
    SLICE_X70Y344        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/twiddle_factor/do_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y344        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.292 r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/twiddle_factor/do_reg[4]/Q
                         net (fo=1, routed)           0.063     1.355    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/do[4]
    SLICE_X70Y342        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul_dinb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  s_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axis_aclk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  s_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    s_axis_aclk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  s_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    s_axis_aclk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  s_axis_aclk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2018, routed)        0.874     1.668    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/s_axis_aclk
    SLICE_X70Y342        FDRE                                         r  parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul_dinb_reg[4]/C
                         clock pessimism             -0.398     1.270    
    SLICE_X70Y342        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.317    parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul_dinb_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m_axis_aclk s_axis_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_HDIO_X3Y3  m_axis_aclk_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_HDIO_X2Y2  s_axis_aclk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X71Y337     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/din_delay14_reg[0]_srl14___parallel_NTT_top_inst_P0_butterfly_din1_delay14_reg_r/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X71Y337     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/din_delay14_reg[10]_srl14___parallel_NTT_top_inst_P0_butterfly_din1_delay14_reg_r/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X71Y337     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/din_delay14_reg[11]_srl14___parallel_NTT_top_inst_P0_butterfly_din1_delay14_reg_r/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X71Y337     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/din_delay14_reg[12]_srl14___parallel_NTT_top_inst_P0_butterfly_din1_delay14_reg_r/CLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.532         5.000       4.468      SLICE_X64Y345     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.532         5.000       4.468      SLICE_X64Y345     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y67      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y65      parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X71Y337     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/din_delay14_reg[0]_srl14___parallel_NTT_top_inst_P0_butterfly_din1_delay14_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X71Y337     parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/din_delay14_reg[10]_srl14___parallel_NTT_top_inst_P0_butterfly_din1_delay14_reg_r/CLK



