###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       120146   # Number of WRITE/WRITEP commands
num_reads_done                 =       651749   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       495275   # Number of read row buffer hits
num_read_cmds                  =       651749   # Number of READ/READP commands
num_writes_done                =       120154   # Number of read requests issued
num_write_row_hits             =        83903   # Number of write row buffer hits
num_act_cmds                   =       193666   # Number of ACT commands
num_pre_cmds                   =       193637   # Number of PRE commands
num_ondemand_pres              =       171279   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9280907   # Cyles of rank active rank.0
rank_active_cycles.1           =      8994342   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       719093   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1005658   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       723248   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9939   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7123   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6119   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          665   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          940   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1119   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          770   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1077   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20083   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          127   # Write cmd latency (cycles)
write_latency[40-59]           =          167   # Write cmd latency (cycles)
write_latency[60-79]           =          330   # Write cmd latency (cycles)
write_latency[80-99]           =          716   # Write cmd latency (cycles)
write_latency[100-119]         =         1464   # Write cmd latency (cycles)
write_latency[120-139]         =         2585   # Write cmd latency (cycles)
write_latency[140-159]         =         3768   # Write cmd latency (cycles)
write_latency[160-179]         =         4585   # Write cmd latency (cycles)
write_latency[180-199]         =         5234   # Write cmd latency (cycles)
write_latency[200-]            =       101165   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       245836   # Read request latency (cycles)
read_latency[40-59]            =        76599   # Read request latency (cycles)
read_latency[60-79]            =        92885   # Read request latency (cycles)
read_latency[80-99]            =        42059   # Read request latency (cycles)
read_latency[100-119]          =        30541   # Read request latency (cycles)
read_latency[120-139]          =        24322   # Read request latency (cycles)
read_latency[140-159]          =        15760   # Read request latency (cycles)
read_latency[160-179]          =        12365   # Read request latency (cycles)
read_latency[180-199]          =         9837   # Read request latency (cycles)
read_latency[200-]             =       101545   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.99769e+08   # Write energy
read_energy                    =  2.62785e+09   # Read energy
act_energy                     =   5.2987e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45165e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.82716e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79129e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61247e+09   # Active standby energy rank.1
average_read_latency           =      127.657   # Average read request latency (cycles)
average_interarrival           =      12.9549   # Average request interarrival latency (cycles)
total_energy                   =  1.66938e+10   # Total energy (pJ)
average_power                  =      1669.38   # Average power (mW)
average_bandwidth              =      6.58691   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       121646   # Number of WRITE/WRITEP commands
num_reads_done                 =       696149   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       524556   # Number of read row buffer hits
num_read_cmds                  =       696150   # Number of READ/READP commands
num_writes_done                =       121654   # Number of read requests issued
num_write_row_hits             =        82790   # Number of write row buffer hits
num_act_cmds                   =       211438   # Number of ACT commands
num_pre_cmds                   =       211407   # Number of PRE commands
num_ondemand_pres              =       188589   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9154684   # Cyles of rank active rank.0
rank_active_cycles.1           =      9111410   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       845316   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       888590   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       769960   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9489   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7550   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5437   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          782   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          655   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          913   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1119   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          789   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1081   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20031   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          103   # Write cmd latency (cycles)
write_latency[40-59]           =          111   # Write cmd latency (cycles)
write_latency[60-79]           =          217   # Write cmd latency (cycles)
write_latency[80-99]           =          464   # Write cmd latency (cycles)
write_latency[100-119]         =          894   # Write cmd latency (cycles)
write_latency[120-139]         =         1835   # Write cmd latency (cycles)
write_latency[140-159]         =         2679   # Write cmd latency (cycles)
write_latency[160-179]         =         3688   # Write cmd latency (cycles)
write_latency[180-199]         =         4359   # Write cmd latency (cycles)
write_latency[200-]            =       107286   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       246514   # Read request latency (cycles)
read_latency[40-59]            =        80540   # Read request latency (cycles)
read_latency[60-79]            =        97105   # Read request latency (cycles)
read_latency[80-99]            =        47291   # Read request latency (cycles)
read_latency[100-119]          =        34213   # Read request latency (cycles)
read_latency[120-139]          =        27470   # Read request latency (cycles)
read_latency[140-159]          =        18355   # Read request latency (cycles)
read_latency[160-179]          =        14134   # Read request latency (cycles)
read_latency[180-199]          =        11378   # Read request latency (cycles)
read_latency[200-]             =       119148   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.07257e+08   # Write energy
read_energy                    =  2.80688e+09   # Read energy
act_energy                     =  5.78494e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.05752e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.26523e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71252e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68552e+09   # Active standby energy rank.1
average_read_latency           =      138.989   # Average read request latency (cycles)
average_interarrival           =      12.2278   # Average request interarrival latency (cycles)
total_energy                   =  1.69276e+10   # Total energy (pJ)
average_power                  =      1692.76   # Average power (mW)
average_bandwidth              =      6.97859   # Average bandwidth
