// Seed: 151723800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_5;
  always begin
    id_5 <= id_2;
  end
  type_7(
      1, 1
  );
  reg id_5;
  assign id_1[1] = 1;
  logic id_6;
endmodule
