{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530784847096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530784847097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 13:00:46 2018 " "Processing started: Thu Jul  5 13:00:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530784847097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530784847097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530784847097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530784847328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Top " "Found entity 1: I2C_Top" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530784847418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530784847418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Counter " "Found entity 1: I2C_Counter" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530784847420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530784847420 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_Control.v(26) " "Verilog HDL warning at I2C_Control.v(26): extended using \"x\" or \"z\"" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1530784847420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Control " "Found entity 1: I2C_Control" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530784847420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530784847420 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Digit_Decoder.v " "Can't analyze file -- file output_files/Digit_Decoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1530784847421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Digit_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Digit_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit_Decoder " "Found entity 1: Digit_Decoder" {  } { { "Digit_Decoder.v" "" { Text "/home/student/scoalafpga/I2C/Digit_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530784847422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530784847422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/student/scoalafpga/I2C/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530784847423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530784847423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_Top " "Elaborating entity \"I2C_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530784847493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Control I2C_Control:DUT1 " "Elaborating entity \"I2C_Control\" for hierarchy \"I2C_Control:DUT1\"" {  } { { "I2C_Top.v" "DUT1" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530784847497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Counter I2C_Control:DUT1\|I2C_Counter:DUT1 " "Elaborating entity \"I2C_Counter\" for hierarchy \"I2C_Control:DUT1\|I2C_Counter:DUT1\"" {  } { { "I2C_Control.v" "DUT1" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530784847508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_Counter.v(39) " "Verilog HDL assignment warning at I2C_Counter.v(39): truncated value with size 32 to match size of target (4)" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530784847509 "|I2C_Top|I2C_Control:DUT1|I2C_Counter:DUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:DUT2 " "Elaborating entity \"BCD\" for hierarchy \"BCD:DUT2\"" {  } { { "I2C_Top.v" "DUT2" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530784847510 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[0\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[0\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[1\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[1\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[2\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[2\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[3\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[3\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[4\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[4\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[5\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[5\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[6\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[6\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_Control:DUT1\|CODE\[7\] " "Converted tri-state buffer \"I2C_Control:DUT1\|CODE\[7\]\" feeding internal logic into a wire" {  } { { "I2C_Control.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Control.v" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1530784847590 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530784847590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/scoalafpga/I2C/output_files/I2C.map.smsg " "Generated suppressed messages file /home/student/scoalafpga/I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530784847940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530784848050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530784848050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530784848107 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530784848107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530784848107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530784848107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530784848115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 13:00:48 2018 " "Processing ended: Thu Jul  5 13:00:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530784848115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530784848115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530784848115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530784848115 ""}
