
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001177c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a700  08011a20  08011a20  00021a20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c120  0801c120  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801c120  0801c120  0002c120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c128  0801c128  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c128  0801c128  0002c128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c12c  0801c12c  0002c12c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000554  24000000  0801c130  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000104ec  24000560  0801c684  00030560  2**5
                  ALLOC
 10 ._user_heap_stack 00000604  24010a4c  0801c684  00030a4c  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005b4c9  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000966e  00000000  00000000  000aa4f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ad0  00000000  00000000  000b3b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040229  00000000  00000000  000b5638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003d490  00000000  00000000  000f5861  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00183d55  00000000  00000000  00132cf1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c8  00000000  00000000  002b6a46  2**0
                  CONTENTS, READONLY
 20 .debug_loc    00028ad1  00000000  00000000  002b6b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00004558  00000000  00000000  002df5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000071b4  00000000  00000000  002e3b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000560 	.word	0x24000560
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011a04 	.word	0x08011a04

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000564 	.word	0x24000564
 80002dc:	08011a04 	.word	0x08011a04

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <Load_Presets+0x40>)
{
 800068a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800068e:	4c0f      	ldr	r4, [pc, #60]	; (80006cc <Load_Presets+0x44>)
 8000690:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8000694:	4f0e      	ldr	r7, [pc, #56]	; (80006d0 <Load_Presets+0x48>)
 8000696:	4e0f      	ldr	r6, [pc, #60]	; (80006d4 <Load_Presets+0x4c>)
 8000698:	4d0f      	ldr	r5, [pc, #60]	; (80006d8 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 800069a:	4621      	mov	r1, r4
 800069c:	4618      	mov	r0, r3
 800069e:	f00d feb9 	bl	800e414 <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 80006a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 80006a6:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 80006a8:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 80006ac:	f857 0b04 	ldr.w	r0, [r7], #4
 80006b0:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 80006b2:	7519      	strb	r1, [r3, #20]
 80006b4:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 80006b6:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 80006ba:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 80006be:	4543      	cmp	r3, r8
 80006c0:	d1eb      	bne.n	800069a <Load_Presets+0x12>
	}
}
 80006c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006c6:	bf00      	nop
 80006c8:	24009a74 	.word	0x24009a74
 80006cc:	24000000 	.word	0x24000000
 80006d0:	08017a30 	.word	0x08017a30
 80006d4:	08017a67 	.word	0x08017a67
 80006d8:	08017a1f 	.word	0x08017a1f

080006dc <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 80006dc:	4b22      	ldr	r3, [pc, #136]	; (8000768 <SetBW+0x8c>)
	CurrentBW = newbw;
 80006de:	4a23      	ldr	r2, [pc, #140]	; (800076c <SetBW+0x90>)
{
 80006e0:	b470      	push	{r4, r5, r6}
 80006e2:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 80006e4:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80006e6:	2b03      	cmp	r3, #3
 80006e8:	d83c      	bhi.n	8000764 <SetBW+0x88>
 80006ea:	e8df f003 	tbb	[pc, r3]
 80006ee:	1c0f      	.short	0x1c0f
 80006f0:	022f      	.short	0x022f

		break;

	case CW  :

		bw[CW] = newbw;
 80006f2:	491f      	ldr	r1, [pc, #124]	; (8000770 <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 80006f4:	2500      	movs	r5, #0
 80006f6:	4c1f      	ldr	r4, [pc, #124]	; (8000774 <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80006f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 80006fc:	70c8      	strb	r0, [r1, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80006fe:	4a1e      	ldr	r2, [pc, #120]	; (8000778 <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 8000700:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000702:	491e      	ldr	r1, [pc, #120]	; (800077c <SetBW+0xa0>)
 8000704:	481e      	ldr	r0, [pc, #120]	; (8000780 <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 8000706:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000708:	f001 b8aa 	b.w	8001860 <SDR_2R_toC_f32>
		bw[AM] = newbw;
 800070c:	4918      	ldr	r1, [pc, #96]	; (8000770 <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 800070e:	2500      	movs	r5, #0
 8000710:	4c1c      	ldr	r4, [pc, #112]	; (8000784 <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000712:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 8000716:	7008      	strb	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000718:	4a17      	ldr	r2, [pc, #92]	; (8000778 <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 800071a:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 800071c:	491a      	ldr	r1, [pc, #104]	; (8000788 <SetBW+0xac>)
 800071e:	481b      	ldr	r0, [pc, #108]	; (800078c <SetBW+0xb0>)
}	
 8000720:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000722:	f001 b89d 	b.w	8001860 <SDR_2R_toC_f32>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000726:	1e06      	subs	r6, r0, #0
		bw[LSB] = newbw;
 8000728:	4a11      	ldr	r2, [pc, #68]	; (8000770 <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 800072a:	4916      	ldr	r1, [pc, #88]	; (8000784 <SetBW+0xa8>)
		LSBindex = 0; // TODO toglimi
 800072c:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000730:	bf18      	it	ne
 8000732:	2601      	movne	r6, #1
		LSBindex = 0; // TODO toglimi
 8000734:	4c16      	ldr	r4, [pc, #88]	; (8000790 <SetBW+0xb4>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[LSBindex],
 8000736:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[LSB] = newbw;
 800073a:	7050      	strb	r0, [r2, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 800073c:	800e      	strh	r6, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 800073e:	4a0e      	ldr	r2, [pc, #56]	; (8000778 <SetBW+0x9c>)
		USBindex = 0; // TODO toglimi
 8000740:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000742:	4914      	ldr	r1, [pc, #80]	; (8000794 <SetBW+0xb8>)
 8000744:	4814      	ldr	r0, [pc, #80]	; (8000798 <SetBW+0xbc>)
}	
 8000746:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000748:	f001 b88a 	b.w	8001860 <SDR_2R_toC_f32>
		bw[USB] = newbw;
 800074c:	4a08      	ldr	r2, [pc, #32]	; (8000770 <SetBW+0x94>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 800074e:	1e06      	subs	r6, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000750:	490c      	ldr	r1, [pc, #48]	; (8000784 <SetBW+0xa8>)
		USBindex = 0; // TODO toglimi
 8000752:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000756:	bf18      	it	ne
 8000758:	2601      	movne	r6, #1
		USBindex = 0; // TODO toglimi
 800075a:	4c10      	ldr	r4, [pc, #64]	; (800079c <SetBW+0xc0>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 800075c:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[USB] = newbw;
 8000760:	7090      	strb	r0, [r2, #2]
 8000762:	e7eb      	b.n	800073c <SetBW+0x60>
}	
 8000764:	bc70      	pop	{r4, r5, r6}
 8000766:	4770      	bx	lr
 8000768:	2400dd50 	.word	0x2400dd50
 800076c:	24001dd4 	.word	0x24001dd4
 8000770:	24009c20 	.word	0x24009c20
 8000774:	24009c1c 	.word	0x24009c1c
 8000778:	20004000 	.word	0x20004000
 800077c:	08013a20 	.word	0x08013a20
 8000780:	08014a20 	.word	0x08014a20
 8000784:	2400f162 	.word	0x2400f162
 8000788:	08011a20 	.word	0x08011a20
 800078c:	08012a20 	.word	0x08012a20
 8000790:	2400f160 	.word	0x2400f160
 8000794:	08015a20 	.word	0x08015a20
 8000798:	08016a20 	.word	0x08016a20
 800079c:	240091e4 	.word	0x240091e4

080007a0 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 80007a0:	4b23      	ldr	r3, [pc, #140]	; (8000830 <SetAGC+0x90>)
	CurrentAGC =newAGC;
 80007a2:	4a24      	ldr	r2, [pc, #144]	; (8000834 <SetAGC+0x94>)
{
 80007a4:	b430      	push	{r4, r5}
 80007a6:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 80007a8:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80007aa:	2b03      	cmp	r3, #3
 80007ac:	d810      	bhi.n	80007d0 <SetAGC+0x30>
 80007ae:	e8df f003 	tbb	[pc, r3]
 80007b2:	2011      	.short	0x2011
 80007b4:	022f      	.short	0x022f
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 80007b6:	4b20      	ldr	r3, [pc, #128]	; (8000838 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007b8:	4a20      	ldr	r2, [pc, #128]	; (800083c <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 80007ba:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80007be:	4c20      	ldr	r4, [pc, #128]	; (8000840 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007c0:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 80007c4:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007c6:	4a1f      	ldr	r2, [pc, #124]	; (8000844 <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 80007c8:	4b1f      	ldr	r3, [pc, #124]	; (8000848 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 80007ca:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 80007cc:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 80007ce:	70d8      	strb	r0, [r3, #3]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 80007d0:	bc30      	pop	{r4, r5}
 80007d2:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 80007d4:	4b18      	ldr	r3, [pc, #96]	; (8000838 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 80007d6:	4a19      	ldr	r2, [pc, #100]	; (800083c <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 80007d8:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80007dc:	4c18      	ldr	r4, [pc, #96]	; (8000840 <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 80007de:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 80007e2:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 80007e4:	4a17      	ldr	r2, [pc, #92]	; (8000844 <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 80007e6:	4b18      	ldr	r3, [pc, #96]	; (8000848 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 80007e8:	6025      	str	r5, [r4, #0]
	case AM :       agc[AM] = newAGC;
 80007ea:	7018      	strb	r0, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 80007ec:	8011      	strh	r1, [r2, #0]
}	
 80007ee:	bc30      	pop	{r4, r5}
 80007f0:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 80007f2:	4b11      	ldr	r3, [pc, #68]	; (8000838 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80007f4:	4a11      	ldr	r2, [pc, #68]	; (800083c <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 80007f6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80007fa:	4c11      	ldr	r4, [pc, #68]	; (8000840 <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80007fc:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8000800:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8000802:	4a10      	ldr	r2, [pc, #64]	; (8000844 <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 8000804:	4b10      	ldr	r3, [pc, #64]	; (8000848 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8000806:	6065      	str	r5, [r4, #4]
	case LSB :      agc[LSB] = newAGC;
 8000808:	7058      	strb	r0, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 800080a:	8051      	strh	r1, [r2, #2]
}	
 800080c:	bc30      	pop	{r4, r5}
 800080e:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 8000810:	4b09      	ldr	r3, [pc, #36]	; (8000838 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8000812:	4a0a      	ldr	r2, [pc, #40]	; (800083c <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 8000814:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000818:	4c09      	ldr	r4, [pc, #36]	; (8000840 <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 800081a:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 800081e:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000820:	4a08      	ldr	r2, [pc, #32]	; (8000844 <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8000824:	60a5      	str	r5, [r4, #8]
	case USB :      agc[USB] = newAGC;
 8000826:	7098      	strb	r0, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8000828:	8091      	strh	r1, [r2, #4]
}	
 800082a:	bc30      	pop	{r4, r5}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	2400dd50 	.word	0x2400dd50
 8000834:	240019c0 	.word	0x240019c0
 8000838:	2400dd40 	.word	0x2400dd40
 800083c:	2400ac2c 	.word	0x2400ac2c
 8000840:	24003de0 	.word	0x24003de0
 8000844:	240091cc 	.word	0x240091cc
 8000848:	24008988 	.word	0x24008988

0800084c <Tune_Preset>:
{
 800084c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8000850:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8000854:	4e48      	ldr	r6, [pc, #288]	; (8000978 <Tune_Preset+0x12c>)
 8000856:	4a49      	ldr	r2, [pc, #292]	; (800097c <Tune_Preset+0x130>)
{
 8000858:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 800085a:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 800085e:	4f48      	ldr	r7, [pc, #288]	; (8000980 <Tune_Preset+0x134>)
	LOfreq = psets[Idx].freq;
 8000860:	0045      	lsls	r5, r0, #1
 8000862:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8000864:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8000866:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8000868:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 800086a:	2b03      	cmp	r3, #3
 800086c:	d87d      	bhi.n	800096a <Tune_Preset+0x11e>
 800086e:	e8df f003 	tbb	[pc, r3]
 8000872:	6458      	.short	0x6458
 8000874:	0270      	.short	0x0270
	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000876:	f8df 8144 	ldr.w	r8, [pc, #324]	; 80009bc <Tune_Preset+0x170>
 800087a:	f898 0003 	ldrb.w	r0, [r8, #3]
 800087e:	f7ff ff2d 	bl	80006dc <SetBW>
 8000882:	4b40      	ldr	r3, [pc, #256]	; (8000984 <Tune_Preset+0x138>)
 8000884:	78d8      	ldrb	r0, [r3, #3]
 8000886:	f7ff ff8b 	bl	80007a0 <SetAGC>
		break;
 800088a:	783b      	ldrb	r3, [r7, #0]
	SetBW( psets[Idx].bw);
 800088c:	4425      	add	r5, r4
	CurrentBW = newbw;
 800088e:	493e      	ldr	r1, [pc, #248]	; (8000988 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000890:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8000894:	7d6a      	ldrb	r2, [r5, #21]
	CurrentBW = newbw;
 8000896:	700a      	strb	r2, [r1, #0]
	switch(CurrentMode)
 8000898:	2b03      	cmp	r3, #3
 800089a:	d80f      	bhi.n	80008bc <Tune_Preset+0x70>
 800089c:	e8df f003 	tbb	[pc, r3]
 80008a0:	0217372a 	.word	0x0217372a
		CWindex = 0; // TODO toglimi
 80008a4:	4839      	ldr	r0, [pc, #228]	; (800098c <Tune_Preset+0x140>)
 80008a6:	2500      	movs	r5, #0
		bw[CW] = newbw;
 80008a8:	f888 2003 	strb.w	r2, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80008ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 80008b0:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80008b2:	4a37      	ldr	r2, [pc, #220]	; (8000990 <Tune_Preset+0x144>)
 80008b4:	4937      	ldr	r1, [pc, #220]	; (8000994 <Tune_Preset+0x148>)
 80008b6:	4838      	ldr	r0, [pc, #224]	; (8000998 <Tune_Preset+0x14c>)
 80008b8:	f000 ffd2 	bl	8001860 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 80008bc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80008c0:	4836      	ldr	r0, [pc, #216]	; (800099c <Tune_Preset+0x150>)
 80008c2:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 80008c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 80008ca:	f00d bda3 	b.w	800e414 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 80008ce:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 80008d0:	4933      	ldr	r1, [pc, #204]	; (80009a0 <Tune_Preset+0x154>)
		USBindex = 0; // TODO toglimi
 80008d2:	4834      	ldr	r0, [pc, #208]	; (80009a4 <Tune_Preset+0x158>)
 80008d4:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 80008d8:	bf18      	it	ne
 80008da:	2701      	movne	r7, #1
		bw[USB] = newbw;
 80008dc:	f888 2002 	strb.w	r2, [r8, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80008e0:	800f      	strh	r7, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80008e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 80008e6:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80008e8:	4a29      	ldr	r2, [pc, #164]	; (8000990 <Tune_Preset+0x144>)
 80008ea:	492f      	ldr	r1, [pc, #188]	; (80009a8 <Tune_Preset+0x15c>)
 80008ec:	482f      	ldr	r0, [pc, #188]	; (80009ac <Tune_Preset+0x160>)
 80008ee:	f000 ffb7 	bl	8001860 <SDR_2R_toC_f32>
		break;
 80008f2:	e7e3      	b.n	80008bc <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 80008f4:	482a      	ldr	r0, [pc, #168]	; (80009a0 <Tune_Preset+0x154>)
 80008f6:	2500      	movs	r5, #0
		bw[AM] = newbw;
 80008f8:	f888 2000 	strb.w	r2, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80008fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 8000900:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000902:	4a23      	ldr	r2, [pc, #140]	; (8000990 <Tune_Preset+0x144>)
 8000904:	492a      	ldr	r1, [pc, #168]	; (80009b0 <Tune_Preset+0x164>)
 8000906:	482b      	ldr	r0, [pc, #172]	; (80009b4 <Tune_Preset+0x168>)
 8000908:	f000 ffaa 	bl	8001860 <SDR_2R_toC_f32>
		break;
 800090c:	e7d6      	b.n	80008bc <Tune_Preset+0x70>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 800090e:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000910:	4923      	ldr	r1, [pc, #140]	; (80009a0 <Tune_Preset+0x154>)
		LSBindex = 0; // TODO toglimi
 8000912:	4829      	ldr	r0, [pc, #164]	; (80009b8 <Tune_Preset+0x16c>)
 8000914:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000918:	bf18      	it	ne
 800091a:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 800091c:	f888 2001 	strb.w	r2, [r8, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000920:	e7de      	b.n	80008e0 <Tune_Preset+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000922:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80009bc <Tune_Preset+0x170>
 8000926:	f898 0000 	ldrb.w	r0, [r8]
 800092a:	f7ff fed7 	bl	80006dc <SetBW>
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <Tune_Preset+0x138>)
 8000930:	7818      	ldrb	r0, [r3, #0]
 8000932:	f7ff ff35 	bl	80007a0 <SetAGC>
		break;
 8000936:	783b      	ldrb	r3, [r7, #0]

	default :
		break;
	}
}	
 8000938:	e7a8      	b.n	800088c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 800093a:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80009bc <Tune_Preset+0x170>
 800093e:	f898 0001 	ldrb.w	r0, [r8, #1]
 8000942:	f7ff fecb 	bl	80006dc <SetBW>
 8000946:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <Tune_Preset+0x138>)
 8000948:	7858      	ldrb	r0, [r3, #1]
 800094a:	f7ff ff29 	bl	80007a0 <SetAGC>
		break;
 800094e:	783b      	ldrb	r3, [r7, #0]
 8000950:	e79c      	b.n	800088c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000952:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80009bc <Tune_Preset+0x170>
 8000956:	f898 0002 	ldrb.w	r0, [r8, #2]
 800095a:	f7ff febf 	bl	80006dc <SetBW>
 800095e:	4b09      	ldr	r3, [pc, #36]	; (8000984 <Tune_Preset+0x138>)
 8000960:	7898      	ldrb	r0, [r3, #2]
 8000962:	f7ff ff1d 	bl	80007a0 <SetAGC>
		break;
 8000966:	783b      	ldrb	r3, [r7, #0]
 8000968:	e790      	b.n	800088c <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 800096a:	2318      	movs	r3, #24
	CurrentBW = newbw;
 800096c:	4a06      	ldr	r2, [pc, #24]	; (8000988 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 800096e:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8000972:	7d5b      	ldrb	r3, [r3, #21]
 8000974:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8000976:	e7a1      	b.n	80008bc <Tune_Preset+0x70>
 8000978:	24009a74 	.word	0x24009a74
 800097c:	2400ac30 	.word	0x2400ac30
 8000980:	2400dd50 	.word	0x2400dd50
 8000984:	24008988 	.word	0x24008988
 8000988:	24001dd4 	.word	0x24001dd4
 800098c:	24009c1c 	.word	0x24009c1c
 8000990:	20004000 	.word	0x20004000
 8000994:	08013a20 	.word	0x08013a20
 8000998:	08014a20 	.word	0x08014a20
 800099c:	240057f4 	.word	0x240057f4
 80009a0:	2400f162 	.word	0x2400f162
 80009a4:	240091e4 	.word	0x240091e4
 80009a8:	08015a20 	.word	0x08015a20
 80009ac:	08016a20 	.word	0x08016a20
 80009b0:	08011a20 	.word	0x08011a20
 80009b4:	08012a20 	.word	0x08012a20
 80009b8:	2400f160 	.word	0x2400f160
 80009bc:	24009c20 	.word	0x24009c20

080009c0 <SetMode>:
{
 80009c0:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 80009c2:	4b18      	ldr	r3, [pc, #96]	; (8000a24 <SetMode+0x64>)
 80009c4:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 80009c6:	2803      	cmp	r0, #3
 80009c8:	d82b      	bhi.n	8000a22 <SetMode+0x62>
 80009ca:	e8df f000 	tbb	[pc, r0]
 80009ce:	160c      	.short	0x160c
 80009d0:	0220      	.short	0x0220
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80009d2:	4b15      	ldr	r3, [pc, #84]	; (8000a28 <SetMode+0x68>)
 80009d4:	78d8      	ldrb	r0, [r3, #3]
 80009d6:	f7ff fe81 	bl	80006dc <SetBW>
 80009da:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <SetMode+0x6c>)
 80009dc:	78d8      	ldrb	r0, [r3, #3]
}	
 80009de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 80009e2:	f7ff bedd 	b.w	80007a0 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 80009e6:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <SetMode+0x68>)
 80009e8:	7818      	ldrb	r0, [r3, #0]
 80009ea:	f7ff fe77 	bl	80006dc <SetBW>
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <SetMode+0x6c>)
 80009f0:	7818      	ldrb	r0, [r3, #0]
}	
 80009f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 80009f6:	f7ff bed3 	b.w	80007a0 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 80009fa:	4b0b      	ldr	r3, [pc, #44]	; (8000a28 <SetMode+0x68>)
 80009fc:	7858      	ldrb	r0, [r3, #1]
 80009fe:	f7ff fe6d 	bl	80006dc <SetBW>
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <SetMode+0x6c>)
 8000a04:	7858      	ldrb	r0, [r3, #1]
}	
 8000a06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000a0a:	f7ff bec9 	b.w	80007a0 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <SetMode+0x68>)
 8000a10:	7898      	ldrb	r0, [r3, #2]
 8000a12:	f7ff fe63 	bl	80006dc <SetBW>
 8000a16:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <SetMode+0x6c>)
 8000a18:	7898      	ldrb	r0, [r3, #2]
}	
 8000a1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a1e:	f7ff bebf 	b.w	80007a0 <SetAGC>
}	
 8000a22:	bd08      	pop	{r3, pc}
 8000a24:	2400dd50 	.word	0x2400dd50
 8000a28:	24009c20 	.word	0x24009c20
 8000a2c:	24008988 	.word	0x24008988

08000a30 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8000a30:	2809      	cmp	r0, #9
{
 8000a32:	b508      	push	{r3, lr}
	if (idx == 9)
 8000a34:	d012      	beq.n	8000a5c <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8000a36:	f1c0 0005 	rsb	r0, r0, #5
 8000a3a:	ee06 0a90 	vmov	s13, r0
 8000a3e:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000a68 <SetFstep+0x38>
 8000a42:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8000a46:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000a4a:	f00f fe81 	bl	8010750 <exp>
 8000a4e:	4a08      	ldr	r2, [pc, #32]	; (8000a70 <SetFstep+0x40>)
 8000a50:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8000a54:	ee17 3a90 	vmov	r3, s15
 8000a58:	6013      	str	r3, [r2, #0]
}	
 8000a5a:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8000a5c:	f242 3328 	movw	r3, #9000	; 0x2328
 8000a60:	4a03      	ldr	r2, [pc, #12]	; (8000a70 <SetFstep+0x40>)
 8000a62:	6013      	str	r3, [r2, #0]
}	
 8000a64:	bd08      	pop	{r3, pc}
 8000a66:	bf00      	nop
 8000a68:	bbb55516 	.word	0xbbb55516
 8000a6c:	40026bb1 	.word	0x40026bb1
 8000a70:	2400dd48 	.word	0x2400dd48

08000a74 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000a74:	4b2c      	ldr	r3, [pc, #176]	; (8000b28 <FplusClicked+0xb4>)
 8000a76:	ee07 0a90 	vmov	s15, r0
 8000a7a:	4a2c      	ldr	r2, [pc, #176]	; (8000b2c <FplusClicked+0xb8>)
 8000a7c:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8000a80:	ed93 6a00 	vldr	s12, [r3]
 8000a84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a88:	ed92 7a00 	vldr	s14, [r2]
 8000a8c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000a90:	4b27      	ldr	r3, [pc, #156]	; (8000b30 <FplusClicked+0xbc>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000a92:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8000a96:	4927      	ldr	r1, [pc, #156]	; (8000b34 <FplusClicked+0xc0>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000a98:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000b38 <FplusClicked+0xc4>
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000a9c:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8000aa0:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000aa2:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4c24      	ldr	r4, [pc, #144]	; (8000b3c <FplusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 8000aaa:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000aac:	eea6 7b04 	vfma.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ab0:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000ab2:	7560      	strb	r0, [r4, #21]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8000ab4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8000ab8:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8000abc:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000ac0:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8000ac4:	2b03      	cmp	r3, #3
 8000ac6:	d80b      	bhi.n	8000ae0 <FplusClicked+0x6c>
 8000ac8:	e8df f003 	tbb	[pc, r3]
 8000acc:	02241b12 	.word	0x02241b12
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000ad0:	78c8      	ldrb	r0, [r1, #3]
 8000ad2:	f7ff fe03 	bl	80006dc <SetBW>
 8000ad6:	4b1a      	ldr	r3, [pc, #104]	; (8000b40 <FplusClicked+0xcc>)
 8000ad8:	78d8      	ldrb	r0, [r3, #3]
 8000ada:	f7ff fe61 	bl	80007a0 <SetAGC>
		break;
 8000ade:	7d60      	ldrb	r0, [r4, #21]
	SetBW( psets[Idx].bw);
 8000ae0:	f7ff fdfc 	bl	80006dc <SetBW>
	strcpy(msg, psets[Idx].name);
 8000ae4:	4915      	ldr	r1, [pc, #84]	; (8000b3c <FplusClicked+0xc8>)
 8000ae6:	4817      	ldr	r0, [pc, #92]	; (8000b44 <FplusClicked+0xd0>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000aec:	f00d bc92 	b.w	800e414 <strcpy>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000af0:	7808      	ldrb	r0, [r1, #0]
 8000af2:	f7ff fdf3 	bl	80006dc <SetBW>
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <FplusClicked+0xcc>)
 8000af8:	7818      	ldrb	r0, [r3, #0]
 8000afa:	f7ff fe51 	bl	80007a0 <SetAGC>
		break;
 8000afe:	7d60      	ldrb	r0, [r4, #21]
}	
 8000b00:	e7ee      	b.n	8000ae0 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000b02:	7848      	ldrb	r0, [r1, #1]
 8000b04:	f7ff fdea 	bl	80006dc <SetBW>
 8000b08:	4b0d      	ldr	r3, [pc, #52]	; (8000b40 <FplusClicked+0xcc>)
 8000b0a:	7858      	ldrb	r0, [r3, #1]
 8000b0c:	f7ff fe48 	bl	80007a0 <SetAGC>
		break;
 8000b10:	7d60      	ldrb	r0, [r4, #21]
 8000b12:	e7e5      	b.n	8000ae0 <FplusClicked+0x6c>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000b14:	7888      	ldrb	r0, [r1, #2]
 8000b16:	f7ff fde1 	bl	80006dc <SetBW>
 8000b1a:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <FplusClicked+0xcc>)
 8000b1c:	7898      	ldrb	r0, [r3, #2]
 8000b1e:	f7ff fe3f 	bl	80007a0 <SetAGC>
		break;
 8000b22:	7d60      	ldrb	r0, [r4, #21]
 8000b24:	e7dc      	b.n	8000ae0 <FplusClicked+0x6c>
 8000b26:	bf00      	nop
 8000b28:	2400dd48 	.word	0x2400dd48
 8000b2c:	2400ac30 	.word	0x2400ac30
 8000b30:	2400dd50 	.word	0x2400dd50
 8000b34:	24009c20 	.word	0x24009c20
 8000b38:	4c3ebc20 	.word	0x4c3ebc20
 8000b3c:	24009a74 	.word	0x24009a74
 8000b40:	24008988 	.word	0x24008988
 8000b44:	240057f4 	.word	0x240057f4

08000b48 <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000b48:	4b2c      	ldr	r3, [pc, #176]	; (8000bfc <FminusClicked+0xb4>)
 8000b4a:	ee07 0a90 	vmov	s15, r0
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	; (8000c00 <FminusClicked+0xb8>)
 8000b50:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8000b54:	ed93 6a00 	vldr	s12, [r3]
 8000b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000b5c:	ed92 7a00 	vldr	s14, [r2]
 8000b60:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b64:	4b27      	ldr	r3, [pc, #156]	; (8000c04 <FminusClicked+0xbc>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000b66:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	psets[0].bw = bw[CurrentMode];
 8000b6a:	4927      	ldr	r1, [pc, #156]	; (8000c08 <FminusClicked+0xc0>)
	LOfreq  = max(LOfreq, 8000.f);
 8000b6c:	eddf 5a27 	vldr	s11, [pc, #156]	; 8000c0c <FminusClicked+0xc4>
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000b70:	ee26 6a26 	vmul.f32	s12, s12, s13
{	
 8000b74:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000b76:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	4c24      	ldr	r4, [pc, #144]	; (8000c10 <FminusClicked+0xc8>)
	psets[0].bw = bw[CurrentMode];
 8000b7e:	5cc8      	ldrb	r0, [r1, r3]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000b80:	eea6 7b44 	vfms.f64	d7, d6, d4
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b84:	7523      	strb	r3, [r4, #20]
	psets[0].bw = bw[CurrentMode];
 8000b86:	7560      	strb	r0, [r4, #21]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8000b88:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 8000b8c:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8000b90:	ed82 7a00 	vstr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b94:	ed84 7a04 	vstr	s14, [r4, #16]
	switch(CurrentMode)
 8000b98:	2b03      	cmp	r3, #3
 8000b9a:	d80b      	bhi.n	8000bb4 <FminusClicked+0x6c>
 8000b9c:	e8df f003 	tbb	[pc, r3]
 8000ba0:	02241b12 	.word	0x02241b12
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000ba4:	78c8      	ldrb	r0, [r1, #3]
 8000ba6:	f7ff fd99 	bl	80006dc <SetBW>
 8000baa:	4b1a      	ldr	r3, [pc, #104]	; (8000c14 <FminusClicked+0xcc>)
 8000bac:	78d8      	ldrb	r0, [r3, #3]
 8000bae:	f7ff fdf7 	bl	80007a0 <SetAGC>
		break;
 8000bb2:	7d60      	ldrb	r0, [r4, #21]
	SetBW( psets[Idx].bw);
 8000bb4:	f7ff fd92 	bl	80006dc <SetBW>
	strcpy(msg, psets[Idx].name);
 8000bb8:	4915      	ldr	r1, [pc, #84]	; (8000c10 <FminusClicked+0xc8>)
 8000bba:	4817      	ldr	r0, [pc, #92]	; (8000c18 <FminusClicked+0xd0>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8000bc0:	f00d bc28 	b.w	800e414 <strcpy>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000bc4:	7808      	ldrb	r0, [r1, #0]
 8000bc6:	f7ff fd89 	bl	80006dc <SetBW>
 8000bca:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <FminusClicked+0xcc>)
 8000bcc:	7818      	ldrb	r0, [r3, #0]
 8000bce:	f7ff fde7 	bl	80007a0 <SetAGC>
		break;
 8000bd2:	7d60      	ldrb	r0, [r4, #21]
}	
 8000bd4:	e7ee      	b.n	8000bb4 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000bd6:	7848      	ldrb	r0, [r1, #1]
 8000bd8:	f7ff fd80 	bl	80006dc <SetBW>
 8000bdc:	4b0d      	ldr	r3, [pc, #52]	; (8000c14 <FminusClicked+0xcc>)
 8000bde:	7858      	ldrb	r0, [r3, #1]
 8000be0:	f7ff fdde 	bl	80007a0 <SetAGC>
		break;
 8000be4:	7d60      	ldrb	r0, [r4, #21]
 8000be6:	e7e5      	b.n	8000bb4 <FminusClicked+0x6c>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000be8:	7888      	ldrb	r0, [r1, #2]
 8000bea:	f7ff fd77 	bl	80006dc <SetBW>
 8000bee:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <FminusClicked+0xcc>)
 8000bf0:	7898      	ldrb	r0, [r3, #2]
 8000bf2:	f7ff fdd5 	bl	80007a0 <SetAGC>
		break;
 8000bf6:	7d60      	ldrb	r0, [r4, #21]
 8000bf8:	e7dc      	b.n	8000bb4 <FminusClicked+0x6c>
 8000bfa:	bf00      	nop
 8000bfc:	2400dd48 	.word	0x2400dd48
 8000c00:	2400ac30 	.word	0x2400ac30
 8000c04:	2400dd50 	.word	0x2400dd50
 8000c08:	24009c20 	.word	0x24009c20
 8000c0c:	45fa0000 	.word	0x45fa0000
 8000c10:	24009a74 	.word	0x24009a74
 8000c14:	24008988 	.word	0x24008988
 8000c18:	240057f4 	.word	0x240057f4

08000c1c <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000c20:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile float tmp;
	float BinValue;
	int16_t i;


	if (TransmissionEnabled && SW01_IN)
 8000c22:	4e87      	ldr	r6, [pc, #540]	; (8000e40 <HAL_GPIO_EXTI_Callback+0x220>)
{
 8000c24:	b083      	sub	sp, #12
	if (TransmissionEnabled && SW01_IN)
 8000c26:	7833      	ldrb	r3, [r6, #0]
 8000c28:	b13b      	cbz	r3, 8000c3a <HAL_GPIO_EXTI_Callback+0x1a>
 8000c2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2e:	4885      	ldr	r0, [pc, #532]	; (8000e44 <HAL_GPIO_EXTI_Callback+0x224>)
 8000c30:	f005 ff52 	bl	8006ad8 <HAL_GPIO_ReadPin>
 8000c34:	2800      	cmp	r0, #0
 8000c36:	f000 80ed 	beq.w	8000e14 <HAL_GPIO_EXTI_Callback+0x1f4>
	{
		CarrierEnable(1);
	}
	else
	{
		CarrierEnable(0);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f001 feb8 	bl	80029b0 <CarrierEnable>

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000c40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c44:	4980      	ldr	r1, [pc, #512]	; (8000e48 <HAL_GPIO_EXTI_Callback+0x228>)
 8000c46:	4881      	ldr	r0, [pc, #516]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000c48:	f000 ff18 	bl	8001a7c <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000c4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c50:	497f      	ldr	r1, [pc, #508]	; (8000e50 <HAL_GPIO_EXTI_Callback+0x230>)
 8000c52:	4880      	ldr	r0, [pc, #512]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x234>)
 8000c54:	f000 ff12 	bl	8001a7c <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000c58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c5c:	4a7e      	ldr	r2, [pc, #504]	; (8000e58 <HAL_GPIO_EXTI_Callback+0x238>)
 8000c5e:	497b      	ldr	r1, [pc, #492]	; (8000e4c <HAL_GPIO_EXTI_Callback+0x22c>)
 8000c60:	487e      	ldr	r0, [pc, #504]	; (8000e5c <HAL_GPIO_EXTI_Callback+0x23c>)
 8000c62:	f00c f9d7 	bl	800d014 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000c66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c6a:	4a7d      	ldr	r2, [pc, #500]	; (8000e60 <HAL_GPIO_EXTI_Callback+0x240>)
 8000c6c:	4979      	ldr	r1, [pc, #484]	; (8000e54 <HAL_GPIO_EXTI_Callback+0x234>)
 8000c6e:	487d      	ldr	r0, [pc, #500]	; (8000e64 <HAL_GPIO_EXTI_Callback+0x244>)
 8000c70:	f00c f9d0 	bl	800d014 <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000c74:	497c      	ldr	r1, [pc, #496]	; (8000e68 <HAL_GPIO_EXTI_Callback+0x248>)
 8000c76:	f44f 6280 	mov.w	r2, #1024	; 0x400
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);



	// copy into the (in place...) FFT buffer
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000c7a:	4c7c      	ldr	r4, [pc, #496]	; (8000e6c <HAL_GPIO_EXTI_Callback+0x24c>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000c7c:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
*/

// TODO: check why with the original code above LSB and USB are swapped

 //if USB, copy the USB in the lower half (LSB)
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000c80:	4d7b      	ldr	r5, [pc, #492]	; (8000e70 <HAL_GPIO_EXTI_Callback+0x250>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000c82:	f000 fefb 	bl	8001a7c <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c8a:	4a77      	ldr	r2, [pc, #476]	; (8000e68 <HAL_GPIO_EXTI_Callback+0x248>)
 8000c8c:	4974      	ldr	r1, [pc, #464]	; (8000e60 <HAL_GPIO_EXTI_Callback+0x240>)
 8000c8e:	4872      	ldr	r0, [pc, #456]	; (8000e58 <HAL_GPIO_EXTI_Callback+0x238>)
 8000c90:	f000 fde6 	bl	8001860 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000c94:	4620      	mov	r0, r4
 8000c96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c9a:	4976      	ldr	r1, [pc, #472]	; (8000e74 <HAL_GPIO_EXTI_Callback+0x254>)
 8000c9c:	f000 feee 	bl	8001a7c <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	4621      	mov	r1, r4
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	4874      	ldr	r0, [pc, #464]	; (8000e78 <HAL_GPIO_EXTI_Callback+0x258>)
 8000ca8:	f00c f8f6 	bl	800ce98 <arm_cfft_f32>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000cac:	782b      	ldrb	r3, [r5, #0]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	f000 80aa 	beq.w	8000e08 <HAL_GPIO_EXTI_Callback+0x1e8>

#ifdef TEST_WF
	if (ShowWF) {
 8000cb4:	4b71      	ldr	r3, [pc, #452]	; (8000e7c <HAL_GPIO_EXTI_Callback+0x25c>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d04a      	beq.n	8000d52 <HAL_GPIO_EXTI_Callback+0x132>
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000cc2:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000ccc:	d241      	bcs.n	8000d52 <HAL_GPIO_EXTI_Callback+0x132>
 8000cce:	4f6c      	ldr	r7, [pc, #432]	; (8000e80 <HAL_GPIO_EXTI_Callback+0x260>)
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000cd0:	f04f 0c00 	mov.w	ip, #0
		{
			tmp = FFTbuf[WFSample] * FFTbuf[WFSample] + FFTbuf[WFSample+1] * FFTbuf[WFSample+1];
 8000cd4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8000cd8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000cdc:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8000ce0:	b292      	uxth	r2, r2
 8000ce2:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	b280      	uxth	r0, r0
 8000cea:	b289      	uxth	r1, r1
 8000cec:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000cf0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8000cf4:	edd0 7a01 	vldr	s15, [r0, #4]
 8000cf8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8000cfc:	ed91 7a01 	vldr	s14, [r1, #4]
 8000d00:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000d04:	edd2 6a00 	vldr	s13, [r2]
 8000d08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d0c:	ed93 7a00 	vldr	s14, [r3]
 8000d10:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000d14:	edcd 7a01 	vstr	s15, [sp, #4]
			arm_sqrt_f32(tmp, &WFBuffer[WFSample >> 1]);
 8000d18:	eddd 7a01 	vldr	s15, [sp, #4]
 8000d1c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000d20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d24:	f3c3 034e 	ubfx	r3, r3, #1, #15
 8000d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d2c:	eb07 0283 	add.w	r2, r7, r3, lsl #2
 8000d30:	db74      	blt.n	8000e1c <HAL_GPIO_EXTI_Callback+0x1fc>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 8000d32:	eeb1 7ae7 	vsqrt.f32	s14, s15
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000d36:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000d3a:	3302      	adds	r3, #2
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000d42:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000d4c:	ed82 7a00 	vstr	s14, [r2]
 8000d50:	d3c0      	bcc.n	8000cd4 <HAL_GPIO_EXTI_Callback+0xb4>

#endif
	 */

	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8000d52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d56:	4a4b      	ldr	r2, [pc, #300]	; (8000e84 <HAL_GPIO_EXTI_Callback+0x264>)
 8000d58:	494b      	ldr	r1, [pc, #300]	; (8000e88 <HAL_GPIO_EXTI_Callback+0x268>)
 8000d5a:	4844      	ldr	r0, [pc, #272]	; (8000e6c <HAL_GPIO_EXTI_Callback+0x24c>)
 8000d5c:	f00c fb12 	bl	800d384 <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8000d60:	2301      	movs	r3, #1
 8000d62:	4948      	ldr	r1, [pc, #288]	; (8000e84 <HAL_GPIO_EXTI_Callback+0x264>)
 8000d64:	461a      	mov	r2, r3
 8000d66:	4844      	ldr	r0, [pc, #272]	; (8000e78 <HAL_GPIO_EXTI_Callback+0x258>)
 8000d68:	f00c f896 	bl	800ce98 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8000d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d70:	4946      	ldr	r1, [pc, #280]	; (8000e8c <HAL_GPIO_EXTI_Callback+0x26c>)
 8000d72:	4847      	ldr	r0, [pc, #284]	; (8000e90 <HAL_GPIO_EXTI_Callback+0x270>)
 8000d74:	f000 fe82 	bl	8001a7c <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8000d78:	782b      	ldrb	r3, [r5, #0]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d826      	bhi.n	8000dcc <HAL_GPIO_EXTI_Callback+0x1ac>
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d13d      	bne.n	8000dfe <HAL_GPIO_EXTI_Callback+0x1de>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 8000d82:	4944      	ldr	r1, [pc, #272]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000d84:	4842      	ldr	r0, [pc, #264]	; (8000e90 <HAL_GPIO_EXTI_Callback+0x270>)
 8000d86:	f000 ffcf 	bl	8001d28 <SDR_demodAM_AGC>
#endif


	// CW tone while keying
	//TODO: make it sine and with attack/decay
	if (TXCarrierEnabled)
 8000d8a:	4b43      	ldr	r3, [pc, #268]	; (8000e98 <HAL_GPIO_EXTI_Callback+0x278>)
 8000d8c:	7819      	ldrb	r1, [r3, #0]
 8000d8e:	b369      	cbz	r1, 8000dec <HAL_GPIO_EXTI_Callback+0x1cc>
		for (i=0; i<BSIZE; i++)
		{
			if (i % 64 > 31)
				fAudio[i] = volume; //Volume
			else
				fAudio[i] = -volume;
 8000d90:	4942      	ldr	r1, [pc, #264]	; (8000e9c <HAL_GPIO_EXTI_Callback+0x27c>)
 8000d92:	2300      	movs	r3, #0
 8000d94:	4a3f      	ldr	r2, [pc, #252]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000d96:	edd1 7a00 	vldr	s15, [r1]
 8000d9a:	eeb1 7a67 	vneg.f32	s14, s15
			if (i % 64 > 31)
 8000d9e:	0699      	lsls	r1, r3, #26
 8000da0:	f103 0301 	add.w	r3, r3, #1
 8000da4:	f102 0204 	add.w	r2, r2, #4
				fAudio[i] = volume; //Volume
 8000da8:	bf4c      	ite	mi
 8000daa:	ed42 7a01 	vstrmi	s15, [r2, #-4]
				fAudio[i] = -volume;
 8000dae:	ed02 7a01 	vstrpl	s14, [r2, #-4]
		for (i=0; i<BSIZE; i++)
 8000db2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000db6:	d1f2      	bne.n	8000d9e <HAL_GPIO_EXTI_Callback+0x17e>
	}

	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8000db8:	4b39      	ldr	r3, [pc, #228]	; (8000ea0 <HAL_GPIO_EXTI_Callback+0x280>)
 8000dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dbe:	4835      	ldr	r0, [pc, #212]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000dc0:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8000dc2:	b003      	add	sp, #12
 8000dc4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8000dc8:	f000 bdee 	b.w	80019a8 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 8000dcc:	2b03      	cmp	r3, #3
 8000dce:	d1dc      	bne.n	8000d8a <HAL_GPIO_EXTI_Callback+0x16a>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8000dd0:	4930      	ldr	r1, [pc, #192]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000dd2:	482f      	ldr	r0, [pc, #188]	; (8000e90 <HAL_GPIO_EXTI_Callback+0x270>)
 8000dd4:	f001 f824 	bl	8001e20 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 8000dd8:	4b32      	ldr	r3, [pc, #200]	; (8000ea4 <HAL_GPIO_EXTI_Callback+0x284>)
 8000dda:	78db      	ldrb	r3, [r3, #3]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d1d4      	bne.n	8000d8a <HAL_GPIO_EXTI_Callback+0x16a>
			SDR_CWPeak(fAudio, BSIZE);
 8000de0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de4:	482b      	ldr	r0, [pc, #172]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000de6:	f000 ff0f 	bl	8001c08 <SDR_CWPeak>
 8000dea:	e7ce      	b.n	8000d8a <HAL_GPIO_EXTI_Callback+0x16a>
		if (TransmissionEnabled)
 8000dec:	7833      	ldrb	r3, [r6, #0]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d0e2      	beq.n	8000db8 <HAL_GPIO_EXTI_Callback+0x198>
 8000df2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000df6:	4827      	ldr	r0, [pc, #156]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000df8:	f00c fe88 	bl	800db0c <memset>
 8000dfc:	e7dc      	b.n	8000db8 <HAL_GPIO_EXTI_Callback+0x198>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8000dfe:	4925      	ldr	r1, [pc, #148]	; (8000e94 <HAL_GPIO_EXTI_Callback+0x274>)
 8000e00:	4823      	ldr	r0, [pc, #140]	; (8000e90 <HAL_GPIO_EXTI_Callback+0x270>)
 8000e02:	f001 f80d 	bl	8001e20 <SDR_demodSSB_CW_AGC>
 8000e06:	e7c0      	b.n	8000d8a <HAL_GPIO_EXTI_Callback+0x16a>
	if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000e08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f000 fe51 	bl	8001ab4 <SDR_mirror_LSB>
 8000e12:	e74f      	b.n	8000cb4 <HAL_GPIO_EXTI_Callback+0x94>
		CarrierEnable(1);
 8000e14:	2001      	movs	r0, #1
 8000e16:	f001 fdcb 	bl	80029b0 <CarrierEnable>
 8000e1a:	e711      	b.n	8000c40 <HAL_GPIO_EXTI_Callback+0x20>
		for (WFSample=0; WFSample<(FFTLEN * 2); WFSample += 2)
 8000e1c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8000e20:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8000e24:	3202      	adds	r2, #2
 8000e26:	f8c3 c000 	str.w	ip, [r3]
 8000e2a:	b293      	uxth	r3, r2
 8000e2c:	f8ad 3002 	strh.w	r3, [sp, #2]
 8000e30:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000e3a:	f4ff af4b 	bcc.w	8000cd4 <HAL_GPIO_EXTI_Callback+0xb4>
 8000e3e:	e788      	b.n	8000d52 <HAL_GPIO_EXTI_Callback+0x132>
 8000e40:	24009bc4 	.word	0x24009bc4
 8000e44:	58020800 	.word	0x58020800
 8000e48:	2000d000 	.word	0x2000d000
 8000e4c:	20009000 	.word	0x20009000
 8000e50:	2000b000 	.word	0x2000b000
 8000e54:	20007000 	.word	0x20007000
 8000e58:	20006800 	.word	0x20006800
 8000e5c:	240019c4 	.word	0x240019c4
 8000e60:	20006000 	.word	0x20006000
 8000e64:	24009a64 	.word	0x24009a64
 8000e68:	24002de0 	.word	0x24002de0
 8000e6c:	20002000 	.word	0x20002000
 8000e70:	2400dd50 	.word	0x2400dd50
 8000e74:	24001de0 	.word	0x24001de0
 8000e78:	08017c40 	.word	0x08017c40
 8000e7c:	24009a70 	.word	0x24009a70
 8000e80:	2400cd40 	.word	0x2400cd40
 8000e84:	20000000 	.word	0x20000000
 8000e88:	20004000 	.word	0x20004000
 8000e8c:	20001000 	.word	0x20001000
 8000e90:	24003f44 	.word	0x24003f44
 8000e94:	2400dd54 	.word	0x2400dd54
 8000e98:	24008920 	.word	0x24008920
 8000e9c:	24005774 	.word	0x24005774
 8000ea0:	24005820 	.word	0x24005820
 8000ea4:	24009c20 	.word	0x24009c20

08000ea8 <ADC_Stream0_Handler>:
// by DMA2 Stream when a new ADC buffer is just filled
// Frequency is FADC / bitsPerSampleADC / BSIZE/2
// 150000000 /16 /512 = 18310,54688

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8000ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8000eac:	4a79      	ldr	r2, [pc, #484]	; (8001094 <ADC_Stream0_Handler+0x1ec>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8000eae:	4e7a      	ldr	r6, [pc, #488]	; (8001098 <ADC_Stream0_Handler+0x1f0>)
{
 8000eb0:	ed2d 8b10 	vpush	{d8-d15}
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8000eb4:	f5a6 6180 	sub.w	r1, r6, #1024	; 0x400
	if(CurrentMode == CW)
 8000eb8:	7812      	ldrb	r2, [r2, #0]
{
 8000eba:	b097      	sub	sp, #92	; 0x5c
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8000ebc:	2800      	cmp	r0, #0
 8000ebe:	bf08      	it	eq
 8000ec0:	460e      	moveq	r6, r1
	if(CurrentMode == CW)
 8000ec2:	2a03      	cmp	r2, #3
 8000ec4:	f000 83ff 	beq.w	80016c6 <ADC_Stream0_Handler+0x81e>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8000ec8:	4b74      	ldr	r3, [pc, #464]	; (800109c <ADC_Stream0_Handler+0x1f4>)
 8000eca:	ed93 0a00 	vldr	s0, [r3]
 8000ece:	f000 fc0b 	bl	80016e8 <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 8000ed2:	f206 32fe 	addw	r2, r6, #1022	; 0x3fe
 8000ed6:	1eb5      	subs	r5, r6, #2
	sum = 0; k = BSIZE;
 8000ed8:	ed9f 0a71 	vldr	s0, [pc, #452]	; 80010a0 <ADC_Stream0_Handler+0x1f8>
	{
		sum += pR[k-1];
 8000edc:	8811      	ldrh	r1, [r2, #0]
 8000ede:	3a08      	subs	r2, #8
		sum += pR[k-2];
 8000ee0:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 8000ee2:	b289      	uxth	r1, r1
		sum += pR[k-3];
 8000ee4:	8890      	ldrh	r0, [r2, #4]
		sum += pR[k-2];
 8000ee6:	b29b      	uxth	r3, r3
		sum += pR[k-1];
 8000ee8:	ee07 1a90 	vmov	s15, r1
		sum += pR[k-3];
 8000eec:	b280      	uxth	r0, r0
		sum += pR[k-4];
 8000eee:	8851      	ldrh	r1, [r2, #2]
	while(k)
 8000ef0:	4295      	cmp	r5, r2
		sum += pR[k-1];
 8000ef2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		sum += pR[k-2];
 8000ef6:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 8000efa:	b289      	uxth	r1, r1
		sum += pR[k-2];
 8000efc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		sum += pR[k-3];
 8000f00:	ee07 0a90 	vmov	s15, r0
		sum += pR[k-4];
 8000f04:	ee06 1a90 	vmov	s13, r1
		sum += pR[k-3];
 8000f08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		sum += pR[k-4];
 8000f0c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8000f10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f14:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000f18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000f1c:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 8000f20:	d1dc      	bne.n	8000edc <ADC_Stream0_Handler+0x34>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 8000f22:	f8b6 3200 	ldrh.w	r3, [r6, #512]	; 0x200

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8000f26:	4630      	mov	r0, r6
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8000f28:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80010a4 <ADC_Stream0_Handler+0x1fc>
 8000f2c:	2400      	movs	r4, #0
	TestSampledValue=pR[BSIZE/2];
 8000f2e:	b29b      	uxth	r3, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8000f30:	4d5d      	ldr	r5, [pc, #372]	; (80010a8 <ADC_Stream0_Handler+0x200>)
 8000f32:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000f36:	4e5d      	ldr	r6, [pc, #372]	; (80010ac <ADC_Stream0_Handler+0x204>)
	TestSampledValue=pR[BSIZE/2];
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	4f5c      	ldr	r7, [pc, #368]	; (80010b0 <ADC_Stream0_Handler+0x208>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8000f3e:	4a5d      	ldr	r2, [pc, #372]	; (80010b4 <ADC_Stream0_Handler+0x20c>)
	TestSampledValue=pR[BSIZE/2];
 8000f40:	eef8 7a67 	vcvt.f32.u32	s15, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8000f44:	495c      	ldr	r1, [pc, #368]	; (80010b8 <ADC_Stream0_Handler+0x210>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8000f46:	ed85 0a00 	vstr	s0, [r5]
 8000f4a:	8034      	strh	r4, [r6, #0]
	TestSampledValue=pR[BSIZE/2];
 8000f4c:	edc7 7a00 	vstr	s15, [r7]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8000f50:	f000 fcb8 	bl	80018c4 <SDR_downconvert_f32>
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
	while(k--)
 8000f54:	21ff      	movs	r1, #255	; 0xff
 8000f56:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8001140 <ADC_Stream0_Handler+0x298>
 8000f5a:	f8df e1e8 	ldr.w	lr, [pc, #488]	; 8001144 <ADC_Stream0_Handler+0x29c>
 8000f5e:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8000f62:	8031      	strh	r1, [r6, #0]
 8000f64:	460b      	mov	r3, r1
 8000f66:	4955      	ldr	r1, [pc, #340]	; (80010bc <ADC_Stream0_Handler+0x214>)
 8000f68:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8000f6c:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8001148 <ADC_Stream0_Handler+0x2a0>
 8000f70:	edd1 0a00 	vldr	s1, [r1]
 8000f74:	4952      	ldr	r1, [pc, #328]	; (80010c0 <ADC_Stream0_Handler+0x218>)
 8000f76:	ed98 0a00 	vldr	s0, [r8]
 8000f7a:	ed91 7a00 	vldr	s14, [r1]
 8000f7e:	4951      	ldr	r1, [pc, #324]	; (80010c4 <ADC_Stream0_Handler+0x21c>)
 8000f80:	edde 7a00 	vldr	s15, [lr]
 8000f84:	edd1 1a00 	vldr	s3, [r1]
 8000f88:	494f      	ldr	r1, [pc, #316]	; (80010c8 <ADC_Stream0_Handler+0x220>)
 8000f8a:	ed9c 1a00 	vldr	s2, [ip]
 8000f8e:	edd1 aa00 	vldr	s21, [r1]
 8000f92:	494e      	ldr	r1, [pc, #312]	; (80010cc <ADC_Stream0_Handler+0x224>)
 8000f94:	484e      	ldr	r0, [pc, #312]	; (80010d0 <ADC_Stream0_Handler+0x228>)
 8000f96:	ed91 5a00 	vldr	s10, [r1]
 8000f9a:	494e      	ldr	r1, [pc, #312]	; (80010d4 <ADC_Stream0_Handler+0x22c>)
 8000f9c:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 800114c <ADC_Stream0_Handler+0x2a4>
 8000fa0:	edd1 9a00 	vldr	s19, [r1]
 8000fa4:	494c      	ldr	r1, [pc, #304]	; (80010d8 <ADC_Stream0_Handler+0x230>)
 8000fa6:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8001150 <ADC_Stream0_Handler+0x2a8>
 8000faa:	ed91 aa00 	vldr	s20, [r1]
 8000fae:	494b      	ldr	r1, [pc, #300]	; (80010dc <ADC_Stream0_Handler+0x234>)
 8000fb0:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8001154 <ADC_Stream0_Handler+0x2ac>
 8000fb4:	edd1 5a00 	vldr	s11, [r1]
 8000fb8:	4949      	ldr	r1, [pc, #292]	; (80010e0 <ADC_Stream0_Handler+0x238>)
 8000fba:	4a4a      	ldr	r2, [pc, #296]	; (80010e4 <ADC_Stream0_Handler+0x23c>)
 8000fbc:	ed91 9a00 	vldr	s18, [r1]
 8000fc0:	4949      	ldr	r1, [pc, #292]	; (80010e8 <ADC_Stream0_Handler+0x240>)
 8000fc2:	f502 6400 	add.w	r4, r2, #2048	; 0x800
 8000fc6:	edd1 da00 	vldr	s27, [r1]
 8000fca:	4948      	ldr	r1, [pc, #288]	; (80010ec <ADC_Stream0_Handler+0x244>)
 8000fcc:	ed91 3a00 	vldr	s6, [r1]
 8000fd0:	4947      	ldr	r1, [pc, #284]	; (80010f0 <ADC_Stream0_Handler+0x248>)
 8000fd2:	edd1 ba00 	vldr	s23, [r1]
 8000fd6:	4947      	ldr	r1, [pc, #284]	; (80010f4 <ADC_Stream0_Handler+0x24c>)
 8000fd8:	ed91 da00 	vldr	s26, [r1]
 8000fdc:	4946      	ldr	r1, [pc, #280]	; (80010f8 <ADC_Stream0_Handler+0x250>)
 8000fde:	edd1 3a00 	vldr	s7, [r1]
 8000fe2:	4946      	ldr	r1, [pc, #280]	; (80010fc <ADC_Stream0_Handler+0x254>)
 8000fe4:	ed91 ba00 	vldr	s22, [r1]
 8000fe8:	4945      	ldr	r1, [pc, #276]	; (8001100 <ADC_Stream0_Handler+0x258>)
 8000fea:	edd1 fa00 	vldr	s31, [r1]
 8000fee:	4945      	ldr	r1, [pc, #276]	; (8001104 <ADC_Stream0_Handler+0x25c>)
 8000ff0:	edd1 6a00 	vldr	s13, [r1]
 8000ff4:	4944      	ldr	r1, [pc, #272]	; (8001108 <ADC_Stream0_Handler+0x260>)
 8000ff6:	edcd 6a04 	vstr	s13, [sp, #16]
 8000ffa:	edd1 ea00 	vldr	s29, [r1]
 8000ffe:	4943      	ldr	r1, [pc, #268]	; (800110c <ADC_Stream0_Handler+0x264>)
 8001000:	ed91 fa00 	vldr	s30, [r1]
 8001004:	4942      	ldr	r1, [pc, #264]	; (8001110 <ADC_Stream0_Handler+0x268>)
 8001006:	edd1 6a00 	vldr	s13, [r1]
 800100a:	4942      	ldr	r1, [pc, #264]	; (8001114 <ADC_Stream0_Handler+0x26c>)
 800100c:	edcd 6a03 	vstr	s13, [sp, #12]
 8001010:	ed91 ea00 	vldr	s28, [r1]
 8001014:	4940      	ldr	r1, [pc, #256]	; (8001118 <ADC_Stream0_Handler+0x270>)
 8001016:	edd1 6a00 	vldr	s13, [r1]
 800101a:	4940      	ldr	r1, [pc, #256]	; (800111c <ADC_Stream0_Handler+0x274>)
 800101c:	edcd 6a02 	vstr	s13, [sp, #8]
 8001020:	edd1 6a00 	vldr	s13, [r1]
 8001024:	493e      	ldr	r1, [pc, #248]	; (8001120 <ADC_Stream0_Handler+0x278>)
 8001026:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 800102a:	edd1 6a00 	vldr	s13, [r1]
 800102e:	493d      	ldr	r1, [pc, #244]	; (8001124 <ADC_Stream0_Handler+0x27c>)
 8001030:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 8001034:	edd1 6a00 	vldr	s13, [r1]
 8001038:	493b      	ldr	r1, [pc, #236]	; (8001128 <ADC_Stream0_Handler+0x280>)
 800103a:	edcd 6a05 	vstr	s13, [sp, #20]
 800103e:	edd1 6a00 	vldr	s13, [r1]
 8001042:	493a      	ldr	r1, [pc, #232]	; (800112c <ADC_Stream0_Handler+0x284>)
 8001044:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 8001048:	edd1 6a00 	vldr	s13, [r1]
 800104c:	4938      	ldr	r1, [pc, #224]	; (8001130 <ADC_Stream0_Handler+0x288>)
 800104e:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 8001052:	edd1 6a00 	vldr	s13, [r1]
 8001056:	4937      	ldr	r1, [pc, #220]	; (8001134 <ADC_Stream0_Handler+0x28c>)
 8001058:	edcd 6a08 	vstr	s13, [sp, #32]
 800105c:	edd0 6a00 	vldr	s13, [r0]
 8001060:	4835      	ldr	r0, [pc, #212]	; (8001138 <ADC_Stream0_Handler+0x290>)
 8001062:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8001066:	edd0 6a00 	vldr	s13, [r0]
 800106a:	4834      	ldr	r0, [pc, #208]	; (800113c <ADC_Stream0_Handler+0x294>)
 800106c:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001070:	edd0 6a00 	vldr	s13, [r0]
 8001074:	f9ba 0000 	ldrsh.w	r0, [sl]
 8001078:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 800107c:	eddb 6a00 	vldr	s13, [fp]
 8001080:	4605      	mov	r5, r0
 8001082:	4608      	mov	r0, r1
 8001084:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 8001088:	edd9 6a00 	vldr	s13, [r9]
 800108c:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 8001090:	e165      	b.n	800135e <ADC_Stream0_Handler+0x4b6>
 8001092:	bf00      	nop
 8001094:	2400dd50 	.word	0x2400dd50
 8001098:	2400e960 	.word	0x2400e960
 800109c:	2400ac30 	.word	0x2400ac30
 80010a0:	00000000 	.word	0x00000000
 80010a4:	3b000000 	.word	0x3b000000
 80010a8:	2400cd34 	.word	0x2400cd34
 80010ac:	24000610 	.word	0x24000610
 80010b0:	2400dd4c 	.word	0x2400dd4c
 80010b4:	240091e8 	.word	0x240091e8
 80010b8:	240089cc 	.word	0x240089cc
 80010bc:	240005b0 	.word	0x240005b0
 80010c0:	240005b4 	.word	0x240005b4
 80010c4:	24000580 	.word	0x24000580
 80010c8:	240005c8 	.word	0x240005c8
 80010cc:	240005cc 	.word	0x240005cc
 80010d0:	2400060c 	.word	0x2400060c
 80010d4:	2400058c 	.word	0x2400058c
 80010d8:	240005c0 	.word	0x240005c0
 80010dc:	240005c4 	.word	0x240005c4
 80010e0:	24000588 	.word	0x24000588
 80010e4:	240089d4 	.word	0x240089d4
 80010e8:	240005d8 	.word	0x240005d8
 80010ec:	240005dc 	.word	0x240005dc
 80010f0:	24000594 	.word	0x24000594
 80010f4:	240005d0 	.word	0x240005d0
 80010f8:	240005d4 	.word	0x240005d4
 80010fc:	24000590 	.word	0x24000590
 8001100:	240005e8 	.word	0x240005e8
 8001104:	240005ec 	.word	0x240005ec
 8001108:	2400059c 	.word	0x2400059c
 800110c:	240005e0 	.word	0x240005e0
 8001110:	240005e4 	.word	0x240005e4
 8001114:	24000598 	.word	0x24000598
 8001118:	240005f8 	.word	0x240005f8
 800111c:	240005fc 	.word	0x240005fc
 8001120:	240005a4 	.word	0x240005a4
 8001124:	240005f0 	.word	0x240005f0
 8001128:	240005f4 	.word	0x240005f4
 800112c:	240005a0 	.word	0x240005a0
 8001130:	24000608 	.word	0x24000608
 8001134:	240091f0 	.word	0x240091f0
 8001138:	240005ac 	.word	0x240005ac
 800113c:	24000600 	.word	0x24000600
 8001140:	240005b8 	.word	0x240005b8
 8001144:	240005bc 	.word	0x240005bc
 8001148:	24000584 	.word	0x24000584
 800114c:	24000604 	.word	0x24000604
 8001150:	240005a8 	.word	0x240005a8
 8001154:	2400057c 	.word	0x2400057c
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001158:	eeaa 5a84 	vfma.f32	s10, s21, s8

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800115c:	0799      	lsls	r1, r3, #30
 800115e:	eeea 5a04 	vfma.f32	s11, s20, s8
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001162:	ee79 9aac 	vadd.f32	s19, s19, s25
 8001166:	ee39 9a0c 	vadd.f32	s18, s18, s24
 800116a:	eea9 5aa4 	vfma.f32	s10, s19, s9
 800116e:	eee9 5a24 	vfma.f32	s11, s18, s9
 8001172:	ee75 2a26 	vadd.f32	s5, s10, s13
 8001176:	ee75 7a86 	vadd.f32	s15, s11, s12
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800117a:	f100 8118 	bmi.w	80013ae <ADC_Stream0_Handler+0x506>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800117e:	eead 3a84 	vfma.f32	s6, s27, s8
 8001182:	ed9d 7a01 	vldr	s14, [sp, #4]
 8001186:	eeed 3a04 	vfma.f32	s7, s26, s8
 800118a:	eddd 5a00 	vldr	s11, [sp]
 800118e:	ee7b ba87 	vadd.f32	s23, s23, s14

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001192:	075f      	lsls	r7, r3, #29
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001194:	ee3b ba25 	vadd.f32	s22, s22, s11
 8001198:	eeab 3aa4 	vfma.f32	s6, s23, s9
 800119c:	eeeb 3a24 	vfma.f32	s7, s22, s9
 80011a0:	ee33 7a22 	vadd.f32	s14, s6, s5
 80011a4:	ee33 2aa7 	vadd.f32	s4, s7, s15
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80011a8:	f100 8112 	bmi.w	80013d0 <ADC_Stream0_Handler+0x528>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80011ac:	ed9d 9a04 	vldr	s18, [sp, #16]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80011b0:	0719      	lsls	r1, r3, #28
 80011b2:	eddd 9a03 	vldr	s19, [sp, #12]
 80011b6:	eeaf 9a84 	vfma.f32	s18, s31, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80011ba:	ed9d 5a07 	vldr	s10, [sp, #28]
 80011be:	eeef 9a04 	vfma.f32	s19, s30, s8
 80011c2:	eddd 3a06 	vldr	s7, [sp, #24]
 80011c6:	ee7e ea85 	vadd.f32	s29, s29, s10
 80011ca:	ee3e ea23 	vadd.f32	s28, s28, s7
 80011ce:	eeae 9aa4 	vfma.f32	s18, s29, s9
 80011d2:	eeee 9a24 	vfma.f32	s19, s28, s9
 80011d6:	ee37 9a09 	vadd.f32	s18, s14, s18
 80011da:	ee79 9a82 	vadd.f32	s19, s19, s4
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80011de:	f100 81a1 	bmi.w	8001524 <ADC_Stream0_Handler+0x67c>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80011e2:	ed9d ba0a 	vldr	s22, [sp, #40]	; 0x28

		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;

		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80011e6:	f013 0110 	ands.w	r1, r3, #16
 80011ea:	ed9d ea02 	vldr	s28, [sp, #8]
 80011ee:	eddd ba0c 	vldr	s23, [sp, #48]	; 0x30
 80011f2:	eddd ea05 	vldr	s29, [sp, #20]
 80011f6:	eeae ba04 	vfma.f32	s22, s28, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80011fa:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
 80011fe:	ed9d 5a0b 	vldr	s10, [sp, #44]	; 0x2c
 8001202:	eeee ba84 	vfma.f32	s23, s29, s8
 8001206:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 800120a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800120e:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001212:	910b      	str	r1, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8001214:	ee73 5a23 	vadd.f32	s11, s6, s7
 8001218:	eea5 ba24 	vfma.f32	s22, s10, s9
 800121c:	eee5 baa4 	vfma.f32	s23, s11, s9
 8001220:	ee39 ba0b 	vadd.f32	s22, s18, s22
 8001224:	ee79 baab 	vadd.f32	s23, s19, s23
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8001228:	f040 81a5 	bne.w	8001576 <ADC_Stream0_Handler+0x6ce>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800122c:	eddd 3a08 	vldr	s7, [sp, #32]
 8001230:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 8001234:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 8001238:	eea3 5a84 	vfma.f32	s10, s7, s8
 800123c:	eddd 3a10 	vldr	s7, [sp, #64]	; 0x40
 8001240:	ed9d ea11 	vldr	s28, [sp, #68]	; 0x44
 8001244:	eee3 3a04 	vfma.f32	s7, s6, s8
 8001248:	ed9d 3a0f 	vldr	s6, [sp, #60]	; 0x3c
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800124c:	49df      	ldr	r1, [pc, #892]	; (80015cc <ADC_Stream0_Handler+0x724>)
 800124e:	eb01 0785 	add.w	r7, r1, r5, lsl #2
 8001252:	00a9      	lsls	r1, r5, #2
 8001254:	3501      	adds	r5, #1
 8001256:	9703      	str	r7, [sp, #12]
 8001258:	eef0 5a63 	vmov.f32	s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800125c:	eddd 3a14 	vldr	s7, [sp, #80]	; 0x50
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001260:	4fdb      	ldr	r7, [pc, #876]	; (80015d0 <ADC_Stream0_Handler+0x728>)
 8001262:	b22d      	sxth	r5, r5
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001264:	ee33 3a83 	vadd.f32	s6, s7, s6
 8001268:	eddd 3a15 	vldr	s7, [sp, #84]	; 0x54
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800126c:	4439      	add	r1, r7
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 800126e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001272:	ee73 3a8e 	vadd.f32	s7, s7, s28
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001276:	9f03      	ldr	r7, [sp, #12]
 8001278:	eea3 5a24 	vfma.f32	s10, s6, s9
 800127c:	eee3 5aa4 	vfma.f32	s11, s7, s9
 8001280:	eddf 3ad4 	vldr	s7, [pc, #848]	; 80015d4 <ADC_Stream0_Handler+0x72c>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001284:	ee35 5a0b 	vadd.f32	s10, s10, s22
 8001288:	ee75 5aab 	vadd.f32	s11, s11, s23
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800128c:	ee25 5a23 	vmul.f32	s10, s10, s7
 8001290:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8001294:	ed87 5a00 	vstr	s10, [r7]
 8001298:	edc1 5a00 	vstr	s11, [r1]
		if(idx < BSIZE*4)
 800129c:	f2c0 81da 	blt.w	8001654 <ADC_Stream0_Handler+0x7ac>

#endif

			// generate now an interrupt to signal the base band processing routine that it has a new buffer

			EXTI->SWIER1 |= GPIO_PIN_14;
 80012a0:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80012a4:	eddd 3a08 	vldr	s7, [sp, #32]
 80012a8:	ed9d 5a09 	vldr	s10, [sp, #36]	; 0x24
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80012ac:	eef0 5a4a 	vmov.f32	s11, s20
			EXTI->SWIER1 |= GPIO_PIN_14;
 80012b0:	68b9      	ldr	r1, [r7, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80012b2:	eeb0 aa46 	vmov.f32	s20, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80012b6:	ed9d 3a02 	vldr	s6, [sp, #8]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80012ba:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80012be:	eef0 3a4d 	vmov.f32	s7, s26
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80012c2:	ed8d fa03 	vstr	s30, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80012c6:	eeb0 da67 	vmov.f32	s26, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80012ca:	edcd fa04 	vstr	s31, [sp, #16]
 80012ce:	eeb0 fa42 	vmov.f32	s30, s4
 80012d2:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80012d6:	ed8d 5a10 	vstr	s10, [sp, #64]	; 0x40
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80012da:	ed8d 3a0a 	vstr	s6, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80012de:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80012e2:	eeb0 3a6d 	vmov.f32	s6, s27
			EXTI->SWIER1 |= GPIO_PIN_14;
 80012e6:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80012ea:	eef0 da62 	vmov.f32	s27, s5
		inE6Rold = inER;                           inE6Iold = inEI;
 80012ee:	ed9d 6a14 	vldr	s12, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80012f2:	eef0 aa66 	vmov.f32	s21, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 80012f6:	eddd 2a15 	vldr	s5, [sp, #84]	; 0x54
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80012fa:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 80012fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001300:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001304:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 8001308:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800130c:	edcd 9a05 	vstr	s19, [sp, #20]
 8001310:	ed8d 9a02 	vstr	s18, [sp, #8]
			EXTI->SWIER1 |= GPIO_PIN_14;
 8001314:	60b9      	str	r1, [r7, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001316:	edcd 2a11 	vstr	s5, [sp, #68]	; 0x44
 800131a:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800131e:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
		inE2Rold = inER;                           inE2Iold = inEI;
 8001322:	eeb0 9a4c 	vmov.f32	s18, s24
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8001326:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inE2Rold = inER;                           inE2Iold = inEI;
 800132a:	eef0 9a6c 	vmov.f32	s19, s25
		inE4Rold = inER;                           inE4Iold = inEI;
 800132e:	ed9d ea06 	vldr	s28, [sp, #24]
 8001332:	eddd ea07 	vldr	s29, [sp, #28]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001336:	ed9d ba00 	vldr	s22, [sp]
 800133a:	eddd ba01 	vldr	s23, [sp, #4]
		inE5Rold  = inER;                          inE5Iold  = inEI;
 800133e:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
	while(k--)
 8001342:	3208      	adds	r2, #8
 8001344:	3b01      	subs	r3, #1
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	3008      	adds	r0, #8
 800134c:	4294      	cmp	r4, r2
 800134e:	eeb0 7a60 	vmov.f32	s14, s1
 8001352:	b29b      	uxth	r3, r3
 8001354:	d059      	beq.n	800140a <ADC_Stream0_Handler+0x562>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001356:	eef0 0a48 	vmov.f32	s1, s16
 800135a:	eeb0 0a68 	vmov.f32	s0, s17
 800135e:	ed52 8a01 	vldr	s17, [r2, #-4]
 8001362:	eeb0 2a41 	vmov.f32	s4, s2
 8001366:	ed10 8a01 	vldr	s16, [r0, #-4]
 800136a:	eef0 2a61 	vmov.f32	s5, s3
 800136e:	eef0 6a68 	vmov.f32	s13, s17
 8001372:	ed12 1a02 	vldr	s2, [r2, #-8]
 8001376:	eeb0 6a48 	vmov.f32	s12, s16
 800137a:	ed50 1a02 	vldr	s3, [r0, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 800137e:	ee31 2a02 	vadd.f32	s4, s2, s4
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001382:	07df      	lsls	r7, r3, #31
 8001384:	eee0 6a04 	vfma.f32	s13, s0, s8
 8001388:	eea0 6a84 	vfma.f32	s12, s1, s8
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 800138c:	ee72 2aa1 	vadd.f32	s5, s5, s3
 8001390:	eee2 6a24 	vfma.f32	s13, s4, s9
 8001394:	eea2 6aa4 	vfma.f32	s12, s5, s9
 8001398:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800139c:	ee37 6a06 	vadd.f32	s12, s14, s12
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80013a0:	f57f aeda 	bpl.w	8001158 <ADC_Stream0_Handler+0x2b0>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 80013a4:	eeb0 ca46 	vmov.f32	s24, s12
 80013a8:	eef0 ca66 	vmov.f32	s25, s13
 80013ac:	e7c9      	b.n	8001342 <ADC_Stream0_Handler+0x49a>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80013ae:	eef0 5a4a 	vmov.f32	s11, s20
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 80013b2:	edcd 7a00 	vstr	s15, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80013b6:	eeb0 5a6a 	vmov.f32	s10, s21
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 80013ba:	edcd 2a01 	vstr	s5, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80013be:	eeb0 aa46 	vmov.f32	s20, s12
 80013c2:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 80013c6:	eeb0 9a4c 	vmov.f32	s18, s24
 80013ca:	eef0 9a6c 	vmov.f32	s19, s25
 80013ce:	e7b8      	b.n	8001342 <ADC_Stream0_Handler+0x49a>
 80013d0:	eeb0 ba65 	vmov.f32	s22, s11
		inE3Rold  = inER;                          inE3Iold  = inEI;
 80013d4:	eddd ba01 	vldr	s23, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80013d8:	eef0 3a4d 	vmov.f32	s7, s26
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 80013dc:	ed8d 2a06 	vstr	s4, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80013e0:	eeb0 3a6d 	vmov.f32	s6, s27
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 80013e4:	ed8d 7a07 	vstr	s14, [sp, #28]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80013e8:	eef0 5a4a 	vmov.f32	s11, s20
 80013ec:	eeb0 5a6a 	vmov.f32	s10, s21
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80013f0:	eeb0 da67 	vmov.f32	s26, s15
 80013f4:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80013f8:	eeb0 aa46 	vmov.f32	s20, s12
 80013fc:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8001400:	eeb0 9a4c 	vmov.f32	s18, s24
 8001404:	eef0 9a6c 	vmov.f32	s19, s25
 8001408:	e79b      	b.n	8001342 <ADC_Stream0_Handler+0x49a>
 800140a:	4a73      	ldr	r2, [pc, #460]	; (80015d8 <ADC_Stream0_Handler+0x730>)
 800140c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001410:	eddd 7a04 	vldr	s15, [sp, #16]
 8001414:	ed82 8a00 	vstr	s16, [r2]
 8001418:	4a70      	ldr	r2, [pc, #448]	; (80015dc <ADC_Stream0_Handler+0x734>)
 800141a:	edc8 8a00 	vstr	s17, [r8]
 800141e:	edc2 0a00 	vstr	s1, [r2]
 8001422:	4a6f      	ldr	r2, [pc, #444]	; (80015e0 <ADC_Stream0_Handler+0x738>)
 8001424:	ed8e 0a00 	vstr	s0, [lr]
 8001428:	edc2 1a00 	vstr	s3, [r2]
 800142c:	4a6d      	ldr	r2, [pc, #436]	; (80015e4 <ADC_Stream0_Handler+0x73c>)
 800142e:	ed8c 1a00 	vstr	s2, [ip]
 8001432:	edc2 aa00 	vstr	s21, [r2]
 8001436:	4a6c      	ldr	r2, [pc, #432]	; (80015e8 <ADC_Stream0_Handler+0x740>)
 8001438:	ed82 5a00 	vstr	s10, [r2]
 800143c:	4a6b      	ldr	r2, [pc, #428]	; (80015ec <ADC_Stream0_Handler+0x744>)
 800143e:	edc2 9a00 	vstr	s19, [r2]
 8001442:	4a6b      	ldr	r2, [pc, #428]	; (80015f0 <ADC_Stream0_Handler+0x748>)
 8001444:	ed82 aa00 	vstr	s20, [r2]
 8001448:	4a6a      	ldr	r2, [pc, #424]	; (80015f4 <ADC_Stream0_Handler+0x74c>)
 800144a:	edc2 5a00 	vstr	s11, [r2]
 800144e:	4a6a      	ldr	r2, [pc, #424]	; (80015f8 <ADC_Stream0_Handler+0x750>)
 8001450:	ed82 9a00 	vstr	s18, [r2]
 8001454:	4a69      	ldr	r2, [pc, #420]	; (80015fc <ADC_Stream0_Handler+0x754>)
 8001456:	edc2 da00 	vstr	s27, [r2]
 800145a:	4a69      	ldr	r2, [pc, #420]	; (8001600 <ADC_Stream0_Handler+0x758>)
 800145c:	ed82 3a00 	vstr	s6, [r2]
 8001460:	4a68      	ldr	r2, [pc, #416]	; (8001604 <ADC_Stream0_Handler+0x75c>)
 8001462:	edc2 ba00 	vstr	s23, [r2]
 8001466:	4a68      	ldr	r2, [pc, #416]	; (8001608 <ADC_Stream0_Handler+0x760>)
 8001468:	ed82 da00 	vstr	s26, [r2]
 800146c:	4a67      	ldr	r2, [pc, #412]	; (800160c <ADC_Stream0_Handler+0x764>)
 800146e:	edc2 3a00 	vstr	s7, [r2]
 8001472:	4a67      	ldr	r2, [pc, #412]	; (8001610 <ADC_Stream0_Handler+0x768>)
 8001474:	ed82 ba00 	vstr	s22, [r2]
 8001478:	4a66      	ldr	r2, [pc, #408]	; (8001614 <ADC_Stream0_Handler+0x76c>)
 800147a:	edc2 fa00 	vstr	s31, [r2]
 800147e:	4a66      	ldr	r2, [pc, #408]	; (8001618 <ADC_Stream0_Handler+0x770>)
 8001480:	edc2 7a00 	vstr	s15, [r2]
 8001484:	4a65      	ldr	r2, [pc, #404]	; (800161c <ADC_Stream0_Handler+0x774>)
 8001486:	eddd 7a03 	vldr	s15, [sp, #12]
 800148a:	edc2 ea00 	vstr	s29, [r2]
 800148e:	4a64      	ldr	r2, [pc, #400]	; (8001620 <ADC_Stream0_Handler+0x778>)
 8001490:	ed82 fa00 	vstr	s30, [r2]
 8001494:	4a63      	ldr	r2, [pc, #396]	; (8001624 <ADC_Stream0_Handler+0x77c>)
 8001496:	edc2 7a00 	vstr	s15, [r2]
 800149a:	4a63      	ldr	r2, [pc, #396]	; (8001628 <ADC_Stream0_Handler+0x780>)
 800149c:	eddd 7a02 	vldr	s15, [sp, #8]
 80014a0:	ed82 ea00 	vstr	s28, [r2]
 80014a4:	4a61      	ldr	r2, [pc, #388]	; (800162c <ADC_Stream0_Handler+0x784>)
 80014a6:	edc2 7a00 	vstr	s15, [r2]
 80014aa:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 80014ae:	4a60      	ldr	r2, [pc, #384]	; (8001630 <ADC_Stream0_Handler+0x788>)
 80014b0:	edc2 7a00 	vstr	s15, [r2]
 80014b4:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 80014b8:	4a5e      	ldr	r2, [pc, #376]	; (8001634 <ADC_Stream0_Handler+0x78c>)
 80014ba:	edc2 7a00 	vstr	s15, [r2]
 80014be:	eddd 7a05 	vldr	s15, [sp, #20]
 80014c2:	4a5d      	ldr	r2, [pc, #372]	; (8001638 <ADC_Stream0_Handler+0x790>)
 80014c4:	f8aa 5000 	strh.w	r5, [sl]
 80014c8:	edc2 7a00 	vstr	s15, [r2]
 80014cc:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 80014d0:	4a5a      	ldr	r2, [pc, #360]	; (800163c <ADC_Stream0_Handler+0x794>)
 80014d2:	8033      	strh	r3, [r6, #0]
 80014d4:	edc2 7a00 	vstr	s15, [r2]
 80014d8:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 80014dc:	4a58      	ldr	r2, [pc, #352]	; (8001640 <ADC_Stream0_Handler+0x798>)
 80014de:	edc2 7a00 	vstr	s15, [r2]
 80014e2:	eddd 7a08 	vldr	s15, [sp, #32]
 80014e6:	4a57      	ldr	r2, [pc, #348]	; (8001644 <ADC_Stream0_Handler+0x79c>)
 80014e8:	edc2 7a00 	vstr	s15, [r2]
 80014ec:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80014f0:	4a55      	ldr	r2, [pc, #340]	; (8001648 <ADC_Stream0_Handler+0x7a0>)
 80014f2:	edc2 7a00 	vstr	s15, [r2]
 80014f6:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80014fa:	4a54      	ldr	r2, [pc, #336]	; (800164c <ADC_Stream0_Handler+0x7a4>)
 80014fc:	edc2 7a00 	vstr	s15, [r2]
 8001500:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8001504:	4a52      	ldr	r2, [pc, #328]	; (8001650 <ADC_Stream0_Handler+0x7a8>)
 8001506:	edc2 7a00 	vstr	s15, [r2]
 800150a:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 800150e:	edcb 7a00 	vstr	s15, [fp]
 8001512:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8001516:	edc9 7a00 	vstr	s15, [r9]
		}

		// LED_YELLOW_OFF;

	}
 800151a:	b017      	add	sp, #92	; 0x5c
 800151c:	ecbd 8b10 	vpop	{d8-d15}
 8001520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001524:	eeb0 ea63 	vmov.f32	s28, s7
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001528:	ed8d fa03 	vstr	s30, [sp, #12]
 800152c:	eef0 ea45 	vmov.f32	s29, s10
 8001530:	edcd fa04 	vstr	s31, [sp, #16]
 8001534:	eeb0 ba65 	vmov.f32	s22, s11
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001538:	edcd 9a12 	vstr	s19, [sp, #72]	; 0x48
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800153c:	eef0 3a4d 	vmov.f32	s7, s26
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001540:	ed8d 9a13 	vstr	s18, [sp, #76]	; 0x4c
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001544:	eeb0 3a6d 	vmov.f32	s6, s27
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8001548:	eddd ba01 	vldr	s23, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800154c:	eef0 5a4a 	vmov.f32	s11, s20
 8001550:	eeb0 5a6a 	vmov.f32	s10, s21
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001554:	eeb0 fa42 	vmov.f32	s30, s4
 8001558:	eef0 fa47 	vmov.f32	s31, s14
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800155c:	eeb0 da67 	vmov.f32	s26, s15
 8001560:	eef0 da62 	vmov.f32	s27, s5
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001564:	eeb0 aa46 	vmov.f32	s20, s12
 8001568:	eef0 aa66 	vmov.f32	s21, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 800156c:	eeb0 9a4c 	vmov.f32	s18, s24
 8001570:	eef0 9a6c 	vmov.f32	s19, s25
 8001574:	e6e5      	b.n	8001342 <ADC_Stream0_Handler+0x49a>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001576:	eddd 5a02 	vldr	s11, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800157a:	eef0 3a4d 	vmov.f32	s7, s26
 800157e:	eeb0 3a6d 	vmov.f32	s6, s27
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001582:	ed8d fa03 	vstr	s30, [sp, #12]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001586:	eeb0 5a6a 	vmov.f32	s10, s21
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800158a:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800158e:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001592:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001596:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800159a:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800159e:	eef0 fa47 	vmov.f32	s31, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80015a2:	edcd 9a05 	vstr	s19, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015a6:	eeb0 da67 	vmov.f32	s26, s15
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80015aa:	ed8d 9a02 	vstr	s18, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015ae:	eef0 da62 	vmov.f32	s27, s5
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80015b2:	edcd ba15 	vstr	s23, [sp, #84]	; 0x54
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015b6:	eeb0 aa46 	vmov.f32	s20, s12
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80015ba:	ed8d ba14 	vstr	s22, [sp, #80]	; 0x50
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80015be:	eef0 aa66 	vmov.f32	s21, s13
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80015c2:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 80015c6:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 80015ca:	e6aa      	b.n	8001322 <ADC_Stream0_Handler+0x47a>
 80015cc:	2000d000 	.word	0x2000d000
 80015d0:	2000b000 	.word	0x2000b000
 80015d4:	34000000 	.word	0x34000000
 80015d8:	240005b0 	.word	0x240005b0
 80015dc:	240005b4 	.word	0x240005b4
 80015e0:	24000580 	.word	0x24000580
 80015e4:	240005c8 	.word	0x240005c8
 80015e8:	240005cc 	.word	0x240005cc
 80015ec:	2400058c 	.word	0x2400058c
 80015f0:	240005c0 	.word	0x240005c0
 80015f4:	240005c4 	.word	0x240005c4
 80015f8:	24000588 	.word	0x24000588
 80015fc:	240005d8 	.word	0x240005d8
 8001600:	240005dc 	.word	0x240005dc
 8001604:	24000594 	.word	0x24000594
 8001608:	240005d0 	.word	0x240005d0
 800160c:	240005d4 	.word	0x240005d4
 8001610:	24000590 	.word	0x24000590
 8001614:	240005e8 	.word	0x240005e8
 8001618:	240005ec 	.word	0x240005ec
 800161c:	2400059c 	.word	0x2400059c
 8001620:	240005e0 	.word	0x240005e0
 8001624:	240005e4 	.word	0x240005e4
 8001628:	24000598 	.word	0x24000598
 800162c:	240005f8 	.word	0x240005f8
 8001630:	240005fc 	.word	0x240005fc
 8001634:	240005a4 	.word	0x240005a4
 8001638:	240005f0 	.word	0x240005f0
 800163c:	240005f4 	.word	0x240005f4
 8001640:	240005a0 	.word	0x240005a0
 8001644:	24000608 	.word	0x24000608
 8001648:	2400060c 	.word	0x2400060c
 800164c:	240005ac 	.word	0x240005ac
 8001650:	24000600 	.word	0x24000600
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001654:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001658:	eef0 3a4d 	vmov.f32	s7, s26
 800165c:	eeb0 da67 	vmov.f32	s26, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8001660:	eddd 7a15 	vldr	s15, [sp, #84]	; 0x54
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001664:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001668:	eeb0 3a6d 	vmov.f32	s6, s27
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800166c:	eddd 5a08 	vldr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001670:	eeb0 5a6a 	vmov.f32	s10, s21
		inE6Rold = inER;                           inE6Iold = inEI;
 8001674:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001678:	eef0 da62 	vmov.f32	s27, s5
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800167c:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001680:	eef0 aa66 	vmov.f32	s21, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001684:	eddd 5a05 	vldr	s11, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8001688:	eddd 7a14 	vldr	s15, [sp, #80]	; 0x50
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800168c:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
 8001690:	eddd 5a02 	vldr	s11, [sp, #8]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001694:	ed8d fa03 	vstr	s30, [sp, #12]
 8001698:	eeb0 fa42 	vmov.f32	s30, s4
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800169c:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016a0:	eef0 5a4a 	vmov.f32	s11, s20
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80016a4:	edcd fa04 	vstr	s31, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80016a8:	eeb0 aa46 	vmov.f32	s20, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80016ac:	eef0 fa47 	vmov.f32	s31, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80016b0:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 80016b4:	ed8d ba08 	vstr	s22, [sp, #32]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80016b8:	edcd 9a05 	vstr	s19, [sp, #20]
 80016bc:	ed8d 9a02 	vstr	s18, [sp, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 80016c0:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 80016c4:	e77d      	b.n	80015c2 <ADC_Stream0_Handler+0x71a>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 80016c6:	4a06      	ldr	r2, [pc, #24]	; (80016e0 <ADC_Stream0_Handler+0x838>)
 80016c8:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <ADC_Stream0_Handler+0x83c>)
 80016ca:	ed92 0a00 	vldr	s0, [r2]
 80016ce:	edd3 7a00 	vldr	s15, [r3]
 80016d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80016d6:	f000 f807 	bl	80016e8 <SDR_ComputeLO>
 80016da:	f7ff bbfa 	b.w	8000ed2 <ADC_Stream0_Handler+0x2a>
 80016de:	bf00      	nop
 80016e0:	2400ac30 	.word	0x2400ac30
 80016e4:	2400ac28 	.word	0x2400ac28

080016e8 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 80016e8:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 80016ea:	4b4f      	ldr	r3, [pc, #316]	; (8001828 <SDR_ComputeLO+0x140>)
 80016ec:	edd3 7a00 	vldr	s15, [r3]
 80016f0:	eef4 7a40 	vcmp.f32	s15, s0
{
 80016f4:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 80016f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fc:	d171      	bne.n	80017e2 <SDR_ComputeLO+0xfa>
 80016fe:	4a4b      	ldr	r2, [pc, #300]	; (800182c <SDR_ComputeLO+0x144>)
 8001700:	4b4b      	ldr	r3, [pc, #300]	; (8001830 <SDR_ComputeLO+0x148>)
 8001702:	ed92 8a00 	vldr	s16, [r2]
 8001706:	ed93 6a00 	vldr	s12, [r3]
 800170a:	4d4a      	ldr	r5, [pc, #296]	; (8001834 <SDR_ComputeLO+0x14c>)
 800170c:	4c4a      	ldr	r4, [pc, #296]	; (8001838 <SDR_ComputeLO+0x150>)
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800170e:	484b      	ldr	r0, [pc, #300]	; (800183c <SDR_ComputeLO+0x154>)
 8001710:	4b4b      	ldr	r3, [pc, #300]	; (8001840 <SDR_ComputeLO+0x158>)
 8001712:	ed95 5a00 	vldr	s10, [r5]
 8001716:	edd4 7a00 	vldr	s15, [r4]
 800171a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 800171e:	edd0 5a00 	vldr	s11, [r0]
 8001722:	4a48      	ldr	r2, [pc, #288]	; (8001844 <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001724:	ee27 7a88 	vmul.f32	s14, s15, s16
 8001728:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800172a:	ee66 7a67 	vnmul.f32	s15, s12, s15
 800172e:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001730:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001734:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001738:	ee25 7a87 	vmul.f32	s14, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800173c:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001740:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001744:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001748:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800174c:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001750:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001754:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001758:	ee65 7aa7 	vmul.f32	s15, s11, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800175c:	ee25 7a87 	vmul.f32	s14, s11, s14
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001760:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001764:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001768:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800176c:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001770:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001774:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001778:	ee25 7aa6 	vmul.f32	s14, s11, s13
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800177c:	ee65 7aa7 	vmul.f32	s15, s11, s15
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001780:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001784:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001788:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800178c:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001790:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001794:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001798:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800179c:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80017a0:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 80017a4:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80017a6:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 80017aa:	d1bb      	bne.n	8001724 <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80017ac:	ee67 5a07 	vmul.f32	s11, s14, s14
 80017b0:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001848 <SDR_ComputeLO+0x160>
 80017b4:	edc4 7a00 	vstr	s15, [r4]
 80017b8:	eddf 4a24 	vldr	s9, [pc, #144]	; 800184c <SDR_ComputeLO+0x164>
 80017bc:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80017c0:	4a23      	ldr	r2, [pc, #140]	; (8001850 <SDR_ComputeLO+0x168>)
 80017c2:	4b24      	ldr	r3, [pc, #144]	; (8001854 <SDR_ComputeLO+0x16c>)
 80017c4:	ed85 5a00 	vstr	s10, [r5]
 80017c8:	edc2 6a00 	vstr	s13, [r2]
 80017cc:	ed83 7a00 	vstr	s14, [r3]
 80017d0:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 80017d4:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 80017d8:	ee67 7aa4 	vmul.f32	s15, s15, s9
 80017dc:	edc0 7a00 	vstr	s15, [r0]
}	
 80017e0:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 80017e2:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001858 <SDR_ComputeLO+0x170>
 80017e6:	4a1d      	ldr	r2, [pc, #116]	; (800185c <SDR_ComputeLO+0x174>)
 80017e8:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 80017ec:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 80017f0:	ed92 7a00 	vldr	s14, [r2]
 80017f4:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80017f8:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 80017fc:	eeb0 0b49 	vmov.f64	d0, d9
 8001800:	f00f fa22 	bl	8010c48 <cos>
 8001804:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 800180a:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 800180e:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 8001812:	f00f fa61 	bl	8010cd8 <sin>
 8001816:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 800181a:	4b05      	ldr	r3, [pc, #20]	; (8001830 <SDR_ComputeLO+0x148>)
 800181c:	eeb1 6a46 	vneg.f32	s12, s12
 8001820:	ed83 6a00 	vstr	s12, [r3]
 8001824:	e771      	b.n	800170a <SDR_ComputeLO+0x22>
 8001826:	bf00      	nop
 8001828:	240000e4 	.word	0x240000e4
 800182c:	24000614 	.word	0x24000614
 8001830:	24000624 	.word	0x24000624
 8001834:	240000f0 	.word	0x240000f0
 8001838:	2400063c 	.word	0x2400063c
 800183c:	240000e0 	.word	0x240000e0
 8001840:	24004f84 	.word	0x24004f84
 8001844:	24005834 	.word	0x24005834
 8001848:	46000200 	.word	0x46000200
 800184c:	39000000 	.word	0x39000000
 8001850:	24000640 	.word	0x24000640
 8001854:	24000644 	.word	0x24000644
 8001858:	40c90fdb 	.word	0x40c90fdb
 800185c:	2400581c 	.word	0x2400581c

08001860 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	d02e      	beq.n	80018c2 <SDR_2R_toC_f32+0x62>
 8001864:	3010      	adds	r0, #16
 8001866:	3110      	adds	r1, #16
 8001868:	3220      	adds	r2, #32
{
 800186a:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800186c:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001870:	3b01      	subs	r3, #1
 8001872:	f100 0010 	add.w	r0, r0, #16
 8001876:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800187a:	f842 4c20 	str.w	r4, [r2, #-32]
 800187e:	f102 0220 	add.w	r2, r2, #32
 8001882:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001886:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800188a:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 800188e:	f842 4c38 	str.w	r4, [r2, #-56]
 8001892:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001896:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800189a:	f850 4c18 	ldr.w	r4, [r0, #-24]
 800189e:	f842 4c30 	str.w	r4, [r2, #-48]
 80018a2:	f851 4c18 	ldr.w	r4, [r1, #-24]
 80018a6:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 80018aa:	f850 4c14 	ldr.w	r4, [r0, #-20]
 80018ae:	f842 4c28 	str.w	r4, [r2, #-40]
 80018b2:	f851 4c14 	ldr.w	r4, [r1, #-20]
 80018b6:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 80018ba:	d1d7      	bne.n	800186c <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 80018bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	4770      	bx	lr

080018c4 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 80018c4:	4b35      	ldr	r3, [pc, #212]	; (800199c <SDR_downconvert_f32+0xd8>)
 80018c6:	3008      	adds	r0, #8
 80018c8:	3110      	adds	r1, #16
 80018ca:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
	tmp1 = tmp2;
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3 = tmp4;
#else
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80018cc:	eddf 5a34 	vldr	s11, [pc, #208]	; 80019a0 <SDR_downconvert_f32+0xdc>
{
 80018d0:	b430      	push	{r4, r5}
 80018d2:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 80018d6:	4c33      	ldr	r4, [pc, #204]	; (80019a4 <SDR_downconvert_f32+0xe0>)
    tmp1=((*(pt)  -offset)) / 2048.f;
 80018d8:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 80018dc:	3310      	adds	r3, #16
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 80018de:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 80018e2:	3008      	adds	r0, #8
    tmp1=((*(pt)  -offset)) / 2048.f;
 80018e4:	ee06 ca10 	vmov	s12, ip
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80018e8:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 80018ec:	3110      	adds	r1, #16
 80018ee:	3410      	adds	r4, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 80018f0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80018f4:	ee06 ca90 	vmov	s13, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 80018f8:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 80018fc:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80018fe:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001902:	ee36 6a40 	vsub.f32	s12, s12, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 8001906:	ee07 ca90 	vmov	s15, ip
	tmp3=((*(pt+2)-offset)) / 2048.f;
 800190a:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
    tmp2=((*(pt+1)-offset)) / 2048.f;
 800190e:	ee76 6ac0 	vsub.f32	s13, s13, s0
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001912:	ee26 6a25 	vmul.f32	s12, s12, s11
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001916:	ee07 ca10 	vmov	s14, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 800191a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    tmp2=((*(pt+1)-offset)) / 2048.f;
 800191e:	ee66 6aa5 	vmul.f32	s13, s13, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001922:	ee25 5a06 	vmul.f32	s10, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001926:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	tmp4=((*(pt+3)-offset)) / 2048.f;
 800192a:	ee77 7ac0 	vsub.f32	s15, s15, s0
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800192e:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8001932:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001936:	ee37 7a40 	vsub.f32	s14, s14, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 800193a:	ee67 7aa5 	vmul.f32	s15, s15, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800193e:	ee25 6a06 	vmul.f32	s12, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001942:	ee27 7a25 	vmul.f32	s14, s14, s11
		 *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001946:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 800194a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800194e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001952:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001956:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 800195a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800195e:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001962:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001966:	ee66 6a87 	vmul.f32	s13, s13, s14
 800196a:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 800196e:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001972:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001976:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 800197a:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 800197e:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001980:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001984:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001988:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 800198c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001990:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001994:	d1a0      	bne.n	80018d8 <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001996:	bc30      	pop	{r4, r5}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	24005834 	.word	0x24005834
 80019a0:	3a000000 	.word	0x3a000000
 80019a4:	24004f84 	.word	0x24004f84

080019a8 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 80019a8:	b430      	push	{r4, r5}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 80019aa:	0895      	lsrs	r5, r2, #2
  while(blkCnt--)
 80019ac:	2d00      	cmp	r5, #0
 80019ae:	d05b      	beq.n	8001a68 <SDR_float_to_DAC_audio+0xc0>
 80019b0:	1e6c      	subs	r4, r5, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019b2:	4d30      	ldr	r5, [pc, #192]	; (8001a74 <SDR_float_to_DAC_audio+0xcc>)
 80019b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019b8:	b2a3      	uxth	r3, r4
 80019ba:	f100 0420 	add.w	r4, r0, #32
 80019be:	edd5 7a00 	vldr	s15, [r5]
 80019c2:	3010      	adds	r0, #16
 80019c4:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 80019c8:	f101 0308 	add.w	r3, r1, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019cc:	eef0 4a47 	vmov.f32	s9, s14
 80019d0:	ed50 5a03 	vldr	s11, [r0, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019d4:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019d8:	eeb0 5a47 	vmov.f32	s10, s14
 80019dc:	ed50 6a04 	vldr	s13, [r0, #-16]
 80019e0:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019e2:	eee7 4aa5 	vfma.f32	s9, s15, s11
 80019e6:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019e8:	eea6 5aa7 	vfma.f32	s10, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019ec:	ed50 6a05 	vldr	s13, [r0, #-20]	; 0xffffffec
  while(blkCnt--)
 80019f0:	4284      	cmp	r4, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019f2:	eef0 5a64 	vmov.f32	s11, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019f6:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019fa:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 80019fe:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a02:	eee7 4a86 	vfma.f32	s9, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a06:	ee15 5a10 	vmov	r5, s10
 8001a0a:	f823 5c10 	strh.w	r5, [r3, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a0e:	ee15 5a90 	vmov	r5, s11
 8001a12:	f823 5c0e 	strh.w	r5, [r3, #-14]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a16:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a1a:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a1e:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a22:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a26:	ee16 5a10 	vmov	r5, s12
 8001a2a:	f823 5c0c 	strh.w	r5, [r3, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a2e:	eef0 6a64 	vmov.f32	s13, s9
 8001a32:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
 8001a36:	ee16 5a90 	vmov	r5, s13
 8001a3a:	f823 5c0a 	strh.w	r5, [r3, #-10]
  while(blkCnt--)
 8001a3e:	d1c5      	bne.n	80019cc <SDR_float_to_DAC_audio+0x24>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001a40:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001a42:	f001 021f 	and.w	r2, r1, #31
 8001a46:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a48:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001a4c:	480a      	ldr	r0, [pc, #40]	; (8001a78 <SDR_float_to_DAC_audio+0xd0>)
 8001a4e:	440a      	add	r2, r1
 8001a50:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001a54:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001a56:	1a53      	subs	r3, r2, r1
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	dcf9      	bgt.n	8001a50 <SDR_float_to_DAC_audio+0xa8>
 8001a5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001a60:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001a64:	bc30      	pop	{r4, r5}
 8001a66:	4770      	bx	lr
    if ( dsize > 0 ) { 
 8001a68:	0093      	lsls	r3, r2, #2
 8001a6a:	2a00      	cmp	r2, #0
 8001a6c:	d1e9      	bne.n	8001a42 <SDR_float_to_DAC_audio+0x9a>
 8001a6e:	bc30      	pop	{r4, r5}
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	24005774 	.word	0x24005774
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001a7c:	0892      	lsrs	r2, r2, #2
 8001a7e:	d017      	beq.n	8001ab0 <SDR_memcpy_f32+0x34>
 8001a80:	3110      	adds	r1, #16
 8001a82:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001a84:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001a88:	3a01      	subs	r2, #1
 8001a8a:	f101 0110 	add.w	r1, r1, #16
 8001a8e:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001a92:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001a96:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001a9a:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001a9e:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001aa2:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001aa6:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001aaa:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001aae:	d1e9      	bne.n	8001a84 <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop

08001ab4 <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001ab4:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001ab6:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001aba:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001abc:	440b      	add	r3, r1
	while(blkCnt--)
 8001abe:	d037      	beq.n	8001b30 <SDR_mirror_LSB+0x7c>
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	1e91      	subs	r1, r2, #2
{
 8001ac4:	b410      	push	{r4}
 8001ac6:	f1a3 0220 	sub.w	r2, r3, #32
 8001aca:	f1a3 041c 	sub.w	r4, r3, #28
 8001ace:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001ad2:	4402      	add	r2, r0
 8001ad4:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001ad6:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001ad8:	3901      	subs	r1, #1
 8001ada:	3a20      	subs	r2, #32
 8001adc:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001ade:	f843 4c20 	str.w	r4, [r3, #-32]
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001ae8:	eef1 7a67 	vneg.f32	s15, s15
 8001aec:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001af0:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001af2:	f843 4c38 	str.w	r4, [r3, #-56]
 8001af6:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001afa:	eef1 7a67 	vneg.f32	s15, s15
 8001afe:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001b02:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001b04:	f843 4c30 	str.w	r4, [r3, #-48]
 8001b08:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001b0c:	eef1 7a67 	vneg.f32	s15, s15
 8001b10:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001b14:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001b16:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001b1a:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001b1c:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001b20:	eef1 7a67 	vneg.f32	s15, s15
 8001b24:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001b28:	d1d5      	bne.n	8001ad6 <SDR_mirror_LSB+0x22>
	}
}
 8001b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop

08001b34 <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001b34:	b508      	push	{r3, lr}
#endif
   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001b36:	4b2b      	ldr	r3, [pc, #172]	; (8001be4 <SDR_compute_IIR_parms+0xb0>)
 8001b38:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001be8 <SDR_compute_IIR_parms+0xb4>
 8001b3c:	edd3 7a00 	vldr	s15, [r3]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001b40:	4a2a      	ldr	r2, [pc, #168]	; (8001bec <SDR_compute_IIR_parms+0xb8>)
   wr = 2.f * cwpitch / rate * myPI;
 8001b42:	ee67 7a87 	vmul.f32	s15, s15, s14
   r = Qfactor;
 8001b46:	4b2a      	ldr	r3, [pc, #168]	; (8001bf0 <SDR_compute_IIR_parms+0xbc>)
   wr = 2.f * cwpitch / rate * myPI;
 8001b48:	ed92 7a00 	vldr	s14, [r2]
 8001b4c:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001bf4 <SDR_compute_IIR_parms+0xc0>
{
 8001b50:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001b54:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001b58:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001b5c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001b60:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001b64:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001b68:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001b6c:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001b70:	ee68 8a80 	vmul.f32	s17, s17, s0
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001b74:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001b78:	f00f f866 	bl	8010c48 <cos>
 8001b7c:	ee8a 5a09 	vdiv.f32	s10, s20, s18
   a1 = -2.f * r * cosw0;
 8001b80:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001b82:	4a1e      	ldr	r2, [pc, #120]	; (8001bfc <SDR_compute_IIR_parms+0xc8>)
 8001b84:	edc2 aa00 	vstr	s21, [r2]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001b88:	eeb0 6b40 	vmov.f64	d6, d0
   a1 = -2.f * r * cosw0;
 8001b8c:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001b90:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001b94:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001b98:	ee69 7aa7 	vmul.f32	s15, s19, s15
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001b9c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001ba0:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001ba4:	ee25 6b06 	vmul.f64	d6, d5, d6
 8001ba8:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001bac:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001bb0:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001bb4:	f00f f848 	bl	8010c48 <cos>
 8001bb8:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001bbc:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001c00 <SDR_compute_IIR_parms+0xcc>
 8001bc0:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <SDR_compute_IIR_parms+0xd0>)
 8001bc2:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001bc6:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001bca:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001bce:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001bd2:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001bd6:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001bda:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001bde:	ed83 7a00 	vstr	s14, [r3]
}
 8001be2:	bd08      	pop	{r3, pc}
 8001be4:	2400ac28 	.word	0x2400ac28
 8001be8:	44000000 	.word	0x44000000
 8001bec:	2400581c 	.word	0x2400581c
 8001bf0:	24009c18 	.word	0x24009c18
 8001bf4:	40490fdb 	.word	0x40490fdb
 8001bf8:	24005778 	.word	0x24005778
 8001bfc:	24009c14 	.word	0x24009c14
 8001c00:	3f99999a 	.word	0x3f99999a
 8001c04:	2400cd3c 	.word	0x2400cd3c

08001c08 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001c08:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001c0a:	2900      	cmp	r1, #0
 8001c0c:	d07c      	beq.n	8001d08 <SDR_CWPeak+0x100>
 8001c0e:	1e4b      	subs	r3, r1, #1
 8001c10:	f8df c110 	ldr.w	ip, [pc, #272]	; 8001d24 <SDR_CWPeak+0x11c>
 8001c14:	493d      	ldr	r1, [pc, #244]	; (8001d0c <SDR_CWPeak+0x104>)
 8001c16:	3010      	adds	r0, #16
 8001c18:	4a3d      	ldr	r2, [pc, #244]	; (8001d10 <SDR_CWPeak+0x108>)
 8001c1a:	eddc 2a00 	vldr	s5, [ip]
 8001c1e:	edd1 6a00 	vldr	s13, [r1]
 8001c22:	ed92 5a00 	vldr	s10, [r2]
{
 8001c26:	b4f0      	push	{r4, r5, r6, r7}
 8001c28:	4c3a      	ldr	r4, [pc, #232]	; (8001d14 <SDR_CWPeak+0x10c>)
 8001c2a:	4f3b      	ldr	r7, [pc, #236]	; (8001d18 <SDR_CWPeak+0x110>)
 8001c2c:	edd4 4a00 	vldr	s9, [r4]
 8001c30:	4e3a      	ldr	r6, [pc, #232]	; (8001d1c <SDR_CWPeak+0x114>)
 8001c32:	4d3b      	ldr	r5, [pc, #236]	; (8001d20 <SDR_CWPeak+0x118>)
 8001c34:	eeb1 2a64 	vneg.f32	s4, s9
 8001c38:	edd7 7a00 	vldr	s15, [r7]
 8001c3c:	edd6 5a00 	vldr	s11, [r6]
 8001c40:	ed95 7a00 	vldr	s14, [r5]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c44:	ee66 3ae7 	vnmul.f32	s7, s13, s15
 8001c48:	ed50 7a04 	vldr	s15, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001c4c:	ee26 4ac7 	vnmul.f32	s8, s13, s14
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c50:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c54:	ed10 7a02 	vldr	s14, [r0, #-8]
	 while(blkCnt--)
 8001c58:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c5a:	eee2 3a22 	vfma.f32	s7, s4, s5
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c5e:	ed10 3a01 	vldr	s6, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001c62:	eea2 4a25 	vfma.f32	s8, s4, s11
	 while(blkCnt--)
 8001c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c6a:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c6e:	eee7 3a85 	vfma.f32	s7, s15, s10
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001c72:	eea3 4a85 	vfma.f32	s8, s7, s10
	   *buf++ = y0;
 8001c76:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c7a:	ed92 5a00 	vldr	s10, [r2]
 8001c7e:	edd1 6a00 	vldr	s13, [r1]
 8001c82:	ee25 6a06 	vmul.f32	s12, s10, s12
 8001c86:	edd4 4a00 	vldr	s9, [r4]
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c8a:	ee65 7a07 	vmul.f32	s15, s10, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c8e:	ee25 3a03 	vmul.f32	s6, s10, s6
 8001c92:	eeb0 7a46 	vmov.f32	s14, s12
 8001c96:	eee6 7ae3 	vfms.f32	s15, s13, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001c9a:	eeb1 2a64 	vneg.f32	s4, s9
 8001c9e:	eea6 7ae2 	vfms.f32	s14, s13, s5
 8001ca2:	eea4 7ae3 	vfms.f32	s14, s9, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ca6:	eef0 3a43 	vmov.f32	s7, s6
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001caa:	eee4 7ac7 	vfms.f32	s15, s9, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001cae:	ee25 6a07 	vmul.f32	s12, s10, s14
 8001cb2:	eee6 3ac7 	vfms.f32	s7, s13, s14
 8001cb6:	eea4 6ac4 	vfms.f32	s12, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001cba:	ee25 7a27 	vmul.f32	s14, s10, s15
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001cbe:	eee4 3ae7 	vfms.f32	s7, s9, s15
 8001cc2:	eea6 7ac4 	vfms.f32	s14, s13, s8
 8001cc6:	eeb0 4a46 	vmov.f32	s8, s12
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001cca:	eea6 6ae5 	vfms.f32	s12, s13, s11
	   *buf++ = y0;
 8001cce:	ee96 4aa5 	vfnms.f32	s8, s13, s11
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001cd2:	ee65 5a23 	vmul.f32	s11, s10, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001cd6:	eef0 2a63 	vmov.f32	s5, s7
 8001cda:	eee6 5ac6 	vfms.f32	s11, s13, s12
	   *buf++ = y0;
 8001cde:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ce2:	eea4 7a84 	vfma.f32	s14, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001ce6:	eee4 5ac7 	vfms.f32	s11, s9, s14
	   *buf++ = y0;
 8001cea:	ed00 7a06 	vstr	s14, [r0, #-24]	; 0xffffffe8
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8001cee:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 8001cf2:	d1a7      	bne.n	8001c44 <SDR_CWPeak+0x3c>
 8001cf4:	edc7 7a00 	vstr	s15, [r7]
 8001cf8:	edc6 5a00 	vstr	s11, [r6]
 8001cfc:	ed85 7a00 	vstr	s14, [r5]
 8001d00:	edcc 3a00 	vstr	s7, [ip]
   }
}
 8001d04:	bcf0      	pop	{r4, r5, r6, r7}
 8001d06:	4770      	bx	lr
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	24009c14 	.word	0x24009c14
 8001d10:	2400cd3c 	.word	0x2400cd3c
 8001d14:	24005778 	.word	0x24005778
 8001d18:	24000634 	.word	0x24000634
 8001d1c:	24000630 	.word	0x24000630
 8001d20:	24000638 	.word	0x24000638
 8001d24:	2400062c 	.word	0x2400062c

08001d28 <SDR_demodAM_AGC>:
// ------------------------------------------------------
// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8001d2c:	4b32      	ldr	r3, [pc, #200]	; (8001df8 <SDR_demodAM_AGC+0xd0>)
{
 8001d2e:	b082      	sub	sp, #8
 8001d30:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001e14 <SDR_demodAM_AGC+0xec>
 8001d34:	f500 5580 	add.w	r5, r0, #4096	; 0x1000
 8001d38:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8001e18 <SDR_demodAM_AGC+0xf0>
 8001d3c:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8001e1c <SDR_demodAM_AGC+0xf4>
		  hangcnt = Hcount[AM]; 
 8001d40:	881f      	ldrh	r7, [r3, #0]
 8001d42:	ed98 7a00 	vldr	s14, [r8]
 8001d46:	f8dc 3000 	ldr.w	r3, [ip]
 8001d4a:	ed9e 6a00 	vldr	s12, [lr]
 8001d4e:	4c2b      	ldr	r4, [pc, #172]	; (8001dfc <SDR_demodAM_AGC+0xd4>)
 8001d50:	4a2b      	ldr	r2, [pc, #172]	; (8001e00 <SDR_demodAM_AGC+0xd8>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001d52:	eddf 4a2c 	vldr	s9, [pc, #176]	; 8001e04 <SDR_demodAM_AGC+0xdc>
	  }

    audiotmp /= max(pk, AgcThreshold);  
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
 8001d56:	4e2c      	ldr	r6, [pc, #176]	; (8001e08 <SDR_demodAM_AGC+0xe0>)
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001d58:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8001e0c <SDR_demodAM_AGC+0xe4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001d5c:	edd0 7a01 	vldr	s15, [r0, #4]
 8001d60:	3008      	adds	r0, #8
 8001d62:	ed50 6a02 	vldr	s13, [r0, #-8]
 8001d66:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d6a:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8001d6e:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8001d72:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8001d76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 8001d7e:	bfa8      	it	ge
 8001d80:	eef1 6ae7 	vsqrtge.f32	s13, s15
    audiotmp /= max(pk, AgcThreshold);  
 8001d84:	edd4 7a00 	vldr	s15, [r4]
      *pOut = 0.0f;
 8001d88:	bfb8      	it	lt
 8001d8a:	eef0 6a64 	vmovlt.f32	s13, s9
	  if(pk < audiotmp)
 8001d8e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d96:	d502      	bpl.n	8001d9e <SDR_demodAM_AGC+0x76>
 8001d98:	eeb0 7a66 	vmov.f32	s14, s13
		  hangcnt = Hcount[AM]; 
 8001d9c:	463b      	mov	r3, r7
    audiotmp /= max(pk, AgcThreshold);  
 8001d9e:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8001da2:	eec6 5aa7 	vdiv.f32	s11, s13, s15
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001da6:	eef0 7a65 	vmov.f32	s15, s11
    audiotmp /= max(pk, AgcThreshold);  
 8001daa:	edc2 5a00 	vstr	s11, [r2]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001dae:	eee6 7a05 	vfma.f32	s15, s12, s10
	  if(hangcnt == 0)
 8001db2:	b91b      	cbnz	r3, 8001dbc <SDR_demodAM_AGC+0x94>
		  pk  *= Decay[AM];
 8001db4:	edd6 6a00 	vldr	s13, [r6]
 8001db8:	ee27 7a26 	vmul.f32	s14, s14, s13
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001dbc:	edcd 7a00 	vstr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8001dc0:	4285      	cmp	r5, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001dc2:	eddd 7a00 	vldr	s15, [sp]
 8001dc6:	ee77 7ac6 	vsub.f32	s15, s15, s12
	  wold = w;
 8001dca:	ed9d 6a00 	vldr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001dce:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 8001dd2:	d1c3      	bne.n	8001d5c <SDR_demodAM_AGC+0x34>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 8001dd4:	4a0e      	ldr	r2, [pc, #56]	; (8001e10 <SDR_demodAM_AGC+0xe8>)
	if(hangcnt > 0)  hangcnt--;
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	ed88 7a00 	vstr	s14, [r8]
 8001ddc:	f8cc 3000 	str.w	r3, [ip]
 8001de0:	ed8e 6a00 	vstr	s12, [lr]
    PeakAudioValue=pk;
 8001de4:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8001de8:	dd02      	ble.n	8001df0 <SDR_demodAM_AGC+0xc8>
 8001dea:	3b01      	subs	r3, #1
 8001dec:	f8cc 3000 	str.w	r3, [ip]
}
 8001df0:	b002      	add	sp, #8
 8001df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001df6:	bf00      	nop
 8001df8:	240091cc 	.word	0x240091cc
 8001dfc:	2400ac24 	.word	0x2400ac24
 8001e00:	24001dd8 	.word	0x24001dd8
 8001e04:	00000000 	.word	0x00000000
 8001e08:	24003de0 	.word	0x24003de0
 8001e0c:	3f75c28f 	.word	0x3f75c28f
 8001e10:	24009a60 	.word	0x24009a60
 8001e14:	240000e8 	.word	0x240000e8
 8001e18:	24000618 	.word	0x24000618
 8001e1c:	24000628 	.word	0x24000628

08001e20 <SDR_demodSSB_CW_AGC>:
//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001e20:	b5f0      	push	{r4, r5, r6, r7, lr}


	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001e22:	4b4a      	ldr	r3, [pc, #296]	; (8001f4c <SDR_demodSSB_CW_AGC+0x12c>)
{
 8001e24:	460a      	mov	r2, r1
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001e26:	4c4a      	ldr	r4, [pc, #296]	; (8001f50 <SDR_demodSSB_CW_AGC+0x130>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001e28:	f893 e000 	ldrb.w	lr, [r3]
{
 8001e2c:	4603      	mov	r3, r0
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001e2e:	8861      	ldrh	r1, [r4, #2]
 8001e30:	88a5      	ldrh	r5, [r4, #4]
 8001e32:	4f48      	ldr	r7, [pc, #288]	; (8001f54 <SDR_demodSSB_CW_AGC+0x134>)
 8001e34:	f1be 0f01 	cmp.w	lr, #1
 8001e38:	bf08      	it	eq
 8001e3a:	460d      	moveq	r5, r1
 8001e3c:	4e46      	ldr	r6, [pc, #280]	; (8001f58 <SDR_demodSSB_CW_AGC+0x138>)
 8001e3e:	f1be 0f03 	cmp.w	lr, #3
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001e42:	f8b4 c006 	ldrh.w	ip, [r4, #6]
 8001e46:	edd7 7a00 	vldr	s15, [r7]
 8001e4a:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8001e4e:	6831      	ldr	r1, [r6, #0]
 8001e50:	4842      	ldr	r0, [pc, #264]	; (8001f5c <SDR_demodSSB_CW_AGC+0x13c>)
 8001e52:	d057      	beq.n	8001f04 <SDR_demodSSB_CW_AGC+0xe4>
 8001e54:	f1be 0f01 	cmp.w	lr, #1
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8001e58:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8001f68 <SDR_demodSSB_CW_AGC+0x148>
 8001e5c:	d02f      	beq.n	8001ebe <SDR_demodSSB_CW_AGC+0x9e>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001e5e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e62:	3308      	adds	r3, #8
 8001e64:	ed13 6a02 	vldr	s12, [r3, #-8]
 8001e68:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001e6c:	eea6 7a06 	vfma.f32	s14, s12, s12
      *pOut = sqrtf(in);
 8001e70:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 8001e74:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7c:	d502      	bpl.n	8001e84 <SDR_demodSSB_CW_AGC+0x64>
 8001e7e:	eef0 7a66 	vmov.f32	s15, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001e82:	4629      	mov	r1, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8001e84:	ed90 7a00 	vldr	s14, [r0]
 8001e88:	fe87 7a87 	vmaxnm.f32	s14, s15, s14
 8001e8c:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8001e90:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8001e94:	b919      	cbnz	r1, 8001e9e <SDR_demodSSB_CW_AGC+0x7e>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8001e96:	ed9c 7a02 	vldr	s14, [ip, #8]
 8001e9a:	ee67 7a87 	vmul.f32	s15, s15, s14
	for(k=j=0; k<BSIZE*2; k+=2)
 8001e9e:	429c      	cmp	r4, r3
 8001ea0:	d1dd      	bne.n	8001e5e <SDR_demodSSB_CW_AGC+0x3e>
 8001ea2:	4a2f      	ldr	r2, [pc, #188]	; (8001f60 <SDR_demodSSB_CW_AGC+0x140>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 8001ea4:	2900      	cmp	r1, #0
	PeakAudioValue=pk;
 8001ea6:	4b2f      	ldr	r3, [pc, #188]	; (8001f64 <SDR_demodSSB_CW_AGC+0x144>)
 8001ea8:	edc7 7a00 	vstr	s15, [r7]
 8001eac:	6031      	str	r1, [r6, #0]
 8001eae:	edc2 6a00 	vstr	s13, [r2]
 8001eb2:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 8001eb6:	dd01      	ble.n	8001ebc <SDR_demodSSB_CW_AGC+0x9c>
 8001eb8:	3901      	subs	r1, #1
 8001eba:	6031      	str	r1, [r6, #0]
}
 8001ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001ebe:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ec2:	3308      	adds	r3, #8
 8001ec4:	ed13 6a02 	vldr	s12, [r3, #-8]
 8001ec8:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001ecc:	eea6 7a06 	vfma.f32	s14, s12, s12
 8001ed0:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 8001ed4:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001edc:	d502      	bpl.n	8001ee4 <SDR_demodSSB_CW_AGC+0xc4>
 8001ede:	eef0 7a66 	vmov.f32	s15, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001ee2:	4629      	mov	r1, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8001ee4:	ed90 7a00 	vldr	s14, [r0]
 8001ee8:	fe87 7a87 	vmaxnm.f32	s14, s15, s14
 8001eec:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8001ef0:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8001ef4:	b919      	cbnz	r1, 8001efe <SDR_demodSSB_CW_AGC+0xde>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8001ef6:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001efa:	ee67 7a87 	vmul.f32	s15, s15, s14
	for(k=j=0; k<BSIZE*2; k+=2)
 8001efe:	42a3      	cmp	r3, r4
 8001f00:	d1dd      	bne.n	8001ebe <SDR_demodSSB_CW_AGC+0x9e>
 8001f02:	e7ce      	b.n	8001ea2 <SDR_demodSSB_CW_AGC+0x82>
      if(CurrentMode == CW) pk  *= Decay[CW];
 8001f04:	4d18      	ldr	r5, [pc, #96]	; (8001f68 <SDR_demodSSB_CW_AGC+0x148>)
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001f06:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f0a:	3308      	adds	r3, #8
 8001f0c:	ed13 6a02 	vldr	s12, [r3, #-8]
 8001f10:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001f14:	eea6 7a06 	vfma.f32	s14, s12, s12
 8001f18:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 8001f1c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f24:	d502      	bpl.n	8001f2c <SDR_demodSSB_CW_AGC+0x10c>
 8001f26:	eef0 7a66 	vmov.f32	s15, s13
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001f2a:	4661      	mov	r1, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8001f2c:	ed90 7a00 	vldr	s14, [r0]
 8001f30:	fe87 7a87 	vmaxnm.f32	s14, s15, s14
 8001f34:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8001f38:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8001f3c:	b919      	cbnz	r1, 8001f46 <SDR_demodSSB_CW_AGC+0x126>
      if(CurrentMode == CW) pk  *= Decay[CW];
 8001f3e:	ed95 7a03 	vldr	s14, [r5, #12]
 8001f42:	ee67 7a87 	vmul.f32	s15, s15, s14
	for(k=j=0; k<BSIZE*2; k+=2)
 8001f46:	42a3      	cmp	r3, r4
 8001f48:	d1dd      	bne.n	8001f06 <SDR_demodSSB_CW_AGC+0xe6>
 8001f4a:	e7aa      	b.n	8001ea2 <SDR_demodSSB_CW_AGC+0x82>
 8001f4c:	2400dd50 	.word	0x2400dd50
 8001f50:	240091cc 	.word	0x240091cc
 8001f54:	240000ec 	.word	0x240000ec
 8001f58:	2400061c 	.word	0x2400061c
 8001f5c:	2400ac24 	.word	0x2400ac24
 8001f60:	24000620 	.word	0x24000620
 8001f64:	24009a60 	.word	0x24009a60
 8001f68:	24003de0 	.word	0x24003de0

08001f6c <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8001f6c:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8001f70:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001f74:	490a      	ldr	r1, [pc, #40]	; (8001fa0 <HAL_ADC_ConvCpltCallback+0x34>)
 8001f76:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8001f7a:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001f7e:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d1fa      	bne.n	8001f7a <HAL_ADC_ConvCpltCallback+0xe>
 8001f84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001f88:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 2*BSIZE);
#endif
	ADC_Stream0_Handler(1);
 8001f8c:	2001      	movs	r0, #1
 8001f8e:	f7fe ff8b 	bl	8000ea8 <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 8001f92:	4b04      	ldr	r3, [pc, #16]	; (8001fa4 <HAL_ADC_ConvCpltCallback+0x38>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	701a      	strb	r2, [r3, #0]
}
 8001f98:	bd08      	pop	{r3, pc}
 8001f9a:	bf00      	nop
 8001f9c:	2400e960 	.word	0x2400e960
 8001fa0:	e000ed00 	.word	0xe000ed00
 8001fa4:	2400066d 	.word	0x2400066d

08001fa8 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fa8:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001faa:	4b0b      	ldr	r3, [pc, #44]	; (8001fd8 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8001fac:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001fb0:	490a      	ldr	r1, [pc, #40]	; (8001fdc <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8001fb2:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8001fb6:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001fba:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d1fa      	bne.n	8001fb6 <HAL_ADC_ConvHalfCpltCallback+0xe>
 8001fc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001fc4:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 2*BSIZE);
#endif
	ADC_Stream0_Handler(0);
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f7fe ff6d 	bl	8000ea8 <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 8001fce:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	701a      	strb	r2, [r3, #0]
}
 8001fd4:	bd08      	pop	{r3, pc}
 8001fd6:	bf00      	nop
 8001fd8:	2400e560 	.word	0x2400e560
 8001fdc:	e000ed00 	.word	0xe000ed00
 8001fe0:	2400066d 	.word	0x2400066d

08001fe4 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001fe4:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 8001fe6:	4b05      	ldr	r3, [pc, #20]	; (8001ffc <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 8001fe8:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 8001fea:	4c05      	ldr	r4, [pc, #20]	; (8002000 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 8001fec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ff0:	4804      	ldr	r0, [pc, #16]	; (8002004 <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 8001ff2:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 8001ff4:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 8001ff8:	f004 bd74 	b.w	8006ae4 <HAL_GPIO_WritePin>
 8001ffc:	24005820 	.word	0x24005820
 8002000:	24008520 	.word	0x24008520
 8002004:	58020400 	.word	0x58020400

08002008 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002008:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 800200a:	4b05      	ldr	r3, [pc, #20]	; (8002020 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 800200c:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 800200e:	4c05      	ldr	r4, [pc, #20]	; (8002024 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 8002010:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002014:	4804      	ldr	r0, [pc, #16]	; (8002028 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 8002016:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 8002018:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 800201c:	f004 bd62 	b.w	8006ae4 <HAL_GPIO_WritePin>
 8002020:	24005820 	.word	0x24005820
 8002024:	24008120 	.word	0x24008120
 8002028:	58020400 	.word	0x58020400

0800202c <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
	OVFDetected = OVF_TIMEOUT;
	/* Reset register IER */
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 800202c:	4a09      	ldr	r2, [pc, #36]	; (8002054 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800202e:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <HAL_ADC_LevelOutOfWindowCallback+0x2c>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002030:	6811      	ldr	r1, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002032:	681a      	ldr	r2, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002034:	684b      	ldr	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 8002036:	4809      	ldr	r0, [pc, #36]	; (800205c <HAL_ADC_LevelOutOfWindowCallback+0x30>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002038:	f023 0380 	bic.w	r3, r3, #128	; 0x80
{
 800203c:	b410      	push	{r4}
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 800203e:	604b      	str	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 8002040:	2402      	movs	r4, #2
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002042:	6853      	ldr	r3, [r2, #4]
	OVFDetected = OVF_TIMEOUT;
 8002044:	8004      	strh	r4, [r0, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002046:	f023 0380 	bic.w	r3, r3, #128	; 0x80
}
 800204a:	f85d 4b04 	ldr.w	r4, [sp], #4
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800204e:	6053      	str	r3, [r2, #4]
}
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	24008924 	.word	0x24008924
 8002058:	24003ee0 	.word	0x24003ee0
 800205c:	24001ddc 	.word	0x24001ddc

08002060 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 8002060:	4b61      	ldr	r3, [pc, #388]	; (80021e8 <DisplayStatus+0x188>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 8002068:	b570      	push	{r4, r5, r6, lr}
 800206a:	b088      	sub	sp, #32
	switch(Fstep)
 800206c:	f000 80a5 	beq.w	80021ba <DisplayStatus+0x15a>
 8002070:	d81c      	bhi.n	80020ac <DisplayStatus+0x4c>
 8002072:	2b0a      	cmp	r3, #10
 8002074:	f000 80a8 	beq.w	80021c8 <DisplayStatus+0x168>
 8002078:	2b64      	cmp	r3, #100	; 0x64
 800207a:	d10e      	bne.n	800209a <DisplayStatus+0x3a>
	{
	case 1: strcpy(StringStep,"   1"); break;
	case 10: strcpy(StringStep,"  10"); break;
	case 100: strcpy(StringStep," 100"); break;
 800207c:	4b5b      	ldr	r3, [pc, #364]	; (80021ec <DisplayStatus+0x18c>)
 800207e:	4c5c      	ldr	r4, [pc, #368]	; (80021f0 <DisplayStatus+0x190>)
 8002080:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002084:	6020      	str	r0, [r4, #0]
 8002086:	7121      	strb	r1, [r4, #4]
	case 9000: strcpy(StringStep,"   9K"); break;
	case 10000: strcpy(StringStep," 10K"); break;
	case 100000: strcpy(StringStep,"100K"); break;
	}

	switch(CurrentMode)
 8002088:	4b5a      	ldr	r3, [pc, #360]	; (80021f4 <DisplayStatus+0x194>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b03      	cmp	r3, #3
 800208e:	f200 80a9 	bhi.w	80021e4 <DisplayStatus+0x184>
 8002092:	e8df f003 	tbb	[pc, r3]
 8002096:	716f      	.short	0x716f
 8002098:	278a      	.short	0x278a
	switch(Fstep)
 800209a:	2b01      	cmp	r3, #1
 800209c:	d120      	bne.n	80020e0 <DisplayStatus+0x80>
	case 1: strcpy(StringStep,"   1"); break;
 800209e:	4b56      	ldr	r3, [pc, #344]	; (80021f8 <DisplayStatus+0x198>)
 80020a0:	4c53      	ldr	r4, [pc, #332]	; (80021f0 <DisplayStatus+0x190>)
 80020a2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80020a6:	6020      	str	r0, [r4, #0]
 80020a8:	7121      	strb	r1, [r4, #4]
 80020aa:	e7ed      	b.n	8002088 <DisplayStatus+0x28>
	switch(Fstep)
 80020ac:	f242 7210 	movw	r2, #10000	; 0x2710
 80020b0:	4293      	cmp	r3, r2
 80020b2:	f000 8090 	beq.w	80021d6 <DisplayStatus+0x176>
 80020b6:	4a51      	ldr	r2, [pc, #324]	; (80021fc <DisplayStatus+0x19c>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d106      	bne.n	80020ca <DisplayStatus+0x6a>
	case 100000: strcpy(StringStep,"100K"); break;
 80020bc:	4b50      	ldr	r3, [pc, #320]	; (8002200 <DisplayStatus+0x1a0>)
 80020be:	4c4c      	ldr	r4, [pc, #304]	; (80021f0 <DisplayStatus+0x190>)
 80020c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80020c4:	6020      	str	r0, [r4, #0]
 80020c6:	7121      	strb	r1, [r4, #4]
 80020c8:	e7de      	b.n	8002088 <DisplayStatus+0x28>
	switch(Fstep)
 80020ca:	f242 3228 	movw	r2, #9000	; 0x2328
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d106      	bne.n	80020e0 <DisplayStatus+0x80>
	case 9000: strcpy(StringStep,"   9K"); break;
 80020d2:	4b4c      	ldr	r3, [pc, #304]	; (8002204 <DisplayStatus+0x1a4>)
 80020d4:	4c46      	ldr	r4, [pc, #280]	; (80021f0 <DisplayStatus+0x190>)
 80020d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80020da:	6020      	str	r0, [r4, #0]
 80020dc:	80a1      	strh	r1, [r4, #4]
 80020de:	e7d3      	b.n	8002088 <DisplayStatus+0x28>
 80020e0:	4c43      	ldr	r4, [pc, #268]	; (80021f0 <DisplayStatus+0x190>)
 80020e2:	e7d1      	b.n	8002088 <DisplayStatus+0x28>
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 80020e4:	4b48      	ldr	r3, [pc, #288]	; (8002208 <DisplayStatus+0x1a8>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4d48      	ldr	r5, [pc, #288]	; (800220c <DisplayStatus+0x1ac>)
 80020ea:	0c1a      	lsrs	r2, r3, #16
 80020ec:	802b      	strh	r3, [r5, #0]
 80020ee:	70aa      	strb	r2, [r5, #2]
	}
	switch (CurrentAGC)
 80020f0:	4b47      	ldr	r3, [pc, #284]	; (8002210 <DisplayStatus+0x1b0>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d046      	beq.n	8002186 <DisplayStatus+0x126>
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d15a      	bne.n	80021b2 <DisplayStatus+0x152>
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
 80020fc:	4b45      	ldr	r3, [pc, #276]	; (8002214 <DisplayStatus+0x1b4>)
 80020fe:	4a46      	ldr	r2, [pc, #280]	; (8002218 <DisplayStatus+0x1b8>)
 8002100:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002104:	6010      	str	r0, [r2, #0]
 8002106:	7111      	strb	r1, [r2, #4]
	}
	switch (CurrentBW)
 8002108:	4b44      	ldr	r3, [pc, #272]	; (800221c <DisplayStatus+0x1bc>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d044      	beq.n	800219a <DisplayStatus+0x13a>
 8002110:	2b01      	cmp	r3, #1
 8002112:	d150      	bne.n	80021b6 <DisplayStatus+0x156>
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
 8002114:	4942      	ldr	r1, [pc, #264]	; (8002220 <DisplayStatus+0x1c0>)
 8002116:	4b43      	ldr	r3, [pc, #268]	; (8002224 <DisplayStatus+0x1c4>)
 8002118:	c903      	ldmia	r1, {r0, r1}
 800211a:	6018      	str	r0, [r3, #0]
 800211c:	7119      	strb	r1, [r3, #4]
	}
	sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGG %s ERR %d Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, volume);
 800211e:	4842      	ldr	r0, [pc, #264]	; (8002228 <DisplayStatus+0x1c8>)
 8002120:	eddf 7a42 	vldr	s15, [pc, #264]	; 800222c <DisplayStatus+0x1cc>
 8002124:	edd0 6a00 	vldr	s13, [r0]
 8002128:	4941      	ldr	r1, [pc, #260]	; (8002230 <DisplayStatus+0x1d0>)
 800212a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800212e:	4841      	ldr	r0, [pc, #260]	; (8002234 <DisplayStatus+0x1d4>)
 8002130:	ed91 7a00 	vldr	s14, [r1]
 8002134:	4940      	ldr	r1, [pc, #256]	; (8002238 <DisplayStatus+0x1d8>)
 8002136:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800213a:	9203      	str	r2, [sp, #12]
 800213c:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002140:	6809      	ldr	r1, [r1, #0]
 8002142:	9302      	str	r3, [sp, #8]
 8002144:	9104      	str	r1, [sp, #16]
 8002146:	493d      	ldr	r1, [pc, #244]	; (800223c <DisplayStatus+0x1dc>)
 8002148:	ec53 2b16 	vmov	r2, r3, d6
 800214c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002150:	e9cd 4500 	strd	r4, r5, [sp]
 8002154:	f00c f926 	bl	800e3a4 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002158:	4836      	ldr	r0, [pc, #216]	; (8002234 <DisplayStatus+0x1d4>)
 800215a:	f7fe f8c1 	bl	80002e0 <strlen>
 800215e:	4601      	mov	r1, r0
 8002160:	4834      	ldr	r0, [pc, #208]	; (8002234 <DisplayStatus+0x1d4>)
 8002162:	b289      	uxth	r1, r1
 8002164:	f00a f902 	bl	800c36c <CDC_Transmit_FS>
	HAL_Delay(1);
 8002168:	2001      	movs	r0, #1
	PrintUI(UartTXString);
}
 800216a:	b008      	add	sp, #32
 800216c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8002170:	f001 bcf4 	b.w	8003b5c <HAL_Delay>
	case AM: strcpy(StringMode,"AM"); break;
 8002174:	4b32      	ldr	r3, [pc, #200]	; (8002240 <DisplayStatus+0x1e0>)
 8002176:	e7b6      	b.n	80020e6 <DisplayStatus+0x86>
	case LSB: strcpy(StringMode,"LSB"); break;
 8002178:	4b32      	ldr	r3, [pc, #200]	; (8002244 <DisplayStatus+0x1e4>)
 800217a:	4d24      	ldr	r5, [pc, #144]	; (800220c <DisplayStatus+0x1ac>)
 800217c:	602b      	str	r3, [r5, #0]
	switch (CurrentAGC)
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <DisplayStatus+0x1b0>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1b8      	bne.n	80020f8 <DisplayStatus+0x98>
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002186:	4b30      	ldr	r3, [pc, #192]	; (8002248 <DisplayStatus+0x1e8>)
 8002188:	4a23      	ldr	r2, [pc, #140]	; (8002218 <DisplayStatus+0x1b8>)
 800218a:	e893 0003 	ldmia.w	r3, {r0, r1}
	switch (CurrentBW)
 800218e:	4b23      	ldr	r3, [pc, #140]	; (800221c <DisplayStatus+0x1bc>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002190:	6010      	str	r0, [r2, #0]
	switch (CurrentBW)
 8002192:	781b      	ldrb	r3, [r3, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002194:	7111      	strb	r1, [r2, #4]
	switch (CurrentBW)
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1ba      	bne.n	8002110 <DisplayStatus+0xb0>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 800219a:	492c      	ldr	r1, [pc, #176]	; (800224c <DisplayStatus+0x1ec>)
 800219c:	4b21      	ldr	r3, [pc, #132]	; (8002224 <DisplayStatus+0x1c4>)
 800219e:	c903      	ldmia	r1, {r0, r1}
 80021a0:	0c0e      	lsrs	r6, r1, #16
 80021a2:	6018      	str	r0, [r3, #0]
 80021a4:	8099      	strh	r1, [r3, #4]
 80021a6:	719e      	strb	r6, [r3, #6]
 80021a8:	e7b9      	b.n	800211e <DisplayStatus+0xbe>
	case USB: strcpy(StringMode,"USB"); break;
 80021aa:	4d18      	ldr	r5, [pc, #96]	; (800220c <DisplayStatus+0x1ac>)
 80021ac:	4b28      	ldr	r3, [pc, #160]	; (8002250 <DisplayStatus+0x1f0>)
 80021ae:	602b      	str	r3, [r5, #0]
 80021b0:	e79e      	b.n	80020f0 <DisplayStatus+0x90>
 80021b2:	4a19      	ldr	r2, [pc, #100]	; (8002218 <DisplayStatus+0x1b8>)
 80021b4:	e7a8      	b.n	8002108 <DisplayStatus+0xa8>
 80021b6:	4b1b      	ldr	r3, [pc, #108]	; (8002224 <DisplayStatus+0x1c4>)
 80021b8:	e7b1      	b.n	800211e <DisplayStatus+0xbe>
	case 1000: strcpy(StringStep,"  1K"); break;
 80021ba:	4b26      	ldr	r3, [pc, #152]	; (8002254 <DisplayStatus+0x1f4>)
 80021bc:	4c0c      	ldr	r4, [pc, #48]	; (80021f0 <DisplayStatus+0x190>)
 80021be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021c2:	6020      	str	r0, [r4, #0]
 80021c4:	7121      	strb	r1, [r4, #4]
 80021c6:	e75f      	b.n	8002088 <DisplayStatus+0x28>
	case 10: strcpy(StringStep,"  10"); break;
 80021c8:	4b23      	ldr	r3, [pc, #140]	; (8002258 <DisplayStatus+0x1f8>)
 80021ca:	4c09      	ldr	r4, [pc, #36]	; (80021f0 <DisplayStatus+0x190>)
 80021cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021d0:	6020      	str	r0, [r4, #0]
 80021d2:	7121      	strb	r1, [r4, #4]
 80021d4:	e758      	b.n	8002088 <DisplayStatus+0x28>
	case 10000: strcpy(StringStep," 10K"); break;
 80021d6:	4b21      	ldr	r3, [pc, #132]	; (800225c <DisplayStatus+0x1fc>)
 80021d8:	4c05      	ldr	r4, [pc, #20]	; (80021f0 <DisplayStatus+0x190>)
 80021da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021de:	6020      	str	r0, [r4, #0]
 80021e0:	7121      	strb	r1, [r4, #4]
 80021e2:	e751      	b.n	8002088 <DisplayStatus+0x28>
 80021e4:	4d09      	ldr	r5, [pc, #36]	; (800220c <DisplayStatus+0x1ac>)
 80021e6:	e783      	b.n	80020f0 <DisplayStatus+0x90>
 80021e8:	2400dd48 	.word	0x2400dd48
 80021ec:	08017a88 	.word	0x08017a88
 80021f0:	2400065c 	.word	0x2400065c
 80021f4:	2400dd50 	.word	0x2400dd50
 80021f8:	08017a78 	.word	0x08017a78
 80021fc:	000186a0 	.word	0x000186a0
 8002200:	08017aa8 	.word	0x08017aa8
 8002204:	08017a98 	.word	0x08017a98
 8002208:	08017ab4 	.word	0x08017ab4
 800220c:	24000654 	.word	0x24000654
 8002210:	240019c0 	.word	0x240019c0
 8002214:	08017ac0 	.word	0x08017ac0
 8002218:	2400064c 	.word	0x2400064c
 800221c:	24001dd4 	.word	0x24001dd4
 8002220:	08017ad0 	.word	0x08017ad0
 8002224:	24000664 	.word	0x24000664
 8002228:	2400ac30 	.word	0x2400ac30
 800222c:	3a83126f 	.word	0x3a83126f
 8002230:	24005774 	.word	0x24005774
 8002234:	240009a8 	.word	0x240009a8
 8002238:	24001dd0 	.word	0x24001dd0
 800223c:	08017ad8 	.word	0x08017ad8
 8002240:	08017ab0 	.word	0x08017ab0
 8002244:	0042534c 	.word	0x0042534c
 8002248:	08017ab8 	.word	0x08017ab8
 800224c:	08017ac8 	.word	0x08017ac8
 8002250:	00425355 	.word	0x00425355
 8002254:	08017a90 	.word	0x08017a90
 8002258:	08017a80 	.word	0x08017a80
 800225c:	08017aa0 	.word	0x08017aa0

08002260 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8002260:	4b3a      	ldr	r3, [pc, #232]	; (800234c <SetTXPLL+0xec>)
 8002262:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	MinDiff = 999999999;
 8002266:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8002350 <SetTXPLL+0xf0>
				OutF = XTalFreq * n / m / p / od;
 800226a:	edd3 4a00 	vldr	s9, [r3]
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 800226e:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8002354 <SetTXPLL+0xf4>
 8002272:	eddf 3a39 	vldr	s7, [pc, #228]	; 8002358 <SetTXPLL+0xf8>
{
 8002276:	b4f0      	push	{r4, r5, r6, r7}
	for (m = 2; m <= 25; m++) //was 64
 8002278:	2502      	movs	r5, #2
		for (n = 2; n <= 512; n++) //was 1
 800227a:	f240 2601 	movw	r6, #513	; 0x201
				OutF = XTalFreq * n / m / p / od;
 800227e:	ee07 5a90 	vmov	s15, r5
		for (n = 2; n <= 512; n++) //was 1
 8002282:	2202      	movs	r2, #2
				OutF = XTalFreq * n / m / p / od;
 8002284:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8002288:	ee83 4a25 	vdiv.f32	s8, s6, s11
 800228c:	e002      	b.n	8002294 <SetTXPLL+0x34>
		for (n = 2; n <= 512; n++) //was 1
 800228e:	3201      	adds	r2, #1
 8002290:	42b2      	cmp	r2, r6
 8002292:	d037      	beq.n	8002304 <SetTXPLL+0xa4>
				OutF = XTalFreq * n / m / p / od;
 8002294:	ee07 2a90 	vmov	s15, r2
 8002298:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800229c:	ee26 6a24 	vmul.f32	s12, s12, s9
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80022a0:	ee66 7a04 	vmul.f32	s15, s12, s8
 80022a4:	eef4 7a45 	vcmp.f32	s15, s10
 80022a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ac:	ddef      	ble.n	800228e <SetTXPLL+0x2e>
 80022ae:	eef4 7ae3 	vcmpe.f32	s15, s7
 80022b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b6:	d5ea      	bpl.n	800228e <SetTXPLL+0x2e>
			for (p = 2; p <= 128; p+=2)
 80022b8:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 80022ba:	ee07 3a90 	vmov	s15, r3
 80022be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022c2:	ee27 7a25 	vmul.f32	s14, s14, s11
 80022c6:	eec6 7a07 	vdiv.f32	s15, s12, s14
				if ((abs(OutF - TF) < MinDiff) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 80022ca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80022ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022d2:	ee17 7a90 	vmov	r7, s15
 80022d6:	2f00      	cmp	r7, #0
 80022d8:	bfb8      	it	lt
 80022da:	427f      	neglt	r7, r7
 80022dc:	ee07 7a90 	vmov	s15, r7
 80022e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022e4:	eef4 7ae6 	vcmpe.f32	s15, s13
 80022e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ec:	d504      	bpl.n	80022f8 <SetTXPLL+0x98>
 80022ee:	eef0 6a67 	vmov.f32	s13, s15
 80022f2:	4619      	mov	r1, r3
 80022f4:	4610      	mov	r0, r2
 80022f6:	462c      	mov	r4, r5
			for (p = 2; p <= 128; p+=2)
 80022f8:	3302      	adds	r3, #2
 80022fa:	2b82      	cmp	r3, #130	; 0x82
 80022fc:	d1dd      	bne.n	80022ba <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 80022fe:	3201      	adds	r2, #1
 8002300:	42b2      	cmp	r2, r6
 8002302:	d1c7      	bne.n	8002294 <SetTXPLL+0x34>
	for (m = 2; m <= 25; m++) //was 64
 8002304:	3501      	adds	r5, #1
 8002306:	2d1a      	cmp	r5, #26
 8002308:	d1b9      	bne.n	800227e <SetTXPLL+0x1e>
				}
			}
		}
	}
	TXFreqError = MinDiff;
	__HAL_RCC_PLL2_DISABLE();
 800230a:	4d14      	ldr	r5, [pc, #80]	; (800235c <SetTXPLL+0xfc>)
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800230c:	1e4b      	subs	r3, r1, #1
 800230e:	1e42      	subs	r2, r0, #1
	TXFreqError = MinDiff;
 8002310:	eefd 6ae6 	vcvt.s32.f32	s13, s13
	__HAL_RCC_PLL2_DISABLE();
 8002314:	6829      	ldr	r1, [r5, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002316:	025b      	lsls	r3, r3, #9
	TXFreqError = MinDiff;
 8002318:	4e11      	ldr	r6, [pc, #68]	; (8002360 <SetTXPLL+0x100>)
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800231a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800231e:	b29b      	uxth	r3, r3
	__HAL_RCC_PLL2_DISABLE();
 8002320:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
	TXFreqError = MinDiff;
 8002324:	edc6 6a00 	vstr	s13, [r6]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 8002328:	4313      	orrs	r3, r2
	__HAL_RCC_PLL2_DISABLE();
 800232a:	6029      	str	r1, [r5, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 800232c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800232e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002332:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8002336:	ea42 3404 	orr.w	r4, r2, r4, lsl #12
 800233a:	62ac      	str	r4, [r5, #40]	; 0x28
 800233c:	63ab      	str	r3, [r5, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800233e:	682b      	ldr	r3, [r5, #0]
 8002340:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002344:	602b      	str	r3, [r5, #0]

}
 8002346:	bcf0      	pop	{r4, r5, r6, r7}
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	240091d4 	.word	0x240091d4
 8002350:	4e6e6b28 	.word	0x4e6e6b28
 8002354:	4d0f0d18 	.word	0x4d0f0d18
 8002358:	4e64e1c0 	.word	0x4e64e1c0
 800235c:	58024400 	.word	0x58024400
 8002360:	24001dd0 	.word	0x24001dd0
 8002364:	00000000 	.word	0x00000000

08002368 <UserInput>:
	if (USBRXLength)
 8002368:	4b97      	ldr	r3, [pc, #604]	; (80025c8 <UserInput+0x260>)
 800236a:	681a      	ldr	r2, [r3, #0]
{
 800236c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002370:	ed2d 8b04 	vpush	{d8-d9}
 8002374:	b08a      	sub	sp, #40	; 0x28
	if (USBRXLength)
 8002376:	2a00      	cmp	r2, #0
 8002378:	f000 8108 	beq.w	800258c <UserInput+0x224>
		result = HAL_OK;
 800237c:	2200      	movs	r2, #0
 800237e:	f88d 200f 	strb.w	r2, [sp, #15]
		USBRXLength = 0;
 8002382:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 8002384:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8002388:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800238c:	2b00      	cmp	r3, #0
 800238e:	f040 8083 	bne.w	8002498 <UserInput+0x130>
		switch (UartRXString[0])
 8002392:	4b8e      	ldr	r3, [pc, #568]	; (80025cc <UserInput+0x264>)
		UartRXDataReady = RESET;
 8002394:	498e      	ldr	r1, [pc, #568]	; (80025d0 <UserInput+0x268>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 800239a:	3b2b      	subs	r3, #43	; 0x2b
 800239c:	2b4c      	cmp	r3, #76	; 0x4c
 800239e:	d879      	bhi.n	8002494 <UserInput+0x12c>
 80023a0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80023a4:	00780241 	.word	0x00780241
 80023a8:	0078022c 	.word	0x0078022c
 80023ac:	00780078 	.word	0x00780078
 80023b0:	025b025f 	.word	0x025b025f
 80023b4:	02530257 	.word	0x02530257
 80023b8:	027d0281 	.word	0x027d0281
 80023bc:	02750279 	.word	0x02750279
 80023c0:	00780271 	.word	0x00780271
 80023c4:	00780078 	.word	0x00780078
 80023c8:	00780078 	.word	0x00780078
 80023cc:	00780078 	.word	0x00780078
 80023d0:	00780078 	.word	0x00780078
 80023d4:	00780078 	.word	0x00780078
 80023d8:	00780078 	.word	0x00780078
 80023dc:	00780078 	.word	0x00780078
 80023e0:	00780078 	.word	0x00780078
 80023e4:	00780078 	.word	0x00780078
 80023e8:	00780078 	.word	0x00780078
 80023ec:	00780078 	.word	0x00780078
 80023f0:	00780078 	.word	0x00780078
 80023f4:	00780078 	.word	0x00780078
 80023f8:	00780078 	.word	0x00780078
 80023fc:	0078026b 	.word	0x0078026b
 8002400:	00780078 	.word	0x00780078
 8002404:	00780078 	.word	0x00780078
 8002408:	00780078 	.word	0x00780078
 800240c:	00780078 	.word	0x00780078
 8002410:	00780267 	.word	0x00780267
 8002414:	00780263 	.word	0x00780263
 8002418:	02280078 	.word	0x02280078
 800241c:	00780078 	.word	0x00780078
 8002420:	00780078 	.word	0x00780078
 8002424:	02240078 	.word	0x02240078
 8002428:	02200078 	.word	0x02200078
 800242c:	00780078 	.word	0x00780078
 8002430:	02080078 	.word	0x02080078
 8002434:	004d0204 	.word	0x004d0204
 8002438:	00780200 	.word	0x00780200
 800243c:	01fc      	.short	0x01fc
{
	static float LastTXFreq;
	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if (Status)
	{
		if (LastTXFreq != LOfreq)
 800243e:	4e65      	ldr	r6, [pc, #404]	; (80025d4 <UserInput+0x26c>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002440:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8002442:	4c65      	ldr	r4, [pc, #404]	; (80025d8 <UserInput+0x270>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002444:	ad04      	add	r5, sp, #16
		if (LastTXFreq != LOfreq)
 8002446:	ed96 0a00 	vldr	s0, [r6]
 800244a:	edd4 7a00 	vldr	s15, [r4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244e:	9304      	str	r3, [sp, #16]
		if (LastTXFreq != LOfreq)
 8002450:	eef4 7a40 	vcmp.f32	s15, s0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002454:	606b      	str	r3, [r5, #4]
 8002456:	612b      	str	r3, [r5, #16]
		if (LastTXFreq != LOfreq)
 8002458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	e9c5 3302 	strd	r3, r3, [r5, #8]
		if (LastTXFreq != LOfreq)
 8002460:	f040 8225 	bne.w	80028ae <UserInput+0x546>
		{
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002464:	2303      	movs	r3, #3
 8002466:	2200      	movs	r2, #0
 8002468:	f44f 7600 	mov.w	r6, #512	; 0x200
 800246c:	2702      	movs	r7, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800246e:	2400      	movs	r4, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002470:	4629      	mov	r1, r5
 8002472:	485a      	ldr	r0, [pc, #360]	; (80025dc <UserInput+0x274>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002474:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002476:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800247a:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800247e:	f004 fa0d 	bl	800689c <HAL_GPIO_Init>

		RELAY_TX_ON;
 8002482:	2201      	movs	r2, #1
 8002484:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002488:	4855      	ldr	r0, [pc, #340]	; (80025e0 <UserInput+0x278>)
 800248a:	f004 fb2b 	bl	8006ae4 <HAL_GPIO_WritePin>
		TransmissionEnabled = 1;
 800248e:	4b55      	ldr	r3, [pc, #340]	; (80025e4 <UserInput+0x27c>)
 8002490:	2201      	movs	r2, #1
 8002492:	701a      	strb	r2, [r3, #0]
		DisplayStatus();
 8002494:	f7ff fde4 	bl	8002060 <DisplayStatus>
	EncVal = TIM4->CNT;
 8002498:	4b53      	ldr	r3, [pc, #332]	; (80025e8 <UserInput+0x280>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800249a:	4c54      	ldr	r4, [pc, #336]	; (80025ec <UserInput+0x284>)
	EncVal = TIM4->CNT;
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800249e:	8821      	ldrh	r1, [r4, #0]
	EncVal = TIM4->CNT;
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	4d53      	ldr	r5, [pc, #332]	; (80025f0 <UserInput+0x288>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80024a4:	1a5a      	subs	r2, r3, r1
	EncVal = TIM4->CNT;
 80024a6:	802b      	strh	r3, [r5, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 80024a8:	b216      	sxth	r6, r2
 80024aa:	b290      	uxth	r0, r2
	if (DiffEncVal > 0)
 80024ac:	2e00      	cmp	r6, #0
 80024ae:	dc7a      	bgt.n	80025a6 <UserInput+0x23e>
	if (DiffEncVal < 0)
 80024b0:	d170      	bne.n	8002594 <UserInput+0x22c>
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80024b2:	4b50      	ldr	r3, [pc, #320]	; (80025f4 <UserInput+0x28c>)
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80024b4:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8002614 <UserInput+0x2ac>
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80024b8:	ed93 7a00 	vldr	s14, [r3]
 80024bc:	4c4e      	ldr	r4, [pc, #312]	; (80025f8 <UserInput+0x290>)
 80024be:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80024c2:	ed9f 0b3d 	vldr	d0, [pc, #244]	; 80025b8 <UserInput+0x250>
 80024c6:	ee27 0b00 	vmul.f64	d0, d7, d0
 80024ca:	f00e fc4d 	bl	8010d68 <log10>
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80024ce:	494b      	ldr	r1, [pc, #300]	; (80025fc <UserInput+0x294>)
 80024d0:	4640      	mov	r0, r8
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80024d2:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
 80024d6:	ed9f 6b3a 	vldr	d6, [pc, #232]	; 80025c0 <UserInput+0x258>
 80024da:	eea0 7b06 	vfma.f64	d7, d0, d6
 80024de:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80024e2:	eeb7 6ac7 	vcvt.f64.f32	d6, s14
	SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80024e6:	ed84 7a00 	vstr	s14, [r4]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f     \r", SValue);
 80024ea:	ec53 2b16 	vmov	r2, r3, d6
 80024ee:	f00b ff59 	bl	800e3a4 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 80024f2:	4640      	mov	r0, r8
 80024f4:	f7fd fef4 	bl	80002e0 <strlen>
 80024f8:	4601      	mov	r1, r0
 80024fa:	4640      	mov	r0, r8
 80024fc:	b289      	uxth	r1, r1
 80024fe:	f009 ff35 	bl	800c36c <CDC_Transmit_FS>
	HAL_Delay(1);
 8002502:	2001      	movs	r0, #1
 8002504:	f001 fb2a 	bl	8003b5c <HAL_Delay>
	if (ShowWF) {
 8002508:	4b3d      	ldr	r3, [pc, #244]	; (8002600 <UserInput+0x298>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	f040 8085 	bne.w	800261c <UserInput+0x2b4>
	if (OVFDetected)
 8002512:	493c      	ldr	r1, [pc, #240]	; (8002604 <UserInput+0x29c>)
 8002514:	880b      	ldrh	r3, [r1, #0]
 8002516:	b363      	cbz	r3, 8002572 <UserInput+0x20a>
		OVFDetected--;
 8002518:	3b01      	subs	r3, #1
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800251a:	4d3b      	ldr	r5, [pc, #236]	; (8002608 <UserInput+0x2a0>)
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 800251c:	483b      	ldr	r0, [pc, #236]	; (800260c <UserInput+0x2a4>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800251e:	2480      	movs	r4, #128	; 0x80
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8002520:	4a3b      	ldr	r2, [pc, #236]	; (8002610 <UserInput+0x2a8>)
		OVFDetected--;
 8002522:	b29b      	uxth	r3, r3
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002524:	682e      	ldr	r6, [r5, #0]
		OVFDetected--;
 8002526:	800b      	strh	r3, [r1, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002528:	6805      	ldr	r5, [r0, #0]
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 800252a:	ca03      	ldmia	r2!, {r0, r1}
 800252c:	f8c8 1004 	str.w	r1, [r8, #4]
 8002530:	8811      	ldrh	r1, [r2, #0]
 8002532:	7892      	ldrb	r2, [r2, #2]
 8002534:	f8c8 0000 	str.w	r0, [r8]
 8002538:	f8a8 1008 	strh.w	r1, [r8, #8]
 800253c:	f888 200a 	strb.w	r2, [r8, #10]
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002540:	6034      	str	r4, [r6, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002542:	602c      	str	r4, [r5, #0]
		if (!OVFDetected)
 8002544:	b92b      	cbnz	r3, 8002552 <UserInput+0x1ea>
			__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002546:	6873      	ldr	r3, [r6, #4]
 8002548:	4323      	orrs	r3, r4
 800254a:	6073      	str	r3, [r6, #4]
			__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 800254c:	686b      	ldr	r3, [r5, #4]
 800254e:	4323      	orrs	r3, r4
 8002550:	606b      	str	r3, [r5, #4]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002552:	4830      	ldr	r0, [pc, #192]	; (8002614 <UserInput+0x2ac>)
 8002554:	f7fd fec4 	bl	80002e0 <strlen>
 8002558:	4601      	mov	r1, r0
 800255a:	482e      	ldr	r0, [pc, #184]	; (8002614 <UserInput+0x2ac>)
 800255c:	b289      	uxth	r1, r1
 800255e:	f009 ff05 	bl	800c36c <CDC_Transmit_FS>
	HAL_Delay(1);
 8002562:	2001      	movs	r0, #1
 8002564:	f001 fafa 	bl	8003b5c <HAL_Delay>
}
 8002568:	b00a      	add	sp, #40	; 0x28
 800256a:	ecbd 8b04 	vpop	{d8-d9}
 800256e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		sprintf((char*)UartTXString, "\e[4;1H   \r");
 8002572:	4b29      	ldr	r3, [pc, #164]	; (8002618 <UserInput+0x2b0>)
 8002574:	cb03      	ldmia	r3!, {r0, r1}
 8002576:	881a      	ldrh	r2, [r3, #0]
 8002578:	789b      	ldrb	r3, [r3, #2]
 800257a:	f8c8 0000 	str.w	r0, [r8]
 800257e:	f8c8 1004 	str.w	r1, [r8, #4]
 8002582:	f8a8 2008 	strh.w	r2, [r8, #8]
 8002586:	f888 300a 	strb.w	r3, [r8, #10]
 800258a:	e7e2      	b.n	8002552 <UserInput+0x1ea>
		result = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f88d 300f 	strb.w	r3, [sp, #15]
 8002592:	e6f7      	b.n	8002384 <UserInput+0x1c>
		FminusClicked(-DiffEncVal); // One encoder click is two counts
 8002594:	1acb      	subs	r3, r1, r3
 8002596:	b298      	uxth	r0, r3
 8002598:	f7fe fad6 	bl	8000b48 <FminusClicked>
		DisplayStatus();
 800259c:	f7ff fd60 	bl	8002060 <DisplayStatus>
		LastEncVal = EncVal;
 80025a0:	882b      	ldrh	r3, [r5, #0]
 80025a2:	8023      	strh	r3, [r4, #0]
 80025a4:	e785      	b.n	80024b2 <UserInput+0x14a>
		FplusClicked(DiffEncVal); // One encoder click is two counts
 80025a6:	f7fe fa65 	bl	8000a74 <FplusClicked>
		DisplayStatus();
 80025aa:	f7ff fd59 	bl	8002060 <DisplayStatus>
		LastEncVal = EncVal;
 80025ae:	882b      	ldrh	r3, [r5, #0]
 80025b0:	8023      	strh	r3, [r4, #0]
	if (DiffEncVal < 0)
 80025b2:	e77e      	b.n	80024b2 <UserInput+0x14a>
 80025b4:	f3af 8000 	nop.w
 80025b8:	00000000 	.word	0x00000000
 80025bc:	409f4000 	.word	0x409f4000
 80025c0:	9916f6a6 	.word	0x9916f6a6
 80025c4:	400a93fc 	.word	0x400a93fc
 80025c8:	240009a4 	.word	0x240009a4
 80025cc:	240008a4 	.word	0x240008a4
 80025d0:	2400066c 	.word	0x2400066c
 80025d4:	2400ac30 	.word	0x2400ac30
 80025d8:	24000648 	.word	0x24000648
 80025dc:	58020800 	.word	0x58020800
 80025e0:	58020c00 	.word	0x58020c00
 80025e4:	24009bc4 	.word	0x24009bc4
 80025e8:	40000800 	.word	0x40000800
 80025ec:	240089c8 	.word	0x240089c8
 80025f0:	240091dc 	.word	0x240091dc
 80025f4:	24009a60 	.word	0x24009a60
 80025f8:	24005814 	.word	0x24005814
 80025fc:	08017b24 	.word	0x08017b24
 8002600:	24009a70 	.word	0x24009a70
 8002604:	24001ddc 	.word	0x24001ddc
 8002608:	24008924 	.word	0x24008924
 800260c:	24003ee0 	.word	0x24003ee0
 8002610:	08017b54 	.word	0x08017b54
 8002614:	240009a8 	.word	0x240009a8
 8002618:	08017b60 	.word	0x08017b60
		sprintf((char*)UartTXString, "\e[11;1H");
 800261c:	4bac      	ldr	r3, [pc, #688]	; (80028d0 <UserInput+0x568>)
 800261e:	ad04      	add	r5, sp, #16
 8002620:	4cac      	ldr	r4, [pc, #688]	; (80028d4 <UserInput+0x56c>)
 8002622:	f8df 92dc 	ldr.w	r9, [pc, #732]	; 8002900 <UserInput+0x598>
 8002626:	ed9f 9aac 	vldr	s18, [pc, #688]	; 80028d8 <UserInput+0x570>
 800262a:	f5a4 6780 	sub.w	r7, r4, #1024	; 0x400
			sprintf((char*)WFString, "%c", BucketColor);
 800262e:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 80028e4 <UserInput+0x57c>
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 8002632:	ed9f 8ba3 	vldr	d8, [pc, #652]	; 80028c0 <UserInput+0x558>
		sprintf((char*)UartTXString, "\e[11;1H");
 8002636:	cb03      	ldmia	r3!, {r0, r1}
 8002638:	f8c8 0000 	str.w	r0, [r8]
 800263c:	f8c8 1004 	str.w	r1, [r8, #4]
				if (StrongestSignal < WFBuffer[i + j])
 8002640:	edd4 6a01 	vldr	s13, [r4, #4]
 8002644:	ed94 7a02 	vldr	s14, [r4, #8]
 8002648:	edd4 7a00 	vldr	s15, [r4]
 800264c:	ed94 0a03 	vldr	s0, [r4, #12]
 8002650:	ed94 6a04 	vldr	s12, [r4, #16]
 8002654:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 8002658:	edd4 6a05 	vldr	s13, [r4, #20]
 800265c:	fec7 7a89 	vmaxnm.f32	s15, s15, s18
 8002660:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8002664:	ed94 7a06 	vldr	s14, [r4, #24]
 8002668:	fe87 0a80 	vmaxnm.f32	s0, s15, s0
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 800266c:	edd4 7a07 	vldr	s15, [r4, #28]
 8002670:	fe80 0a06 	vmaxnm.f32	s0, s0, s12
				if (StrongestSignal < WFBuffer[i + j])
 8002674:	fe80 0a26 	vmaxnm.f32	s0, s0, s13
 8002678:	fe80 0a07 	vmaxnm.f32	s0, s0, s14
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 800267c:	fe80 0a27 	vmaxnm.f32	s0, s0, s15
 8002680:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002684:	ee30 0b08 	vadd.f64	d0, d0, d8
 8002688:	f00e f952 	bl	8010930 <log>
 800268c:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 8002690:	eef2 7a02 	vmov.f32	s15, #34	; 0x41100000  9.0
			sprintf((char*)WFString, "%c", BucketColor);
 8002694:	4651      	mov	r1, sl
 8002696:	4628      	mov	r0, r5
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 8002698:	ee20 0b06 	vmul.f64	d0, d0, d6
 800269c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 80026a0:	fe80 0a67 	vminnm.f32	s0, s0, s15
 80026a4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80026a8:	edcd 7a01 	vstr	s15, [sp, #4]
 80026ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
			sprintf((char*)WFString, "%c", BucketColor);
 80026b0:	f819 2003 	ldrb.w	r2, [r9, r3]
 80026b4:	f00b fe76 	bl	800e3a4 <siprintf>
			strcat(UartTXString, (int8_t *)WFString);
 80026b8:	4629      	mov	r1, r5
 80026ba:	4888      	ldr	r0, [pc, #544]	; (80028dc <UserInput+0x574>)
 80026bc:	f00b fe9b 	bl	800e3f6 <strcat>
		for (i = 256; i >= 0; i -= 8)
 80026c0:	42a7      	cmp	r7, r4
 80026c2:	f1a4 0420 	sub.w	r4, r4, #32
 80026c6:	d1bb      	bne.n	8002640 <UserInput+0x2d8>
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 80026c8:	ed9f 8b7d 	vldr	d8, [pc, #500]	; 80028c0 <UserInput+0x558>
 80026cc:	f507 673e 	add.w	r7, r7, #3040	; 0xbe0
 80026d0:	4c83      	ldr	r4, [pc, #524]	; (80028e0 <UserInput+0x578>)
 80026d2:	ed9f 9a81 	vldr	s18, [pc, #516]	; 80028d8 <UserInput+0x570>
			sprintf((char*)WFString, "%c", BucketColor);
 80026d6:	4e83      	ldr	r6, [pc, #524]	; (80028e4 <UserInput+0x57c>)
				if (StrongestSignal < WFBuffer[i - j])
 80026d8:	edd4 6a07 	vldr	s13, [r4, #28]
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 80026dc:	4623      	mov	r3, r4
 80026de:	ed94 7a05 	vldr	s14, [r4, #20]
 80026e2:	3c20      	subs	r4, #32
 80026e4:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 80026e8:	ed94 0a0c 	vldr	s0, [r4, #48]	; 0x30
 80026ec:	ed94 6a0b 	vldr	s12, [r4, #44]	; 0x2c
 80026f0:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80026f4:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
 80026f8:	fec7 7a89 	vmaxnm.f32	s15, s15, s18
				if (StrongestSignal < WFBuffer[i - j])
 80026fc:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8002700:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8002704:	fe87 0a80 	vmaxnm.f32	s0, s15, s0
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	fe80 0a06 	vmaxnm.f32	s0, s0, s12
				if (StrongestSignal < WFBuffer[i - j])
 8002710:	fe80 0a26 	vmaxnm.f32	s0, s0, s13
 8002714:	fe80 0a07 	vmaxnm.f32	s0, s0, s14
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 8002718:	fe80 0a27 	vmaxnm.f32	s0, s0, s15
 800271c:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8002720:	ee30 0b08 	vadd.f64	d0, d0, d8
 8002724:	f00e f904 	bl	8010930 <log>
 8002728:	eeb3 6b02 	vmov.f64	d6, #50	; 0x41900000  18.0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 800272c:	eef2 7a02 	vmov.f32	s15, #34	; 0x41100000  9.0
			sprintf((char*)WFString, "%c", BucketColor);
 8002730:	4631      	mov	r1, r6
 8002732:	4628      	mov	r0, r5
			BigBucketValue = 18 * log(StrongestSignal + 1.01);
 8002734:	ee20 0b06 	vmul.f64	d0, d0, d6
 8002738:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
			BucketColor = WFColorLookup[(uint8_t)BigBucketValue];
 800273c:	fe80 0a67 	vminnm.f32	s0, s0, s15
 8002740:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8002744:	edcd 7a01 	vstr	s15, [sp, #4]
 8002748:	f89d 3004 	ldrb.w	r3, [sp, #4]
			sprintf((char*)WFString, "%c", BucketColor);
 800274c:	f819 2003 	ldrb.w	r2, [r9, r3]
 8002750:	f00b fe28 	bl	800e3a4 <siprintf>
			strcat(UartTXString, (int8_t *)WFString);
 8002754:	4861      	ldr	r0, [pc, #388]	; (80028dc <UserInput+0x574>)
 8002756:	f7fd fdc3 	bl	80002e0 <strlen>
 800275a:	4629      	mov	r1, r5
 800275c:	4440      	add	r0, r8
 800275e:	f00b fe41 	bl	800e3e4 <stpcpy>
		for (i=FFTLEN-1; i>(FFTLEN-256); i -= 8)
 8002762:	42bc      	cmp	r4, r7
			strcat(UartTXString, (int8_t *)WFString);
 8002764:	4603      	mov	r3, r0
		for (i=FFTLEN-1; i>(FFTLEN-256); i -= 8)
 8002766:	d1b7      	bne.n	80026d8 <UserInput+0x370>
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 8002768:	4a5f      	ldr	r2, [pc, #380]	; (80028e8 <UserInput+0x580>)
		strcat(UartTXString, (int8_t *)WFString);
 800276a:	462c      	mov	r4, r5
 800276c:	f1c8 060a 	rsb	r6, r8, #10
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 8002770:	ca07      	ldmia	r2, {r0, r1, r2}
 8002772:	c503      	stmia	r5!, {r0, r1}
 8002774:	0c11      	lsrs	r1, r2, #16
 8002776:	f825 2b02 	strh.w	r2, [r5], #2
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 800277a:	441e      	add	r6, r3
		sprintf((char*)WFString, "\e[48;5;16m"); // set black background
 800277c:	7029      	strb	r1, [r5, #0]
		strcat(UartTXString, (int8_t *)WFString);
 800277e:	cc03      	ldmia	r4!, {r0, r1}
 8002780:	6018      	str	r0, [r3, #0]
 8002782:	6059      	str	r1, [r3, #4]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002784:	b2b1      	uxth	r1, r6
		strcat(UartTXString, (int8_t *)WFString);
 8002786:	8825      	ldrh	r5, [r4, #0]
 8002788:	78a2      	ldrb	r2, [r4, #2]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 800278a:	4854      	ldr	r0, [pc, #336]	; (80028dc <UserInput+0x574>)
		strcat(UartTXString, (int8_t *)WFString);
 800278c:	811d      	strh	r5, [r3, #8]
 800278e:	729a      	strb	r2, [r3, #10]
	CDC_Transmit_FS(UartTXString, strlen((char *)UartTXString));
 8002790:	f009 fdec 	bl	800c36c <CDC_Transmit_FS>
	HAL_Delay(1);
 8002794:	2001      	movs	r0, #1
 8002796:	f001 f9e1 	bl	8003b5c <HAL_Delay>
}
 800279a:	e6ba      	b.n	8002512 <UserInput+0x1aa>
			SetBW((Bwidth)Wide);  break;
 800279c:	2001      	movs	r0, #1
 800279e:	f7fd ff9d 	bl	80006dc <SetBW>
 80027a2:	e677      	b.n	8002494 <UserInput+0x12c>
			SetMode((Mode)USB); break;
 80027a4:	2002      	movs	r0, #2
 80027a6:	f7fe f90b 	bl	80009c0 <SetMode>
 80027aa:	e673      	b.n	8002494 <UserInput+0x12c>
			SetAGC((Agctype)Slow);  break;
 80027ac:	2001      	movs	r0, #1
 80027ae:	f7fd fff7 	bl	80007a0 <SetAGC>
 80027b2:	e66f      	b.n	8002494 <UserInput+0x12c>
	}
	else
	{
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027b4:	2300      	movs	r3, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b6:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027b8:	2202      	movs	r2, #2
 80027ba:	f44f 7600 	mov.w	r6, #512	; 0x200
 80027be:	2701      	movs	r7, #1
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027c0:	a904      	add	r1, sp, #16
 80027c2:	484a      	ldr	r0, [pc, #296]	; (80028ec <UserInput+0x584>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c4:	9408      	str	r4, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80027c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80027ca:	e9cd 6704 	strd	r6, r7, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027ce:	f004 f865 	bl	800689c <HAL_GPIO_Init>

		RELAY_TX_OFF;
 80027d2:	4622      	mov	r2, r4
 80027d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027d8:	4845      	ldr	r0, [pc, #276]	; (80028f0 <UserInput+0x588>)
 80027da:	f004 f983 	bl	8006ae4 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 80027de:	4b45      	ldr	r3, [pc, #276]	; (80028f4 <UserInput+0x58c>)
 80027e0:	701c      	strb	r4, [r3, #0]

	}
}
 80027e2:	e657      	b.n	8002494 <UserInput+0x12c>
			SetBW((Bwidth)Narrow);  break;
 80027e4:	2000      	movs	r0, #0
 80027e6:	f7fd ff79 	bl	80006dc <SetBW>
 80027ea:	e653      	b.n	8002494 <UserInput+0x12c>
			SetMode((Mode)LSB); break;
 80027ec:	2001      	movs	r0, #1
 80027ee:	f7fe f8e7 	bl	80009c0 <SetMode>
 80027f2:	e64f      	b.n	8002494 <UserInput+0x12c>
			SetAGC((Agctype)Fast);  break;
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7fd ffd3 	bl	80007a0 <SetAGC>
 80027fa:	e64b      	b.n	8002494 <UserInput+0x12c>
			volume -= 0.1;
 80027fc:	4b3e      	ldr	r3, [pc, #248]	; (80028f8 <UserInput+0x590>)
			if (volume < 0)
 80027fe:	2200      	movs	r2, #0
			volume -= 0.1;
 8002800:	ed93 7a00 	vldr	s14, [r3]
 8002804:	ed9f 6b30 	vldr	d6, [pc, #192]	; 80028c8 <UserInput+0x560>
 8002808:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800280c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002810:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 8002814:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8002818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			volume -= 0.1;
 800281c:	bf54      	ite	pl
 800281e:	ed83 7a00 	vstrpl	s14, [r3]
				volume = 0;
 8002822:	601a      	strmi	r2, [r3, #0]
 8002824:	e636      	b.n	8002494 <UserInput+0x12c>
			volume += 0.1;
 8002826:	4b34      	ldr	r3, [pc, #208]	; (80028f8 <UserInput+0x590>)
			if (volume > 1.0)
 8002828:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 800282c:	ed93 7a00 	vldr	s14, [r3]
 8002830:	ed9f 5b25 	vldr	d5, [pc, #148]	; 80028c8 <UserInput+0x560>
 8002834:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002838:	ee37 7b05 	vadd.f64	d7, d7, d5
 800283c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002840:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 8002844:	edc3 7a00 	vstr	s15, [r3]
 8002848:	e624      	b.n	8002494 <UserInput+0x12c>
			SetFstep(4);  break;
 800284a:	2004      	movs	r0, #4
 800284c:	f7fe f8f0 	bl	8000a30 <SetFstep>
 8002850:	e620      	b.n	8002494 <UserInput+0x12c>
			SetFstep(5);  break;
 8002852:	2005      	movs	r0, #5
 8002854:	f7fe f8ec 	bl	8000a30 <SetFstep>
 8002858:	e61c      	b.n	8002494 <UserInput+0x12c>
			FplusClicked(2); break;
 800285a:	2002      	movs	r0, #2
 800285c:	f7fe f90a 	bl	8000a74 <FplusClicked>
 8002860:	e618      	b.n	8002494 <UserInput+0x12c>
			FminusClicked(2); break;
 8002862:	2002      	movs	r0, #2
 8002864:	f7fe f970 	bl	8000b48 <FminusClicked>
 8002868:	e614      	b.n	8002494 <UserInput+0x12c>
			SetMode((Mode)CW); break;
 800286a:	2003      	movs	r0, #3
 800286c:	f7fe f8a8 	bl	80009c0 <SetMode>
 8002870:	e610      	b.n	8002494 <UserInput+0x12c>
			SetMode((Mode)AM); break;
 8002872:	2000      	movs	r0, #0
 8002874:	f7fe f8a4 	bl	80009c0 <SetMode>
 8002878:	e60c      	b.n	8002494 <UserInput+0x12c>
					if (ShowWF)
 800287a:	4b20      	ldr	r3, [pc, #128]	; (80028fc <UserInput+0x594>)
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	b1da      	cbz	r2, 80028b8 <UserInput+0x550>
						ShowWF=0;
 8002880:	2200      	movs	r2, #0
 8002882:	701a      	strb	r2, [r3, #0]
 8002884:	e606      	b.n	8002494 <UserInput+0x12c>
			SetFstep(9); break;
 8002886:	2009      	movs	r0, #9
 8002888:	f7fe f8d2 	bl	8000a30 <SetFstep>
 800288c:	e602      	b.n	8002494 <UserInput+0x12c>
			SetFstep(0); break;
 800288e:	2000      	movs	r0, #0
 8002890:	f7fe f8ce 	bl	8000a30 <SetFstep>
 8002894:	e5fe      	b.n	8002494 <UserInput+0x12c>
			SetFstep(1); break;
 8002896:	2001      	movs	r0, #1
 8002898:	f7fe f8ca 	bl	8000a30 <SetFstep>
 800289c:	e5fa      	b.n	8002494 <UserInput+0x12c>
			SetFstep(2);  break;
 800289e:	2002      	movs	r0, #2
 80028a0:	f7fe f8c6 	bl	8000a30 <SetFstep>
 80028a4:	e5f6      	b.n	8002494 <UserInput+0x12c>
			SetFstep(3);  break;
 80028a6:	2003      	movs	r0, #3
 80028a8:	f7fe f8c2 	bl	8000a30 <SetFstep>
 80028ac:	e5f2      	b.n	8002494 <UserInput+0x12c>
			SetTXPLL(LOfreq);
 80028ae:	f7ff fcd7 	bl	8002260 <SetTXPLL>
			LastTXFreq = LOfreq;
 80028b2:	6833      	ldr	r3, [r6, #0]
 80028b4:	6023      	str	r3, [r4, #0]
 80028b6:	e5d5      	b.n	8002464 <UserInput+0xfc>
						ShowWF=1;
 80028b8:	2201      	movs	r2, #1
 80028ba:	701a      	strb	r2, [r3, #0]
 80028bc:	e5ea      	b.n	8002494 <UserInput+0x12c>
 80028be:	bf00      	nop
 80028c0:	c28f5c29 	.word	0xc28f5c29
 80028c4:	3ff028f5 	.word	0x3ff028f5
 80028c8:	9999999a 	.word	0x9999999a
 80028cc:	3fb99999 	.word	0x3fb99999
 80028d0:	08017b3c 	.word	0x08017b3c
 80028d4:	2400d140 	.word	0x2400d140
 80028d8:	00000000 	.word	0x00000000
 80028dc:	240009a8 	.word	0x240009a8
 80028e0:	2400dd20 	.word	0x2400dd20
 80028e4:	08017b44 	.word	0x08017b44
 80028e8:	08017b48 	.word	0x08017b48
 80028ec:	58020800 	.word	0x58020800
 80028f0:	58020c00 	.word	0x58020c00
 80028f4:	24009bc4 	.word	0x24009bc4
 80028f8:	24005774 	.word	0x24005774
 80028fc:	24009a70 	.word	0x24009a70
 8002900:	08017b6c 	.word	0x08017b6c

08002904 <TXSwitch>:
{
 8002904:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002906:	2300      	movs	r3, #0
{
 8002908:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290a:	e9cd 3300 	strd	r3, r3, [sp]
 800290e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002912:	9304      	str	r3, [sp, #16]
	if (Status)
 8002914:	b348      	cbz	r0, 800296a <TXSwitch+0x66>
		if (LastTXFreq != LOfreq)
 8002916:	4d21      	ldr	r5, [pc, #132]	; (800299c <TXSwitch+0x98>)
 8002918:	4c21      	ldr	r4, [pc, #132]	; (80029a0 <TXSwitch+0x9c>)
 800291a:	ed95 0a00 	vldr	s0, [r5]
 800291e:	edd4 7a00 	vldr	s15, [r4]
 8002922:	eef4 7a40 	vcmp.f32	s15, s0
 8002926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800292a:	d119      	bne.n	8002960 <TXSwitch+0x5c>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800292c:	2303      	movs	r3, #3
 800292e:	2200      	movs	r2, #0
 8002930:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002934:	2502      	movs	r5, #2
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002936:	2600      	movs	r6, #0
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002938:	4669      	mov	r1, sp
 800293a:	481a      	ldr	r0, [pc, #104]	; (80029a4 <TXSwitch+0xa0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800293c:	9604      	str	r6, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800293e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002942:	e9cd 4500 	strd	r4, r5, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002946:	f003 ffa9 	bl	800689c <HAL_GPIO_Init>
		RELAY_TX_ON;
 800294a:	2201      	movs	r2, #1
 800294c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002950:	4815      	ldr	r0, [pc, #84]	; (80029a8 <TXSwitch+0xa4>)
 8002952:	f004 f8c7 	bl	8006ae4 <HAL_GPIO_WritePin>
		TransmissionEnabled = 1;
 8002956:	4b15      	ldr	r3, [pc, #84]	; (80029ac <TXSwitch+0xa8>)
 8002958:	2201      	movs	r2, #1
 800295a:	701a      	strb	r2, [r3, #0]
}
 800295c:	b007      	add	sp, #28
 800295e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			SetTXPLL(LOfreq);
 8002960:	f7ff fc7e 	bl	8002260 <SetTXPLL>
			LastTXFreq = LOfreq;
 8002964:	682b      	ldr	r3, [r5, #0]
 8002966:	6023      	str	r3, [r4, #0]
 8002968:	e7e0      	b.n	800292c <TXSwitch+0x28>
 800296a:	4604      	mov	r4, r0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800296c:	2300      	movs	r3, #0
 800296e:	2202      	movs	r2, #2
 8002970:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002974:	2701      	movs	r7, #1
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002976:	4669      	mov	r1, sp
 8002978:	480a      	ldr	r0, [pc, #40]	; (80029a4 <TXSwitch+0xa0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800297a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800297e:	e9cd 6700 	strd	r6, r7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002982:	f003 ff8b 	bl	800689c <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8002986:	4622      	mov	r2, r4
 8002988:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800298c:	4806      	ldr	r0, [pc, #24]	; (80029a8 <TXSwitch+0xa4>)
 800298e:	f004 f8a9 	bl	8006ae4 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8002992:	4b06      	ldr	r3, [pc, #24]	; (80029ac <TXSwitch+0xa8>)
 8002994:	701c      	strb	r4, [r3, #0]
}
 8002996:	b007      	add	sp, #28
 8002998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800299a:	bf00      	nop
 800299c:	2400ac30 	.word	0x2400ac30
 80029a0:	24000648 	.word	0x24000648
 80029a4:	58020800 	.word	0x58020800
 80029a8:	58020c00 	.word	0x58020c00
 80029ac:	24009bc4 	.word	0x24009bc4

080029b0 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 80029b0:	b510      	push	{r4, lr}

	if (Status)
 80029b2:	b148      	cbz	r0, 80029c8 <CarrierEnable+0x18>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80029b4:	2200      	movs	r2, #0
 80029b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029ba:	4808      	ldr	r0, [pc, #32]	; (80029dc <CarrierEnable+0x2c>)
 80029bc:	f004 f892 	bl	8006ae4 <HAL_GPIO_WritePin>
		TXCarrierEnabled = 1;
 80029c0:	4b07      	ldr	r3, [pc, #28]	; (80029e0 <CarrierEnable+0x30>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	701a      	strb	r2, [r3, #0]
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
		TXCarrierEnabled = 0;

	}
}
 80029c6:	bd10      	pop	{r4, pc}
 80029c8:	4604      	mov	r4, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 80029ca:	2201      	movs	r2, #1
 80029cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029d0:	4802      	ldr	r0, [pc, #8]	; (80029dc <CarrierEnable+0x2c>)
 80029d2:	f004 f887 	bl	8006ae4 <HAL_GPIO_WritePin>
		TXCarrierEnabled = 0;
 80029d6:	4b02      	ldr	r3, [pc, #8]	; (80029e0 <CarrierEnable+0x30>)
 80029d8:	701c      	strb	r4, [r3, #0]
}
 80029da:	bd10      	pop	{r4, pc}
 80029dc:	58020c00 	.word	0x58020c00
 80029e0:	24008920 	.word	0x24008920

080029e4 <Error_Handler>:
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 80029e4:	4e09      	ldr	r6, [pc, #36]	; (8002a0c <Error_Handler+0x28>)
{
 80029e6:	4d0a      	ldr	r5, [pc, #40]	; (8002a10 <Error_Handler+0x2c>)
 80029e8:	4c0a      	ldr	r4, [pc, #40]	; (8002a14 <Error_Handler+0x30>)
 80029ea:	b508      	push	{r3, lr}
 80029ec:	6833      	ldr	r3, [r6, #0]
 80029ee:	fb05 f303 	mul.w	r3, r5, r3
 80029f2:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 80029f6:	d200      	bcs.n	80029fa <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 80029f8:	e7fe      	b.n	80029f8 <Error_Handler+0x14>
			LED_switch();
 80029fa:	f7fe f90f 	bl	8000c1c <LED_switch>
 80029fe:	6833      	ldr	r3, [r6, #0]
 8002a00:	fb05 f303 	mul.w	r3, r5, r3
 8002a04:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8002a08:	d2f7      	bcs.n	80029fa <Error_Handler+0x16>
 8002a0a:	e7f5      	b.n	80029f8 <Error_Handler+0x14>
 8002a0c:	2400ac34 	.word	0x2400ac34
 8002a10:	c28f5c29 	.word	0xc28f5c29
 8002a14:	051eb851 	.word	0x051eb851

08002a18 <SystemClock_Config_For_OC>:
{
 8002a18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002a1c:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a1e:	224c      	movs	r2, #76	; 0x4c
 8002a20:	2100      	movs	r1, #0
 8002a22:	a80a      	add	r0, sp, #40	; 0x28
 8002a24:	f00b f872 	bl	800db0c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a28:	2220      	movs	r2, #32
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	a802      	add	r0, sp, #8
 8002a2e:	f00b f86d 	bl	800db0c <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a32:	22bc      	movs	r2, #188	; 0xbc
 8002a34:	2100      	movs	r1, #0
 8002a36:	a81e      	add	r0, sp, #120	; 0x78
 8002a38:	f00b f868 	bl	800db0c <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002a3c:	2002      	movs	r0, #2
 8002a3e:	f004 fe55 	bl	80076ec <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002a42:	4b4c      	ldr	r3, [pc, #304]	; (8002b74 <SystemClock_Config_For_OC+0x15c>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	494c      	ldr	r1, [pc, #304]	; (8002b78 <SystemClock_Config_For_OC+0x160>)
 8002a48:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002a4a:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002a4c:	6998      	ldr	r0, [r3, #24]
 8002a4e:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8002a52:	6198      	str	r0, [r3, #24]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a5a:	9301      	str	r3, [sp, #4]
 8002a5c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002a64:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002a6e:	6993      	ldr	r3, [r2, #24]
 8002a70:	049b      	lsls	r3, r3, #18
 8002a72:	d5fc      	bpl.n	8002a6e <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002a74:	4841      	ldr	r0, [pc, #260]	; (8002b7c <SystemClock_Config_For_OC+0x164>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a76:	2202      	movs	r2, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002a78:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002a7a:	2501      	movs	r5, #1
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002a7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002a7e:	f44f 7cf0 	mov.w	ip, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002a82:	2100      	movs	r1, #0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002a84:	2621      	movs	r6, #33	; 0x21
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002a86:	f023 0303 	bic.w	r3, r3, #3
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002a8a:	f44f 27a0 	mov.w	r7, #327680	; 0x50000
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	6283      	str	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002a92:	230a      	movs	r3, #10
	RCC_OscInitStruct.PLL.PLLP = 2;
 8002a94:	9217      	str	r2, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a96:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLR = 2;
 8002a98:	9219      	str	r2, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLM = 10;
 8002a9a:	9315      	str	r3, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8002a9c:	4b38      	ldr	r3, [pc, #224]	; (8002b80 <SystemClock_Config_For_OC+0x168>)
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002a9e:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 480;
 8002aa0:	f8cd c058 	str.w	ip, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002aa4:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002aa6:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002aa8:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8002aac:	4a35      	ldr	r2, [pc, #212]	; (8002b84 <SystemClock_Config_For_OC+0x16c>)
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002aae:	e9cd 111b 	strd	r1, r1, [sp, #108]	; 0x6c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002ab2:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8002ab6:	601a      	str	r2, [r3, #0]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ab8:	f004 feca 	bl	8007850 <HAL_RCC_OscConfig>
 8002abc:	2800      	cmp	r0, #0
 8002abe:	d157      	bne.n	8002b70 <SystemClock_Config_For_OC+0x158>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ac0:	263f      	movs	r6, #63	; 0x3f
 8002ac2:	2703      	movs	r7, #3
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2308      	movs	r3, #8
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002ac8:	4621      	mov	r1, r4
 8002aca:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002acc:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8002ad0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ad4:	2640      	movs	r6, #64	; 0x40
 8002ad6:	2340      	movs	r3, #64	; 0x40
 8002ad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002adc:	2740      	movs	r7, #64	; 0x40
 8002ade:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002ae2:	e9cd 6706 	strd	r6, r7, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002ae6:	f005 faa5 	bl	8008034 <HAL_RCC_ClockConfig>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d13f      	bne.n	8002b70 <SystemClock_Config_For_OC+0x158>
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002af0:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002af4:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002af6:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002af8:	2318      	movs	r3, #24
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002afa:	923f      	str	r2, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002afc:	2226      	movs	r2, #38	; 0x26
 8002afe:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8002b88 <SystemClock_Config_For_OC+0x170>
 8002b02:	f04f 0904 	mov.w	r9, #4
 8002b06:	2602      	movs	r6, #2
 8002b08:	2702      	movs	r7, #2
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002b0a:	f44f 6480 	mov.w	r4, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002b0e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b12:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002b14:	9444      	str	r4, [sp, #272]	; 0x110
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002b16:	9146      	str	r1, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002b18:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8002b1c:	2280      	movs	r2, #128	; 0x80
 8002b1e:	2300      	movs	r3, #0
 8002b20:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002b24:	2296      	movs	r2, #150	; 0x96
 8002b26:	2302      	movs	r3, #2
 8002b28:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 8002b2c:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 8002b30:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8002b34:	f04f 0800 	mov.w	r8, #0
 8002b38:	f04f 0905 	mov.w	r9, #5
 8002b3c:	2608      	movs	r6, #8
 8002b3e:	2705      	movs	r7, #5
 8002b40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b44:	2300      	movs	r3, #0
 8002b46:	e9cd 8926 	strd	r8, r9, [sp, #152]	; 0x98
 8002b4a:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
 8002b4e:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b52:	f005 fd61 	bl	8008618 <HAL_RCCEx_PeriphCLKConfig>
 8002b56:	b958      	cbnz	r0, 8002b70 <SystemClock_Config_For_OC+0x158>
	HAL_PWREx_EnableUSBVoltageDetector();
 8002b58:	f004 fdee 	bl	8007738 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 8002b5c:	4628      	mov	r0, r5
 8002b5e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002b62:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8002b66:	f005 f969 	bl	8007e3c <HAL_RCC_MCOConfig>
}
 8002b6a:	b04f      	add	sp, #316	; 0x13c
 8002b6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		Error_Handler();
 8002b70:	f7ff ff38 	bl	80029e4 <Error_Handler>
 8002b74:	58024800 	.word	0x58024800
 8002b78:	58000400 	.word	0x58000400
 8002b7c:	58024400 	.word	0x58024400
 8002b80:	240091d4 	.word	0x240091d4
 8002b84:	4bbebbc7 	.word	0x4bbebbc7
 8002b88:	000c0042 	.word	0x000c0042

08002b8c <MX_TIM6_Init_Custom_Rate>:
{
 8002b8c:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 8002b8e:	4810      	ldr	r0, [pc, #64]	; (8002bd0 <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b90:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8002b92:	4c10      	ldr	r4, [pc, #64]	; (8002bd4 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8002b94:	b084      	sub	sp, #16
	htim6.Init.Period = 8191; //was 8191
 8002b96:	f641 71ff 	movw	r1, #8191	; 0x1fff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b9a:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002b9c:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002b9e:	4620      	mov	r0, r4
	htim6.Init.Period = 8191; //was 8191
 8002ba0:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ba2:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8002ba4:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba6:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ba8:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002baa:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002bae:	f006 fe21 	bl	80097f4 <HAL_TIM_Base_Init>
 8002bb2:	b950      	cbnz	r0, 8002bca <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002bb8:	a901      	add	r1, sp, #4
 8002bba:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bbc:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002bbe:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002bc0:	f007 f91a 	bl	8009df8 <HAL_TIMEx_MasterConfigSynchronization>
 8002bc4:	b908      	cbnz	r0, 8002bca <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8002bc6:	b004      	add	sp, #16
 8002bc8:	bd10      	pop	{r4, pc}
		Error_Handler();
 8002bca:	f7ff ff0b 	bl	80029e4 <Error_Handler>
 8002bce:	bf00      	nop
 8002bd0:	40001000 	.word	0x40001000
 8002bd4:	24009bc8 	.word	0x24009bc8

08002bd8 <main>:
{
 8002bd8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002bdc:	b0c1      	sub	sp, #260	; 0x104
  HAL_Init();
 8002bde:	f000 ff7b 	bl	8003ad8 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002be2:	4bcf      	ldr	r3, [pc, #828]	; (8002f20 <main+0x348>)
 8002be4:	695a      	ldr	r2, [r3, #20]
 8002be6:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8002bea:	d111      	bne.n	8002c10 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8002bec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002bf0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002bf4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002bf8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002bfc:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002c00:	695a      	ldr	r2, [r3, #20]
 8002c02:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002c06:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c0c:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c10:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c12:	4ec4      	ldr	r6, [pc, #784]	; (8002f24 <main+0x34c>)
	SystemClock_Config_For_OC();
 8002c14:	f7ff ff00 	bl	8002a18 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB somentimes (and almost always oh an Android phone) does not initialize
 8002c18:	2014      	movs	r0, #20
 8002c1a:	f000 ff9f 	bl	8003b5c <HAL_Delay>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1e:	9438      	str	r4, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c20:	2701      	movs	r7, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c22:	f04f 0b08 	mov.w	fp, #8
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8002c26:	4622      	mov	r2, r4
 8002c28:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002c2c:	48be      	ldr	r0, [pc, #760]	; (8002f28 <main+0x350>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8002c2e:	f44f 6840 	mov.w	r8, #3072	; 0xc00
 8002c32:	f04f 0901 	mov.w	r9, #1
  hadc1.Instance = ADC1;
 8002c36:	4dbd      	ldr	r5, [pc, #756]	; (8002f2c <main+0x354>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002c38:	f44f 2a80 	mov.w	sl, #262144	; 0x40000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c3c:	e9cd 4436 	strd	r4, r4, [sp, #216]	; 0xd8
 8002c40:	e9cd 4439 	strd	r4, r4, [sp, #228]	; 0xe4
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c44:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002c50:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	9305      	str	r3, [sp, #20]
 8002c5a:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c5c:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c64:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002c68:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c70:	9306      	str	r3, [sp, #24]
 8002c72:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c74:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c78:	433b      	orrs	r3, r7
 8002c7a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002c7e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c82:	403b      	ands	r3, r7
 8002c84:	9307      	str	r3, [sp, #28]
 8002c86:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c88:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c8c:	f043 0302 	orr.w	r3, r3, #2
 8002c90:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002c94:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	9308      	str	r3, [sp, #32]
 8002c9e:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ca0:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002ca4:	ea43 030b 	orr.w	r3, r3, fp
 8002ca8:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002cac:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002cb0:	ea03 030b 	and.w	r3, r3, fp
 8002cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8002cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8002cb8:	f003 ff14 	bl	8006ae4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002cbc:	4622      	mov	r2, r4
 8002cbe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cc2:	489b      	ldr	r0, [pc, #620]	; (8002f30 <main+0x358>)
 8002cc4:	f003 ff0e 	bl	8006ae4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8002cc8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ccc:	2300      	movs	r3, #0
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8002cce:	a936      	add	r1, sp, #216	; 0xd8
 8002cd0:	4898      	ldr	r0, [pc, #608]	; (8002f34 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cd2:	9738      	str	r7, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = IN_SW01_Pin;
 8002cd4:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
  HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8002cd8:	f003 fde0 	bl	800689c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8002cdc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002ce0:	4b95      	ldr	r3, [pc, #596]	; (8002f38 <main+0x360>)
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002ce2:	a936      	add	r1, sp, #216	; 0xd8
 8002ce4:	4893      	ldr	r0, [pc, #588]	; (8002f34 <main+0x35c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ce6:	9738      	str	r7, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = SwInt1_Pin;
 8002ce8:	e9cd 2336 	strd	r2, r3, [sp, #216]	; 0xd8
  HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002cec:	f003 fdd6 	bl	800689c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cf4:	a936      	add	r1, sp, #216	; 0xd8
 8002cf6:	488c      	ldr	r0, [pc, #560]	; (8002f28 <main+0x350>)
  GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8002cf8:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
 8002cfc:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d00:	f44f 7800 	mov.w	r8, #512	; 0x200
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d04:	f003 fdca 	bl	800689c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d08:	f04f 0902 	mov.w	r9, #2
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d10:	a936      	add	r1, sp, #216	; 0xd8
 8002d12:	4888      	ldr	r0, [pc, #544]	; (8002f34 <main+0x35c>)
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002d14:	943a      	str	r4, [sp, #232]	; 0xe8
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d16:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
 8002d1a:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d1e:	f44f 7880 	mov.w	r8, #256	; 0x100
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d22:	f003 fdbb 	bl	800689c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d26:	f04f 0901 	mov.w	r9, #1
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2200      	movs	r2, #0
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002d2e:	a936      	add	r1, sp, #216	; 0xd8
 8002d30:	487f      	ldr	r0, [pc, #508]	; (8002f30 <main+0x358>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d32:	e9cd 2338 	strd	r2, r3, [sp, #224]	; 0xe0
 8002d36:	e9cd 8936 	strd	r8, r9, [sp, #216]	; 0xd8
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002d3a:	f003 fdaf 	bl	800689c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8002d3e:	4622      	mov	r2, r4
 8002d40:	2104      	movs	r1, #4
 8002d42:	2028      	movs	r0, #40	; 0x28
 8002d44:	f002 f88a 	bl	8004e5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002d48:	2028      	movs	r0, #40	; 0x28
 8002d4a:	f002 f8c1 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d4e:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002d52:	4622      	mov	r2, r4
 8002d54:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d56:	433b      	orrs	r3, r7
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002d58:	200b      	movs	r0, #11
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d5a:	f04f 0904 	mov.w	r9, #4
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002d5e:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d62:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
 8002d66:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d6a:	f44f 7680 	mov.w	r6, #256	; 0x100
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d6e:	403b      	ands	r3, r7
 8002d70:	9304      	str	r3, [sp, #16]
 8002d72:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002d74:	f002 f872 	bl	8004e5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002d78:	200b      	movs	r0, #11
 8002d7a:	f002 f8a9 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8002d7e:	4622      	mov	r2, r4
 8002d80:	2102      	movs	r1, #2
 8002d82:	200c      	movs	r0, #12
 8002d84:	f002 f86a 	bl	8004e5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002d88:	200c      	movs	r0, #12
 8002d8a:	f002 f8a1 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002d8e:	4a6b      	ldr	r2, [pc, #428]	; (8002f3c <main+0x364>)
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002d90:	2303      	movs	r3, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d92:	4628      	mov	r0, r5
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d94:	82ae      	strh	r6, [r5, #20]
  ADC_MultiModeTypeDef multimode = {0};
 8002d96:	940a      	str	r4, [sp, #40]	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002d98:	9416      	str	r4, [sp, #88]	; 0x58
  ADC_ChannelConfTypeDef sConfig = {0};
 8002d9a:	9424      	str	r4, [sp, #144]	; 0x90
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002d9c:	941b      	str	r4, [sp, #108]	; 0x6c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d9e:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002da0:	61af      	str	r7, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002da2:	772c      	strb	r4, [r5, #28]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002da4:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002da6:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Instance = ADC1;
 8002daa:	602a      	str	r2, [r5, #0]
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002dac:	62eb      	str	r3, [r5, #44]	; 0x2c
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002dae:	f8c5 9010 	str.w	r9, [r5, #16]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002db2:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
  ADC_MultiModeTypeDef multimode = {0};
 8002db6:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002dba:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
 8002dbe:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
  ADC_ChannelConfTypeDef sConfig = {0};
 8002dc2:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 8002dc6:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
 8002dca:	e9cd 4429 	strd	r4, r4, [sp, #164]	; 0xa4
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002dce:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002dd2:	e9c5 ab01 	strd	sl, fp, [r5, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002dd6:	f001 fddf 	bl	8004998 <HAL_ADC_Init>
 8002dda:	2800      	cmp	r0, #0
 8002ddc:	f040 8226 	bne.w	800322c <main+0x654>
  multimode.Mode = ADC_DUALMODE_INTERL;
 8002de0:	2207      	movs	r2, #7
 8002de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002de6:	a90a      	add	r1, sp, #40	; 0x28
 8002de8:	4628      	mov	r0, r5
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8002dea:	960c      	str	r6, [sp, #48]	; 0x30
  multimode.Mode = ADC_DUALMODE_INTERL;
 8002dec:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002df0:	f001 ffb8 	bl	8004d64 <HAL_ADCEx_MultiModeConfigChannel>
 8002df4:	2800      	cmp	r0, #0
 8002df6:	f040 8219 	bne.w	800322c <main+0x654>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002dfa:	4a51      	ldr	r2, [pc, #324]	; (8002f40 <main+0x368>)
 8002dfc:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002e00:	4c50      	ldr	r4, [pc, #320]	; (8002f44 <main+0x36c>)
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002e02:	a916      	add	r1, sp, #88	; 0x58
 8002e04:	4628      	mov	r0, r5
  AnalogWDGConfig.ITMode = ENABLE;
 8002e06:	f88d 7064 	strb.w	r7, [sp, #100]	; 0x64
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002e0a:	9418      	str	r4, [sp, #96]	; 0x60
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002e0c:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  AnalogWDGConfig.HighThreshold = 4094;
 8002e10:	2301      	movs	r3, #1
 8002e12:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002e16:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002e1a:	f001 fa9b 	bl	8004354 <HAL_ADC_AnalogWDGConfig>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2800      	cmp	r0, #0
 8002e22:	f040 8203 	bne.w	800322c <main+0x654>
  sConfig.Channel = ADC_CHANNEL_5;
 8002e26:	2200      	movs	r2, #0
  sConfig.OffsetSignedSaturation = DISABLE;
 8002e28:	f88d 30a9 	strb.w	r3, [sp, #169]	; 0xa9
  sConfig.Channel = ADC_CHANNEL_5;
 8002e2c:	f240 73ff 	movw	r3, #2047	; 0x7ff
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e30:	a924      	add	r1, sp, #144	; 0x90
 8002e32:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8002e34:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8002e38:	a337      	add	r3, pc, #220	; (adr r3, 8002f18 <main+0x340>)
 8002e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3e:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002e42:	2300      	movs	r3, #0
 8002e44:	2204      	movs	r2, #4
 8002e46:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e4a:	f001 f853 	bl	8003ef4 <HAL_ADC_ConfigChannel>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2800      	cmp	r0, #0
 8002e52:	f040 81eb 	bne.w	800322c <main+0x654>
  hadc2.Instance = ADC2;
 8002e56:	4d3c      	ldr	r5, [pc, #240]	; (8002f48 <main+0x370>)
 8002e58:	4a3c      	ldr	r2, [pc, #240]	; (8002f4c <main+0x374>)
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002e5a:	9010      	str	r0, [sp, #64]	; 0x40
  ADC_ChannelConfTypeDef sConfig = {0};
 8002e5c:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002e5e:	4628      	mov	r0, r5
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002e60:	82ae      	strh	r6, [r5, #20]
  hadc2.Init.NbrOfConversion = 1;
 8002e62:	61af      	str	r7, [r5, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002e64:	772b      	strb	r3, [r5, #28]
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002e66:	636b      	str	r3, [r5, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8002e68:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
  hadc2.Instance = ADC2;
 8002e6c:	602a      	str	r2, [r5, #0]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002e6e:	9315      	str	r3, [sp, #84]	; 0x54
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002e70:	e9c5 ab01 	strd	sl, fp, [r5, #4]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e74:	e9c5 3903 	strd	r3, r9, [r5, #12]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002e78:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002e7c:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8002e80:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  ADC_ChannelConfTypeDef sConfig = {0};
 8002e84:	e9cd 331d 	strd	r3, r3, [sp, #116]	; 0x74
 8002e88:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 8002e8c:	e9cd 3321 	strd	r3, r3, [sp, #132]	; 0x84
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002e90:	f001 fd82 	bl	8004998 <HAL_ADC_Init>
 8002e94:	2800      	cmp	r0, #0
 8002e96:	f040 81c9 	bne.w	800322c <main+0x654>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002e9a:	4a29      	ldr	r2, [pc, #164]	; (8002f40 <main+0x368>)
 8002e9c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8002ea0:	a910      	add	r1, sp, #64	; 0x40
 8002ea2:	4628      	mov	r0, r5
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002ea4:	9412      	str	r4, [sp, #72]	; 0x48
  AnalogWDGConfig.ITMode = ENABLE;
 8002ea6:	f88d 704c 	strb.w	r7, [sp, #76]	; 0x4c
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002eaa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  AnalogWDGConfig.HighThreshold = 4094;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002eb4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8002eb8:	f001 fa4c 	bl	8004354 <HAL_ADC_AnalogWDGConfig>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	f040 81b4 	bne.w	800322c <main+0x654>
  sConfig.OffsetSignedSaturation = DISABLE;
 8002ec4:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
  sConfig.Channel = ADC_CHANNEL_5;
 8002ec8:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002eca:	a91c      	add	r1, sp, #112	; 0x70
 8002ecc:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 8002ece:	a412      	add	r4, pc, #72	; (adr r4, 8002f18 <main+0x340>)
 8002ed0:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002ed4:	e9cd 341c 	strd	r3, r4, [sp, #112]	; 0x70
 8002ed8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002edc:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8002ee0:	2204      	movs	r2, #4
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002ee8:	f001 f804 	bl	8003ef4 <HAL_ADC_ConfigChannel>
 8002eec:	4601      	mov	r1, r0
 8002eee:	2800      	cmp	r0, #0
 8002ef0:	f040 819c 	bne.w	800322c <main+0x654>
  DAC_ChannelConfTypeDef sConfig = {0};
 8002ef4:	2224      	movs	r2, #36	; 0x24
  hdac1.Instance = DAC1;
 8002ef6:	4c16      	ldr	r4, [pc, #88]	; (8002f50 <main+0x378>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8002ef8:	a836      	add	r0, sp, #216	; 0xd8
 8002efa:	f00a fe07 	bl	800db0c <memset>
  hdac1.Instance = DAC1;
 8002efe:	4b15      	ldr	r3, [pc, #84]	; (8002f54 <main+0x37c>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002f00:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8002f02:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002f04:	f002 f80a 	bl	8004f1c <HAL_DAC_Init>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	2800      	cmp	r0, #0
 8002f0c:	f040 818e 	bne.w	800322c <main+0x654>
 8002f10:	e022      	b.n	8002f58 <main+0x380>
 8002f12:	bf00      	nop
 8002f14:	f3af 8000 	nop.w
 8002f18:	14f00020 	.word	0x14f00020
 8002f1c:	00000006 	.word	0x00000006
 8002f20:	e000ed00 	.word	0xe000ed00
 8002f24:	58024400 	.word	0x58024400
 8002f28:	58020c00 	.word	0x58020c00
 8002f2c:	24008924 	.word	0x24008924
 8002f30:	58020000 	.word	0x58020000
 8002f34:	58020800 	.word	0x58020800
 8002f38:	11110000 	.word	0x11110000
 8002f3c:	40022000 	.word	0x40022000
 8002f40:	7dc00000 	.word	0x7dc00000
 8002f44:	14f00020 	.word	0x14f00020
 8002f48:	24003ee0 	.word	0x24003ee0
 8002f4c:	40022100 	.word	0x40022100
 8002f50:	24003e3c 	.word	0x24003e3c
 8002f54:	40007400 	.word	0x40007400
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002f58:	2000      	movs	r0, #0
 8002f5a:	2116      	movs	r1, #22
 8002f5c:	2600      	movs	r6, #0
 8002f5e:	2701      	movs	r7, #1
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002f60:	923a      	str	r2, [sp, #232]	; 0xe8
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002f62:	e9cd 0136 	strd	r0, r1, [sp, #216]	; 0xd8
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002f66:	a936      	add	r1, sp, #216	; 0xd8
 8002f68:	4620      	mov	r0, r4
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002f6a:	e9cd 6738 	strd	r6, r7, [sp, #224]	; 0xe0
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002f6e:	f002 f911 	bl	8005194 <HAL_DAC_ConfigChannel>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2800      	cmp	r0, #0
 8002f76:	f040 8159 	bne.w	800322c <main+0x654>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002f7a:	a936      	add	r1, sp, #216	; 0xd8
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	2210      	movs	r2, #16
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002f80:	9337      	str	r3, [sp, #220]	; 0xdc
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002f82:	f002 f907 	bl	8005194 <HAL_DAC_ConfigChannel>
 8002f86:	2800      	cmp	r0, #0
 8002f88:	f040 8150 	bne.w	800322c <main+0x654>
  hlptim2.Instance = LPTIM2;
 8002f8c:	48bc      	ldr	r0, [pc, #752]	; (8003280 <main+0x6a8>)
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002f8e:	2300      	movs	r3, #0
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002f90:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  hlptim2.Instance = LPTIM2;
 8002f94:	49bb      	ldr	r1, [pc, #748]	; (8003284 <main+0x6ac>)
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002f96:	f64f 76ff 	movw	r6, #65535	; 0xffff
  hlptim2.Instance = LPTIM2;
 8002f9a:	6001      	str	r1, [r0, #0]
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002f9c:	6282      	str	r2, [r0, #40]	; 0x28
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002f9e:	6146      	str	r6, [r0, #20]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002fa0:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8002fa4:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002fa8:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002fac:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002fb0:	f003 fdaa 	bl	8006b08 <HAL_LPTIM_Init>
 8002fb4:	4605      	mov	r5, r0
 8002fb6:	2800      	cmp	r0, #0
 8002fb8:	f040 8138 	bne.w	800322c <main+0x654>
  huart3.Instance = USART3;
 8002fbc:	4cb2      	ldr	r4, [pc, #712]	; (8003288 <main+0x6b0>)
  MX_TIM6_Init();
 8002fbe:	f7ff fde5 	bl	8002b8c <MX_TIM6_Init_Custom_Rate>
  huart3.Instance = USART3;
 8002fc2:	49b2      	ldr	r1, [pc, #712]	; (800328c <main+0x6b4>)
  huart3.Init.BaudRate = 115200;
 8002fc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002fc8:	230c      	movs	r3, #12
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002fca:	4620      	mov	r0, r4
  huart3.Init.Parity = UART_PARITY_NONE;
 8002fcc:	6125      	str	r5, [r4, #16]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fce:	62a5      	str	r5, [r4, #40]	; 0x28
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002fd0:	6163      	str	r3, [r4, #20]
  huart3.Init.BaudRate = 115200;
 8002fd2:	e9c4 1200 	strd	r1, r2, [r4]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002fd6:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fda:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fde:	e9c4 5508 	strd	r5, r5, [r4, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002fe2:	f007 f993 	bl	800a30c <HAL_UART_Init>
 8002fe6:	4601      	mov	r1, r0
 8002fe8:	2800      	cmp	r0, #0
 8002fea:	f040 811f 	bne.w	800322c <main+0x654>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f007 fc90 	bl	800a914 <HAL_UARTEx_SetTxFifoThreshold>
 8002ff4:	4601      	mov	r1, r0
 8002ff6:	2800      	cmp	r0, #0
 8002ff8:	f040 8118 	bne.w	800322c <main+0x654>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	f007 fcc7 	bl	800a990 <HAL_UARTEx_SetRxFifoThreshold>
 8003002:	2800      	cmp	r0, #0
 8003004:	f040 8112 	bne.w	800322c <main+0x654>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003008:	4620      	mov	r0, r4
 800300a:	f007 fc65 	bl	800a8d8 <HAL_UARTEx_DisableFifoMode>
 800300e:	4604      	mov	r4, r0
 8003010:	2800      	cmp	r0, #0
 8003012:	f040 810b 	bne.w	800322c <main+0x654>
  MX_USB_DEVICE_Init();
 8003016:	f009 f91d 	bl	800c254 <MX_USB_DEVICE_Init>
  htim4.Instance = TIM4;
 800301a:	4d9d      	ldr	r5, [pc, #628]	; (8003290 <main+0x6b8>)
 800301c:	4b9d      	ldr	r3, [pc, #628]	; (8003294 <main+0x6bc>)
  sConfig.IC2Filter = 8;
 800301e:	2108      	movs	r1, #8
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003020:	2201      	movs	r2, #1
  htim4.Init.Period = 65535;
 8003022:	60ee      	str	r6, [r5, #12]
  htim4.Instance = TIM4;
 8003024:	602b      	str	r3, [r5, #0]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003026:	f04f 0801 	mov.w	r8, #1
 800302a:	2300      	movs	r3, #0
 800302c:	f04f 0902 	mov.w	r9, #2
 8003030:	2608      	movs	r6, #8
 8003032:	2702      	movs	r7, #2
  sConfig.IC2Filter = 8;
 8003034:	9134      	str	r1, [sp, #208]	; 0xd0
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003036:	4628      	mov	r0, r5
 8003038:	a92c      	add	r1, sp, #176	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800303a:	940d      	str	r4, [sp, #52]	; 0x34
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800303c:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800303e:	61ac      	str	r4, [r5, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003040:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
 8003044:	e9cd 2332 	strd	r2, r3, [sp, #200]	; 0xc8
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003048:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800304c:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003050:	e9cd 892c 	strd	r8, r9, [sp, #176]	; 0xb0
 8003054:	e9cd 6730 	strd	r6, r7, [sp, #192]	; 0xc0
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003058:	f006 fccc 	bl	80099f4 <HAL_TIM_Encoder_Init>
 800305c:	4603      	mov	r3, r0
 800305e:	2800      	cmp	r0, #0
 8003060:	f040 80e4 	bne.w	800322c <main+0x654>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003064:	a90d      	add	r1, sp, #52	; 0x34
 8003066:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003068:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800306a:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800306c:	f006 fec4 	bl	8009df8 <HAL_TIMEx_MasterConfigSynchronization>
 8003070:	2800      	cmp	r0, #0
 8003072:	f040 80db 	bne.w	800322c <main+0x654>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8003076:	4988      	ldr	r1, [pc, #544]	; (8003298 <main+0x6c0>)
 8003078:	694b      	ldr	r3, [r1, #20]
 800307a:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 800307e:	d124      	bne.n	80030ca <main+0x4f2>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8003080:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003084:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8003088:	f8d1 5080 	ldr.w	r5, [r1, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800308c:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003090:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003094:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8003098:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800309a:	ea04 0006 	and.w	r0, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800309e:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80030a0:	ea40 7283 	orr.w	r2, r0, r3, lsl #30
      } while (ways-- != 0U);
 80030a4:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80030a6:	f8c1 2260 	str.w	r2, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	d1f8      	bne.n	80030a0 <main+0x4c8>
    } while(sets-- != 0U);
 80030ae:	3c20      	subs	r4, #32
 80030b0:	f114 0f20 	cmn.w	r4, #32
 80030b4:	d1f1      	bne.n	800309a <main+0x4c2>
 80030b6:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80030ba:	694b      	ldr	r3, [r1, #20]
 80030bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030c0:	614b      	str	r3, [r1, #20]
 80030c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80030c6:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 80030ca:	f7ff fd5f 	bl	8002b8c <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80030ce:	2100      	movs	r1, #0
 80030d0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80030d4:	4871      	ldr	r0, [pc, #452]	; (800329c <main+0x6c4>)
 80030d6:	f001 fd6b 	bl	8004bb0 <HAL_ADCEx_Calibration_Start>
 80030da:	4601      	mov	r1, r0
 80030dc:	2800      	cmp	r0, #0
 80030de:	f040 80a5 	bne.w	800322c <main+0x654>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80030e2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80030e6:	486e      	ldr	r0, [pc, #440]	; (80032a0 <main+0x6c8>)
 80030e8:	f001 fd62 	bl	8004bb0 <HAL_ADCEx_Calibration_Start>
 80030ec:	4604      	mov	r4, r0
 80030ee:	2800      	cmp	r0, #0
 80030f0:	f040 809c 	bne.w	800322c <main+0x654>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 80030f4:	4601      	mov	r1, r0
 80030f6:	4866      	ldr	r0, [pc, #408]	; (8003290 <main+0x6b8>)
 80030f8:	f006 fd62 	bl	8009bc0 <HAL_TIM_Encoder_Start>
	volume= 0.1;
 80030fc:	f8df 9244 	ldr.w	r9, [pc, #580]	; 8003344 <main+0x76c>
 8003100:	4b68      	ldr	r3, [pc, #416]	; (80032a4 <main+0x6cc>)
	SetFstep(2);
 8003102:	2002      	movs	r0, #2
	AMindex  = LSBindex = 1;
 8003104:	2501      	movs	r5, #1
 8003106:	4e68      	ldr	r6, [pc, #416]	; (80032a8 <main+0x6d0>)
	volume= 0.1;
 8003108:	f8c3 9000 	str.w	r9, [r3]
	SetFstep(2);
 800310c:	f7fd fc90 	bl	8000a30 <SetFstep>
	AMindex  = LSBindex = 1;
 8003110:	4b66      	ldr	r3, [pc, #408]	; (80032ac <main+0x6d4>)
	bw[AM]   = bw[LSB]  = Wide;
 8003112:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
	AMindex  = LSBindex = 1;
 8003116:	8035      	strh	r5, [r6, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8003118:	f44f 6100 	mov.w	r1, #2048	; 0x800
	AMindex  = LSBindex = 1;
 800311c:	801d      	strh	r5, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800311e:	462a      	mov	r2, r5
	USBindex = CWindex  = 1;
 8003120:	4b63      	ldr	r3, [pc, #396]	; (80032b0 <main+0x6d8>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8003122:	460f      	mov	r7, r1
	USBindex = CWindex  = 1;
 8003124:	4e63      	ldr	r6, [pc, #396]	; (80032b4 <main+0x6dc>)
 8003126:	801d      	strh	r5, [r3, #0]
 8003128:	8035      	strh	r5, [r6, #0]
	cwpitch = CWPITCH;
 800312a:	4b63      	ldr	r3, [pc, #396]	; (80032b8 <main+0x6e0>)
 800312c:	4e63      	ldr	r6, [pc, #396]	; (80032bc <main+0x6e4>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 800312e:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8003348 <main+0x770>
	cwpitch = CWPITCH;
 8003132:	601e      	str	r6, [r3, #0]
	os_time = 0;
 8003134:	4e62      	ldr	r6, [pc, #392]	; (80032c0 <main+0x6e8>)
	meanavg = 0.f;
 8003136:	4b63      	ldr	r3, [pc, #396]	; (80032c4 <main+0x6ec>)
	os_time = 0;
 8003138:	6034      	str	r4, [r6, #0]
	meanavg = 0.f;
 800313a:	2600      	movs	r6, #0
 800313c:	601e      	str	r6, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 800313e:	4b62      	ldr	r3, [pc, #392]	; (80032c8 <main+0x6f0>)
 8003140:	4e62      	ldr	r6, [pc, #392]	; (80032cc <main+0x6f4>)
 8003142:	601e      	str	r6, [r3, #0]
	Muted   = false;
 8003144:	4e62      	ldr	r6, [pc, #392]	; (80032d0 <main+0x6f8>)
	bw[AM]   = bw[LSB]  = Wide;
 8003146:	4b63      	ldr	r3, [pc, #396]	; (80032d4 <main+0x6fc>)
	Muted   = false;
 8003148:	7034      	strb	r4, [r6, #0]
	bw[AM]   = bw[LSB]  = Wide;
 800314a:	6018      	str	r0, [r3, #0]
	agc[AM]  = agc[LSB] = Slow;
 800314c:	4e62      	ldr	r6, [pc, #392]	; (80032d8 <main+0x700>)
 800314e:	4863      	ldr	r0, [pc, #396]	; (80032dc <main+0x704>)
	AGC_decay[Fast] = 0.9995f;
 8003150:	4b63      	ldr	r3, [pc, #396]	; (80032e0 <main+0x708>)
	agc[AM]  = agc[LSB] = Slow;
 8003152:	6006      	str	r6, [r0, #0]
	AGC_decay[Fast] = 0.9995f;
 8003154:	4e63      	ldr	r6, [pc, #396]	; (80032e4 <main+0x70c>)
	AGC_decay[Slow] = 0.99995f;
 8003156:	4864      	ldr	r0, [pc, #400]	; (80032e8 <main+0x710>)
	AGC_decay[Fast] = 0.9995f;
 8003158:	601e      	str	r6, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 800315a:	6058      	str	r0, [r3, #4]
	Hangcount[Fast] = 2;
 800315c:	4e63      	ldr	r6, [pc, #396]	; (80032ec <main+0x714>)
 800315e:	4b64      	ldr	r3, [pc, #400]	; (80032f0 <main+0x718>)
	AgcThreshold    = 1.92e-4f;
 8003160:	4864      	ldr	r0, [pc, #400]	; (80032f4 <main+0x71c>)
	Hangcount[Fast] = 2;
 8003162:	601e      	str	r6, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 8003164:	4e64      	ldr	r6, [pc, #400]	; (80032f8 <main+0x720>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8003166:	4b65      	ldr	r3, [pc, #404]	; (80032fc <main+0x724>)
	AgcThreshold    = 1.92e-4f;
 8003168:	6006      	str	r6, [r0, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 800316a:	4865      	ldr	r0, [pc, #404]	; (8003300 <main+0x728>)
	SamplingRate = ((150000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 800316c:	f8c8 3000 	str.w	r3, [r8]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8003170:	f003 fcb8 	bl	8006ae4 <HAL_GPIO_WritePin>
		TXCarrierEnabled = 0;
 8003174:	4b63      	ldr	r3, [pc, #396]	; (8003304 <main+0x72c>)
	TXSwitch(0);
 8003176:	4620      	mov	r0, r4
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8003178:	4e63      	ldr	r6, [pc, #396]	; (8003308 <main+0x730>)
		TXCarrierEnabled = 0;
 800317a:	701c      	strb	r4, [r3, #0]
	TXSwitch(0);
 800317c:	f7ff fbc2 	bl	8002904 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 8003180:	4b62      	ldr	r3, [pc, #392]	; (800330c <main+0x734>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8003182:	221a      	movs	r2, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8003184:	ed98 7a00 	vldr	s14, [r8]
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8003188:	9203      	str	r2, [sp, #12]
	__HAL_RCC_PLL2_DISABLE();
 800318a:	681a      	ldr	r2, [r3, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800318c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8003190:	495f      	ldr	r1, [pc, #380]	; (8003310 <main+0x738>)
	__HAL_RCC_PLL2_DISABLE();
 8003192:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8003196:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003314 <main+0x73c>
	CWThreshold = 0.1;
 800319a:	485f      	ldr	r0, [pc, #380]	; (8003318 <main+0x740>)
	__HAL_RCC_PLL2_DISABLE();
 800319c:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800319e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031a0:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 80031a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80031a8:	ed9f 5b33 	vldr	d5, [pc, #204]	; 8003278 <main+0x6a0>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80031ac:	629a      	str	r2, [r3, #40]	; 0x28
 80031ae:	9a03      	ldr	r2, [sp, #12]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80031b0:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80031b4:	3a01      	subs	r2, #1
 80031b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031ba:	4311      	orrs	r1, r2
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80031bc:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 80031c0:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80031c2:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80031c4:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 80031c8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80031cc:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80031ce:	4b53      	ldr	r3, [pc, #332]	; (800331c <main+0x744>)
	CWThreshold = 0.1;
 80031d0:	f8c0 9000 	str.w	r9, [r0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 80031d4:	edc3 7a00 	vstr	s15, [r3]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 80031d8:	ed88 7a00 	vstr	s14, [r8]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 80031dc:	f7fe fcaa 	bl	8001b34 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 80031e0:	4b4f      	ldr	r3, [pc, #316]	; (8003320 <main+0x748>)
 80031e2:	2204      	movs	r2, #4
 80031e4:	2140      	movs	r1, #64	; 0x40
 80031e6:	484f      	ldr	r0, [pc, #316]	; (8003324 <main+0x74c>)
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	9701      	str	r7, [sp, #4]
 80031ec:	4b4e      	ldr	r3, [pc, #312]	; (8003328 <main+0x750>)
 80031ee:	f009 fef1 	bl	800cfd4 <arm_fir_decimate_init_f32>
 80031f2:	7030      	strb	r0, [r6, #0]
	while(arc != ARM_MATH_SUCCESS)
 80031f4:	b100      	cbz	r0, 80031f8 <main+0x620>
 80031f6:	e7fe      	b.n	80031f6 <main+0x61e>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 80031f8:	4b4c      	ldr	r3, [pc, #304]	; (800332c <main+0x754>)
 80031fa:	2204      	movs	r2, #4
 80031fc:	2140      	movs	r1, #64	; 0x40
 80031fe:	484c      	ldr	r0, [pc, #304]	; (8003330 <main+0x758>)
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	9701      	str	r7, [sp, #4]
 8003204:	4b48      	ldr	r3, [pc, #288]	; (8003328 <main+0x750>)
 8003206:	f009 fee5 	bl	800cfd4 <arm_fir_decimate_init_f32>
 800320a:	7030      	strb	r0, [r6, #0]
	while(arc != ARM_MATH_SUCCESS)
 800320c:	b980      	cbnz	r0, 8003230 <main+0x658>
	Load_Presets();
 800320e:	f7fd fa3b 	bl	8000688 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8003212:	4628      	mov	r0, r5
 8003214:	f7fd fb1a 	bl	800084c <Tune_Preset>
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 8003218:	f7fe ff22 	bl	8002060 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 800321c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003220:	4944      	ldr	r1, [pc, #272]	; (8003334 <main+0x75c>)
 8003222:	481e      	ldr	r0, [pc, #120]	; (800329c <main+0x6c4>)
 8003224:	f001 fd16 	bl	8004c54 <HAL_ADCEx_MultiModeStart_DMA>
 8003228:	4604      	mov	r4, r0
 800322a:	b110      	cbz	r0, 8003232 <main+0x65a>
    Error_Handler();
 800322c:	f7ff fbda 	bl	80029e4 <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 8003230:	e7fe      	b.n	8003230 <main+0x658>
	HAL_TIM_Base_Start(&htim6);
 8003232:	4841      	ldr	r0, [pc, #260]	; (8003338 <main+0x760>)
 8003234:	f006 fb8c 	bl	8009950 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003238:	4621      	mov	r1, r4
 800323a:	4840      	ldr	r0, [pc, #256]	; (800333c <main+0x764>)
 800323c:	f001 fe84 	bl	8004f48 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8003240:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003244:	4a3e      	ldr	r2, [pc, #248]	; (8003340 <main+0x768>)
 8003246:	4621      	mov	r1, r4
 8003248:	483c      	ldr	r0, [pc, #240]	; (800333c <main+0x764>)
 800324a:	9400      	str	r4, [sp, #0]
 800324c:	f001 fea8 	bl	8004fa0 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8003250:	4620      	mov	r0, r4
 8003252:	f000 fc9b 	bl	8003b8c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8003256:	2110      	movs	r1, #16
 8003258:	4838      	ldr	r0, [pc, #224]	; (800333c <main+0x764>)
 800325a:	f001 fe75 	bl	8004f48 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095);
 800325e:	4622      	mov	r2, r4
 8003260:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003264:	2110      	movs	r1, #16
 8003266:	4835      	ldr	r0, [pc, #212]	; (800333c <main+0x764>)
 8003268:	f001 ff2a 	bl	80050c0 <HAL_DAC_SetValue>
		UserInput();
 800326c:	f7ff f87c 	bl	8002368 <UserInput>
		HAL_Delay(100);
 8003270:	2064      	movs	r0, #100	; 0x64
 8003272:	f000 fc73 	bl	8003b5c <HAL_Delay>
		if (ubADCDualConversionComplete == RESET)
 8003276:	e7f9      	b.n	800326c <main+0x694>
 8003278:	829e1bf8 	.word	0x829e1bf8
 800327c:	3feffff8 	.word	0x3feffff8
 8003280:	24008990 	.word	0x24008990
 8003284:	58002400 	.word	0x58002400
 8003288:	24003e50 	.word	0x24003e50
 800328c:	40004800 	.word	0x40004800
 8003290:	24003df0 	.word	0x24003df0
 8003294:	40000800 	.word	0x40000800
 8003298:	e000ed00 	.word	0xe000ed00
 800329c:	24008924 	.word	0x24008924
 80032a0:	24003ee0 	.word	0x24003ee0
 80032a4:	24005774 	.word	0x24005774
 80032a8:	2400f162 	.word	0x2400f162
 80032ac:	2400f160 	.word	0x2400f160
 80032b0:	24009c1c 	.word	0x24009c1c
 80032b4:	240091e4 	.word	0x240091e4
 80032b8:	2400ac28 	.word	0x2400ac28
 80032bc:	44228000 	.word	0x44228000
 80032c0:	2400ac34 	.word	0x2400ac34
 80032c4:	2400cd34 	.word	0x2400cd34
 80032c8:	24009c18 	.word	0x24009c18
 80032cc:	3f7cac08 	.word	0x3f7cac08
 80032d0:	24008921 	.word	0x24008921
 80032d4:	24009c20 	.word	0x24009c20
 80032d8:	00010101 	.word	0x00010101
 80032dc:	24008988 	.word	0x24008988
 80032e0:	2400dd40 	.word	0x2400dd40
 80032e4:	3f7fdf3b 	.word	0x3f7fdf3b
 80032e8:	3f7ffcb9 	.word	0x3f7ffcb9
 80032ec:	001e0002 	.word	0x001e0002
 80032f0:	2400ac2c 	.word	0x2400ac2c
 80032f4:	2400ac24 	.word	0x2400ac24
 80032f8:	3949539c 	.word	0x3949539c
 80032fc:	4b0f0d18 	.word	0x4b0f0d18
 8003300:	58020c00 	.word	0x58020c00
 8003304:	24008920 	.word	0x24008920
 8003308:	2400cd38 	.word	0x2400cd38
 800330c:	58024400 	.word	0x58024400
 8003310:	01012e00 	.word	0x01012e00
 8003314:	3b800000 	.word	0x3b800000
 8003318:	240091d8 	.word	0x240091d8
 800331c:	240091e0 	.word	0x240091e0
 8003320:	24006024 	.word	0x24006024
 8003324:	240019c4 	.word	0x240019c4
 8003328:	240000f4 	.word	0x240000f4
 800332c:	2400ac38 	.word	0x2400ac38
 8003330:	24009a64 	.word	0x24009a64
 8003334:	2400e560 	.word	0x2400e560
 8003338:	24009bc8 	.word	0x24009bc8
 800333c:	24003e3c 	.word	0x24003e3c
 8003340:	24008120 	.word	0x24008120
 8003344:	3dcccccd 	.word	0x3dcccccd
 8003348:	2400581c 	.word	0x2400581c

0800334c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800334c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800334e:	4c14      	ldr	r4, [pc, #80]	; (80033a0 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003350:	2102      	movs	r1, #2
{
 8003352:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8003354:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003356:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800335a:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800335e:	430b      	orrs	r3, r1
 8003360:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003364:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003368:	400b      	ands	r3, r1
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800336e:	f001 fd75 	bl	8004e5c <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8003372:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8003376:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8003378:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800337c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8003380:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8003384:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003388:	9301      	str	r3, [sp, #4]
 800338a:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 800338c:	f000 fbfe 	bl	8003b8c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8003390:	f000 fc10 	bl	8003bb4 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8003394:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003396:	b002      	add	sp, #8
 8003398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800339c:	f000 bc00 	b.w	8003ba0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 80033a0:	58024400 	.word	0x58024400

080033a4 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80033a4:	4951      	ldr	r1, [pc, #324]	; (80034ec <HAL_ADC_MspInit+0x148>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a6:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 80033a8:	6802      	ldr	r2, [r0, #0]
{
 80033aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hadc->Instance==ADC1)
 80033ae:	428a      	cmp	r2, r1
{
 80033b0:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b2:	9305      	str	r3, [sp, #20]
 80033b4:	9304      	str	r3, [sp, #16]
 80033b6:	9308      	str	r3, [sp, #32]
 80033b8:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if(hadc->Instance==ADC1)
 80033bc:	d02d      	beq.n	800341a <HAL_ADC_MspInit+0x76>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80033be:	4b4c      	ldr	r3, [pc, #304]	; (80034f0 <HAL_ADC_MspInit+0x14c>)
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d002      	beq.n	80033ca <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80033c4:	b00b      	add	sp, #44	; 0x2c
 80033c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80033ca:	4a4a      	ldr	r2, [pc, #296]	; (80034f4 <HAL_ADC_MspInit+0x150>)
 80033cc:	6813      	ldr	r3, [r2, #0]
 80033ce:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80033d0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80033d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80033d4:	d079      	beq.n	80034ca <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033d6:	4b48      	ldr	r3, [pc, #288]	; (80034f8 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d8:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80033da:	2602      	movs	r6, #2
 80033dc:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033de:	f8d3 40e0 	ldr.w	r4, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e2:	a904      	add	r1, sp, #16
 80033e4:	4845      	ldr	r0, [pc, #276]	; (80034fc <HAL_ADC_MspInit+0x158>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033e6:	f044 0402 	orr.w	r4, r4, #2
 80033ea:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 80033ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f2:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	9303      	str	r3, [sp, #12]
 80033fa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80033fc:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003400:	f003 fa4c 	bl	800689c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003404:	462a      	mov	r2, r5
 8003406:	4629      	mov	r1, r5
 8003408:	2012      	movs	r0, #18
 800340a:	f001 fd27 	bl	8004e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800340e:	2012      	movs	r0, #18
 8003410:	f001 fd5e 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
}
 8003414:	b00b      	add	sp, #44	; 0x2c
 8003416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800341a:	4a36      	ldr	r2, [pc, #216]	; (80034f4 <HAL_ADC_MspInit+0x150>)
 800341c:	4604      	mov	r4, r0
 800341e:	6813      	ldr	r3, [r2, #0]
 8003420:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003422:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003424:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003426:	d042      	beq.n	80034ae <HAL_ADC_MspInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003428:	4b33      	ldr	r3, [pc, #204]	; (80034f8 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342a:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800342c:	f04f 0802 	mov.w	r8, #2
 8003430:	f04f 0903 	mov.w	r9, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003434:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003438:	a904      	add	r1, sp, #16
 800343a:	4830      	ldr	r0, [pc, #192]	; (80034fc <HAL_ADC_MspInit+0x158>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800343c:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003440:	f042 0202 	orr.w	r2, r2, #2
    hdma_adc1.Instance = DMA1_Stream0;
 8003444:	4d2e      	ldr	r5, [pc, #184]	; (8003500 <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003446:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800344a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344e:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	9301      	str	r3, [sp, #4]
 8003456:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003458:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800345c:	f003 fa1e 	bl	800689c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8003460:	4b28      	ldr	r3, [pc, #160]	; (8003504 <HAL_ADC_MspInit+0x160>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003462:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003466:	f04f 0c09 	mov.w	ip, #9
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800346a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800346e:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Stream0;
 8003472:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003474:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003478:	6128      	str	r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800347a:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800347c:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800347e:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003480:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003482:	f8c5 c004 	str.w	ip, [r5, #4]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003486:	e9c5 7105 	strd	r7, r1, [r5, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800348a:	e9c5 2307 	strd	r2, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800348e:	f002 f835 	bl	80054fc <HAL_DMA_Init>
 8003492:	bb40      	cbnz	r0, 80034e6 <HAL_ADC_MspInit+0x142>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003494:	2200      	movs	r2, #0
 8003496:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003498:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800349a:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800349c:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800349e:	f001 fcdd 	bl	8004e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80034a2:	2012      	movs	r0, #18
 80034a4:	f001 fd14 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
}
 80034a8:	b00b      	add	sp, #44	; 0x2c
 80034aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80034ae:	4b12      	ldr	r3, [pc, #72]	; (80034f8 <HAL_ADC_MspInit+0x154>)
 80034b0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80034b4:	f042 0220 	orr.w	r2, r2, #32
 80034b8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80034bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80034c0:	f003 0320 	and.w	r3, r3, #32
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	9b00      	ldr	r3, [sp, #0]
 80034c8:	e7ae      	b.n	8003428 <HAL_ADC_MspInit+0x84>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80034ca:	4b0b      	ldr	r3, [pc, #44]	; (80034f8 <HAL_ADC_MspInit+0x154>)
 80034cc:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80034d0:	f042 0220 	orr.w	r2, r2, #32
 80034d4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80034d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80034dc:	f003 0320 	and.w	r3, r3, #32
 80034e0:	9302      	str	r3, [sp, #8]
 80034e2:	9b02      	ldr	r3, [sp, #8]
 80034e4:	e777      	b.n	80033d6 <HAL_ADC_MspInit+0x32>
      Error_Handler();
 80034e6:	f7ff fa7d 	bl	80029e4 <Error_Handler>
 80034ea:	e7d3      	b.n	8003494 <HAL_ADC_MspInit+0xf0>
 80034ec:	40022000 	.word	0x40022000
 80034f0:	40022100 	.word	0x40022100
 80034f4:	24000670 	.word	0x24000670
 80034f8:	58024400 	.word	0x58024400
 80034fc:	58020400 	.word	0x58020400
 8003500:	240099e8 	.word	0x240099e8
 8003504:	40020010 	.word	0x40020010

08003508 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8003508:	4b30      	ldr	r3, [pc, #192]	; (80035cc <HAL_DAC_MspInit+0xc4>)
 800350a:	6802      	ldr	r2, [r0, #0]
{
 800350c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hdac->Instance==DAC1)
 8003510:	429a      	cmp	r2, r3
{
 8003512:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003514:	f04f 0400 	mov.w	r4, #0
 8003518:	9403      	str	r4, [sp, #12]
 800351a:	9402      	str	r4, [sp, #8]
 800351c:	9406      	str	r4, [sp, #24]
 800351e:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hdac->Instance==DAC1)
 8003522:	d002      	beq.n	800352a <HAL_DAC_MspInit+0x22>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003524:	b009      	add	sp, #36	; 0x24
 8003526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800352a:	4b29      	ldr	r3, [pc, #164]	; (80035d0 <HAL_DAC_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800352c:	f04f 0830 	mov.w	r8, #48	; 0x30
 8003530:	f04f 0903 	mov.w	r9, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003534:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003536:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800353a:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800353c:	4825      	ldr	r0, [pc, #148]	; (80035d4 <HAL_DAC_MspInit+0xcc>)
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800353e:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003542:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003546:	4e24      	ldr	r6, [pc, #144]	; (80035d8 <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003548:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800354c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003550:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8003554:	9200      	str	r2, [sp, #0]
 8003556:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003558:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800355c:	f042 0201 	orr.w	r2, r2, #1
 8003560:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003568:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003572:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003576:	f003 f991 	bl	800689c <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800357a:	4b18      	ldr	r3, [pc, #96]	; (80035dc <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800357c:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800357e:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003582:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003586:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800358a:	6033      	str	r3, [r6, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800358c:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003590:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003592:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003594:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003596:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800359a:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800359c:	e9c6 7104 	strd	r7, r1, [r6, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80035a0:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80035a4:	f001 ffaa 	bl	80054fc <HAL_DMA_Init>
 80035a8:	b960      	cbnz	r0, 80035c4 <HAL_DAC_MspInit+0xbc>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80035aa:	2200      	movs	r2, #0
 80035ac:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80035ae:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80035b0:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80035b2:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80035b4:	f001 fc52 	bl	8004e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80035b8:	2036      	movs	r0, #54	; 0x36
 80035ba:	f001 fc89 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
}
 80035be:	b009      	add	sp, #36	; 0x24
 80035c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 80035c4:	f7ff fa0e 	bl	80029e4 <Error_Handler>
 80035c8:	e7ef      	b.n	80035aa <HAL_DAC_MspInit+0xa2>
 80035ca:	bf00      	nop
 80035cc:	40007400 	.word	0x40007400
 80035d0:	58024400 	.word	0x58024400
 80035d4:	58020000 	.word	0x58020000
 80035d8:	2400577c 	.word	0x2400577c
 80035dc:	40020028 	.word	0x40020028

080035e0 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 80035e0:	4a1b      	ldr	r2, [pc, #108]	; (8003650 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035e2:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 80035e4:	6801      	ldr	r1, [r0, #0]
{
 80035e6:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlptim->Instance==LPTIM2)
 80035e8:	4291      	cmp	r1, r2
{
 80035ea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ec:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80035f0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80035f4:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 80035f6:	d001      	beq.n	80035fc <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80035f8:	b009      	add	sp, #36	; 0x24
 80035fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80035fc:	4b15      	ldr	r3, [pc, #84]	; (8003654 <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80035fe:	2603      	movs	r6, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003604:	2502      	movs	r5, #2
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003606:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360a:	a902      	add	r1, sp, #8
 800360c:	4812      	ldr	r0, [pc, #72]	; (8003658 <HAL_LPTIM_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800360e:	2700      	movs	r7, #0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003614:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003618:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800361c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003620:	9200      	str	r2, [sp, #0]
 8003622:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003624:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003628:	f042 0202 	orr.w	r2, r2, #2
 800362c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003630:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8003634:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003636:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003640:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003644:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003648:	f003 f928 	bl	800689c <HAL_GPIO_Init>
}
 800364c:	b009      	add	sp, #36	; 0x24
 800364e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003650:	58002400 	.word	0x58002400
 8003654:	58024400 	.word	0x58024400
 8003658:	58020400 	.word	0x58020400

0800365c <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 800365c:	4a1b      	ldr	r2, [pc, #108]	; (80036cc <HAL_TIM_Encoder_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800365e:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8003660:	6801      	ldr	r1, [r0, #0]
{
 8003662:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(htim_encoder->Instance==TIM4)
 8003664:	4291      	cmp	r1, r2
{
 8003666:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003668:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800366c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003670:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8003672:	d001      	beq.n	8003678 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003674:	b009      	add	sp, #36	; 0x24
 8003676:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003678:	4b15      	ldr	r3, [pc, #84]	; (80036d0 <HAL_TIM_Encoder_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800367a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800367c:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8003680:	2502      	movs	r5, #2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003682:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003686:	a902      	add	r1, sp, #8
 8003688:	4812      	ldr	r0, [pc, #72]	; (80036d4 <HAL_TIM_Encoder_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800368a:	2700      	movs	r7, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 800368c:	f042 0204 	orr.w	r2, r2, #4
 8003690:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003694:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003698:	f002 0204 	and.w	r2, r2, #4
 800369c:	9200      	str	r2, [sp, #0]
 800369e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036a0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80036a4:	f042 0208 	orr.w	r2, r2, #8
 80036a8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80036ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80036b0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036b2:	2601      	movs	r6, #1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	9301      	str	r3, [sp, #4]
 80036ba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80036bc:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80036c0:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036c4:	f003 f8ea 	bl	800689c <HAL_GPIO_Init>
}
 80036c8:	b009      	add	sp, #36	; 0x24
 80036ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036cc:	40000800 	.word	0x40000800
 80036d0:	58024400 	.word	0x58024400
 80036d4:	58020c00 	.word	0x58020c00

080036d8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 80036d8:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <HAL_TIM_Base_MspInit+0x40>)
 80036da:	6802      	ldr	r2, [r0, #0]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d000      	beq.n	80036e2 <HAL_TIM_Base_MspInit+0xa>
 80036e0:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80036e2:	4b0e      	ldr	r3, [pc, #56]	; (800371c <HAL_TIM_Base_MspInit+0x44>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80036e4:	2200      	movs	r2, #0
 80036e6:	2101      	movs	r1, #1
 80036e8:	2036      	movs	r0, #54	; 0x36
{
 80036ea:	b510      	push	{r4, lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 80036ec:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
{
 80036f0:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 80036f2:	f044 0410 	orr.w	r4, r4, #16
 80036f6:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 80036fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036fe:	f003 0310 	and.w	r3, r3, #16
 8003702:	9301      	str	r3, [sp, #4]
 8003704:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003706:	f001 fba9 	bl	8004e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800370a:	2036      	movs	r0, #54	; 0x36
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800370c:	b002      	add	sp, #8
 800370e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003712:	f001 bbdd 	b.w	8004ed0 <HAL_NVIC_EnableIRQ>
 8003716:	bf00      	nop
 8003718:	40001000 	.word	0x40001000
 800371c:	58024400 	.word	0x58024400

08003720 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003724:	2400      	movs	r4, #0
{
 8003726:	b0b8      	sub	sp, #224	; 0xe0
 8003728:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800372a:	22bc      	movs	r2, #188	; 0xbc
 800372c:	4621      	mov	r1, r4
 800372e:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003730:	9408      	str	r4, [sp, #32]
 8003732:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003736:	e9cd 4406 	strd	r4, r4, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800373a:	f00a f9e7 	bl	800db0c <memset>
  if(huart->Instance==USART3)
 800373e:	682a      	ldr	r2, [r5, #0]
 8003740:	4b2f      	ldr	r3, [pc, #188]	; (8003800 <HAL_UART_MspInit+0xe0>)
 8003742:	429a      	cmp	r2, r3
 8003744:	d002      	beq.n	800374c <HAL_UART_MspInit+0x2c>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003746:	b038      	add	sp, #224	; 0xe0
 8003748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800374c:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800374e:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003750:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003752:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003754:	f004 ff60 	bl	8008618 <HAL_RCCEx_PeriphCLKConfig>
 8003758:	2800      	cmp	r0, #0
 800375a:	d14d      	bne.n	80037f8 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800375c:	4b29      	ldr	r3, [pc, #164]	; (8003804 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800375e:	2400      	movs	r4, #0
 8003760:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003762:	f04f 0807 	mov.w	r8, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8003766:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800376a:	f44f 6600 	mov.w	r6, #2048	; 0x800
 800376e:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003770:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8003772:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003776:	4824      	ldr	r0, [pc, #144]	; (8003808 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003778:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800377c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003780:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003784:	9201      	str	r2, [sp, #4]
 8003786:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003788:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800378c:	f042 0202 	orr.w	r2, r2, #2
 8003790:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003794:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003798:	f002 0202 	and.w	r2, r2, #2
 800379c:	9202      	str	r2, [sp, #8]
 800379e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037a0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80037a4:	f042 0208 	orr.w	r2, r2, #8
 80037a8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80037ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037b0:	f8cd 8020 	str.w	r8, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037b4:	f003 0308 	and.w	r3, r3, #8
 80037b8:	9303      	str	r3, [sp, #12]
 80037ba:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80037bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80037c0:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c4:	f003 f86a 	bl	800689c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037c8:	2302      	movs	r3, #2
 80037ca:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037ce:	a904      	add	r1, sp, #16
 80037d0:	480e      	ldr	r0, [pc, #56]	; (800380c <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037d2:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80037da:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037de:	f003 f85d 	bl	800689c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80037e2:	2200      	movs	r2, #0
 80037e4:	2101      	movs	r1, #1
 80037e6:	2027      	movs	r0, #39	; 0x27
 80037e8:	f001 fb38 	bl	8004e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80037ec:	2027      	movs	r0, #39	; 0x27
 80037ee:	f001 fb6f 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
}
 80037f2:	b038      	add	sp, #224	; 0xe0
 80037f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 80037f8:	f7ff f8f4 	bl	80029e4 <Error_Handler>
 80037fc:	e7ae      	b.n	800375c <HAL_UART_MspInit+0x3c>
 80037fe:	bf00      	nop
 8003800:	40004800 	.word	0x40004800
 8003804:	58024400 	.word	0x58024400
 8003808:	58020400 	.word	0x58020400
 800380c:	58020c00 	.word	0x58020c00

08003810 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop

08003814 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003814:	e7fe      	b.n	8003814 <HardFault_Handler>
 8003816:	bf00      	nop

08003818 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003818:	e7fe      	b.n	8003818 <MemManage_Handler>
 800381a:	bf00      	nop

0800381c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800381c:	e7fe      	b.n	800381c <BusFault_Handler>
 800381e:	bf00      	nop

08003820 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003820:	e7fe      	b.n	8003820 <UsageFault_Handler>
 8003822:	bf00      	nop

08003824 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8003824:	f000 b930 	b.w	8003a88 <ADC3_IRQHandler>

08003828 <DebugMon_Handler>:
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop

0800382c <PendSV_Handler>:
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop

08003830 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003830:	f000 b982 	b.w	8003b38 <HAL_IncTick>

08003834 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003834:	4801      	ldr	r0, [pc, #4]	; (800383c <DMA1_Stream0_IRQHandler+0x8>)
 8003836:	f002 bcd3 	b.w	80061e0 <HAL_DMA_IRQHandler>
 800383a:	bf00      	nop
 800383c:	240099e8 	.word	0x240099e8

08003840 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003840:	4801      	ldr	r0, [pc, #4]	; (8003848 <DMA1_Stream1_IRQHandler+0x8>)
 8003842:	f002 bccd 	b.w	80061e0 <HAL_DMA_IRQHandler>
 8003846:	bf00      	nop
 8003848:	2400577c 	.word	0x2400577c

0800384c <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800384c:	4804      	ldr	r0, [pc, #16]	; (8003860 <ADC_IRQHandler+0x14>)
{
 800384e:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8003850:	f000 f9d2 	bl	8003bf8 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8003854:	4803      	ldr	r0, [pc, #12]	; (8003864 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003856:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 800385a:	f000 b9cd 	b.w	8003bf8 <HAL_ADC_IRQHandler>
 800385e:	bf00      	nop
 8003860:	24008924 	.word	0x24008924
 8003864:	24003ee0 	.word	0x24003ee0

08003868 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003868:	4801      	ldr	r0, [pc, #4]	; (8003870 <USART3_IRQHandler+0x8>)
 800386a:	f006 bb2f 	b.w	8009ecc <HAL_UART_IRQHandler>
 800386e:	bf00      	nop
 8003870:	24003e50 	.word	0x24003e50

08003874 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003874:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003878:	f003 b938 	b.w	8006aec <HAL_GPIO_EXTI_IRQHandler>

0800387c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 800387c:	4804      	ldr	r0, [pc, #16]	; (8003890 <TIM6_DAC_IRQHandler+0x14>)
{
 800387e:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8003880:	f001 fc54 	bl	800512c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8003884:	4803      	ldr	r0, [pc, #12]	; (8003894 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003886:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 800388a:	f006 b9fd 	b.w	8009c88 <HAL_TIM_IRQHandler>
 800388e:	bf00      	nop
 8003890:	24003e3c 	.word	0x24003e3c
 8003894:	24009bc8 	.word	0x24009bc8

08003898 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003898:	4801      	ldr	r0, [pc, #4]	; (80038a0 <OTG_FS_IRQHandler+0x8>)
 800389a:	f003 ba61 	b.w	8006d60 <HAL_PCD_IRQHandler>
 800389e:	bf00      	nop
 80038a0:	24010634 	.word	0x24010634

080038a4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80038a4:	2001      	movs	r0, #1
 80038a6:	4770      	bx	lr

080038a8 <_kill>:

int _kill(int pid, int sig)
{
 80038a8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80038aa:	f00a f8f7 	bl	800da9c <__errno>
 80038ae:	2216      	movs	r2, #22
 80038b0:	4603      	mov	r3, r0
	return -1;
}
 80038b2:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 80038b6:	601a      	str	r2, [r3, #0]
}
 80038b8:	bd08      	pop	{r3, pc}
 80038ba:	bf00      	nop

080038bc <_exit>:

void _exit (int status)
{
 80038bc:	b508      	push	{r3, lr}
	errno = EINVAL;
 80038be:	f00a f8ed 	bl	800da9c <__errno>
 80038c2:	2316      	movs	r3, #22
 80038c4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 80038c6:	e7fe      	b.n	80038c6 <_exit+0xa>

080038c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038c8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038ca:	1e16      	subs	r6, r2, #0
 80038cc:	dd07      	ble.n	80038de <_read+0x16>
 80038ce:	460c      	mov	r4, r1
 80038d0:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 80038d2:	f3af 8000 	nop.w
 80038d6:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038da:	42a5      	cmp	r5, r4
 80038dc:	d1f9      	bne.n	80038d2 <_read+0xa>
	}

return len;
}
 80038de:	4630      	mov	r0, r6
 80038e0:	bd70      	pop	{r4, r5, r6, pc}
 80038e2:	bf00      	nop

080038e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038e4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038e6:	1e16      	subs	r6, r2, #0
 80038e8:	dd07      	ble.n	80038fa <_write+0x16>
 80038ea:	460c      	mov	r4, r1
 80038ec:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80038ee:	f814 0b01 	ldrb.w	r0, [r4], #1
 80038f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038f6:	42ac      	cmp	r4, r5
 80038f8:	d1f9      	bne.n	80038ee <_write+0xa>
	}
	return len;
}
 80038fa:	4630      	mov	r0, r6
 80038fc:	bd70      	pop	{r4, r5, r6, pc}
 80038fe:	bf00      	nop

08003900 <_close>:

int _close(int file)
{
	return -1;
}
 8003900:	f04f 30ff 	mov.w	r0, #4294967295
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop

08003908 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003908:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 800390c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800390e:	604b      	str	r3, [r1, #4]
}
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop

08003914 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003914:	2001      	movs	r0, #1
 8003916:	4770      	bx	lr

08003918 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003918:	2000      	movs	r0, #0
 800391a:	4770      	bx	lr

0800391c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800391c:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800391e:	4c0d      	ldr	r4, [pc, #52]	; (8003954 <_sbrk+0x38>)
{
 8003920:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003922:	490d      	ldr	r1, [pc, #52]	; (8003958 <_sbrk+0x3c>)
 8003924:	480d      	ldr	r0, [pc, #52]	; (800395c <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8003926:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003928:	1a09      	subs	r1, r1, r0
  if (NULL == __sbrk_heap_end)
 800392a:	b12a      	cbz	r2, 8003938 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800392c:	4413      	add	r3, r2
 800392e:	428b      	cmp	r3, r1
 8003930:	d808      	bhi.n	8003944 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8003932:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8003934:	6023      	str	r3, [r4, #0]
}
 8003936:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8003938:	4809      	ldr	r0, [pc, #36]	; (8003960 <_sbrk+0x44>)
 800393a:	4602      	mov	r2, r0
 800393c:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800393e:	4413      	add	r3, r2
 8003940:	428b      	cmp	r3, r1
 8003942:	d9f6      	bls.n	8003932 <_sbrk+0x16>
    errno = ENOMEM;
 8003944:	f00a f8aa 	bl	800da9c <__errno>
 8003948:	230c      	movs	r3, #12
    return (void *)-1;
 800394a:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 800394e:	6003      	str	r3, [r0, #0]
}
 8003950:	4610      	mov	r0, r2
 8003952:	bd10      	pop	{r4, pc}
 8003954:	24000674 	.word	0x24000674
 8003958:	24080000 	.word	0x24080000
 800395c:	00000400 	.word	0x00000400
 8003960:	24010a50 	.word	0x24010a50

08003964 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003964:	4929      	ldr	r1, [pc, #164]	; (8003a0c <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003966:	4a2a      	ldr	r2, [pc, #168]	; (8003a10 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003968:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800396c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8003970:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003976:	6813      	ldr	r3, [r2, #0]
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	2b06      	cmp	r3, #6
 800397e:	d805      	bhi.n	800398c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003980:	6813      	ldr	r3, [r2, #0]
 8003982:	f023 030f 	bic.w	r3, r3, #15
 8003986:	f043 0307 	orr.w	r3, r3, #7
 800398a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800398c:	4b21      	ldr	r3, [pc, #132]	; (8003a14 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800398e:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003990:	4a21      	ldr	r2, [pc, #132]	; (8003a18 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8003992:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003994:	481e      	ldr	r0, [pc, #120]	; (8003a10 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8003996:	f041 0101 	orr.w	r1, r1, #1
 800399a:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 800399c:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800399e:	6819      	ldr	r1, [r3, #0]
 80039a0:	400a      	ands	r2, r1
 80039a2:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80039a4:	6803      	ldr	r3, [r0, #0]
 80039a6:	071b      	lsls	r3, r3, #28
 80039a8:	d505      	bpl.n	80039b6 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80039aa:	6803      	ldr	r3, [r0, #0]
 80039ac:	f023 030f 	bic.w	r3, r3, #15
 80039b0:	f043 0307 	orr.w	r3, r3, #7
 80039b4:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80039b6:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <SystemInit+0xb0>)
 80039b8:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80039ba:	4918      	ldr	r1, [pc, #96]	; (8003a1c <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 80039bc:	4c18      	ldr	r4, [pc, #96]	; (8003a20 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 80039be:	4819      	ldr	r0, [pc, #100]	; (8003a24 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 80039c0:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80039c2:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80039c4:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80039c6:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80039c8:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80039ca:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80039cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80039ce:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80039d0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80039d2:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80039d4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80039d6:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80039d8:	4c13      	ldr	r4, [pc, #76]	; (8003a28 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 80039da:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80039de:	4913      	ldr	r1, [pc, #76]	; (8003a2c <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 80039e0:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 80039e2:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	4019      	ands	r1, r3
 80039e8:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80039ec:	d202      	bcs.n	80039f4 <SystemInit+0x90>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80039ee:	4b10      	ldr	r3, [pc, #64]	; (8003a30 <SystemInit+0xcc>)
 80039f0:	2201      	movs	r2, #1
 80039f2:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80039f4:	490f      	ldr	r1, [pc, #60]	; (8003a34 <SystemInit+0xd0>)
 80039f6:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80039fa:	4b04      	ldr	r3, [pc, #16]	; (8003a0c <SystemInit+0xa8>)
 80039fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003a00:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8003a02:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003a06:	609a      	str	r2, [r3, #8]
}
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	e000ed00 	.word	0xe000ed00
 8003a10:	52002000 	.word	0x52002000
 8003a14:	58024400 	.word	0x58024400
 8003a18:	eaf6ed7f 	.word	0xeaf6ed7f
 8003a1c:	01010280 	.word	0x01010280
 8003a20:	02020200 	.word	0x02020200
 8003a24:	01ff0000 	.word	0x01ff0000
 8003a28:	5c001000 	.word	0x5c001000
 8003a2c:	ffff0000 	.word	0xffff0000
 8003a30:	51008108 	.word	0x51008108
 8003a34:	52004000 	.word	0x52004000

08003a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a70 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003a3c:	f7ff ff92 	bl	8003964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003a40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003a42:	e003      	b.n	8003a4c <LoopCopyDataInit>

08003a44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003a44:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8003a46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003a48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003a4a:	3104      	adds	r1, #4

08003a4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a4c:	480a      	ldr	r0, [pc, #40]	; (8003a78 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8003a50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003a52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003a54:	d3f6      	bcc.n	8003a44 <CopyDataInit>
  ldr  r2, =_sbss
 8003a56:	4a0a      	ldr	r2, [pc, #40]	; (8003a80 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8003a58:	e002      	b.n	8003a60 <LoopFillZerobss>

08003a5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003a5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003a5c:	f842 3b04 	str.w	r3, [r2], #4

08003a60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a60:	4b08      	ldr	r3, [pc, #32]	; (8003a84 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8003a62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a64:	d3f9      	bcc.n	8003a5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a66:	f00a f81f 	bl	800daa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a6a:	f7ff f8b5 	bl	8002bd8 <main>
  bx  lr    
 8003a6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a70:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8003a74:	0801c130 	.word	0x0801c130
  ldr  r0, =_sdata
 8003a78:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8003a7c:	24000554 	.word	0x24000554
  ldr  r2, =_sbss
 8003a80:	24000560 	.word	0x24000560
  ldr  r3, = _ebss
 8003a84:	24010a4c 	.word	0x24010a4c

08003a88 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a88:	e7fe      	b.n	8003a88 <ADC3_IRQHandler>
	...

08003a8c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003a8c:	4b0f      	ldr	r3, [pc, #60]	; (8003acc <HAL_InitTick+0x40>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	b90b      	cbnz	r3, 8003a96 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8003a92:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003a94:	4770      	bx	lr
{
 8003a96:	b510      	push	{r4, lr}
 8003a98:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003a9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a9e:	4a0c      	ldr	r2, [pc, #48]	; (8003ad0 <HAL_InitTick+0x44>)
 8003aa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aa4:	6810      	ldr	r0, [r2, #0]
 8003aa6:	fbb0 f0f3 	udiv	r0, r0, r3
 8003aaa:	f001 fa1f 	bl	8004eec <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003aae:	2c0f      	cmp	r4, #15
 8003ab0:	d800      	bhi.n	8003ab4 <HAL_InitTick+0x28>
 8003ab2:	b108      	cbz	r0, 8003ab8 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003ab4:	2001      	movs	r0, #1
}
 8003ab6:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ab8:	2200      	movs	r2, #0
 8003aba:	4621      	mov	r1, r4
 8003abc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac0:	f001 f9cc 	bl	8004e5c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ac4:	4b03      	ldr	r3, [pc, #12]	; (8003ad4 <HAL_InitTick+0x48>)
 8003ac6:	2000      	movs	r0, #0
 8003ac8:	601c      	str	r4, [r3, #0]
}
 8003aca:	bd10      	pop	{r4, pc}
 8003acc:	240001fc 	.word	0x240001fc
 8003ad0:	240001f4 	.word	0x240001f4
 8003ad4:	24000200 	.word	0x24000200

08003ad8 <HAL_Init>:
{
 8003ad8:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ada:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003adc:	4c12      	ldr	r4, [pc, #72]	; (8003b28 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ade:	f001 f9a9 	bl	8004e34 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ae2:	4d12      	ldr	r5, [pc, #72]	; (8003b2c <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ae4:	f004 fa06 	bl	8007ef4 <HAL_RCC_GetSysClockFreq>
 8003ae8:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <HAL_Init+0x58>)
 8003aea:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003aec:	2000      	movs	r0, #0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003aee:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003af0:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003af2:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003af6:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003afa:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003afc:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003afe:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 8003b02:	4c0c      	ldr	r4, [pc, #48]	; (8003b34 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b04:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003b08:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b0a:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8003b0e:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b10:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b12:	f7ff ffbb 	bl	8003a8c <HAL_InitTick>
 8003b16:	b110      	cbz	r0, 8003b1e <HAL_Init+0x46>
    return HAL_ERROR;
 8003b18:	2401      	movs	r4, #1
}
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	bd38      	pop	{r3, r4, r5, pc}
 8003b1e:	4604      	mov	r4, r0
  HAL_MspInit();
 8003b20:	f7ff fc14 	bl	800334c <HAL_MspInit>
}
 8003b24:	4620      	mov	r0, r4
 8003b26:	bd38      	pop	{r3, r4, r5, pc}
 8003b28:	08017b78 	.word	0x08017b78
 8003b2c:	240001f8 	.word	0x240001f8
 8003b30:	58024400 	.word	0x58024400
 8003b34:	240001f4 	.word	0x240001f4

08003b38 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003b38:	4a03      	ldr	r2, [pc, #12]	; (8003b48 <HAL_IncTick+0x10>)
 8003b3a:	4b04      	ldr	r3, [pc, #16]	; (8003b4c <HAL_IncTick+0x14>)
 8003b3c:	6811      	ldr	r1, [r2, #0]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	440b      	add	r3, r1
 8003b42:	6013      	str	r3, [r2, #0]
}
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	24005818 	.word	0x24005818
 8003b4c:	240001fc 	.word	0x240001fc

08003b50 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003b50:	4b01      	ldr	r3, [pc, #4]	; (8003b58 <HAL_GetTick+0x8>)
 8003b52:	6818      	ldr	r0, [r3, #0]
}
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	24005818 	.word	0x24005818

08003b5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b5c:	b538      	push	{r3, r4, r5, lr}
 8003b5e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003b60:	f7ff fff6 	bl	8003b50 <HAL_GetTick>
 8003b64:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b66:	1c63      	adds	r3, r4, #1
 8003b68:	d002      	beq.n	8003b70 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b6a:	4b04      	ldr	r3, [pc, #16]	; (8003b7c <HAL_Delay+0x20>)
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003b70:	f7ff ffee 	bl	8003b50 <HAL_GetTick>
 8003b74:	1b43      	subs	r3, r0, r5
 8003b76:	42a3      	cmp	r3, r4
 8003b78:	d3fa      	bcc.n	8003b70 <HAL_Delay+0x14>
  {
  }
}
 8003b7a:	bd38      	pop	{r3, r4, r5, pc}
 8003b7c:	240001fc 	.word	0x240001fc

08003b80 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8003b80:	4b01      	ldr	r3, [pc, #4]	; (8003b88 <HAL_GetREVID+0x8>)
 8003b82:	6818      	ldr	r0, [r3, #0]
}
 8003b84:	0c00      	lsrs	r0, r0, #16
 8003b86:	4770      	bx	lr
 8003b88:	5c001000 	.word	0x5c001000

08003b8c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003b8c:	4a03      	ldr	r2, [pc, #12]	; (8003b9c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8003b8e:	6813      	ldr	r3, [r2, #0]
 8003b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b94:	4318      	orrs	r0, r3
 8003b96:	6010      	str	r0, [r2, #0]
}
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	58003c00 	.word	0x58003c00

08003ba0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003ba0:	4a03      	ldr	r2, [pc, #12]	; (8003bb0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 8003ba2:	6813      	ldr	r3, [r2, #0]
 8003ba4:	f023 0302 	bic.w	r3, r3, #2
 8003ba8:	4318      	orrs	r0, r3
 8003baa:	6010      	str	r0, [r2, #0]
}
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	58003c00 	.word	0x58003c00

08003bb4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8003bb4:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003bb6:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 8003bb8:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003bba:	461d      	mov	r5, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003bbc:	f042 0201 	orr.w	r2, r2, #1
 8003bc0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003bc2:	f7ff ffc5 	bl	8003b50 <HAL_GetTick>
 8003bc6:	4604      	mov	r4, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003bc8:	e004      	b.n	8003bd4 <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003bca:	f7ff ffc1 	bl	8003b50 <HAL_GetTick>
 8003bce:	1b00      	subs	r0, r0, r4
 8003bd0:	280a      	cmp	r0, #10
 8003bd2:	d804      	bhi.n	8003bde <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003bd4:	682b      	ldr	r3, [r5, #0]
 8003bd6:	071b      	lsls	r3, r3, #28
 8003bd8:	d5f7      	bpl.n	8003bca <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8003bda:	2000      	movs	r0, #0
}
 8003bdc:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 8003bde:	2003      	movs	r0, #3
}
 8003be0:	bd38      	pop	{r3, r4, r5, pc}
 8003be2:	bf00      	nop
 8003be4:	58003c00 	.word	0x58003c00

08003be8 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003be8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003bea:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bec:	f7fe f9dc 	bl	8001fa8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bf0:	bd08      	pop	{r3, pc}
 8003bf2:	bf00      	nop

08003bf4 <HAL_ADC_ErrorCallback>:
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop

08003bf8 <HAL_ADC_IRQHandler>:
{
 8003bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bfa:	4a97      	ldr	r2, [pc, #604]	; (8003e58 <HAL_ADC_IRQHandler+0x260>)
{
 8003bfc:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003bfe:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c00:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c02:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c04:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c06:	f000 8098 	beq.w	8003d3a <HAL_ADC_IRQHandler+0x142>
 8003c0a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	f000 8093 	beq.w	8003d3a <HAL_ADC_IRQHandler+0x142>
 8003c14:	4a91      	ldr	r2, [pc, #580]	; (8003e5c <HAL_ADC_IRQHandler+0x264>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c16:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c18:	07a9      	lsls	r1, r5, #30
 8003c1a:	f007 071f 	and.w	r7, r7, #31
 8003c1e:	d502      	bpl.n	8003c26 <HAL_ADC_IRQHandler+0x2e>
 8003c20:	07b2      	lsls	r2, r6, #30
 8003c22:	f100 80ac 	bmi.w	8003d7e <HAL_ADC_IRQHandler+0x186>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c26:	0769      	lsls	r1, r5, #29
 8003c28:	d57c      	bpl.n	8003d24 <HAL_ADC_IRQHandler+0x12c>
 8003c2a:	0772      	lsls	r2, r6, #29
 8003c2c:	d57a      	bpl.n	8003d24 <HAL_ADC_IRQHandler+0x12c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c2e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c30:	06d2      	lsls	r2, r2, #27
 8003c32:	d403      	bmi.n	8003c3c <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c34:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c3a:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003c42:	d11c      	bne.n	8003c7e <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c44:	4a86      	ldr	r2, [pc, #536]	; (8003e60 <HAL_ADC_IRQHandler+0x268>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	f000 80e2 	beq.w	8003e10 <HAL_ADC_IRQHandler+0x218>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c4c:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003c4e:	0490      	lsls	r0, r2, #18
 8003c50:	d415      	bmi.n	8003c7e <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	0711      	lsls	r1, r2, #28
 8003c56:	d512      	bpl.n	8003c7e <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	0752      	lsls	r2, r2, #29
 8003c5c:	f100 80f1 	bmi.w	8003e42 <HAL_ADC_IRQHandler+0x24a>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003c60:	685a      	ldr	r2, [r3, #4]
 8003c62:	f022 020c 	bic.w	r2, r2, #12
 8003c66:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c6e:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c72:	04db      	lsls	r3, r3, #19
 8003c74:	d403      	bmi.n	8003c7e <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c76:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c78:	f043 0301 	orr.w	r3, r3, #1
 8003c7c:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003c7e:	4620      	mov	r0, r4
 8003c80:	f7fe f974 	bl	8001f6c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	220c      	movs	r2, #12
 8003c88:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003c8a:	06a8      	lsls	r0, r5, #26
 8003c8c:	d550      	bpl.n	8003d30 <HAL_ADC_IRQHandler+0x138>
 8003c8e:	06b1      	lsls	r1, r6, #26
 8003c90:	d54e      	bpl.n	8003d30 <HAL_ADC_IRQHandler+0x138>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c92:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c94:	06d1      	lsls	r1, r2, #27
 8003c96:	d403      	bmi.n	8003ca0 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c98:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c9e:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ca0:	486f      	ldr	r0, [pc, #444]	; (8003e60 <HAL_ADC_IRQHandler+0x268>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003ca2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ca4:	4283      	cmp	r3, r0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003ca6:	68d9      	ldr	r1, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003ca8:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8003cac:	d075      	beq.n	8003d9a <HAL_ADC_IRQHandler+0x1a2>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003cae:	68d8      	ldr	r0, [r3, #12]
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003cb0:	b12a      	cbz	r2, 8003cbe <HAL_ADC_IRQHandler+0xc6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003cb2:	4a6c      	ldr	r2, [pc, #432]	; (8003e64 <HAL_ADC_IRQHandler+0x26c>)
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003cb4:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8003cb8:	4002      	ands	r2, r0
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	d117      	bne.n	8003cee <HAL_ADC_IRQHandler+0xf6>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	0652      	lsls	r2, r2, #25
 8003cc2:	d514      	bpl.n	8003cee <HAL_ADC_IRQHandler+0xf6>
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003cc4:	0281      	lsls	r1, r0, #10
 8003cc6:	d412      	bmi.n	8003cee <HAL_ADC_IRQHandler+0xf6>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cc8:	689a      	ldr	r2, [r3, #8]
 8003cca:	0712      	lsls	r2, r2, #28
 8003ccc:	f100 80b0 	bmi.w	8003e30 <HAL_ADC_IRQHandler+0x238>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003cd6:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003cd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003cda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cde:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003ce0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ce2:	05d8      	lsls	r0, r3, #23
 8003ce4:	d403      	bmi.n	8003cee <HAL_ADC_IRQHandler+0xf6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ce6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ce8:	f043 0301 	orr.w	r3, r3, #1
 8003cec:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003cee:	4620      	mov	r0, r4
 8003cf0:	f001 f82e 	bl	8004d50 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003cf4:	6823      	ldr	r3, [r4, #0]
 8003cf6:	2260      	movs	r2, #96	; 0x60
 8003cf8:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003cfa:	0629      	lsls	r1, r5, #24
 8003cfc:	d501      	bpl.n	8003d02 <HAL_ADC_IRQHandler+0x10a>
 8003cfe:	0632      	lsls	r2, r6, #24
 8003d00:	d45f      	bmi.n	8003dc2 <HAL_ADC_IRQHandler+0x1ca>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003d02:	05e8      	lsls	r0, r5, #23
 8003d04:	d501      	bpl.n	8003d0a <HAL_ADC_IRQHandler+0x112>
 8003d06:	05f1      	lsls	r1, r6, #23
 8003d08:	d466      	bmi.n	8003dd8 <HAL_ADC_IRQHandler+0x1e0>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003d0a:	05aa      	lsls	r2, r5, #22
 8003d0c:	d501      	bpl.n	8003d12 <HAL_ADC_IRQHandler+0x11a>
 8003d0e:	05b0      	lsls	r0, r6, #22
 8003d10:	d44b      	bmi.n	8003daa <HAL_ADC_IRQHandler+0x1b2>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003d12:	06e9      	lsls	r1, r5, #27
 8003d14:	d501      	bpl.n	8003d1a <HAL_ADC_IRQHandler+0x122>
 8003d16:	06f2      	lsls	r2, r6, #27
 8003d18:	d411      	bmi.n	8003d3e <HAL_ADC_IRQHandler+0x146>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003d1a:	0568      	lsls	r0, r5, #21
 8003d1c:	d501      	bpl.n	8003d22 <HAL_ADC_IRQHandler+0x12a>
 8003d1e:	0571      	lsls	r1, r6, #21
 8003d20:	d466      	bmi.n	8003df0 <HAL_ADC_IRQHandler+0x1f8>
}
 8003d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003d24:	0728      	lsls	r0, r5, #28
 8003d26:	d5b0      	bpl.n	8003c8a <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003d28:	0731      	lsls	r1, r6, #28
 8003d2a:	d480      	bmi.n	8003c2e <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003d2c:	06a8      	lsls	r0, r5, #26
 8003d2e:	d4ae      	bmi.n	8003c8e <HAL_ADC_IRQHandler+0x96>
 8003d30:	066a      	lsls	r2, r5, #25
 8003d32:	d5e2      	bpl.n	8003cfa <HAL_ADC_IRQHandler+0x102>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003d34:	0670      	lsls	r0, r6, #25
 8003d36:	d5e0      	bpl.n	8003cfa <HAL_ADC_IRQHandler+0x102>
 8003d38:	e7ab      	b.n	8003c92 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d3a:	4a4b      	ldr	r2, [pc, #300]	; (8003e68 <HAL_ADC_IRQHandler+0x270>)
 8003d3c:	e76b      	b.n	8003c16 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003d3e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003d40:	b172      	cbz	r2, 8003d60 <HAL_ADC_IRQHandler+0x168>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003d42:	2f00      	cmp	r7, #0
 8003d44:	d069      	beq.n	8003e1a <HAL_ADC_IRQHandler+0x222>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003d46:	4a44      	ldr	r2, [pc, #272]	; (8003e58 <HAL_ADC_IRQHandler+0x260>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	f000 8083 	beq.w	8003e54 <HAL_ADC_IRQHandler+0x25c>
 8003d4e:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d07e      	beq.n	8003e54 <HAL_ADC_IRQHandler+0x25c>
 8003d56:	4a41      	ldr	r2, [pc, #260]	; (8003e5c <HAL_ADC_IRQHandler+0x264>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003d58:	6892      	ldr	r2, [r2, #8]
 8003d5a:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8003d5e:	d00b      	beq.n	8003d78 <HAL_ADC_IRQHandler+0x180>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d60:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8003d62:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003d64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d68:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d6a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d6c:	f043 0302 	orr.w	r3, r3, #2
 8003d70:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8003d72:	f7ff ff3f 	bl	8003bf4 <HAL_ADC_ErrorCallback>
 8003d76:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d78:	2210      	movs	r2, #16
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	e7cd      	b.n	8003d1a <HAL_ADC_IRQHandler+0x122>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d80:	06d8      	lsls	r0, r3, #27
 8003d82:	d403      	bmi.n	8003d8c <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003d84:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d8a:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003d8c:	4620      	mov	r0, r4
 8003d8e:	f000 ffe7 	bl	8004d60 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	2202      	movs	r2, #2
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	e745      	b.n	8003c26 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003d9a:	1fb8      	subs	r0, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003d9c:	2801      	cmp	r0, #1
 8003d9e:	d986      	bls.n	8003cae <HAL_ADC_IRQHandler+0xb6>
 8003da0:	2f00      	cmp	r7, #0
 8003da2:	d084      	beq.n	8003cae <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003da4:	482c      	ldr	r0, [pc, #176]	; (8003e58 <HAL_ADC_IRQHandler+0x260>)
 8003da6:	68c0      	ldr	r0, [r0, #12]
 8003da8:	e782      	b.n	8003cb0 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003daa:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003dac:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003dae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003db2:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003db4:	f000 ffd2 	bl	8004d5c <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003db8:	6823      	ldr	r3, [r4, #0]
 8003dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dbe:	601a      	str	r2, [r3, #0]
 8003dc0:	e7a7      	b.n	8003d12 <HAL_ADC_IRQHandler+0x11a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003dc2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003dc4:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003dc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dca:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003dcc:	f7fe f92e 	bl	800202c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	2280      	movs	r2, #128	; 0x80
 8003dd4:	601a      	str	r2, [r3, #0]
 8003dd6:	e794      	b.n	8003d02 <HAL_ADC_IRQHandler+0x10a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003dd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003dda:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003de0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003de2:	f000 ffb9 	bl	8004d58 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dec:	601a      	str	r2, [r3, #0]
 8003dee:	e78c      	b.n	8003d0a <HAL_ADC_IRQHandler+0x112>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003df0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003df2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003df6:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003df8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dfc:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003dfe:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8003e00:	f042 0208 	orr.w	r2, r2, #8
 8003e04:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e06:	6019      	str	r1, [r3, #0]
}
 8003e08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e0c:	f000 bfa2 	b.w	8004d54 <HAL_ADCEx_InjectedQueueOverflowCallback>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e10:	2f09      	cmp	r7, #9
 8003e12:	d906      	bls.n	8003e22 <HAL_ADC_IRQHandler+0x22a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e14:	4a10      	ldr	r2, [pc, #64]	; (8003e58 <HAL_ADC_IRQHandler+0x260>)
 8003e16:	68d2      	ldr	r2, [r2, #12]
 8003e18:	e719      	b.n	8003c4e <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	0797      	lsls	r7, r2, #30
 8003e1e:	d0ab      	beq.n	8003d78 <HAL_ADC_IRQHandler+0x180>
 8003e20:	e79e      	b.n	8003d60 <HAL_ADC_IRQHandler+0x168>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e22:	f240 2221 	movw	r2, #545	; 0x221
 8003e26:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e28:	07d2      	lsls	r2, r2, #31
 8003e2a:	f53f af0f 	bmi.w	8003c4c <HAL_ADC_IRQHandler+0x54>
 8003e2e:	e7f1      	b.n	8003e14 <HAL_ADC_IRQHandler+0x21c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e30:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e32:	f043 0310 	orr.w	r3, r3, #16
 8003e36:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	65a3      	str	r3, [r4, #88]	; 0x58
 8003e40:	e755      	b.n	8003cee <HAL_ADC_IRQHandler+0xf6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e42:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e44:	f043 0310 	orr.w	r3, r3, #16
 8003e48:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e4a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	65a3      	str	r3, [r4, #88]	; 0x58
 8003e52:	e714      	b.n	8003c7e <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003e54:	4a04      	ldr	r2, [pc, #16]	; (8003e68 <HAL_ADC_IRQHandler+0x270>)
 8003e56:	e77f      	b.n	8003d58 <HAL_ADC_IRQHandler+0x160>
 8003e58:	40022000 	.word	0x40022000
 8003e5c:	58026300 	.word	0x58026300
 8003e60:	40022100 	.word	0x40022100
 8003e64:	02002000 	.word	0x02002000
 8003e68:	40022300 	.word	0x40022300

08003e6c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e6e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e70:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8003e76:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003e78:	d11d      	bne.n	8003eb6 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e7a:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e80:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003e82:	680a      	ldr	r2, [r1, #0]
 8003e84:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003e88:	68ca      	ldr	r2, [r1, #12]
 8003e8a:	d01b      	beq.n	8003ec4 <ADC_DMAConvCplt+0x58>
 8003e8c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003e90:	d10d      	bne.n	8003eae <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003e92:	68ca      	ldr	r2, [r1, #12]
 8003e94:	0494      	lsls	r4, r2, #18
 8003e96:	d40a      	bmi.n	8003eae <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003e9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e9e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ea2:	04d1      	lsls	r1, r2, #19
 8003ea4:	d403      	bmi.n	8003eae <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ea6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ea8:	f042 0201 	orr.w	r2, r2, #1
 8003eac:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fe f85c 	bl	8001f6c <HAL_ADC_ConvCpltCallback>
}
 8003eb4:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003eb6:	06d2      	lsls	r2, r2, #27
 8003eb8:	d40a      	bmi.n	8003ed0 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ec2:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003ec4:	0790      	lsls	r0, r2, #30
 8003ec6:	d0e7      	beq.n	8003e98 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7fe f84f 	bl	8001f6c <HAL_ADC_ConvCpltCallback>
 8003ece:	e7f1      	b.n	8003eb4 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7ff fe8f 	bl	8003bf4 <HAL_ADC_ErrorCallback>
}
 8003ed6:	bd10      	pop	{r4, pc}

08003ed8 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ed8:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003eda:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003edc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ee2:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ee4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003ee6:	f043 0304 	orr.w	r3, r3, #4
 8003eea:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003eec:	f7ff fe82 	bl	8003bf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003ef0:	bd08      	pop	{r3, pc}
 8003ef2:	bf00      	nop

08003ef4 <HAL_ADC_ConfigChannel>:
{
 8003ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8003ef6:	2200      	movs	r2, #0
{
 8003ef8:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8003efa:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003efc:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003f00:	2a01      	cmp	r2, #1
 8003f02:	f000 813a 	beq.w	800417a <HAL_ADC_ConfigChannel+0x286>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f0a:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003f0c:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f10:	6894      	ldr	r4, [r2, #8]
 8003f12:	0766      	lsls	r6, r4, #29
 8003f14:	f100 8099 	bmi.w	800404a <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003f18:	680c      	ldr	r4, [r1, #0]
 8003f1a:	f3c4 0513 	ubfx	r5, r4, #0, #20
 8003f1e:	2d00      	cmp	r5, #0
 8003f20:	f040 809e 	bne.w	8004060 <HAL_ADC_ConfigChannel+0x16c>
 8003f24:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8003f28:	fa00 f00c 	lsl.w	r0, r0, ip
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003f2c:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8003f2e:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003f30:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f32:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 8003f34:	4034      	ands	r4, r6
 8003f36:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003f38:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8003f3c:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 8003f40:	40a6      	lsls	r6, r4
 8003f42:	61d0      	str	r0, [r2, #28]
 8003f44:	fa0c f404 	lsl.w	r4, ip, r4
 8003f48:	5978      	ldr	r0, [r7, r5]
 8003f4a:	ea20 0006 	bic.w	r0, r0, r6
 8003f4e:	4320      	orrs	r0, r4
 8003f50:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f52:	6890      	ldr	r0, [r2, #8]
 8003f54:	0745      	lsls	r5, r0, #29
 8003f56:	f100 8081 	bmi.w	800405c <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f5a:	6895      	ldr	r5, [r2, #8]
 8003f5c:	f015 0508 	ands.w	r5, r5, #8
 8003f60:	d157      	bne.n	8004012 <HAL_ADC_ConfigChannel+0x11e>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003f62:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f64:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8003f68:	2007      	movs	r0, #7
 8003f6a:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f6c:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8003f70:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f74:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8003f78:	fa00 fe04 	lsl.w	lr, r0, r4
 8003f7c:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003f80:	4fc4      	ldr	r7, [pc, #784]	; (8004294 <HAL_ADC_ConfigChannel+0x3a0>)
 8003f82:	f85c 0006 	ldr.w	r0, [ip, r6]
 8003f86:	ea20 000e 	bic.w	r0, r0, lr
 8003f8a:	4320      	orrs	r0, r4
 8003f8c:	f84c 0006 	str.w	r0, [ip, r6]
 8003f90:	6838      	ldr	r0, [r7, #0]
 8003f92:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8003f96:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8003f9a:	f000 8098 	beq.w	80040ce <HAL_ADC_ConfigChannel+0x1da>
 8003f9e:	68d0      	ldr	r0, [r2, #12]
 8003fa0:	68d6      	ldr	r6, [r2, #12]
 8003fa2:	f010 0f10 	tst.w	r0, #16
 8003fa6:	6948      	ldr	r0, [r1, #20]
 8003fa8:	f040 8107 	bne.w	80041ba <HAL_ADC_ConfigChannel+0x2c6>
 8003fac:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8003fb0:	0076      	lsls	r6, r6, #1
 8003fb2:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fb6:	690f      	ldr	r7, [r1, #16]
 8003fb8:	2f04      	cmp	r7, #4
 8003fba:	f000 80e1 	beq.w	8004180 <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003fbe:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8003fc2:	6808      	ldr	r0, [r1, #0]
 8003fc4:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8003fc8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003fcc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8003fd0:	ea40 000c 	orr.w	r0, r0, ip
 8003fd4:	4330      	orrs	r0, r6
 8003fd6:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003fda:	7e4f      	ldrb	r7, [r1, #25]
 8003fdc:	690e      	ldr	r6, [r1, #16]
 8003fde:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003fe0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003fe4:	bf0c      	ite	eq
 8003fe6:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8003fea:	2700      	movne	r7, #0
 8003fec:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003ff0:	4338      	orrs	r0, r7
 8003ff2:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003ff6:	7e0c      	ldrb	r4, [r1, #24]
 8003ff8:	6908      	ldr	r0, [r1, #16]
 8003ffa:	2c01      	cmp	r4, #1
 8003ffc:	d104      	bne.n	8004008 <HAL_ADC_ConfigChannel+0x114>
 8003ffe:	f000 001f 	and.w	r0, r0, #31
 8004002:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004006:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004008:	6910      	ldr	r0, [r2, #16]
 800400a:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 800400e:	4305      	orrs	r5, r0
 8004010:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004012:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004014:	07c4      	lsls	r4, r0, #31
 8004016:	d416      	bmi.n	8004046 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004018:	68ce      	ldr	r6, [r1, #12]
 800401a:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 800401c:	f006 0718 	and.w	r7, r6, #24
 8004020:	4c9d      	ldr	r4, [pc, #628]	; (8004298 <HAL_ADC_ConfigChannel+0x3a4>)
 8004022:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 8004026:	40fc      	lsrs	r4, r7
 8004028:	f3c0 0713 	ubfx	r7, r0, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800402c:	f8df c28c 	ldr.w	ip, [pc, #652]	; 80042bc <HAL_ADC_ConfigChannel+0x3c8>
 8004030:	4004      	ands	r4, r0
 8004032:	ea25 0507 	bic.w	r5, r5, r7
 8004036:	4566      	cmp	r6, ip
 8004038:	ea44 0405 	orr.w	r4, r4, r5
 800403c:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 8004040:	d04d      	beq.n	80040de <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004042:	2800      	cmp	r0, #0
 8004044:	db15      	blt.n	8004072 <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004046:	2000      	movs	r0, #0
 8004048:	e003      	b.n	8004052 <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800404a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800404c:	f042 0220 	orr.w	r2, r2, #32
 8004050:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004058:	b003      	add	sp, #12
 800405a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800405c:	6890      	ldr	r0, [r2, #8]
 800405e:	e7d8      	b.n	8004012 <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004060:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004064:	b115      	cbz	r5, 800406c <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8004066:	fab5 f585 	clz	r5, r5
 800406a:	40a8      	lsls	r0, r5
 800406c:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8004070:	e75c      	b.n	8003f2c <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004072:	498a      	ldr	r1, [pc, #552]	; (800429c <HAL_ADC_ConfigChannel+0x3a8>)
 8004074:	428a      	cmp	r2, r1
 8004076:	f000 80c6 	beq.w	8004206 <HAL_ADC_ConfigChannel+0x312>
 800407a:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800407e:	428a      	cmp	r2, r1
 8004080:	f000 80c1 	beq.w	8004206 <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004084:	4e86      	ldr	r6, [pc, #536]	; (80042a0 <HAL_ADC_ConfigChannel+0x3ac>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004086:	4d87      	ldr	r5, [pc, #540]	; (80042a4 <HAL_ADC_ConfigChannel+0x3b0>)
 8004088:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800408a:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800408c:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004090:	43e4      	mvns	r4, r4
 8004092:	f004 0401 	and.w	r4, r4, #1
 8004096:	2c00      	cmp	r4, #0
 8004098:	f000 80c3 	beq.w	8004222 <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800409c:	4c82      	ldr	r4, [pc, #520]	; (80042a8 <HAL_ADC_ConfigChannel+0x3b4>)
 800409e:	42a0      	cmp	r0, r4
 80040a0:	f000 810e 	beq.w	80042c0 <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80040a4:	4c81      	ldr	r4, [pc, #516]	; (80042ac <HAL_ADC_ConfigChannel+0x3b8>)
 80040a6:	42a0      	cmp	r0, r4
 80040a8:	f000 812d 	beq.w	8004306 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040ac:	4c80      	ldr	r4, [pc, #512]	; (80042b0 <HAL_ADC_ConfigChannel+0x3bc>)
 80040ae:	42a0      	cmp	r0, r4
 80040b0:	d1c9      	bne.n	8004046 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 80040b2:	0249      	lsls	r1, r1, #9
 80040b4:	d4c7      	bmi.n	8004046 <HAL_ADC_ConfigChannel+0x152>
 80040b6:	497a      	ldr	r1, [pc, #488]	; (80042a0 <HAL_ADC_ConfigChannel+0x3ac>)
 80040b8:	428a      	cmp	r2, r1
 80040ba:	d1c4      	bne.n	8004046 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80040bc:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040be:	2000      	movs	r0, #0
 80040c0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80040c4:	4332      	orrs	r2, r6
 80040c6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80040ca:	60aa      	str	r2, [r5, #8]
}
 80040cc:	e7c1      	b.n	8004052 <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80040ce:	68d6      	ldr	r6, [r2, #12]
 80040d0:	6948      	ldr	r0, [r1, #20]
 80040d2:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80040d6:	0076      	lsls	r6, r6, #1
 80040d8:	fa00 f606 	lsl.w	r6, r0, r6
 80040dc:	e76b      	b.n	8003fb6 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040de:	2f00      	cmp	r7, #0
 80040e0:	d071      	beq.n	80041c6 <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e2:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80040e6:	2c00      	cmp	r4, #0
 80040e8:	f000 80af 	beq.w	800424a <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 80040ec:	fab4 f484 	clz	r4, r4
 80040f0:	3401      	adds	r4, #1
 80040f2:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040f6:	2c09      	cmp	r4, #9
 80040f8:	f240 80a7 	bls.w	800424a <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fc:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8004100:	2d00      	cmp	r5, #0
 8004102:	f000 8114 	beq.w	800432e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8004106:	fab5 f585 	clz	r5, r5
 800410a:	3501      	adds	r5, #1
 800410c:	06ad      	lsls	r5, r5, #26
 800410e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004112:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004116:	2c00      	cmp	r4, #0
 8004118:	f000 8107 	beq.w	800432a <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 800411c:	2601      	movs	r6, #1
 800411e:	fab4 f484 	clz	r4, r4
 8004122:	4434      	add	r4, r6
 8004124:	f004 041f 	and.w	r4, r4, #31
 8004128:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800412c:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800412e:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004132:	2800      	cmp	r0, #0
 8004134:	f000 80f7 	beq.w	8004326 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 8004138:	fab0 f480 	clz	r4, r0
 800413c:	3401      	adds	r4, #1
 800413e:	f004 041f 	and.w	r4, r4, #31
 8004142:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004146:	f1a4 001e 	sub.w	r0, r4, #30
 800414a:	0500      	lsls	r0, r0, #20
 800414c:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004150:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 8004152:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004156:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 800415a:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800415c:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 800415e:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004162:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8004166:	fa0c fc00 	lsl.w	ip, ip, r0
 800416a:	4086      	lsls	r6, r0
 800416c:	597c      	ldr	r4, [r7, r5]
 800416e:	ea24 000c 	bic.w	r0, r4, ip
 8004172:	4330      	orrs	r0, r6
 8004174:	5178      	str	r0, [r7, r5]
 8004176:	6808      	ldr	r0, [r1, #0]
}
 8004178:	e763      	b.n	8004042 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 800417a:	2002      	movs	r0, #2
}
 800417c:	b003      	add	sp, #12
 800417e:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004180:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8004182:	680d      	ldr	r5, [r1, #0]
 8004184:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004188:	06ac      	lsls	r4, r5, #26
 800418a:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 800418e:	d030      	beq.n	80041f2 <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004190:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8004192:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004196:	4284      	cmp	r4, r0
 8004198:	d026      	beq.n	80041e8 <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800419a:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800419c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80041a0:	4284      	cmp	r4, r0
 80041a2:	d02b      	beq.n	80041fc <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80041a4:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80041a6:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80041aa:	4284      	cmp	r4, r0
 80041ac:	f47f af31 	bne.w	8004012 <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80041b0:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80041b2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041b6:	66d0      	str	r0, [r2, #108]	; 0x6c
 80041b8:	e72b      	b.n	8004012 <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041ba:	0876      	lsrs	r6, r6, #1
 80041bc:	f006 0608 	and.w	r6, r6, #8
 80041c0:	fa00 f606 	lsl.w	r6, r0, r6
 80041c4:	e6f7      	b.n	8003fb6 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041c6:	0e80      	lsrs	r0, r0, #26
 80041c8:	1c44      	adds	r4, r0, #1
 80041ca:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041ce:	2e09      	cmp	r6, #9
 80041d0:	d82d      	bhi.n	800422e <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041d2:	06a5      	lsls	r5, r4, #26
 80041d4:	2401      	movs	r4, #1
 80041d6:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 80041da:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80041de:	fa04 f606 	lsl.w	r6, r4, r6
 80041e2:	0500      	lsls	r0, r0, #20
 80041e4:	4335      	orrs	r5, r6
 80041e6:	e7b3      	b.n	8004150 <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80041e8:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80041ea:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041ee:	6650      	str	r0, [r2, #100]	; 0x64
 80041f0:	e7d3      	b.n	800419a <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80041f2:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80041f4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80041f8:	6610      	str	r0, [r2, #96]	; 0x60
 80041fa:	e7c9      	b.n	8004190 <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80041fc:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80041fe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004202:	6690      	str	r0, [r2, #104]	; 0x68
 8004204:	e7ce      	b.n	80041a4 <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004206:	492b      	ldr	r1, [pc, #172]	; (80042b4 <HAL_ADC_ConfigChannel+0x3c0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004208:	4e24      	ldr	r6, [pc, #144]	; (800429c <HAL_ADC_ConfigChannel+0x3a8>)
 800420a:	4c2b      	ldr	r4, [pc, #172]	; (80042b8 <HAL_ADC_ConfigChannel+0x3c4>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800420c:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800420e:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004210:	68b7      	ldr	r7, [r6, #8]
 8004212:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004214:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004218:	433c      	orrs	r4, r7
 800421a:	43e4      	mvns	r4, r4
 800421c:	f004 0401 	and.w	r4, r4, #1
 8004220:	e739      	b.n	8004096 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004222:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8004224:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004226:	f042 0220 	orr.w	r2, r2, #32
 800422a:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800422c:	e711      	b.n	8004052 <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800422e:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8004232:	2701      	movs	r7, #1
 8004234:	06a5      	lsls	r5, r4, #26
 8004236:	381e      	subs	r0, #30
 8004238:	fa07 f606 	lsl.w	r6, r7, r6
 800423c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8004240:	0500      	lsls	r0, r0, #20
 8004242:	4335      	orrs	r5, r6
 8004244:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8004248:	e782      	b.n	8004150 <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800424a:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800424e:	2d00      	cmp	r5, #0
 8004250:	d075      	beq.n	800433e <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8004252:	fab5 f585 	clz	r5, r5
 8004256:	3501      	adds	r5, #1
 8004258:	06ad      	lsls	r5, r5, #26
 800425a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004262:	2c00      	cmp	r4, #0
 8004264:	d069      	beq.n	800433a <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8004266:	2601      	movs	r6, #1
 8004268:	fab4 f484 	clz	r4, r4
 800426c:	4434      	add	r4, r6
 800426e:	f004 041f 	and.w	r4, r4, #31
 8004272:	fa06 f404 	lsl.w	r4, r6, r4
 8004276:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004278:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800427c:	2800      	cmp	r0, #0
 800427e:	d059      	beq.n	8004334 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8004280:	fab0 f480 	clz	r4, r0
 8004284:	3401      	adds	r4, #1
 8004286:	f004 041f 	and.w	r4, r4, #31
 800428a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800428e:	0520      	lsls	r0, r4, #20
 8004290:	e75e      	b.n	8004150 <HAL_ADC_ConfigChannel+0x25c>
 8004292:	bf00      	nop
 8004294:	5c001000 	.word	0x5c001000
 8004298:	000fffff 	.word	0x000fffff
 800429c:	40022000 	.word	0x40022000
 80042a0:	58026000 	.word	0x58026000
 80042a4:	58026300 	.word	0x58026300
 80042a8:	cb840000 	.word	0xcb840000
 80042ac:	c7520000 	.word	0xc7520000
 80042b0:	cfb80000 	.word	0xcfb80000
 80042b4:	40022300 	.word	0x40022300
 80042b8:	40022100 	.word	0x40022100
 80042bc:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042c0:	0208      	lsls	r0, r1, #8
 80042c2:	f53f aec0 	bmi.w	8004046 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042c6:	491f      	ldr	r1, [pc, #124]	; (8004344 <HAL_ADC_ConfigChannel+0x450>)
 80042c8:	428a      	cmp	r2, r1
 80042ca:	f47f aebc 	bne.w	8004046 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042ce:	4a1e      	ldr	r2, [pc, #120]	; (8004348 <HAL_ADC_ConfigChannel+0x454>)
 80042d0:	481e      	ldr	r0, [pc, #120]	; (800434c <HAL_ADC_ConfigChannel+0x458>)
 80042d2:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80042d4:	68a9      	ldr	r1, [r5, #8]
 80042d6:	0992      	lsrs	r2, r2, #6
 80042d8:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80042dc:	fba0 0202 	umull	r0, r2, r0, r2
 80042e0:	4331      	orrs	r1, r6
 80042e2:	0992      	lsrs	r2, r2, #6
 80042e4:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80042e8:	3201      	adds	r2, #1
 80042ea:	60a9      	str	r1, [r5, #8]
 80042ec:	0052      	lsls	r2, r2, #1
 80042ee:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80042f0:	9a01      	ldr	r2, [sp, #4]
 80042f2:	2a00      	cmp	r2, #0
 80042f4:	f43f aea7 	beq.w	8004046 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 80042f8:	9a01      	ldr	r2, [sp, #4]
 80042fa:	3a01      	subs	r2, #1
 80042fc:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 80042fe:	9a01      	ldr	r2, [sp, #4]
 8004300:	2a00      	cmp	r2, #0
 8004302:	d1f9      	bne.n	80042f8 <HAL_ADC_ConfigChannel+0x404>
 8004304:	e69f      	b.n	8004046 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004306:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 800430a:	f47f ae9c 	bne.w	8004046 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800430e:	490d      	ldr	r1, [pc, #52]	; (8004344 <HAL_ADC_ConfigChannel+0x450>)
 8004310:	428a      	cmp	r2, r1
 8004312:	f47f ae98 	bne.w	8004046 <HAL_ADC_ConfigChannel+0x152>
 8004316:	68aa      	ldr	r2, [r5, #8]
 8004318:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800431c:	4332      	orrs	r2, r6
 800431e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004322:	60aa      	str	r2, [r5, #8]
}
 8004324:	e695      	b.n	8004052 <HAL_ADC_ConfigChannel+0x15e>
 8004326:	480a      	ldr	r0, [pc, #40]	; (8004350 <HAL_ADC_ConfigChannel+0x45c>)
 8004328:	e712      	b.n	8004150 <HAL_ADC_ConfigChannel+0x25c>
 800432a:	2402      	movs	r4, #2
 800432c:	e6fe      	b.n	800412c <HAL_ADC_ConfigChannel+0x238>
 800432e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004332:	e6ee      	b.n	8004112 <HAL_ADC_ConfigChannel+0x21e>
 8004334:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8004338:	e70a      	b.n	8004150 <HAL_ADC_ConfigChannel+0x25c>
 800433a:	2402      	movs	r4, #2
 800433c:	e79b      	b.n	8004276 <HAL_ADC_ConfigChannel+0x382>
 800433e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8004342:	e78c      	b.n	800425e <HAL_ADC_ConfigChannel+0x36a>
 8004344:	58026000 	.word	0x58026000
 8004348:	240001f4 	.word	0x240001f4
 800434c:	053e2d63 	.word	0x053e2d63
 8004350:	fe500000 	.word	0xfe500000

08004354 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8004354:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8004358:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800435a:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 800435c:	2a01      	cmp	r2, #1
 800435e:	f000 80e8 	beq.w	8004532 <HAL_ADC_AnalogWDGConfig+0x1de>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004362:	681a      	ldr	r2, [r3, #0]
{
 8004364:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8004366:	2401      	movs	r4, #1
 8004368:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800436c:	6894      	ldr	r4, [r2, #8]
 800436e:	0765      	lsls	r5, r4, #29
 8004370:	d42a      	bmi.n	80043c8 <HAL_ADC_AnalogWDGConfig+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004372:	6894      	ldr	r4, [r2, #8]
 8004374:	0724      	lsls	r4, r4, #28
 8004376:	d428      	bmi.n	80043ca <HAL_ADC_AnalogWDGConfig+0x76>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004378:	680c      	ldr	r4, [r1, #0]
 800437a:	4dc5      	ldr	r5, [pc, #788]	; (8004690 <HAL_ADC_AnalogWDGConfig+0x33c>)
 800437c:	42ac      	cmp	r4, r5
 800437e:	f000 8094 	beq.w	80044aa <HAL_ADC_AnalogWDGConfig+0x156>
      switch (AnalogWDGConfig->WatchdogMode)
 8004382:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8004386:	d030      	beq.n	80043ea <HAL_ADC_AnalogWDGConfig+0x96>
 8004388:	d829      	bhi.n	80043de <HAL_ADC_AnalogWDGConfig+0x8a>
 800438a:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 800438e:	d02c      	beq.n	80043ea <HAL_ADC_AnalogWDGConfig+0x96>
 8004390:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004394:	d029      	beq.n	80043ea <HAL_ADC_AnalogWDGConfig+0x96>
 8004396:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800439a:	d026      	beq.n	80043ea <HAL_ADC_AnalogWDGConfig+0x96>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 800439c:	f004 0c01 	and.w	ip, r4, #1
  MODIFY_REG(*preg,
 80043a0:	4ebc      	ldr	r6, [pc, #752]	; (8004694 <HAL_ADC_AnalogWDGConfig+0x340>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80043a2:	f3c4 5501 	ubfx	r5, r4, #20, #2
 80043a6:	f102 000c 	add.w	r0, r2, #12
 80043aa:	ea4f 07cc 	mov.w	r7, ip, lsl #3
  MODIFY_REG(*preg,
 80043ae:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 80043b0:	eb07 040c 	add.w	r4, r7, ip
 80043b4:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  MODIFY_REG(*preg,
 80043b8:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 80043bc:	ea25 0506 	bic.w	r5, r5, r6
 80043c0:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
 80043c4:	680c      	ldr	r4, [r1, #0]
}
 80043c6:	e023      	b.n	8004410 <HAL_ADC_AnalogWDGConfig+0xbc>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80043c8:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043ca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80043cc:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043ce:	f042 0220 	orr.w	r2, r2, #32
 80043d2:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80043da:	bcf0      	pop	{r4, r5, r6, r7}
 80043dc:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 80043de:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80043e2:	d002      	beq.n	80043ea <HAL_ADC_AnalogWDGConfig+0x96>
 80043e4:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 80043e8:	d1d8      	bne.n	800439c <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80043ea:	48ab      	ldr	r0, [pc, #684]	; (8004698 <HAL_ADC_AnalogWDGConfig+0x344>)
 80043ec:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80043ee:	6888      	ldr	r0, [r1, #8]
 80043f0:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80043f4:	f000 80d7 	beq.w	80045a6 <HAL_ADC_AnalogWDGConfig+0x252>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80043f8:	2d00      	cmp	r5, #0
 80043fa:	f040 80eb 	bne.w	80045d4 <HAL_ADC_AnalogWDGConfig+0x280>
 80043fe:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004402:	2501      	movs	r5, #1
 8004404:	4085      	lsls	r5, r0
 8004406:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 800440a:	4328      	orrs	r0, r5
 800440c:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004410:	48a2      	ldr	r0, [pc, #648]	; (800469c <HAL_ADC_AnalogWDGConfig+0x348>)
 8004412:	6800      	ldr	r0, [r0, #0]
 8004414:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004418:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 800441c:	68d0      	ldr	r0, [r2, #12]
 800441e:	f000 80b0 	beq.w	8004582 <HAL_ADC_AnalogWDGConfig+0x22e>
 8004422:	f010 0f10 	tst.w	r0, #16
 8004426:	690d      	ldr	r5, [r1, #16]
 8004428:	68d0      	ldr	r0, [r2, #12]
 800442a:	f040 80b1 	bne.w	8004590 <HAL_ADC_AnalogWDGConfig+0x23c>
 800442e:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004432:	0040      	lsls	r0, r0, #1
 8004434:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004438:	4d98      	ldr	r5, [pc, #608]	; (800469c <HAL_ADC_AnalogWDGConfig+0x348>)
 800443a:	682d      	ldr	r5, [r5, #0]
 800443c:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
 8004440:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8004444:	f000 8096 	beq.w	8004574 <HAL_ADC_AnalogWDGConfig+0x220>
 8004448:	68d5      	ldr	r5, [r2, #12]
 800444a:	68d6      	ldr	r6, [r2, #12]
 800444c:	f015 0f10 	tst.w	r5, #16
 8004450:	694d      	ldr	r5, [r1, #20]
 8004452:	f040 80a3 	bne.w	800459c <HAL_ADC_AnalogWDGConfig+0x248>
 8004456:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800445a:	0076      	lsls	r6, r6, #1
 800445c:	40b5      	lsls	r5, r6
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800445e:	4e8e      	ldr	r6, [pc, #568]	; (8004698 <HAL_ADC_AnalogWDGConfig+0x344>)
 8004460:	42b4      	cmp	r4, r6
 8004462:	d068      	beq.n	8004536 <HAL_ADC_AnalogWDGConfig+0x1e2>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004464:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8004468:	f44f 7600 	mov.w	r6, #512	; 0x200
 800446c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004470:	4325      	orrs	r5, r4
 8004472:	f8c2 50b8 	str.w	r5, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004476:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 800447a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800447e:	4320      	orrs	r0, r4
 8004480:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004484:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004486:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 800448a:	6558      	str	r0, [r3, #84]	; 0x54
 800448c:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 800448e:	7b09      	ldrb	r1, [r1, #12]
 8004490:	2901      	cmp	r1, #1
 8004492:	f000 8099 	beq.w	80045c8 <HAL_ADC_AnalogWDGConfig+0x274>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004496:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004498:	2000      	movs	r0, #0
 800449a:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800449e:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80044a6:	bcf0      	pop	{r4, r5, r6, r7}
 80044a8:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 80044aa:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 80044ae:	f000 8109 	beq.w	80046c4 <HAL_ADC_AnalogWDGConfig+0x370>
 80044b2:	d82b      	bhi.n	800450c <HAL_ADC_AnalogWDGConfig+0x1b8>
 80044b4:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 80044b8:	f000 80f9 	beq.w	80046ae <HAL_ADC_AnalogWDGConfig+0x35a>
 80044bc:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80044c0:	d119      	bne.n	80044f6 <HAL_ADC_AnalogWDGConfig+0x1a2>
  MODIFY_REG(*preg,
 80044c2:	68d4      	ldr	r4, [r2, #12]
 80044c4:	4876      	ldr	r0, [pc, #472]	; (80046a0 <HAL_ADC_AnalogWDGConfig+0x34c>)
 80044c6:	4020      	ands	r0, r4
 80044c8:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 80044cc:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80044ce:	4873      	ldr	r0, [pc, #460]	; (800469c <HAL_ADC_AnalogWDGConfig+0x348>)
 80044d0:	6800      	ldr	r0, [r0, #0]
 80044d2:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80044d6:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80044da:	68d0      	ldr	r0, [r2, #12]
 80044dc:	f000 8083 	beq.w	80045e6 <HAL_ADC_AnalogWDGConfig+0x292>
 80044e0:	f010 0f10 	tst.w	r0, #16
 80044e4:	690d      	ldr	r5, [r1, #16]
 80044e6:	68d0      	ldr	r0, [r2, #12]
 80044e8:	f040 80b9 	bne.w	800465e <HAL_ADC_AnalogWDGConfig+0x30a>
 80044ec:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80044f0:	0040      	lsls	r0, r0, #1
 80044f2:	4085      	lsls	r5, r0
 80044f4:	e07c      	b.n	80045f0 <HAL_ADC_AnalogWDGConfig+0x29c>
      switch (AnalogWDGConfig->WatchdogMode)
 80044f6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80044fa:	f040 80d3 	bne.w	80046a4 <HAL_ADC_AnalogWDGConfig+0x350>
 80044fe:	68d4      	ldr	r4, [r2, #12]
 8004500:	4867      	ldr	r0, [pc, #412]	; (80046a0 <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004502:	4020      	ands	r0, r4
 8004504:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004508:	60d0      	str	r0, [r2, #12]
}
 800450a:	e7e0      	b.n	80044ce <HAL_ADC_AnalogWDGConfig+0x17a>
 800450c:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8004510:	f000 80e3 	beq.w	80046da <HAL_ADC_AnalogWDGConfig+0x386>
 8004514:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8004518:	f040 80c4 	bne.w	80046a4 <HAL_ADC_AnalogWDGConfig+0x350>
  MODIFY_REG(*preg,
 800451c:	68d5      	ldr	r5, [r2, #12]
 800451e:	6888      	ldr	r0, [r1, #8]
 8004520:	4c5f      	ldr	r4, [pc, #380]	; (80046a0 <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004522:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004526:	402c      	ands	r4, r5
 8004528:	4320      	orrs	r0, r4
 800452a:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 800452e:	60d0      	str	r0, [r2, #12]
}
 8004530:	e7cd      	b.n	80044ce <HAL_ADC_AnalogWDGConfig+0x17a>
  __HAL_LOCK(hadc);
 8004532:	2002      	movs	r0, #2
}
 8004534:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004536:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800453a:	f44f 7680 	mov.w	r6, #256	; 0x100
 800453e:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004542:	4325      	orrs	r5, r4
 8004544:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8004548:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 800454c:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8004550:	4320      	orrs	r0, r4
 8004552:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004556:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004558:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 800455c:	6558      	str	r0, [r3, #84]	; 0x54
 800455e:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8004560:	7b09      	ldrb	r1, [r1, #12]
 8004562:	2901      	cmp	r1, #1
 8004564:	f000 808d 	beq.w	8004682 <HAL_ADC_AnalogWDGConfig+0x32e>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004568:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800456a:	2000      	movs	r0, #0
 800456c:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004570:	6051      	str	r1, [r2, #4]
}
 8004572:	e72f      	b.n	80043d4 <HAL_ADC_AnalogWDGConfig+0x80>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004574:	68d6      	ldr	r6, [r2, #12]
 8004576:	694d      	ldr	r5, [r1, #20]
 8004578:	f3c6 0682 	ubfx	r6, r6, #2, #3
 800457c:	0076      	lsls	r6, r6, #1
 800457e:	40b5      	lsls	r5, r6
 8004580:	e76d      	b.n	800445e <HAL_ADC_AnalogWDGConfig+0x10a>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004582:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004586:	690d      	ldr	r5, [r1, #16]
 8004588:	0040      	lsls	r0, r0, #1
 800458a:	fa05 f000 	lsl.w	r0, r5, r0
 800458e:	e753      	b.n	8004438 <HAL_ADC_AnalogWDGConfig+0xe4>
 8004590:	0840      	lsrs	r0, r0, #1
 8004592:	f000 0008 	and.w	r0, r0, #8
 8004596:	fa05 f000 	lsl.w	r0, r5, r0
 800459a:	e74d      	b.n	8004438 <HAL_ADC_AnalogWDGConfig+0xe4>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800459c:	0876      	lsrs	r6, r6, #1
 800459e:	f006 0608 	and.w	r6, r6, #8
 80045a2:	40b5      	lsls	r5, r6
 80045a4:	e75b      	b.n	800445e <HAL_ADC_AnalogWDGConfig+0x10a>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80045a6:	2d00      	cmp	r5, #0
 80045a8:	d064      	beq.n	8004674 <HAL_ADC_AnalogWDGConfig+0x320>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045aa:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80045ae:	2800      	cmp	r0, #0
 80045b0:	f000 809a 	beq.w	80046e8 <HAL_ADC_AnalogWDGConfig+0x394>
  return __builtin_clz(value);
 80045b4:	fab0 f080 	clz	r0, r0
 80045b8:	2501      	movs	r5, #1
 80045ba:	4085      	lsls	r5, r0
 80045bc:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 80045c0:	4328      	orrs	r0, r5
 80045c2:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 80045c6:	e723      	b.n	8004410 <HAL_ADC_AnalogWDGConfig+0xbc>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80045c8:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045ca:	2000      	movs	r0, #0
 80045cc:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80045d0:	6051      	str	r1, [r2, #4]
}
 80045d2:	e6ff      	b.n	80043d4 <HAL_ADC_AnalogWDGConfig+0x80>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d4:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80045d8:	2800      	cmp	r0, #0
 80045da:	d050      	beq.n	800467e <HAL_ADC_AnalogWDGConfig+0x32a>
  return __builtin_clz(value);
 80045dc:	fab0 f080 	clz	r0, r0
 80045e0:	2501      	movs	r5, #1
 80045e2:	4085      	lsls	r5, r0
 80045e4:	e70f      	b.n	8004406 <HAL_ADC_AnalogWDGConfig+0xb2>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80045e6:	f3c0 0082 	ubfx	r0, r0, #2, #3
 80045ea:	690d      	ldr	r5, [r1, #16]
 80045ec:	0040      	lsls	r0, r0, #1
 80045ee:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80045f0:	482a      	ldr	r0, [pc, #168]	; (800469c <HAL_ADC_AnalogWDGConfig+0x348>)
 80045f2:	6800      	ldr	r0, [r0, #0]
 80045f4:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 80045f8:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 80045fc:	68d0      	ldr	r0, [r2, #12]
 80045fe:	d00a      	beq.n	8004616 <HAL_ADC_AnalogWDGConfig+0x2c2>
 8004600:	f010 0f10 	tst.w	r0, #16
 8004604:	694c      	ldr	r4, [r1, #20]
 8004606:	68d0      	ldr	r0, [r2, #12]
 8004608:	d12e      	bne.n	8004668 <HAL_ADC_AnalogWDGConfig+0x314>
 800460a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800460e:	0040      	lsls	r0, r0, #1
 8004610:	fa04 f000 	lsl.w	r0, r4, r0
 8004614:	e005      	b.n	8004622 <HAL_ADC_AnalogWDGConfig+0x2ce>
 8004616:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800461a:	694c      	ldr	r4, [r1, #20]
 800461c:	0040      	lsls	r0, r0, #1
 800461e:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8004622:	6a14      	ldr	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004624:	2680      	movs	r6, #128	; 0x80
 8004626:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 800462a:	4304      	orrs	r4, r0
 800462c:	6214      	str	r4, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 800462e:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8004630:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8004634:	4328      	orrs	r0, r5
 8004636:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004638:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800463a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800463e:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004640:	2000      	movs	r0, #0
 8004642:	6016      	str	r6, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8004644:	7b09      	ldrb	r1, [r1, #12]
 8004646:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004648:	6851      	ldr	r1, [r2, #4]
 800464a:	bf0c      	ite	eq
 800464c:	4331      	orreq	r1, r6
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800464e:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 8004652:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 800465a:	bcf0      	pop	{r4, r5, r6, r7}
 800465c:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800465e:	0840      	lsrs	r0, r0, #1
 8004660:	f000 0008 	and.w	r0, r0, #8
 8004664:	4085      	lsls	r5, r0
 8004666:	e7c3      	b.n	80045f0 <HAL_ADC_AnalogWDGConfig+0x29c>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004668:	0840      	lsrs	r0, r0, #1
 800466a:	f000 0008 	and.w	r0, r0, #8
 800466e:	fa04 f000 	lsl.w	r0, r4, r0
 8004672:	e7d6      	b.n	8004622 <HAL_ADC_AnalogWDGConfig+0x2ce>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004674:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004678:	2501      	movs	r5, #1
 800467a:	4085      	lsls	r5, r0
 800467c:	e79e      	b.n	80045bc <HAL_ADC_AnalogWDGConfig+0x268>
 800467e:	2501      	movs	r5, #1
 8004680:	e6c1      	b.n	8004406 <HAL_ADC_AnalogWDGConfig+0xb2>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004682:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004684:	2000      	movs	r0, #0
 8004686:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800468a:	6051      	str	r1, [r2, #4]
}
 800468c:	e6a2      	b.n	80043d4 <HAL_ADC_AnalogWDGConfig+0x80>
 800468e:	bf00      	nop
 8004690:	7dc00000 	.word	0x7dc00000
 8004694:	7dcfffff 	.word	0x7dcfffff
 8004698:	001fffff 	.word	0x001fffff
 800469c:	5c001000 	.word	0x5c001000
 80046a0:	823fffff 	.word	0x823fffff
  MODIFY_REG(*preg,
 80046a4:	68d4      	ldr	r4, [r2, #12]
 80046a6:	4811      	ldr	r0, [pc, #68]	; (80046ec <HAL_ADC_AnalogWDGConfig+0x398>)
 80046a8:	4020      	ands	r0, r4
 80046aa:	60d0      	str	r0, [r2, #12]
}
 80046ac:	e70f      	b.n	80044ce <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80046ae:	68d5      	ldr	r5, [r2, #12]
 80046b0:	6888      	ldr	r0, [r1, #8]
 80046b2:	4c0e      	ldr	r4, [pc, #56]	; (80046ec <HAL_ADC_AnalogWDGConfig+0x398>)
 80046b4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80046b8:	402c      	ands	r4, r5
 80046ba:	4320      	orrs	r0, r4
 80046bc:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80046c0:	60d0      	str	r0, [r2, #12]
}
 80046c2:	e704      	b.n	80044ce <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80046c4:	68d5      	ldr	r5, [r2, #12]
 80046c6:	6888      	ldr	r0, [r1, #8]
 80046c8:	4c08      	ldr	r4, [pc, #32]	; (80046ec <HAL_ADC_AnalogWDGConfig+0x398>)
 80046ca:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80046ce:	402c      	ands	r4, r5
 80046d0:	4320      	orrs	r0, r4
 80046d2:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 80046d6:	60d0      	str	r0, [r2, #12]
}
 80046d8:	e6f9      	b.n	80044ce <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 80046da:	68d4      	ldr	r4, [r2, #12]
 80046dc:	4803      	ldr	r0, [pc, #12]	; (80046ec <HAL_ADC_AnalogWDGConfig+0x398>)
 80046de:	4020      	ands	r0, r4
 80046e0:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 80046e4:	60d0      	str	r0, [r2, #12]
}
 80046e6:	e6f2      	b.n	80044ce <HAL_ADC_AnalogWDGConfig+0x17a>
 80046e8:	2501      	movs	r5, #1
 80046ea:	e767      	b.n	80045bc <HAL_ADC_AnalogWDGConfig+0x268>
 80046ec:	823fffff 	.word	0x823fffff

080046f0 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046f0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	07d1      	lsls	r1, r2, #31
 80046f6:	d501      	bpl.n	80046fc <ADC_Enable+0xc>
  return HAL_OK;
 80046f8:	2000      	movs	r0, #0
}
 80046fa:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80046fc:	6899      	ldr	r1, [r3, #8]
 80046fe:	4a21      	ldr	r2, [pc, #132]	; (8004784 <ADC_Enable+0x94>)
 8004700:	4211      	tst	r1, r2
{
 8004702:	b570      	push	{r4, r5, r6, lr}
 8004704:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004706:	d008      	beq.n	800471a <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004708:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 800470a:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800470c:	f043 0310 	orr.w	r3, r3, #16
 8004710:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004712:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004714:	4303      	orrs	r3, r0
 8004716:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8004718:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 800471a:	6899      	ldr	r1, [r3, #8]
 800471c:	4a1a      	ldr	r2, [pc, #104]	; (8004788 <ADC_Enable+0x98>)
 800471e:	400a      	ands	r2, r1
 8004720:	f042 0201 	orr.w	r2, r2, #1
 8004724:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8004726:	f7ff fa13 	bl	8003b50 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	4a17      	ldr	r2, [pc, #92]	; (800478c <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 800472e:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004730:	4293      	cmp	r3, r2
 8004732:	d01f      	beq.n	8004774 <ADC_Enable+0x84>
 8004734:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004738:	4293      	cmp	r3, r2
 800473a:	d01b      	beq.n	8004774 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800473c:	4a14      	ldr	r2, [pc, #80]	; (8004790 <ADC_Enable+0xa0>)
 800473e:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	07d6      	lsls	r6, r2, #31
 8004744:	d414      	bmi.n	8004770 <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 8004746:	4e10      	ldr	r6, [pc, #64]	; (8004788 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004748:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800474a:	07d0      	lsls	r0, r2, #31
 800474c:	d404      	bmi.n	8004758 <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	4032      	ands	r2, r6
 8004752:	f042 0201 	orr.w	r2, r2, #1
 8004756:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004758:	f7ff f9fa 	bl	8003b50 <HAL_GetTick>
 800475c:	1b43      	subs	r3, r0, r5
 800475e:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004760:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004762:	d902      	bls.n	800476a <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	07d1      	lsls	r1, r2, #31
 8004768:	d5ce      	bpl.n	8004708 <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	07d2      	lsls	r2, r2, #31
 800476e:	d5eb      	bpl.n	8004748 <ADC_Enable+0x58>
  return HAL_OK;
 8004770:	2000      	movs	r0, #0
}
 8004772:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004774:	4a07      	ldr	r2, [pc, #28]	; (8004794 <ADC_Enable+0xa4>)
 8004776:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004778:	06d2      	lsls	r2, r2, #27
 800477a:	d0e1      	beq.n	8004740 <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800477c:	4a06      	ldr	r2, [pc, #24]	; (8004798 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800477e:	4293      	cmp	r3, r2
 8004780:	d1de      	bne.n	8004740 <ADC_Enable+0x50>
 8004782:	e7f5      	b.n	8004770 <ADC_Enable+0x80>
 8004784:	8000003f 	.word	0x8000003f
 8004788:	7fffffc0 	.word	0x7fffffc0
 800478c:	40022000 	.word	0x40022000
 8004790:	58026300 	.word	0x58026300
 8004794:	40022300 	.word	0x40022300
 8004798:	40022100 	.word	0x40022100

0800479c <ADC_Disable>:
{
 800479c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800479e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80047a0:	689a      	ldr	r2, [r3, #8]
 80047a2:	0795      	lsls	r5, r2, #30
 80047a4:	d502      	bpl.n	80047ac <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80047a6:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 80047a8:	2000      	movs	r0, #0
}
 80047aa:	bd38      	pop	{r3, r4, r5, pc}
 80047ac:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80047ae:	07d4      	lsls	r4, r2, #31
 80047b0:	d529      	bpl.n	8004806 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80047b2:	689a      	ldr	r2, [r3, #8]
 80047b4:	4604      	mov	r4, r0
 80047b6:	f002 020d 	and.w	r2, r2, #13
 80047ba:	2a01      	cmp	r2, #1
 80047bc:	d008      	beq.n	80047d0 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047be:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 80047c0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047c2:	f043 0310 	orr.w	r3, r3, #16
 80047c6:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047ca:	4303      	orrs	r3, r0
 80047cc:	65a3      	str	r3, [r4, #88]	; 0x58
}
 80047ce:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80047d0:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80047d2:	2103      	movs	r1, #3
 80047d4:	4a0d      	ldr	r2, [pc, #52]	; (800480c <ADC_Disable+0x70>)
 80047d6:	4002      	ands	r2, r0
 80047d8:	f042 0202 	orr.w	r2, r2, #2
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80047e0:	f7ff f9b6 	bl	8003b50 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047e4:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80047e6:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	07d9      	lsls	r1, r3, #31
 80047ec:	d50b      	bpl.n	8004806 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047ee:	f7ff f9af 	bl	8003b50 <HAL_GetTick>
 80047f2:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047f4:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047f6:	2802      	cmp	r0, #2
 80047f8:	d902      	bls.n	8004800 <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047fa:	689a      	ldr	r2, [r3, #8]
 80047fc:	07d2      	lsls	r2, r2, #31
 80047fe:	d4de      	bmi.n	80047be <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	07db      	lsls	r3, r3, #31
 8004804:	d4f3      	bmi.n	80047ee <ADC_Disable+0x52>
  return HAL_OK;
 8004806:	2000      	movs	r0, #0
}
 8004808:	bd38      	pop	{r3, r4, r5, pc}
 800480a:	bf00      	nop
 800480c:	7fffffc0 	.word	0x7fffffc0

08004810 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004810:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004812:	4a5a      	ldr	r2, [pc, #360]	; (800497c <ADC_ConfigureBoostMode+0x16c>)
{
 8004814:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004816:	6803      	ldr	r3, [r0, #0]
 8004818:	4293      	cmp	r3, r2
 800481a:	d029      	beq.n	8004870 <ADC_ConfigureBoostMode+0x60>
 800481c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8004820:	4293      	cmp	r3, r2
 8004822:	d025      	beq.n	8004870 <ADC_ConfigureBoostMode+0x60>
 8004824:	4b56      	ldr	r3, [pc, #344]	; (8004980 <ADC_ConfigureBoostMode+0x170>)
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 800482c:	bf14      	ite	ne
 800482e:	2301      	movne	r3, #1
 8004830:	2300      	moveq	r3, #0
 8004832:	b333      	cbz	r3, 8004882 <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004834:	f003 fd28 	bl	8008288 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004838:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 800483a:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800483c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004840:	f000 808b 	beq.w	800495a <ADC_ConfigureBoostMode+0x14a>
 8004844:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004848:	d06f      	beq.n	800492a <ADC_ConfigureBoostMode+0x11a>
 800484a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800484e:	f000 8084 	beq.w	800495a <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004852:	f7ff f995 	bl	8003b80 <HAL_GetREVID>
 8004856:	f241 0303 	movw	r3, #4099	; 0x1003
 800485a:	4298      	cmp	r0, r3
 800485c:	d84e      	bhi.n	80048fc <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 800485e:	4b49      	ldr	r3, [pc, #292]	; (8004984 <ADC_ConfigureBoostMode+0x174>)
 8004860:	429d      	cmp	r5, r3
 8004862:	d92d      	bls.n	80048c0 <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004864:	6822      	ldr	r2, [r4, #0]
 8004866:	6893      	ldr	r3, [r2, #8]
 8004868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800486c:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800486e:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004870:	4b45      	ldr	r3, [pc, #276]	; (8004988 <ADC_ConfigureBoostMode+0x178>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8004878:	bf14      	ite	ne
 800487a:	2301      	movne	r3, #1
 800487c:	2300      	moveq	r3, #0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1d8      	bne.n	8004834 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004882:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004886:	f004 fe33 	bl	80094f0 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800488a:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800488c:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800488e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004892:	d06c      	beq.n	800496e <ADC_ConfigureBoostMode+0x15e>
 8004894:	d808      	bhi.n	80048a8 <ADC_ConfigureBoostMode+0x98>
 8004896:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800489a:	d050      	beq.n	800493e <ADC_ConfigureBoostMode+0x12e>
 800489c:	d916      	bls.n	80048cc <ADC_ConfigureBoostMode+0xbc>
 800489e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048a2:	d1d6      	bne.n	8004852 <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 80048a4:	0945      	lsrs	r5, r0, #5
        break;
 80048a6:	e7d4      	b.n	8004852 <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 80048a8:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80048ac:	d045      	beq.n	800493a <ADC_ConfigureBoostMode+0x12a>
 80048ae:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80048b2:	d1ce      	bne.n	8004852 <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80048b4:	f7ff f964 	bl	8003b80 <HAL_GetREVID>
 80048b8:	f241 0303 	movw	r3, #4099	; 0x1003
 80048bc:	4298      	cmp	r0, r3
 80048be:	d840      	bhi.n	8004942 <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80048c0:	6822      	ldr	r2, [r4, #0]
 80048c2:	6893      	ldr	r3, [r2, #8]
 80048c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048c8:	6093      	str	r3, [r2, #8]
}
 80048ca:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80048cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048d0:	d006      	beq.n	80048e0 <ADC_ConfigureBoostMode+0xd0>
 80048d2:	d90a      	bls.n	80048ea <ADC_ConfigureBoostMode+0xda>
 80048d4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80048d8:	d002      	beq.n	80048e0 <ADC_ConfigureBoostMode+0xd0>
 80048da:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80048de:	d1b8      	bne.n	8004852 <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80048e0:	0c9b      	lsrs	r3, r3, #18
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80048e8:	e7b3      	b.n	8004852 <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 80048ea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80048ee:	d0f7      	beq.n	80048e0 <ADC_ConfigureBoostMode+0xd0>
 80048f0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80048f4:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80048f8:	d0f2      	beq.n	80048e0 <ADC_ConfigureBoostMode+0xd0>
 80048fa:	e7aa      	b.n	8004852 <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 80048fc:	4b23      	ldr	r3, [pc, #140]	; (800498c <ADC_ConfigureBoostMode+0x17c>)
 80048fe:	429d      	cmp	r5, r3
 8004900:	d805      	bhi.n	800490e <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	6893      	ldr	r3, [r2, #8]
 8004906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800490a:	6093      	str	r3, [r2, #8]
}
 800490c:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 800490e:	4b20      	ldr	r3, [pc, #128]	; (8004990 <ADC_ConfigureBoostMode+0x180>)
 8004910:	429d      	cmp	r5, r3
 8004912:	d91a      	bls.n	800494a <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 8004914:	4b1f      	ldr	r3, [pc, #124]	; (8004994 <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004916:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8004918:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800491a:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 800491c:	d829      	bhi.n	8004972 <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800491e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004922:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004926:	6093      	str	r3, [r2, #8]
}
 8004928:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 800492a:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800492c:	f7ff f928 	bl	8003b80 <HAL_GetREVID>
 8004930:	f241 0303 	movw	r3, #4099	; 0x1003
 8004934:	4298      	cmp	r0, r3
 8004936:	d8e1      	bhi.n	80048fc <ADC_ConfigureBoostMode+0xec>
 8004938:	e791      	b.n	800485e <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 800493a:	09c5      	lsrs	r5, r0, #7
        break;
 800493c:	e789      	b.n	8004852 <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 800493e:	0905      	lsrs	r5, r0, #4
        break;
 8004940:	e787      	b.n	8004852 <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004942:	4b12      	ldr	r3, [pc, #72]	; (800498c <ADC_ConfigureBoostMode+0x17c>)
 8004944:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8004948:	d2db      	bcs.n	8004902 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800494a:	6822      	ldr	r2, [r4, #0]
 800494c:	6893      	ldr	r3, [r2, #8]
 800494e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004956:	6093      	str	r3, [r2, #8]
}
 8004958:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800495a:	0c1b      	lsrs	r3, r3, #16
 800495c:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004960:	f7ff f90e 	bl	8003b80 <HAL_GetREVID>
 8004964:	f241 0303 	movw	r3, #4099	; 0x1003
 8004968:	4298      	cmp	r0, r3
 800496a:	d8c7      	bhi.n	80048fc <ADC_ConfigureBoostMode+0xec>
 800496c:	e777      	b.n	800485e <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 800496e:	0985      	lsrs	r5, r0, #6
        break;
 8004970:	e76f      	b.n	8004852 <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004972:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004976:	6093      	str	r3, [r2, #8]
}
 8004978:	bd38      	pop	{r3, r4, r5, pc}
 800497a:	bf00      	nop
 800497c:	40022000 	.word	0x40022000
 8004980:	58026300 	.word	0x58026300
 8004984:	01312d00 	.word	0x01312d00
 8004988:	40022300 	.word	0x40022300
 800498c:	00bebc21 	.word	0x00bebc21
 8004990:	017d7841 	.word	0x017d7841
 8004994:	02faf081 	.word	0x02faf081

08004998 <HAL_ADC_Init>:
{
 8004998:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 800499a:	2300      	movs	r3, #0
{
 800499c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 800499e:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80049a0:	2800      	cmp	r0, #0
 80049a2:	f000 80d0 	beq.w	8004b46 <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80049a6:	6d45      	ldr	r5, [r0, #84]	; 0x54
 80049a8:	4604      	mov	r4, r0
 80049aa:	2d00      	cmp	r5, #0
 80049ac:	f000 80ba 	beq.w	8004b24 <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80049b0:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80049b2:	6893      	ldr	r3, [r2, #8]
 80049b4:	009d      	lsls	r5, r3, #2
 80049b6:	d503      	bpl.n	80049c0 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80049b8:	6891      	ldr	r1, [r2, #8]
 80049ba:	4b71      	ldr	r3, [pc, #452]	; (8004b80 <HAL_ADC_Init+0x1e8>)
 80049bc:	400b      	ands	r3, r1
 80049be:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80049c0:	6893      	ldr	r3, [r2, #8]
 80049c2:	00d8      	lsls	r0, r3, #3
 80049c4:	d416      	bmi.n	80049f4 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049c6:	4b6f      	ldr	r3, [pc, #444]	; (8004b84 <HAL_ADC_Init+0x1ec>)
 80049c8:	4d6f      	ldr	r5, [pc, #444]	; (8004b88 <HAL_ADC_Init+0x1f0>)
 80049ca:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80049cc:	6890      	ldr	r0, [r2, #8]
 80049ce:	099b      	lsrs	r3, r3, #6
 80049d0:	496e      	ldr	r1, [pc, #440]	; (8004b8c <HAL_ADC_Init+0x1f4>)
 80049d2:	fba5 5303 	umull	r5, r3, r5, r3
 80049d6:	4001      	ands	r1, r0
 80049d8:	099b      	lsrs	r3, r3, #6
 80049da:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80049de:	3301      	adds	r3, #1
 80049e0:	6091      	str	r1, [r2, #8]
 80049e2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80049e4:	9b01      	ldr	r3, [sp, #4]
 80049e6:	b12b      	cbz	r3, 80049f4 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 80049e8:	9b01      	ldr	r3, [sp, #4]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80049ee:	9b01      	ldr	r3, [sp, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1f9      	bne.n	80049e8 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80049f4:	6893      	ldr	r3, [r2, #8]
 80049f6:	00d9      	lsls	r1, r3, #3
 80049f8:	d424      	bmi.n	8004a44 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80049fc:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049fe:	f043 0310 	orr.w	r3, r3, #16
 8004a02:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a06:	432b      	orrs	r3, r5
 8004a08:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a0a:	6893      	ldr	r3, [r2, #8]
 8004a0c:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a12:	d11d      	bne.n	8004a50 <HAL_ADC_Init+0xb8>
 8004a14:	06db      	lsls	r3, r3, #27
 8004a16:	d41b      	bmi.n	8004a50 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8004a18:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a1a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004a1e:	f043 0302 	orr.w	r3, r3, #2
 8004a22:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a24:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a26:	07de      	lsls	r6, r3, #31
 8004a28:	d428      	bmi.n	8004a7c <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a2a:	4b59      	ldr	r3, [pc, #356]	; (8004b90 <HAL_ADC_Init+0x1f8>)
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d017      	beq.n	8004a60 <HAL_ADC_Init+0xc8>
 8004a30:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d013      	beq.n	8004a60 <HAL_ADC_Init+0xc8>
 8004a38:	4b56      	ldr	r3, [pc, #344]	; (8004b94 <HAL_ADC_Init+0x1fc>)
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	07d9      	lsls	r1, r3, #31
 8004a3e:	d41d      	bmi.n	8004a7c <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004a40:	4a55      	ldr	r2, [pc, #340]	; (8004b98 <HAL_ADC_Init+0x200>)
 8004a42:	e015      	b.n	8004a70 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a44:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a46:	2500      	movs	r5, #0
 8004a48:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004a4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004a4e:	d0e1      	beq.n	8004a14 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a50:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004a52:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a54:	f043 0310 	orr.w	r3, r3, #16
}
 8004a58:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a5a:	6563      	str	r3, [r4, #84]	; 0x54
}
 8004a5c:	b002      	add	sp, #8
 8004a5e:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a60:	4a4b      	ldr	r2, [pc, #300]	; (8004b90 <HAL_ADC_Init+0x1f8>)
 8004a62:	4b4e      	ldr	r3, [pc, #312]	; (8004b9c <HAL_ADC_Init+0x204>)
 8004a64:	6892      	ldr	r2, [r2, #8]
 8004a66:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	07d8      	lsls	r0, r3, #31
 8004a6c:	d406      	bmi.n	8004a7c <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004a6e:	4a4c      	ldr	r2, [pc, #304]	; (8004ba0 <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004a70:	6893      	ldr	r3, [r2, #8]
 8004a72:	6861      	ldr	r1, [r4, #4]
 8004a74:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004a78:	430b      	orrs	r3, r1
 8004a7a:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004a7c:	f7ff f880 	bl	8003b80 <HAL_GetREVID>
 8004a80:	f241 0303 	movw	r3, #4099	; 0x1003
 8004a84:	68a1      	ldr	r1, [r4, #8]
 8004a86:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004a88:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004a8a:	d851      	bhi.n	8004b30 <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004a8c:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004a8e:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004a90:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004a92:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 8004a96:	4302      	orrs	r2, r0
 8004a98:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d103      	bne.n	8004aa6 <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004a9e:	6a23      	ldr	r3, [r4, #32]
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004aa8:	b123      	cbz	r3, 8004ab4 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004aaa:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004aae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004ab0:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ab2:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	493b      	ldr	r1, [pc, #236]	; (8004ba4 <HAL_ADC_Init+0x20c>)
 8004ab8:	68d8      	ldr	r0, [r3, #12]
 8004aba:	4001      	ands	r1, r0
 8004abc:	430a      	orrs	r2, r1
 8004abe:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ac6:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ac8:	d11c      	bne.n	8004b04 <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004aca:	0712      	lsls	r2, r2, #28
 8004acc:	d41a      	bmi.n	8004b04 <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004ace:	68d9      	ldr	r1, [r3, #12]
 8004ad0:	4a35      	ldr	r2, [pc, #212]	; (8004ba8 <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ad2:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004ad4:	400a      	ands	r2, r1
 8004ad6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004ad8:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8004adc:	430a      	orrs	r2, r1
 8004ade:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8004ae0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8004ae4:	2a01      	cmp	r2, #1
 8004ae6:	d03a      	beq.n	8004b5e <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004ae8:	691a      	ldr	r2, [r3, #16]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004af0:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8004af2:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004af4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004af6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004afa:	430a      	orrs	r2, r1
 8004afc:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8004afe:	f7ff fe87 	bl	8004810 <ADC_ConfigureBoostMode>
 8004b02:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004b04:	68e2      	ldr	r2, [r4, #12]
 8004b06:	2a01      	cmp	r2, #1
 8004b08:	d021      	beq.n	8004b4e <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004b0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b0c:	f022 020f 	bic.w	r2, r2, #15
 8004b10:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b12:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8004b14:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004b16:	f023 0303 	bic.w	r3, r3, #3
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	6563      	str	r3, [r4, #84]	; 0x54
}
 8004b20:	b002      	add	sp, #8
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 8004b24:	f7fe fc3e 	bl	80033a4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8004b28:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8004b2a:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8004b2e:	e73f      	b.n	80049b0 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004b30:	2910      	cmp	r1, #16
 8004b32:	d1ab      	bne.n	8004a8c <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b34:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004b36:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004b38:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004b3a:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	f042 021c 	orr.w	r2, r2, #28
 8004b44:	e7a9      	b.n	8004a9a <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 8004b46:	2501      	movs	r5, #1
}
 8004b48:	4628      	mov	r0, r5
 8004b4a:	b002      	add	sp, #8
 8004b4c:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004b4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b50:	69a2      	ldr	r2, [r4, #24]
 8004b52:	f021 010f 	bic.w	r1, r1, #15
 8004b56:	3a01      	subs	r2, #1
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	631a      	str	r2, [r3, #48]	; 0x30
 8004b5c:	e7d9      	b.n	8004b12 <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004b5e:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 8004b62:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8004b64:	3901      	subs	r1, #1
 8004b66:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8004b68:	4332      	orrs	r2, r6
 8004b6a:	691e      	ldr	r6, [r3, #16]
 8004b6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004b70:	490e      	ldr	r1, [pc, #56]	; (8004bac <HAL_ADC_Init+0x214>)
 8004b72:	4302      	orrs	r2, r0
 8004b74:	4031      	ands	r1, r6
 8004b76:	430a      	orrs	r2, r1
 8004b78:	f042 0201 	orr.w	r2, r2, #1
 8004b7c:	611a      	str	r2, [r3, #16]
 8004b7e:	e7b7      	b.n	8004af0 <HAL_ADC_Init+0x158>
 8004b80:	5fffffc0 	.word	0x5fffffc0
 8004b84:	240001f4 	.word	0x240001f4
 8004b88:	053e2d63 	.word	0x053e2d63
 8004b8c:	6fffffc0 	.word	0x6fffffc0
 8004b90:	40022000 	.word	0x40022000
 8004b94:	58026000 	.word	0x58026000
 8004b98:	58026300 	.word	0x58026300
 8004b9c:	40022100 	.word	0x40022100
 8004ba0:	40022300 	.word	0x40022300
 8004ba4:	fff0c003 	.word	0xfff0c003
 8004ba8:	ffffbffc 	.word	0xffffbffc
 8004bac:	fc00f81e 	.word	0xfc00f81e

08004bb0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bb2:	460d      	mov	r5, r1
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bb4:	f890 1050 	ldrb.w	r1, [r0, #80]	; 0x50
{
 8004bb8:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004bba:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 8004bbc:	2901      	cmp	r1, #1
  __IO uint32_t wait_loop_index = 0UL;
 8004bbe:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 8004bc0:	d03e      	beq.n	8004c40 <HAL_ADCEx_Calibration_Start+0x90>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	4604      	mov	r4, r0
 8004bc6:	4617      	mov	r7, r2
 8004bc8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004bcc:	f7ff fde6 	bl	800479c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bd0:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (tmp_hal_status == HAL_OK)
 8004bd2:	b9e0      	cbnz	r0, 8004c0e <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8004bd4:	4e1c      	ldr	r6, [pc, #112]	; (8004c48 <HAL_ADCEx_Calibration_Start+0x98>)
  MODIFY_REG(ADCx->CR,
 8004bd6:	f007 4280 	and.w	r2, r7, #1073741824	; 0x40000000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004bda:	6821      	ldr	r1, [r4, #0]
 8004bdc:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
    ADC_STATE_CLR_SET(hadc->State,
 8004be0:	401e      	ands	r6, r3
 8004be2:	4b1a      	ldr	r3, [pc, #104]	; (8004c4c <HAL_ADCEx_Calibration_Start+0x9c>)

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004be4:	4f1a      	ldr	r7, [pc, #104]	; (8004c50 <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8004be6:	f046 0602 	orr.w	r6, r6, #2
 8004bea:	6566      	str	r6, [r4, #84]	; 0x54
 8004bec:	688e      	ldr	r6, [r1, #8]
 8004bee:	4033      	ands	r3, r6
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	432b      	orrs	r3, r5
 8004bf4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004bf8:	608b      	str	r3, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004bfa:	688b      	ldr	r3, [r1, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	db0e      	blt.n	8004c1e <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c00:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004c02:	f023 0303 	bic.w	r3, r3, #3
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	6563      	str	r3, [r4, #84]	; 0x54
 8004c0c:	e002      	b.n	8004c14 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c0e:	f043 0310 	orr.w	r3, r3, #16
 8004c12:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c14:	2300      	movs	r3, #0
 8004c16:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8004c1a:	b003      	add	sp, #12
 8004c1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 8004c1e:	9b01      	ldr	r3, [sp, #4]
 8004c20:	3301      	adds	r3, #1
 8004c22:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004c24:	9b01      	ldr	r3, [sp, #4]
 8004c26:	42bb      	cmp	r3, r7
 8004c28:	d3e7      	bcc.n	8004bfa <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8004c2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8004c2c:	2200      	movs	r2, #0
        return HAL_ERROR;
 8004c2e:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8004c30:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8004c34:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8004c38:	f043 0310 	orr.w	r3, r3, #16
 8004c3c:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 8004c3e:	e7ec      	b.n	8004c1a <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 8004c40:	2002      	movs	r0, #2
}
 8004c42:	b003      	add	sp, #12
 8004c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c46:	bf00      	nop
 8004c48:	ffffeefd 	.word	0xffffeefd
 8004c4c:	3ffeffc0 	.word	0x3ffeffc0
 8004c50:	25c3f800 	.word	0x25c3f800

08004c54 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004c54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c58:	f8d0 9000 	ldr.w	r9, [r0]
{
 8004c5c:	b09b      	sub	sp, #108	; 0x6c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c5e:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8004c62:	f015 0504 	ands.w	r5, r5, #4
 8004c66:	d116      	bne.n	8004c96 <HAL_ADCEx_MultiModeStart_DMA+0x42>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004c68:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8004c6c:	4604      	mov	r4, r0
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d011      	beq.n	8004c96 <HAL_ADCEx_MultiModeStart_DMA+0x42>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004c72:	4b2e      	ldr	r3, [pc, #184]	; (8004d2c <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
    __HAL_LOCK(hadc);
 8004c74:	2601      	movs	r6, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004c76:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004c78:	4599      	cmp	r9, r3
    __HAL_LOCK(hadc);
 8004c7a:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004c7e:	9517      	str	r5, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004c80:	d00d      	beq.n	8004c9e <HAL_ADCEx_MultiModeStart_DMA+0x4a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c82:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8004c84:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 8004c86:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c8a:	f043 0320 	orr.w	r3, r3, #32
 8004c8e:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8004c90:	b01b      	add	sp, #108	; 0x6c
 8004c92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8004c96:	2002      	movs	r0, #2
}
 8004c98:	b01b      	add	sp, #108	; 0x6c
 8004c9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c9e:	4d24      	ldr	r5, [pc, #144]	; (8004d30 <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
 8004ca0:	460f      	mov	r7, r1
 8004ca2:	4690      	mov	r8, r2
 8004ca4:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8004ca6:	f7ff fd23 	bl	80046f0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004caa:	b128      	cbz	r0, 8004cb8 <HAL_ADCEx_MultiModeStart_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8004cac:	2300      	movs	r3, #0
 8004cae:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004cb2:	b01b      	add	sp, #108	; 0x6c
 8004cb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8004cb8:	a801      	add	r0, sp, #4
 8004cba:	f7ff fd19 	bl	80046f0 <ADC_Enable>
 8004cbe:	4603      	mov	r3, r0
    if (tmp_hal_status == HAL_OK)
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d1f3      	bne.n	8004cac <HAL_ADCEx_MultiModeStart_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8004cc4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004cc6:	4a1b      	ldr	r2, [pc, #108]	; (8004d34 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004cc8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8004cca:	400a      	ands	r2, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ccc:	4e1a      	ldr	r6, [pc, #104]	; (8004d38 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004cce:	f8df c074 	ldr.w	ip, [pc, #116]	; 8004d44 <HAL_ADCEx_MultiModeStart_DMA+0xf0>
      ADC_STATE_CLR_SET(hadc->State,
 8004cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004cd6:	4919      	ldr	r1, [pc, #100]	; (8004d3c <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      ADC_STATE_CLR_SET(hadc->State,
 8004cd8:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8004cda:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004cdc:	63c6      	str	r6, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004cde:	6826      	ldr	r6, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ce0:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ce4:	454e      	cmp	r6, r9
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004ce6:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004ce8:	d01c      	beq.n	8004d24 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004cea:	42ae      	cmp	r6, r5
 8004cec:	d01a      	beq.n	8004d24 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004cee:	f8df c058 	ldr.w	ip, [pc, #88]	; 8004d48 <HAL_ADCEx_MultiModeStart_DMA+0xf4>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004cf2:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 8004cf4:	2500      	movs	r5, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004cf6:	4643      	mov	r3, r8
 8004cf8:	463a      	mov	r2, r7
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004cfa:	6031      	str	r1, [r6, #0]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004cfc:	f10c 010c 	add.w	r1, ip, #12
      __HAL_UNLOCK(hadc);
 8004d00:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004d04:	6875      	ldr	r5, [r6, #4]
 8004d06:	f045 0510 	orr.w	r5, r5, #16
 8004d0a:	6075      	str	r5, [r6, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004d0c:	f000 fe70 	bl	80059f0 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004d10:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8004d12:	4b0b      	ldr	r3, [pc, #44]	; (8004d40 <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8004d14:	6891      	ldr	r1, [r2, #8]
 8004d16:	400b      	ands	r3, r1
 8004d18:	f043 0304 	orr.w	r3, r3, #4
 8004d1c:	6093      	str	r3, [r2, #8]
}
 8004d1e:	b01b      	add	sp, #108	; 0x6c
 8004d20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d24:	f8df c024 	ldr.w	ip, [pc, #36]	; 8004d4c <HAL_ADCEx_MultiModeStart_DMA+0xf8>
 8004d28:	e7e3      	b.n	8004cf2 <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 8004d2a:	bf00      	nop
 8004d2c:	40022000 	.word	0x40022000
 8004d30:	40022100 	.word	0x40022100
 8004d34:	fffff0fe 	.word	0xfffff0fe
 8004d38:	08003e6d 	.word	0x08003e6d
 8004d3c:	08003ed9 	.word	0x08003ed9
 8004d40:	7fffffc0 	.word	0x7fffffc0
 8004d44:	08003be9 	.word	0x08003be9
 8004d48:	58026300 	.word	0x58026300
 8004d4c:	40022300 	.word	0x40022300

08004d50 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop

08004d54 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop

08004d58 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop

08004d5c <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop

08004d60 <HAL_ADCEx_EndOfSamplingCallback>:
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop

08004d64 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004d64:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d66:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8004d6a:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004d6c:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8004d6e:	2a01      	cmp	r2, #1
 8004d70:	d04d      	beq.n	8004e0e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8004d72:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d74:	4c2b      	ldr	r4, [pc, #172]	; (8004e24 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004d76:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004d78:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d7a:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8004d7c:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d7e:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8004d80:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004d84:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004d86:	d008      	beq.n	8004d9a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d88:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d8e:	f041 0120 	orr.w	r1, r1, #32
 8004d92:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004d94:	b01a      	add	sp, #104	; 0x68
 8004d96:	bcf0      	pop	{r4, r5, r6, r7}
 8004d98:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004d9a:	4c23      	ldr	r4, [pc, #140]	; (8004e28 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004d9c:	68a2      	ldr	r2, [r4, #8]
 8004d9e:	0752      	lsls	r2, r2, #29
 8004da0:	d50b      	bpl.n	8004dba <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004da2:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004da6:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004da8:	f042 0220 	orr.w	r2, r2, #32
 8004dac:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004db4:	b01a      	add	sp, #104	; 0x68
 8004db6:	bcf0      	pop	{r4, r5, r6, r7}
 8004db8:	4770      	bx	lr
 8004dba:	68a8      	ldr	r0, [r5, #8]
 8004dbc:	f010 0004 	ands.w	r0, r0, #4
 8004dc0:	d1f0      	bne.n	8004da4 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004dc2:	b1c6      	cbz	r6, 8004df6 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004dc4:	f8df c068 	ldr.w	ip, [pc, #104]	; 8004e30 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8004dc8:	684f      	ldr	r7, [r1, #4]
 8004dca:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8004dce:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004dd2:	433a      	orrs	r2, r7
 8004dd4:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004dd8:	68ad      	ldr	r5, [r5, #8]
 8004dda:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ddc:	432a      	orrs	r2, r5
 8004dde:	07d4      	lsls	r4, r2, #31
 8004de0:	d413      	bmi.n	8004e0a <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 8004de2:	688a      	ldr	r2, [r1, #8]
 8004de4:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8004de8:	4910      	ldr	r1, [pc, #64]	; (8004e2c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004dea:	4316      	orrs	r6, r2
 8004dec:	4021      	ands	r1, r4
 8004dee:	430e      	orrs	r6, r1
 8004df0:	f8cc 6008 	str.w	r6, [ip, #8]
 8004df4:	e7db      	b.n	8004dae <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004df6:	490e      	ldr	r1, [pc, #56]	; (8004e30 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8004df8:	688a      	ldr	r2, [r1, #8]
 8004dfa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004dfe:	608a      	str	r2, [r1, #8]
 8004e00:	68a8      	ldr	r0, [r5, #8]
 8004e02:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e04:	4302      	orrs	r2, r0
 8004e06:	07d0      	lsls	r0, r2, #31
 8004e08:	d505      	bpl.n	8004e16 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e0a:	2000      	movs	r0, #0
 8004e0c:	e7cf      	b.n	8004dae <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8004e0e:	2002      	movs	r0, #2
}
 8004e10:	b01a      	add	sp, #104	; 0x68
 8004e12:	bcf0      	pop	{r4, r5, r6, r7}
 8004e14:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004e16:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e18:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004e1a:	4a04      	ldr	r2, [pc, #16]	; (8004e2c <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004e1c:	4022      	ands	r2, r4
 8004e1e:	608a      	str	r2, [r1, #8]
 8004e20:	e7c5      	b.n	8004dae <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 8004e22:	bf00      	nop
 8004e24:	40022000 	.word	0x40022000
 8004e28:	40022100 	.word	0x40022100
 8004e2c:	fffff0e0 	.word	0xfffff0e0
 8004e30:	40022300 	.word	0x40022300

08004e34 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e34:	4907      	ldr	r1, [pc, #28]	; (8004e54 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e36:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8004e38:	4b07      	ldr	r3, [pc, #28]	; (8004e58 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e3a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e3c:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e40:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004e42:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004e46:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004e48:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e4c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8004e4e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8004e50:	60cb      	str	r3, [r1, #12]
 8004e52:	4770      	bx	lr
 8004e54:	e000ed00 	.word	0xe000ed00
 8004e58:	05fa0000 	.word	0x05fa0000

08004e5c <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e5c:	4b19      	ldr	r3, [pc, #100]	; (8004ec4 <HAL_NVIC_SetPriority+0x68>)
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e64:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e66:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e6a:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e6c:	2d04      	cmp	r5, #4
 8004e6e:	bf28      	it	cs
 8004e70:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e72:	2c06      	cmp	r4, #6
 8004e74:	d919      	bls.n	8004eaa <HAL_NVIC_SetPriority+0x4e>
 8004e76:	3b03      	subs	r3, #3
 8004e78:	f04f 34ff 	mov.w	r4, #4294967295
 8004e7c:	409c      	lsls	r4, r3
 8004e7e:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e82:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8004e86:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e88:	fa04 f405 	lsl.w	r4, r4, r5
 8004e8c:	ea21 0104 	bic.w	r1, r1, r4
 8004e90:	fa01 f103 	lsl.w	r1, r1, r3
 8004e94:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004e98:	db0a      	blt.n	8004eb0 <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e9a:	0109      	lsls	r1, r1, #4
 8004e9c:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <HAL_NVIC_SetPriority+0x6c>)
 8004e9e:	b2c9      	uxtb	r1, r1
 8004ea0:	4403      	add	r3, r0
 8004ea2:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004ea6:	bc30      	pop	{r4, r5}
 8004ea8:	4770      	bx	lr
 8004eaa:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004eac:	4613      	mov	r3, r2
 8004eae:	e7e8      	b.n	8004e82 <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eb0:	f000 000f 	and.w	r0, r0, #15
 8004eb4:	0109      	lsls	r1, r1, #4
 8004eb6:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <HAL_NVIC_SetPriority+0x70>)
 8004eb8:	b2c9      	uxtb	r1, r1
 8004eba:	4403      	add	r3, r0
 8004ebc:	7619      	strb	r1, [r3, #24]
 8004ebe:	bc30      	pop	{r4, r5}
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	e000ed00 	.word	0xe000ed00
 8004ec8:	e000e100 	.word	0xe000e100
 8004ecc:	e000ecfc 	.word	0xe000ecfc

08004ed0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	db07      	blt.n	8004ee4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	f000 011f 	and.w	r1, r0, #31
 8004eda:	4a03      	ldr	r2, [pc, #12]	; (8004ee8 <HAL_NVIC_EnableIRQ+0x18>)
 8004edc:	0940      	lsrs	r0, r0, #5
 8004ede:	408b      	lsls	r3, r1
 8004ee0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	e000e100 	.word	0xe000e100

08004eec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004eec:	3801      	subs	r0, #1
 8004eee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004ef2:	d20d      	bcs.n	8004f10 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ef4:	4b07      	ldr	r3, [pc, #28]	; (8004f14 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ef6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ef8:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004efa:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004efc:	25f0      	movs	r5, #240	; 0xf0
 8004efe:	4c06      	ldr	r4, [pc, #24]	; (8004f18 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f00:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f02:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f04:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f0a:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8004f0c:	bc30      	pop	{r4, r5}
 8004f0e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004f10:	2001      	movs	r0, #1
 8004f12:	4770      	bx	lr
 8004f14:	e000e010 	.word	0xe000e010
 8004f18:	e000ed00 	.word	0xe000ed00

08004f1c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004f1c:	b188      	cbz	r0, 8004f42 <HAL_DAC_Init+0x26>
{
 8004f1e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004f20:	7903      	ldrb	r3, [r0, #4]
 8004f22:	4604      	mov	r4, r0
 8004f24:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f28:	b13b      	cbz	r3, 8004f3a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f2a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f2c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f2e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f30:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8004f32:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f34:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004f36:	7122      	strb	r2, [r4, #4]
}
 8004f38:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004f3a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004f3c:	f7fe fae4 	bl	8003508 <HAL_DAC_MspInit>
 8004f40:	e7f3      	b.n	8004f2a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004f42:	2001      	movs	r0, #1
}
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop

08004f48 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004f48:	7942      	ldrb	r2, [r0, #5]
 8004f4a:	2a01      	cmp	r2, #1
 8004f4c:	d026      	beq.n	8004f9c <HAL_DAC_Start+0x54>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f4e:	4603      	mov	r3, r0

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f50:	2201      	movs	r2, #1
 8004f52:	6800      	ldr	r0, [r0, #0]
{
 8004f54:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f56:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f58:	f001 0510 	and.w	r5, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f5c:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8004f5e:	40aa      	lsls	r2, r5
 8004f60:	6806      	ldr	r6, [r0, #0]
 8004f62:	4332      	orrs	r2, r6
 8004f64:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004f66:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8004f68:	b971      	cbnz	r1, 8004f88 <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004f6a:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8004f6e:	42a2      	cmp	r2, r4
 8004f70:	d103      	bne.n	8004f7a <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004f72:	6842      	ldr	r2, [r0, #4]
 8004f74:	f042 0201 	orr.w	r2, r2, #1
 8004f78:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004f7a:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8004f7c:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8004f7e:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8004f80:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8004f82:	715a      	strb	r2, [r3, #5]
}
 8004f84:	bc70      	pop	{r4, r5, r6}
 8004f86:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004f88:	40ac      	lsls	r4, r5
 8004f8a:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8004f8e:	42a2      	cmp	r2, r4
 8004f90:	d1f3      	bne.n	8004f7a <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004f92:	6842      	ldr	r2, [r0, #4]
 8004f94:	f042 0202 	orr.w	r2, r2, #2
 8004f98:	6042      	str	r2, [r0, #4]
 8004f9a:	e7ee      	b.n	8004f7a <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 8004f9c:	2002      	movs	r0, #2
}
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fa2:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004fa4:	7940      	ldrb	r0, [r0, #5]
{
 8004fa6:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdac);
 8004fa8:	2801      	cmp	r0, #1
 8004faa:	d057      	beq.n	800505c <HAL_DAC_Start_DMA+0xbc>
 8004fac:	460d      	mov	r5, r1
 8004fae:	2001      	movs	r0, #1
 8004fb0:	4611      	mov	r1, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fb2:	2202      	movs	r2, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fb4:	6827      	ldr	r7, [r4, #0]
  __HAL_LOCK(hdac);
 8004fb6:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004fb8:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8004fba:	bb4d      	cbnz	r5, 8005010 <HAL_DAC_Start_DMA+0x70>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fbc:	683a      	ldr	r2, [r7, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004fbe:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004fc0:	68a0      	ldr	r0, [r4, #8]
 8004fc2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80050a8 <HAL_DAC_Start_DMA+0x108>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fc6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004fca:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 80050ac <HAL_DAC_Start_DMA+0x10c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004fce:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004fd2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80050b0 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004fd6:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004fda:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004fde:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8004fe0:	d044      	beq.n	800506c <HAL_DAC_Start_DMA+0xcc>
 8004fe2:	2e08      	cmp	r6, #8
 8004fe4:	d03f      	beq.n	8005066 <HAL_DAC_Start_DMA+0xc6>
 8004fe6:	2e00      	cmp	r6, #0
 8004fe8:	d03a      	beq.n	8005060 <HAL_DAC_Start_DMA+0xc0>
 8004fea:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004fec:	683e      	ldr	r6, [r7, #0]
 8004fee:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8004ff2:	603e      	str	r6, [r7, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004ff4:	f000 fcfc 	bl	80059f0 <HAL_DMA_Start_IT>
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8004ffc:	bb48      	cbnz	r0, 8005052 <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004ffe:	6823      	ldr	r3, [r4, #0]
 8005000:	f005 0110 	and.w	r1, r5, #16
 8005004:	2501      	movs	r5, #1
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	408d      	lsls	r5, r1
 800500a:	4315      	orrs	r5, r2
 800500c:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 800500e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005010:	683a      	ldr	r2, [r7, #0]
    switch (Alignment)
 8005012:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005014:	68e0      	ldr	r0, [r4, #12]
 8005016:	f8df c09c 	ldr.w	ip, [pc, #156]	; 80050b4 <HAL_DAC_Start_DMA+0x114>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800501a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800501e:	f8df e098 	ldr.w	lr, [pc, #152]	; 80050b8 <HAL_DAC_Start_DMA+0x118>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8005022:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8005026:	f8df c094 	ldr.w	ip, [pc, #148]	; 80050bc <HAL_DAC_Start_DMA+0x11c>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800502a:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800502e:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005032:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8005034:	d02f      	beq.n	8005096 <HAL_DAC_Start_DMA+0xf6>
 8005036:	2e08      	cmp	r6, #8
 8005038:	d024      	beq.n	8005084 <HAL_DAC_Start_DMA+0xe4>
 800503a:	b1d6      	cbz	r6, 8005072 <HAL_DAC_Start_DMA+0xd2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800503c:	683e      	ldr	r6, [r7, #0]
    switch (Alignment)
 800503e:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005040:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8005044:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005046:	f000 fcd3 	bl	80059f0 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 800504a:	2300      	movs	r3, #0
 800504c:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 800504e:	2800      	cmp	r0, #0
 8005050:	d0d5      	beq.n	8004ffe <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005052:	6923      	ldr	r3, [r4, #16]
 8005054:	f043 0304 	orr.w	r3, r3, #4
 8005058:	6123      	str	r3, [r4, #16]
}
 800505a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 800505c:	2002      	movs	r0, #2
}
 800505e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005060:	f107 0208 	add.w	r2, r7, #8
        break;
 8005064:	e7c2      	b.n	8004fec <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005066:	f107 0210 	add.w	r2, r7, #16
        break;
 800506a:	e7bf      	b.n	8004fec <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800506c:	f107 020c 	add.w	r2, r7, #12
        break;
 8005070:	e7bc      	b.n	8004fec <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005072:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005074:	f107 0214 	add.w	r2, r7, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005078:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800507c:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800507e:	f000 fcb7 	bl	80059f0 <HAL_DMA_Start_IT>
 8005082:	e7e2      	b.n	800504a <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005084:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005086:	f107 021c 	add.w	r2, r7, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800508a:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800508e:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005090:	f000 fcae 	bl	80059f0 <HAL_DMA_Start_IT>
 8005094:	e7d9      	b.n	800504a <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005096:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005098:	f107 0218 	add.w	r2, r7, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800509c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80050a0:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80050a2:	f000 fca5 	bl	80059f0 <HAL_DMA_Start_IT>
 80050a6:	e7d0      	b.n	800504a <HAL_DAC_Start_DMA+0xaa>
 80050a8:	080050f1 	.word	0x080050f1
 80050ac:	08005101 	.word	0x08005101
 80050b0:	08005111 	.word	0x08005111
 80050b4:	080052ed 	.word	0x080052ed
 80050b8:	08005301 	.word	0x08005301
 80050bc:	08005311 	.word	0x08005311

080050c0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80050c0:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80050c2:	6800      	ldr	r0, [r0, #0]
{
 80050c4:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0;
 80050c6:	2400      	movs	r4, #0
 80050c8:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 80050ca:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 80050cc:	b951      	cbnz	r1, 80050e4 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80050ce:	9901      	ldr	r1, [sp, #4]
 80050d0:	3108      	adds	r1, #8
 80050d2:	440a      	add	r2, r1
 80050d4:	9201      	str	r2, [sp, #4]
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80050d6:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 80050d8:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80050da:	6013      	str	r3, [r2, #0]
}
 80050dc:	b003      	add	sp, #12
 80050de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050e2:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80050e4:	9901      	ldr	r1, [sp, #4]
 80050e6:	3114      	adds	r1, #20
 80050e8:	440a      	add	r2, r1
 80050ea:	9201      	str	r2, [sp, #4]
 80050ec:	e7f3      	b.n	80050d6 <HAL_DAC_SetValue+0x16>
 80050ee:	bf00      	nop

080050f0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80050f0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050f2:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80050f4:	4620      	mov	r0, r4
 80050f6:	f7fc ff75 	bl	8001fe4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80050fa:	2301      	movs	r3, #1
 80050fc:	7123      	strb	r3, [r4, #4]
}
 80050fe:	bd10      	pop	{r4, pc}

08005100 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005100:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005102:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005104:	f7fc ff80 	bl	8002008 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005108:	bd08      	pop	{r3, pc}
 800510a:	bf00      	nop

0800510c <HAL_DAC_ErrorCallbackCh1>:
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop

08005110 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005110:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005112:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005114:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005116:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005118:	f043 0304 	orr.w	r3, r3, #4
 800511c:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 800511e:	f7ff fff5 	bl	800510c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005122:	2301      	movs	r3, #1
 8005124:	7123      	strb	r3, [r4, #4]
}
 8005126:	bd10      	pop	{r4, pc}

08005128 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop

0800512c <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800512c:	6803      	ldr	r3, [r0, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	0491      	lsls	r1, r2, #18
{
 8005132:	b510      	push	{r4, lr}
 8005134:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005136:	d502      	bpl.n	800513e <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005138:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800513a:	0492      	lsls	r2, r2, #18
 800513c:	d418      	bmi.n	8005170 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	0091      	lsls	r1, r2, #2
 8005142:	d502      	bpl.n	800514a <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005144:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005146:	0092      	lsls	r2, r2, #2
 8005148:	d400      	bmi.n	800514c <HAL_DAC_IRQHandler+0x20>
}
 800514a:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 800514c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800514e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005152:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8005154:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005156:	6922      	ldr	r2, [r4, #16]
 8005158:	f042 0202 	orr.w	r2, r2, #2
 800515c:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800515e:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8005166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800516a:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800516c:	f000 b8dc 	b.w	8005328 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8005170:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005172:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8005176:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005178:	6902      	ldr	r2, [r0, #16]
 800517a:	f042 0201 	orr.w	r2, r2, #1
 800517e:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005180:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005188:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800518a:	f7ff ffcd 	bl	8005128 <HAL_DAC_DMAUnderrunCallbackCh1>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	e7d5      	b.n	800513e <HAL_DAC_IRQHandler+0x12>
 8005192:	bf00      	nop

08005194 <HAL_DAC_ConfigChannel>:
{
 8005194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8005198:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800519a:	680f      	ldr	r7, [r1, #0]
  __HAL_LOCK(hdac);
 800519c:	2b01      	cmp	r3, #1
 800519e:	f000 8095 	beq.w	80052cc <HAL_DAC_ConfigChannel+0x138>
 80051a2:	4615      	mov	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 80051a4:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 80051a6:	2201      	movs	r2, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80051a8:	2f04      	cmp	r7, #4
 80051aa:	4606      	mov	r6, r0
 80051ac:	460c      	mov	r4, r1
  __HAL_LOCK(hdac);
 80051ae:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80051b0:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80051b2:	d04a      	beq.n	800524a <HAL_DAC_ConfigChannel+0xb6>
 80051b4:	f005 0210 	and.w	r2, r5, #16
 80051b8:	6801      	ldr	r1, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80051ba:	6923      	ldr	r3, [r4, #16]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d108      	bne.n	80051d2 <HAL_DAC_ConfigChannel+0x3e>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80051c0:	251f      	movs	r5, #31
    tmpreg1 = hdac->Instance->CCR;
 80051c2:	6b88      	ldr	r0, [r1, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051c4:	6963      	ldr	r3, [r4, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80051c6:	4095      	lsls	r5, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051c8:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80051ca:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051ce:	4303      	orrs	r3, r0
    hdac->Instance->CCR = tmpreg1;
 80051d0:	638b      	str	r3, [r1, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80051d2:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80051d4:	68e5      	ldr	r5, [r4, #12]
  tmpreg1 = hdac->Instance->MCR;
 80051d6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80051d8:	4090      	lsls	r0, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80051da:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80051dc:	ea23 0000 	bic.w	r0, r3, r0
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80051e0:	d02e      	beq.n	8005240 <HAL_DAC_ConfigChannel+0xac>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80051e2:	2d02      	cmp	r5, #2
 80051e4:	68a5      	ldr	r5, [r4, #8]
 80051e6:	d02e      	beq.n	8005246 <HAL_DAC_ConfigChannel+0xb2>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80051e8:	fab5 f385 	clz	r3, r5
 80051ec:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80051ee:	432b      	orrs	r3, r5
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80051f0:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051f4:	6865      	ldr	r5, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80051f6:	f640 74fe 	movw	r4, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80051fa:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80051fc:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005200:	fa04 f702 	lsl.w	r7, r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005204:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005206:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005208:	24c0      	movs	r4, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 800520a:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 800520e:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005212:	4303      	orrs	r3, r0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005214:	4094      	lsls	r4, r2
  return HAL_OK;
 8005216:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 8005218:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800521a:	680b      	ldr	r3, [r1, #0]
 800521c:	ea23 0308 	bic.w	r3, r3, r8
 8005220:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 8005222:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005224:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005228:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 800522a:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800522c:	680a      	ldr	r2, [r1, #0]
 800522e:	ea22 0204 	bic.w	r2, r2, r4
 8005232:	600a      	str	r2, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8005234:	f886 e004 	strb.w	lr, [r6, #4]
  __HAL_UNLOCK(hdac);
 8005238:	f886 c005 	strb.w	ip, [r6, #5]
}
 800523c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005240:	68a5      	ldr	r5, [r4, #8]
    connectOnChip = 0x00000000UL;
 8005242:	2300      	movs	r3, #0
 8005244:	e7d3      	b.n	80051ee <HAL_DAC_ConfigChannel+0x5a>
    connectOnChip = DAC_MCR_MODE1_0;
 8005246:	2301      	movs	r3, #1
 8005248:	e7d1      	b.n	80051ee <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 800524a:	f7fe fc81 	bl	8003b50 <HAL_GetTick>
 800524e:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8005250:	b9c5      	cbnz	r5, 8005284 <HAL_DAC_ConfigChannel+0xf0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005252:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80052e4 <HAL_DAC_ConfigChannel+0x150>
 8005256:	e004      	b.n	8005262 <HAL_DAC_ConfigChannel+0xce>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005258:	f7fe fc7a 	bl	8003b50 <HAL_GetTick>
 800525c:	1bc3      	subs	r3, r0, r7
 800525e:	2b01      	cmp	r3, #1
 8005260:	d837      	bhi.n	80052d2 <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005262:	6833      	ldr	r3, [r6, #0]
 8005264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005266:	ea13 0f08 	tst.w	r3, r8
 800526a:	d1f5      	bne.n	8005258 <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 800526c:	2001      	movs	r0, #1
 800526e:	f7fe fc75 	bl	8003b5c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005272:	6831      	ldr	r1, [r6, #0]
 8005274:	69a3      	ldr	r3, [r4, #24]
 8005276:	640b      	str	r3, [r1, #64]	; 0x40
 8005278:	e00e      	b.n	8005298 <HAL_DAC_ConfigChannel+0x104>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800527a:	f7fe fc69 	bl	8003b50 <HAL_GetTick>
 800527e:	1bc3      	subs	r3, r0, r7
 8005280:	2b01      	cmp	r3, #1
 8005282:	d826      	bhi.n	80052d2 <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005284:	6833      	ldr	r3, [r6, #0]
 8005286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005288:	2b00      	cmp	r3, #0
 800528a:	dbf6      	blt.n	800527a <HAL_DAC_ConfigChannel+0xe6>
      HAL_Delay(1U);
 800528c:	2001      	movs	r0, #1
 800528e:	f7fe fc65 	bl	8003b5c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005292:	6831      	ldr	r1, [r6, #0]
 8005294:	69a3      	ldr	r3, [r4, #24]
 8005296:	644b      	str	r3, [r1, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005298:	f005 0210 	and.w	r2, r5, #16
 800529c:	f240 3cff 	movw	ip, #1023	; 0x3ff
 80052a0:	6c88      	ldr	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80052a2:	23ff      	movs	r3, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80052a4:	69e7      	ldr	r7, [r4, #28]
 80052a6:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80052aa:	fa03 f502 	lsl.w	r5, r3, r2
 80052ae:	6a23      	ldr	r3, [r4, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80052b0:	4097      	lsls	r7, r2
 80052b2:	ea20 000c 	bic.w	r0, r0, ip
 80052b6:	4338      	orrs	r0, r7
 80052b8:	6827      	ldr	r7, [r4, #0]
 80052ba:	6488      	str	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80052bc:	fa03 f002 	lsl.w	r0, r3, r2
 80052c0:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80052c2:	ea23 0305 	bic.w	r3, r3, r5
 80052c6:	4303      	orrs	r3, r0
 80052c8:	64cb      	str	r3, [r1, #76]	; 0x4c
 80052ca:	e776      	b.n	80051ba <HAL_DAC_ConfigChannel+0x26>
  __HAL_LOCK(hdac);
 80052cc:	2002      	movs	r0, #2
}
 80052ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052d2:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80052d4:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052d6:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 80052da:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052dc:	6133      	str	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80052de:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 80052e0:	e7ac      	b.n	800523c <HAL_DAC_ConfigChannel+0xa8>
 80052e2:	bf00      	nop
 80052e4:	20008000 	.word	0x20008000

080052e8 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop

080052ec <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80052ec:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052ee:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80052f0:	4620      	mov	r0, r4
 80052f2:	f7ff fff9 	bl	80052e8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80052f6:	2301      	movs	r3, #1
 80052f8:	7123      	strb	r3, [r4, #4]
}
 80052fa:	bd10      	pop	{r4, pc}

080052fc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop

08005300 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005300:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8005302:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005304:	f7ff fffa 	bl	80052fc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005308:	bd08      	pop	{r3, pc}
 800530a:	bf00      	nop

0800530c <HAL_DACEx_ErrorCallbackCh2>:
 800530c:	4770      	bx	lr
 800530e:	bf00      	nop

08005310 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005310:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005312:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005314:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005316:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005318:	f043 0304 	orr.w	r3, r3, #4
 800531c:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800531e:	f7ff fff5 	bl	800530c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005322:	2301      	movs	r3, #1
 8005324:	7123      	strb	r3, [r4, #4]
}
 8005326:	bd10      	pop	{r4, pc}

08005328 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop

0800532c <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800532c:	6802      	ldr	r2, [r0, #0]
 800532e:	4b35      	ldr	r3, [pc, #212]	; (8005404 <DMA_CalcBaseAndBitshift+0xd8>)
 8005330:	4935      	ldr	r1, [pc, #212]	; (8005408 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8005332:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005334:	4c35      	ldr	r4, [pc, #212]	; (800540c <DMA_CalcBaseAndBitshift+0xe0>)
 8005336:	4d36      	ldr	r5, [pc, #216]	; (8005410 <DMA_CalcBaseAndBitshift+0xe4>)
 8005338:	42a2      	cmp	r2, r4
 800533a:	bf18      	it	ne
 800533c:	429a      	cmpne	r2, r3
 800533e:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	428a      	cmp	r2, r1
 800534a:	bf08      	it	eq
 800534c:	f043 0301 	orreq.w	r3, r3, #1
 8005350:	3148      	adds	r1, #72	; 0x48
 8005352:	42aa      	cmp	r2, r5
 8005354:	bf08      	it	eq
 8005356:	f043 0301 	orreq.w	r3, r3, #1
 800535a:	3548      	adds	r5, #72	; 0x48
 800535c:	42a2      	cmp	r2, r4
 800535e:	bf08      	it	eq
 8005360:	f043 0301 	orreq.w	r3, r3, #1
 8005364:	3448      	adds	r4, #72	; 0x48
 8005366:	428a      	cmp	r2, r1
 8005368:	bf08      	it	eq
 800536a:	f043 0301 	orreq.w	r3, r3, #1
 800536e:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005372:	42aa      	cmp	r2, r5
 8005374:	bf08      	it	eq
 8005376:	f043 0301 	orreq.w	r3, r3, #1
 800537a:	f505 7562 	add.w	r5, r5, #904	; 0x388
 800537e:	42a2      	cmp	r2, r4
 8005380:	bf08      	it	eq
 8005382:	f043 0301 	orreq.w	r3, r3, #1
 8005386:	f504 7462 	add.w	r4, r4, #904	; 0x388
 800538a:	428a      	cmp	r2, r1
 800538c:	bf08      	it	eq
 800538e:	f043 0301 	orreq.w	r3, r3, #1
 8005392:	3148      	adds	r1, #72	; 0x48
 8005394:	42aa      	cmp	r2, r5
 8005396:	bf08      	it	eq
 8005398:	f043 0301 	orreq.w	r3, r3, #1
 800539c:	3548      	adds	r5, #72	; 0x48
 800539e:	42a2      	cmp	r2, r4
 80053a0:	bf08      	it	eq
 80053a2:	f043 0301 	orreq.w	r3, r3, #1
 80053a6:	3448      	adds	r4, #72	; 0x48
 80053a8:	428a      	cmp	r2, r1
 80053aa:	bf08      	it	eq
 80053ac:	f043 0301 	orreq.w	r3, r3, #1
 80053b0:	3148      	adds	r1, #72	; 0x48
 80053b2:	42aa      	cmp	r2, r5
 80053b4:	bf08      	it	eq
 80053b6:	f043 0301 	orreq.w	r3, r3, #1
 80053ba:	42a2      	cmp	r2, r4
 80053bc:	bf08      	it	eq
 80053be:	f043 0301 	orreq.w	r3, r3, #1
 80053c2:	428a      	cmp	r2, r1
 80053c4:	bf08      	it	eq
 80053c6:	f043 0301 	orreq.w	r3, r3, #1
 80053ca:	b913      	cbnz	r3, 80053d2 <DMA_CalcBaseAndBitshift+0xa6>
 80053cc:	4b11      	ldr	r3, [pc, #68]	; (8005414 <DMA_CalcBaseAndBitshift+0xe8>)
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d113      	bne.n	80053fa <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80053d2:	b2d3      	uxtb	r3, r2
 80053d4:	4910      	ldr	r1, [pc, #64]	; (8005418 <DMA_CalcBaseAndBitshift+0xec>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80053d6:	4c11      	ldr	r4, [pc, #68]	; (800541c <DMA_CalcBaseAndBitshift+0xf0>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80053d8:	3b10      	subs	r3, #16
 80053da:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 80053de:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80053e0:	4b0f      	ldr	r3, [pc, #60]	; (8005420 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80053e2:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80053e6:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80053ea:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80053ec:	bf88      	it	hi
 80053ee:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80053f0:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80053f2:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	bc30      	pop	{r4, r5}
 80053f8:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80053fa:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 80053fe:	6583      	str	r3, [r0, #88]	; 0x58
 8005400:	e7f8      	b.n	80053f4 <DMA_CalcBaseAndBitshift+0xc8>
 8005402:	bf00      	nop
 8005404:	40020010 	.word	0x40020010
 8005408:	40020040 	.word	0x40020040
 800540c:	40020028 	.word	0x40020028
 8005410:	40020058 	.word	0x40020058
 8005414:	400204b8 	.word	0x400204b8
 8005418:	aaaaaaab 	.word	0xaaaaaaab
 800541c:	08017b88 	.word	0x08017b88
 8005420:	fffffc00 	.word	0xfffffc00

08005424 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005424:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005426:	4a29      	ldr	r2, [pc, #164]	; (80054cc <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8005428:	4929      	ldr	r1, [pc, #164]	; (80054d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 800542a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800542c:	4d29      	ldr	r5, [pc, #164]	; (80054d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 800542e:	4c2a      	ldr	r4, [pc, #168]	; (80054d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8005430:	42ab      	cmp	r3, r5
 8005432:	bf18      	it	ne
 8005434:	4293      	cmpne	r3, r2
 8005436:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 800543a:	bf0c      	ite	eq
 800543c:	2201      	moveq	r2, #1
 800543e:	2200      	movne	r2, #0
 8005440:	42a3      	cmp	r3, r4
 8005442:	bf08      	it	eq
 8005444:	f042 0201 	orreq.w	r2, r2, #1
 8005448:	343c      	adds	r4, #60	; 0x3c
 800544a:	428b      	cmp	r3, r1
 800544c:	bf08      	it	eq
 800544e:	f042 0201 	orreq.w	r2, r2, #1
 8005452:	313c      	adds	r1, #60	; 0x3c
 8005454:	42ab      	cmp	r3, r5
 8005456:	bf08      	it	eq
 8005458:	f042 0201 	orreq.w	r2, r2, #1
 800545c:	42a3      	cmp	r3, r4
 800545e:	bf08      	it	eq
 8005460:	f042 0201 	orreq.w	r2, r2, #1
 8005464:	428b      	cmp	r3, r1
 8005466:	bf08      	it	eq
 8005468:	f042 0201 	orreq.w	r2, r2, #1
 800546c:	b912      	cbnz	r2, 8005474 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 800546e:	4a1b      	ldr	r2, [pc, #108]	; (80054dc <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d113      	bne.n	800549c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005474:	b2db      	uxtb	r3, r3
 8005476:	4d1a      	ldr	r5, [pc, #104]	; (80054e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005478:	4a1a      	ldr	r2, [pc, #104]	; (80054e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800547a:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800547c:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800547e:	4c1a      	ldr	r4, [pc, #104]	; (80054e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005480:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005484:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005486:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800548a:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800548e:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005494:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005496:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005498:	bc30      	pop	{r4, r5}
 800549a:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800549c:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800549e:	4913      	ldr	r1, [pc, #76]	; (80054ec <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054a0:	4c13      	ldr	r4, [pc, #76]	; (80054f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054a2:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054a4:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054a6:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80054a8:	fba4 2302 	umull	r2, r3, r4, r2
 80054ac:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80054b0:	d800      	bhi.n	80054b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>
      stream_number += 8U;
 80054b2:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054b4:	4a0f      	ldr	r2, [pc, #60]	; (80054f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054b6:	f003 051f 	and.w	r5, r3, #31
 80054ba:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054bc:	4c0e      	ldr	r4, [pc, #56]	; (80054f8 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054be:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054c0:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80054c2:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054c4:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80054c6:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80054c8:	6602      	str	r2, [r0, #96]	; 0x60
}
 80054ca:	e7e5      	b.n	8005498 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
 80054cc:	58025408 	.word	0x58025408
 80054d0:	58025444 	.word	0x58025444
 80054d4:	5802541c 	.word	0x5802541c
 80054d8:	58025430 	.word	0x58025430
 80054dc:	58025494 	.word	0x58025494
 80054e0:	cccccccd 	.word	0xcccccccd
 80054e4:	16009600 	.word	0x16009600
 80054e8:	58025880 	.word	0x58025880
 80054ec:	bffdfbf0 	.word	0xbffdfbf0
 80054f0:	aaaaaaab 	.word	0xaaaaaaab
 80054f4:	10008200 	.word	0x10008200
 80054f8:	40020880 	.word	0x40020880

080054fc <HAL_DMA_Init>:
{
 80054fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005500:	f7fe fb26 	bl	8003b50 <HAL_GetTick>
  if(hdma == NULL)
 8005504:	2c00      	cmp	r4, #0
 8005506:	f000 818a 	beq.w	800581e <HAL_DMA_Init+0x322>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	4605      	mov	r5, r0
 800550e:	4a95      	ldr	r2, [pc, #596]	; (8005764 <HAL_DMA_Init+0x268>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d049      	beq.n	80055a8 <HAL_DMA_Init+0xac>
 8005514:	3218      	adds	r2, #24
 8005516:	4293      	cmp	r3, r2
 8005518:	d046      	beq.n	80055a8 <HAL_DMA_Init+0xac>
 800551a:	3230      	adds	r2, #48	; 0x30
 800551c:	4892      	ldr	r0, [pc, #584]	; (8005768 <HAL_DMA_Init+0x26c>)
 800551e:	4993      	ldr	r1, [pc, #588]	; (800576c <HAL_DMA_Init+0x270>)
 8005520:	4283      	cmp	r3, r0
 8005522:	bf18      	it	ne
 8005524:	4293      	cmpne	r3, r2
 8005526:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800552a:	bf0c      	ite	eq
 800552c:	2201      	moveq	r2, #1
 800552e:	2200      	movne	r2, #0
 8005530:	428b      	cmp	r3, r1
 8005532:	bf08      	it	eq
 8005534:	f042 0201 	orreq.w	r2, r2, #1
 8005538:	3130      	adds	r1, #48	; 0x30
 800553a:	4283      	cmp	r3, r0
 800553c:	bf08      	it	eq
 800553e:	f042 0201 	orreq.w	r2, r2, #1
 8005542:	3030      	adds	r0, #48	; 0x30
 8005544:	428b      	cmp	r3, r1
 8005546:	bf08      	it	eq
 8005548:	f042 0201 	orreq.w	r2, r2, #1
 800554c:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8005550:	4283      	cmp	r3, r0
 8005552:	bf08      	it	eq
 8005554:	f042 0201 	orreq.w	r2, r2, #1
 8005558:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800555c:	428b      	cmp	r3, r1
 800555e:	bf08      	it	eq
 8005560:	f042 0201 	orreq.w	r2, r2, #1
 8005564:	3130      	adds	r1, #48	; 0x30
 8005566:	4283      	cmp	r3, r0
 8005568:	bf08      	it	eq
 800556a:	f042 0201 	orreq.w	r2, r2, #1
 800556e:	3030      	adds	r0, #48	; 0x30
 8005570:	428b      	cmp	r3, r1
 8005572:	bf08      	it	eq
 8005574:	f042 0201 	orreq.w	r2, r2, #1
 8005578:	3130      	adds	r1, #48	; 0x30
 800557a:	4283      	cmp	r3, r0
 800557c:	bf08      	it	eq
 800557e:	f042 0201 	orreq.w	r2, r2, #1
 8005582:	3030      	adds	r0, #48	; 0x30
 8005584:	428b      	cmp	r3, r1
 8005586:	bf08      	it	eq
 8005588:	f042 0201 	orreq.w	r2, r2, #1
 800558c:	3130      	adds	r1, #48	; 0x30
 800558e:	4283      	cmp	r3, r0
 8005590:	bf08      	it	eq
 8005592:	f042 0201 	orreq.w	r2, r2, #1
 8005596:	428b      	cmp	r3, r1
 8005598:	bf08      	it	eq
 800559a:	f042 0201 	orreq.w	r2, r2, #1
 800559e:	b91a      	cbnz	r2, 80055a8 <HAL_DMA_Init+0xac>
 80055a0:	4a73      	ldr	r2, [pc, #460]	; (8005770 <HAL_DMA_Init+0x274>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	f040 81a1 	bne.w	80058ea <HAL_DMA_Init+0x3ee>
    hdma->State = HAL_DMA_STATE_BUSY;
 80055a8:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 80055aa:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80055ac:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80055b0:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	f022 0201 	bic.w	r2, r2, #1
 80055ba:	601a      	str	r2, [r3, #0]
 80055bc:	e006      	b.n	80055cc <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055be:	f7fe fac7 	bl	8003b50 <HAL_GetTick>
 80055c2:	1b43      	subs	r3, r0, r5
 80055c4:	2b05      	cmp	r3, #5
 80055c6:	f200 8111 	bhi.w	80057ec <HAL_DMA_Init+0x2f0>
 80055ca:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	07d0      	lsls	r0, r2, #31
 80055d0:	d4f5      	bmi.n	80055be <HAL_DMA_Init+0xc2>
    registerValue |=  hdma->Init.Direction           |
 80055d2:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055d6:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 80055d8:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80055da:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055dc:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055e0:	430a      	orrs	r2, r1
 80055e2:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055e4:	4e63      	ldr	r6, [pc, #396]	; (8005774 <HAL_DMA_Init+0x278>)
            hdma->Init.Mode                | hdma->Init.Priority;
 80055e6:	e9d4 5107 	ldrd	r5, r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ea:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055ec:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ee:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 80055f2:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055f4:	2d04      	cmp	r5, #4
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80055f6:	4960      	ldr	r1, [pc, #384]	; (8005778 <HAL_DMA_Init+0x27c>)
    registerValue |=  hdma->Init.Direction           |
 80055f8:	ea42 0206 	orr.w	r2, r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80055fc:	4e5f      	ldr	r6, [pc, #380]	; (800577c <HAL_DMA_Init+0x280>)
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055fe:	f000 8110 	beq.w	8005822 <HAL_DMA_Init+0x326>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005602:	6836      	ldr	r6, [r6, #0]
 8005604:	4031      	ands	r1, r6
 8005606:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800560a:	f080 80c3 	bcs.w	8005794 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800560e:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005610:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005612:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005616:	4329      	orrs	r1, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005618:	6159      	str	r1, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800561a:	4620      	mov	r0, r4
 800561c:	f7ff fe86 	bl	800532c <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005620:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005622:	233f      	movs	r3, #63	; 0x3f
 8005624:	f002 021f 	and.w	r2, r2, #31
 8005628:	4093      	lsls	r3, r2
 800562a:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800562c:	6822      	ldr	r2, [r4, #0]
 800562e:	4b4d      	ldr	r3, [pc, #308]	; (8005764 <HAL_DMA_Init+0x268>)
 8005630:	4953      	ldr	r1, [pc, #332]	; (8005780 <HAL_DMA_Init+0x284>)
 8005632:	4d4d      	ldr	r5, [pc, #308]	; (8005768 <HAL_DMA_Init+0x26c>)
 8005634:	428a      	cmp	r2, r1
 8005636:	bf18      	it	ne
 8005638:	429a      	cmpne	r2, r3
 800563a:	4852      	ldr	r0, [pc, #328]	; (8005784 <HAL_DMA_Init+0x288>)
 800563c:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8005640:	bf0c      	ite	eq
 8005642:	2301      	moveq	r3, #1
 8005644:	2300      	movne	r3, #0
 8005646:	42aa      	cmp	r2, r5
 8005648:	bf08      	it	eq
 800564a:	f043 0301 	orreq.w	r3, r3, #1
 800564e:	3548      	adds	r5, #72	; 0x48
 8005650:	4282      	cmp	r2, r0
 8005652:	bf08      	it	eq
 8005654:	f043 0301 	orreq.w	r3, r3, #1
 8005658:	3048      	adds	r0, #72	; 0x48
 800565a:	428a      	cmp	r2, r1
 800565c:	bf08      	it	eq
 800565e:	f043 0301 	orreq.w	r3, r3, #1
 8005662:	3148      	adds	r1, #72	; 0x48
 8005664:	42aa      	cmp	r2, r5
 8005666:	bf08      	it	eq
 8005668:	f043 0301 	orreq.w	r3, r3, #1
 800566c:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8005670:	4282      	cmp	r2, r0
 8005672:	bf08      	it	eq
 8005674:	f043 0301 	orreq.w	r3, r3, #1
 8005678:	f500 7062 	add.w	r0, r0, #904	; 0x388
 800567c:	428a      	cmp	r2, r1
 800567e:	bf08      	it	eq
 8005680:	f043 0301 	orreq.w	r3, r3, #1
 8005684:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005688:	42aa      	cmp	r2, r5
 800568a:	bf08      	it	eq
 800568c:	f043 0301 	orreq.w	r3, r3, #1
 8005690:	3548      	adds	r5, #72	; 0x48
 8005692:	4282      	cmp	r2, r0
 8005694:	bf08      	it	eq
 8005696:	f043 0301 	orreq.w	r3, r3, #1
 800569a:	3048      	adds	r0, #72	; 0x48
 800569c:	428a      	cmp	r2, r1
 800569e:	bf08      	it	eq
 80056a0:	f043 0301 	orreq.w	r3, r3, #1
 80056a4:	3148      	adds	r1, #72	; 0x48
 80056a6:	42aa      	cmp	r2, r5
 80056a8:	bf08      	it	eq
 80056aa:	f043 0301 	orreq.w	r3, r3, #1
 80056ae:	3548      	adds	r5, #72	; 0x48
 80056b0:	4282      	cmp	r2, r0
 80056b2:	bf08      	it	eq
 80056b4:	f043 0301 	orreq.w	r3, r3, #1
 80056b8:	3048      	adds	r0, #72	; 0x48
 80056ba:	428a      	cmp	r2, r1
 80056bc:	bf08      	it	eq
 80056be:	f043 0301 	orreq.w	r3, r3, #1
 80056c2:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 80056c6:	42aa      	cmp	r2, r5
 80056c8:	bf08      	it	eq
 80056ca:	f043 0301 	orreq.w	r3, r3, #1
 80056ce:	f501 419f 	add.w	r1, r1, #20352	; 0x4f80
 80056d2:	4d2d      	ldr	r5, [pc, #180]	; (8005788 <HAL_DMA_Init+0x28c>)
 80056d4:	4282      	cmp	r2, r0
 80056d6:	bf08      	it	eq
 80056d8:	f043 0301 	orreq.w	r3, r3, #1
 80056dc:	482b      	ldr	r0, [pc, #172]	; (800578c <HAL_DMA_Init+0x290>)
 80056de:	428a      	cmp	r2, r1
 80056e0:	bf08      	it	eq
 80056e2:	f043 0301 	orreq.w	r3, r3, #1
 80056e6:	313c      	adds	r1, #60	; 0x3c
 80056e8:	42aa      	cmp	r2, r5
 80056ea:	bf08      	it	eq
 80056ec:	f043 0301 	orreq.w	r3, r3, #1
 80056f0:	353c      	adds	r5, #60	; 0x3c
 80056f2:	4282      	cmp	r2, r0
 80056f4:	bf08      	it	eq
 80056f6:	f043 0301 	orreq.w	r3, r3, #1
 80056fa:	303c      	adds	r0, #60	; 0x3c
 80056fc:	428a      	cmp	r2, r1
 80056fe:	bf08      	it	eq
 8005700:	f043 0301 	orreq.w	r3, r3, #1
 8005704:	313c      	adds	r1, #60	; 0x3c
 8005706:	42aa      	cmp	r2, r5
 8005708:	bf08      	it	eq
 800570a:	f043 0301 	orreq.w	r3, r3, #1
 800570e:	4282      	cmp	r2, r0
 8005710:	bf08      	it	eq
 8005712:	f043 0301 	orreq.w	r3, r3, #1
 8005716:	428a      	cmp	r2, r1
 8005718:	bf08      	it	eq
 800571a:	f043 0301 	orreq.w	r3, r3, #1
 800571e:	b913      	cbnz	r3, 8005726 <HAL_DMA_Init+0x22a>
 8005720:	4b1b      	ldr	r3, [pc, #108]	; (8005790 <HAL_DMA_Init+0x294>)
 8005722:	429a      	cmp	r2, r3
 8005724:	d118      	bne.n	8005758 <HAL_DMA_Init+0x25c>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005726:	4620      	mov	r0, r4
 8005728:	f7ff fe7c 	bl	8005424 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800572c:	68a3      	ldr	r3, [r4, #8]
 800572e:	2b80      	cmp	r3, #128	; 0x80
 8005730:	d069      	beq.n	8005806 <HAL_DMA_Init+0x30a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005732:	6863      	ldr	r3, [r4, #4]
 8005734:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8005736:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005738:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800573a:	e9d4 1019 	ldrd	r1, r0, [r4, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800573e:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005740:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005742:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005744:	d866      	bhi.n	8005814 <HAL_DMA_Init+0x318>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005746:	1e50      	subs	r0, r2, #1
 8005748:	2807      	cmp	r0, #7
 800574a:	d97c      	bls.n	8005846 <HAL_DMA_Init+0x34a>
 800574c:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800574e:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005752:	2000      	movs	r0, #0
 8005754:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005756:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005758:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800575a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800575c:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800575e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005764:	40020010 	.word	0x40020010
 8005768:	40020040 	.word	0x40020040
 800576c:	40020070 	.word	0x40020070
 8005770:	400204b8 	.word	0x400204b8
 8005774:	fe10803f 	.word	0xfe10803f
 8005778:	ffff0000 	.word	0xffff0000
 800577c:	5c001000 	.word	0x5c001000
 8005780:	40020028 	.word	0x40020028
 8005784:	40020058 	.word	0x40020058
 8005788:	5802541c 	.word	0x5802541c
 800578c:	58025430 	.word	0x58025430
 8005790:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005794:	6861      	ldr	r1, [r4, #4]
 8005796:	f1a1 0629 	sub.w	r6, r1, #41	; 0x29
 800579a:	2e1f      	cmp	r6, #31
 800579c:	d92d      	bls.n	80057fa <HAL_DMA_Init+0x2fe>
 800579e:	394f      	subs	r1, #79	; 0x4f
 80057a0:	2903      	cmp	r1, #3
 80057a2:	d801      	bhi.n	80057a8 <HAL_DMA_Init+0x2ac>
        registerValue |= DMA_SxCR_TRBUFF;
 80057a4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80057a8:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057aa:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80057ac:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80057ae:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 80057b2:	ea41 0105 	orr.w	r1, r1, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057b6:	f47f af2f 	bne.w	8005618 <HAL_DMA_Init+0x11c>
 80057ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80057bc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80057be:	4311      	orrs	r1, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80057c0:	2e00      	cmp	r6, #0
 80057c2:	f43f af29 	beq.w	8005618 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057c6:	2800      	cmp	r0, #0
 80057c8:	d173      	bne.n	80058b2 <HAL_DMA_Init+0x3b6>
    switch (hdma->Init.FIFOThreshold)
 80057ca:	2a01      	cmp	r2, #1
 80057cc:	f000 8088 	beq.w	80058e0 <HAL_DMA_Init+0x3e4>
 80057d0:	f032 0202 	bics.w	r2, r2, #2
 80057d4:	f47f af20 	bne.w	8005618 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057d8:	01f2      	lsls	r2, r6, #7
 80057da:	f57f af1d 	bpl.w	8005618 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 80057de:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057e0:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80057e2:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057e4:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80057e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80057ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057ec:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80057ee:	2303      	movs	r3, #3
        return HAL_ERROR;
 80057f0:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057f2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80057f4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80057f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80057fa:	4970      	ldr	r1, [pc, #448]	; (80059bc <HAL_DMA_Init+0x4c0>)
 80057fc:	fa21 f606 	lsr.w	r6, r1, r6
 8005800:	07f1      	lsls	r1, r6, #31
 8005802:	d5d1      	bpl.n	80057a8 <HAL_DMA_Init+0x2ac>
 8005804:	e7ce      	b.n	80057a4 <HAL_DMA_Init+0x2a8>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005806:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005808:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800580a:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800580e:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005810:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005812:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8005814:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8005816:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800581a:	6763      	str	r3, [r4, #116]	; 0x74
 800581c:	e79c      	b.n	8005758 <HAL_DMA_Init+0x25c>
    return HAL_ERROR;
 800581e:	2001      	movs	r0, #1
}
 8005820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005822:	6837      	ldr	r7, [r6, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005826:	4039      	ands	r1, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005828:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800582a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800582e:	ea46 0707 	orr.w	r7, r6, r7
 8005832:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005836:	d2ad      	bcs.n	8005794 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005838:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800583a:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800583c:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005840:	f041 0104 	orr.w	r1, r1, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005844:	e7ba      	b.n	80057bc <HAL_DMA_Init+0x2c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005846:	6821      	ldr	r1, [r4, #0]
 8005848:	4b5d      	ldr	r3, [pc, #372]	; (80059c0 <HAL_DMA_Init+0x4c4>)
 800584a:	4e5e      	ldr	r6, [pc, #376]	; (80059c4 <HAL_DMA_Init+0x4c8>)
 800584c:	4d5e      	ldr	r5, [pc, #376]	; (80059c8 <HAL_DMA_Init+0x4cc>)
 800584e:	42b1      	cmp	r1, r6
 8005850:	bf18      	it	ne
 8005852:	4299      	cmpne	r1, r3
 8005854:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8005858:	bf0c      	ite	eq
 800585a:	2301      	moveq	r3, #1
 800585c:	2300      	movne	r3, #0
 800585e:	42a9      	cmp	r1, r5
 8005860:	bf08      	it	eq
 8005862:	f043 0301 	orreq.w	r3, r3, #1
 8005866:	3528      	adds	r5, #40	; 0x28
 8005868:	42b1      	cmp	r1, r6
 800586a:	bf08      	it	eq
 800586c:	f043 0301 	orreq.w	r3, r3, #1
 8005870:	3628      	adds	r6, #40	; 0x28
 8005872:	42a9      	cmp	r1, r5
 8005874:	bf08      	it	eq
 8005876:	f043 0301 	orreq.w	r3, r3, #1
 800587a:	3528      	adds	r5, #40	; 0x28
 800587c:	42b1      	cmp	r1, r6
 800587e:	bf08      	it	eq
 8005880:	f043 0301 	orreq.w	r3, r3, #1
 8005884:	42a9      	cmp	r1, r5
 8005886:	bf08      	it	eq
 8005888:	f043 0301 	orreq.w	r3, r3, #1
 800588c:	b93b      	cbnz	r3, 800589e <HAL_DMA_Init+0x3a2>
 800588e:	4b4f      	ldr	r3, [pc, #316]	; (80059cc <HAL_DMA_Init+0x4d0>)
 8005890:	4299      	cmp	r1, r3
 8005892:	d004      	beq.n	800589e <HAL_DMA_Init+0x3a2>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005894:	4b4e      	ldr	r3, [pc, #312]	; (80059d0 <HAL_DMA_Init+0x4d4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005896:	494f      	ldr	r1, [pc, #316]	; (80059d4 <HAL_DMA_Init+0x4d8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005898:	4413      	add	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800589c:	e003      	b.n	80058a6 <HAL_DMA_Init+0x3aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800589e:	4b4e      	ldr	r3, [pc, #312]	; (80059d8 <HAL_DMA_Init+0x4dc>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80058a0:	494e      	ldr	r1, [pc, #312]	; (80059dc <HAL_DMA_Init+0x4e0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80058a6:	2201      	movs	r2, #1
 80058a8:	4082      	lsls	r2, r0
 80058aa:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 80058ae:	6762      	str	r2, [r4, #116]	; 0x74
 80058b0:	e74f      	b.n	8005752 <HAL_DMA_Init+0x256>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80058b2:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80058b6:	d004      	beq.n	80058c2 <HAL_DMA_Init+0x3c6>
    switch (hdma->Init.FIFOThreshold)
 80058b8:	2a02      	cmp	r2, #2
 80058ba:	d990      	bls.n	80057de <HAL_DMA_Init+0x2e2>
 80058bc:	2a03      	cmp	r2, #3
 80058be:	d08b      	beq.n	80057d8 <HAL_DMA_Init+0x2dc>
 80058c0:	e6aa      	b.n	8005618 <HAL_DMA_Init+0x11c>
    switch (hdma->Init.FIFOThreshold)
 80058c2:	2a03      	cmp	r2, #3
 80058c4:	f63f aea8 	bhi.w	8005618 <HAL_DMA_Init+0x11c>
 80058c8:	a001      	add	r0, pc, #4	; (adr r0, 80058d0 <HAL_DMA_Init+0x3d4>)
 80058ca:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80058ce:	bf00      	nop
 80058d0:	080057df 	.word	0x080057df
 80058d4:	080057d9 	.word	0x080057d9
 80058d8:	080057df 	.word	0x080057df
 80058dc:	080058e1 	.word	0x080058e1
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058e0:	f1b6 7fc0 	cmp.w	r6, #25165824	; 0x1800000
 80058e4:	f47f ae98 	bne.w	8005618 <HAL_DMA_Init+0x11c>
 80058e8:	e779      	b.n	80057de <HAL_DMA_Init+0x2e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80058ea:	4a35      	ldr	r2, [pc, #212]	; (80059c0 <HAL_DMA_Init+0x4c4>)
 80058ec:	4935      	ldr	r1, [pc, #212]	; (80059c4 <HAL_DMA_Init+0x4c8>)
 80058ee:	4836      	ldr	r0, [pc, #216]	; (80059c8 <HAL_DMA_Init+0x4cc>)
 80058f0:	428b      	cmp	r3, r1
 80058f2:	bf18      	it	ne
 80058f4:	4293      	cmpne	r3, r2
 80058f6:	f101 0128 	add.w	r1, r1, #40	; 0x28
 80058fa:	4d39      	ldr	r5, [pc, #228]	; (80059e0 <HAL_DMA_Init+0x4e4>)
 80058fc:	bf0c      	ite	eq
 80058fe:	2201      	moveq	r2, #1
 8005900:	2200      	movne	r2, #0
 8005902:	4283      	cmp	r3, r0
 8005904:	bf08      	it	eq
 8005906:	f042 0201 	orreq.w	r2, r2, #1
 800590a:	303c      	adds	r0, #60	; 0x3c
 800590c:	428b      	cmp	r3, r1
 800590e:	bf08      	it	eq
 8005910:	f042 0201 	orreq.w	r2, r2, #1
 8005914:	313c      	adds	r1, #60	; 0x3c
 8005916:	42ab      	cmp	r3, r5
 8005918:	bf08      	it	eq
 800591a:	f042 0201 	orreq.w	r2, r2, #1
 800591e:	4283      	cmp	r3, r0
 8005920:	bf08      	it	eq
 8005922:	f042 0201 	orreq.w	r2, r2, #1
 8005926:	428b      	cmp	r3, r1
 8005928:	bf08      	it	eq
 800592a:	f042 0201 	orreq.w	r2, r2, #1
 800592e:	b912      	cbnz	r2, 8005936 <HAL_DMA_Init+0x43a>
 8005930:	4a26      	ldr	r2, [pc, #152]	; (80059cc <HAL_DMA_Init+0x4d0>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d13a      	bne.n	80059ac <HAL_DMA_Init+0x4b0>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005936:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8005938:	2100      	movs	r1, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800593a:	4f2a      	ldr	r7, [pc, #168]	; (80059e4 <HAL_DMA_Init+0x4e8>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800593c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005940:	68a2      	ldr	r2, [r4, #8]
    __HAL_UNLOCK(hdma);
 8005942:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005946:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005948:	6819      	ldr	r1, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800594a:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800594e:	d02b      	beq.n	80059a8 <HAL_DMA_Init+0x4ac>
 8005950:	2a80      	cmp	r2, #128	; 0x80
 8005952:	bf0c      	ite	eq
 8005954:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
 8005958:	2100      	movne	r1, #0
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800595a:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800595c:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800595e:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005960:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005962:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005964:	f8df c084 	ldr.w	ip, [pc, #132]	; 80059ec <HAL_DMA_Init+0x4f0>
 8005968:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800596c:	69a6      	ldr	r6, [r4, #24]
 800596e:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005972:	69e5      	ldr	r5, [r4, #28]
 8005974:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005978:	4e1b      	ldr	r6, [pc, #108]	; (80059e8 <HAL_DMA_Init+0x4ec>)
 800597a:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 800597e:	441e      	add	r6, r3
 8005980:	6a25      	ldr	r5, [r4, #32]
 8005982:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8005986:	fbac 6506 	umull	r6, r5, ip, r6
 800598a:	433a      	orrs	r2, r7
 800598c:	092d      	lsrs	r5, r5, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800598e:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005990:	00ad      	lsls	r5, r5, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005992:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005994:	65e5      	str	r5, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005996:	f7ff fcc9 	bl	800532c <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800599a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800599c:	2301      	movs	r3, #1
 800599e:	f002 021f 	and.w	r2, r2, #31
 80059a2:	4093      	lsls	r3, r2
 80059a4:	6043      	str	r3, [r0, #4]
 80059a6:	e641      	b.n	800562c <HAL_DMA_Init+0x130>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80059a8:	2110      	movs	r1, #16
 80059aa:	e7d6      	b.n	800595a <HAL_DMA_Init+0x45e>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059ac:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80059ae:	2303      	movs	r3, #3
    return HAL_ERROR;
 80059b0:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059b2:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80059b4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80059b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059ba:	bf00      	nop
 80059bc:	c3c0003f 	.word	0xc3c0003f
 80059c0:	58025408 	.word	0x58025408
 80059c4:	5802541c 	.word	0x5802541c
 80059c8:	58025430 	.word	0x58025430
 80059cc:	58025494 	.word	0x58025494
 80059d0:	1000823f 	.word	0x1000823f
 80059d4:	40020940 	.word	0x40020940
 80059d8:	1600963f 	.word	0x1600963f
 80059dc:	58025940 	.word	0x58025940
 80059e0:	58025458 	.word	0x58025458
 80059e4:	fffe000f 	.word	0xfffe000f
 80059e8:	a7fdabf8 	.word	0xa7fdabf8
 80059ec:	cccccccd 	.word	0xcccccccd

080059f0 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80059f0:	2800      	cmp	r0, #0
 80059f2:	f000 818a 	beq.w	8005d0a <HAL_DMA_Start_IT+0x31a>
{
 80059f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059fa:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 80059fc:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005a00:	2801      	cmp	r0, #1
 8005a02:	f000 8184 	beq.w	8005d0e <HAL_DMA_Start_IT+0x31e>
 8005a06:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a08:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
 8005a0c:	4285      	cmp	r5, r0
  __HAL_LOCK(hdma);
 8005a0e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a12:	d007      	beq.n	8005a24 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8005a14:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a16:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8005a1a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005a1e:	6563      	str	r3, [r4, #84]	; 0x54
}
 8005a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 8005a24:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a26:	f04f 0c02 	mov.w	ip, #2
    __HAL_DMA_DISABLE(hdma);
 8005a2a:	4858      	ldr	r0, [pc, #352]	; (8005b8c <HAL_DMA_Start_IT+0x19c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a2c:	2700      	movs	r7, #0
    __HAL_DMA_DISABLE(hdma);
 8005a2e:	4e58      	ldr	r6, [pc, #352]	; (8005b90 <HAL_DMA_Start_IT+0x1a0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a30:	f884 c035 	strb.w	ip, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a34:	42b5      	cmp	r5, r6
 8005a36:	bf18      	it	ne
 8005a38:	4285      	cmpne	r5, r0
    __HAL_DMA_DISABLE(hdma);
 8005a3a:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8005b98 <HAL_DMA_Start_IT+0x1a8>
 8005a3e:	f106 0630 	add.w	r6, r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a42:	6567      	str	r7, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8005a44:	bf0c      	ite	eq
 8005a46:	2001      	moveq	r0, #1
 8005a48:	2000      	movne	r0, #0
 8005a4a:	4f52      	ldr	r7, [pc, #328]	; (8005b94 <HAL_DMA_Start_IT+0x1a4>)
 8005a4c:	4565      	cmp	r5, ip
 8005a4e:	bf08      	it	eq
 8005a50:	f040 0001 	orreq.w	r0, r0, #1
 8005a54:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005a58:	42b5      	cmp	r5, r6
 8005a5a:	bf08      	it	eq
 8005a5c:	f040 0001 	orreq.w	r0, r0, #1
 8005a60:	f506 7662 	add.w	r6, r6, #904	; 0x388
 8005a64:	4565      	cmp	r5, ip
 8005a66:	bf08      	it	eq
 8005a68:	f040 0001 	orreq.w	r0, r0, #1
 8005a6c:	f50c 7c62 	add.w	ip, ip, #904	; 0x388
 8005a70:	42bd      	cmp	r5, r7
 8005a72:	bf08      	it	eq
 8005a74:	f040 0001 	orreq.w	r0, r0, #1
 8005a78:	f507 7762 	add.w	r7, r7, #904	; 0x388
 8005a7c:	42b5      	cmp	r5, r6
 8005a7e:	bf08      	it	eq
 8005a80:	f040 0001 	orreq.w	r0, r0, #1
 8005a84:	3648      	adds	r6, #72	; 0x48
 8005a86:	4565      	cmp	r5, ip
 8005a88:	bf08      	it	eq
 8005a8a:	f040 0001 	orreq.w	r0, r0, #1
 8005a8e:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8005a92:	42bd      	cmp	r5, r7
 8005a94:	bf08      	it	eq
 8005a96:	f040 0001 	orreq.w	r0, r0, #1
 8005a9a:	3748      	adds	r7, #72	; 0x48
 8005a9c:	42b5      	cmp	r5, r6
 8005a9e:	bf08      	it	eq
 8005aa0:	f040 0001 	orreq.w	r0, r0, #1
 8005aa4:	3648      	adds	r6, #72	; 0x48
 8005aa6:	4565      	cmp	r5, ip
 8005aa8:	bf08      	it	eq
 8005aaa:	f040 0001 	orreq.w	r0, r0, #1
 8005aae:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 8005ab2:	42bd      	cmp	r5, r7
 8005ab4:	bf08      	it	eq
 8005ab6:	f040 0001 	orreq.w	r0, r0, #1
 8005aba:	f5a7 678f 	sub.w	r7, r7, #1144	; 0x478
 8005abe:	42b5      	cmp	r5, r6
 8005ac0:	bf08      	it	eq
 8005ac2:	f040 0001 	orreq.w	r0, r0, #1
 8005ac6:	f5a6 668f 	sub.w	r6, r6, #1144	; 0x478
 8005aca:	4565      	cmp	r5, ip
 8005acc:	bf14      	ite	ne
 8005ace:	4682      	movne	sl, r0
 8005ad0:	f040 0a01 	orreq.w	sl, r0, #1
 8005ad4:	42b5      	cmp	r5, r6
 8005ad6:	bf18      	it	ne
 8005ad8:	42bd      	cmpne	r5, r7
 8005ada:	bf0c      	ite	eq
 8005adc:	2601      	moveq	r6, #1
 8005ade:	2600      	movne	r6, #0
 8005ae0:	d002      	beq.n	8005ae8 <HAL_DMA_Start_IT+0xf8>
 8005ae2:	f1ba 0f00 	cmp.w	sl, #0
 8005ae6:	d059      	beq.n	8005b9c <HAL_DMA_Start_IT+0x1ac>
 8005ae8:	682f      	ldr	r7, [r5, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005aea:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005aee:	f027 0701 	bic.w	r7, r7, #1
 8005af2:	602f      	str	r7, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005af4:	2e00      	cmp	r6, #0
 8005af6:	f000 8084 	beq.w	8005c02 <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005afa:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005afc:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005b00:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005b02:	f1be 0f00 	cmp.w	lr, #0
 8005b06:	d002      	beq.n	8005b0e <HAL_DMA_Start_IT+0x11e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b08:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005b0c:	6078      	str	r0, [r7, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b0e:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8005b10:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b14:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b18:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b1c:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b20:	fa09 f707 	lsl.w	r7, r9, r7
 8005b24:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b28:	682f      	ldr	r7, [r5, #0]
 8005b2a:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 8005b2e:	602f      	str	r7, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005b30:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b32:	f000 80ef 	beq.w	8005d14 <HAL_DMA_Start_IT+0x324>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005b36:	60a9      	str	r1, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005b38:	60ea      	str	r2, [r5, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b3a:	b91e      	cbnz	r6, 8005b44 <HAL_DMA_Start_IT+0x154>
 8005b3c:	f1ba 0f00 	cmp.w	sl, #0
 8005b40:	f000 80ee 	beq.w	8005d20 <HAL_DMA_Start_IT+0x330>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005b44:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005b46:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005b48:	f023 031e 	bic.w	r3, r3, #30
 8005b4c:	f043 0316 	orr.w	r3, r3, #22
 8005b50:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005b52:	b11a      	cbz	r2, 8005b5c <HAL_DMA_Start_IT+0x16c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005b54:	682b      	ldr	r3, [r5, #0]
 8005b56:	f043 0308 	orr.w	r3, r3, #8
 8005b5a:	602b      	str	r3, [r5, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005b5c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	03d2      	lsls	r2, r2, #15
 8005b62:	d503      	bpl.n	8005b6c <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b6a:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8005b6c:	f1be 0f00 	cmp.w	lr, #0
 8005b70:	d005      	beq.n	8005b7e <HAL_DMA_Start_IT+0x18e>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005b72:	f8de 3000 	ldr.w	r3, [lr]
 8005b76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b7a:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 8005b7e:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b80:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8005b82:	f043 0301 	orr.w	r3, r3, #1
 8005b86:	602b      	str	r3, [r5, #0]
}
 8005b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b8c:	40020040 	.word	0x40020040
 8005b90:	40020058 	.word	0x40020058
 8005b94:	400200b8 	.word	0x400200b8
 8005b98:	40020070 	.word	0x40020070
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b9c:	4f65      	ldr	r7, [pc, #404]	; (8005d34 <HAL_DMA_Start_IT+0x344>)
 8005b9e:	f8df e19c 	ldr.w	lr, [pc, #412]	; 8005d3c <HAL_DMA_Start_IT+0x34c>
 8005ba2:	f8df c19c 	ldr.w	ip, [pc, #412]	; 8005d40 <HAL_DMA_Start_IT+0x350>
 8005ba6:	4575      	cmp	r5, lr
 8005ba8:	bf18      	it	ne
 8005baa:	42bd      	cmpne	r5, r7
 8005bac:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 8005bb0:	bf0c      	ite	eq
 8005bb2:	2701      	moveq	r7, #1
 8005bb4:	2700      	movne	r7, #0
 8005bb6:	4565      	cmp	r5, ip
 8005bb8:	bf08      	it	eq
 8005bba:	f047 0701 	orreq.w	r7, r7, #1
 8005bbe:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005bc2:	4575      	cmp	r5, lr
 8005bc4:	bf08      	it	eq
 8005bc6:	f047 0701 	orreq.w	r7, r7, #1
 8005bca:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005bce:	4565      	cmp	r5, ip
 8005bd0:	bf08      	it	eq
 8005bd2:	f047 0701 	orreq.w	r7, r7, #1
 8005bd6:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005bda:	4575      	cmp	r5, lr
 8005bdc:	bf08      	it	eq
 8005bde:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8005be2:	f8d5 e000 	ldr.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005be6:	4565      	cmp	r5, ip
 8005be8:	bf08      	it	eq
 8005bea:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8005bee:	f02e 0e01 	bic.w	lr, lr, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bf2:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005bf6:	f8c5 e000 	str.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005bfa:	b917      	cbnz	r7, 8005c02 <HAL_DMA_Start_IT+0x212>
 8005bfc:	4f4e      	ldr	r7, [pc, #312]	; (8005d38 <HAL_DMA_Start_IT+0x348>)
 8005bfe:	42bd      	cmp	r5, r7
 8005c00:	d10d      	bne.n	8005c1e <HAL_DMA_Start_IT+0x22e>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c02:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005c04:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005c08:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005c0a:	f1be 0f00 	cmp.w	lr, #0
 8005c0e:	d002      	beq.n	8005c16 <HAL_DMA_Start_IT+0x226>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c10:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005c14:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c16:	f1ba 0f00 	cmp.w	sl, #0
 8005c1a:	f47f af78 	bne.w	8005b0e <HAL_DMA_Start_IT+0x11e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005c1e:	4f47      	ldr	r7, [pc, #284]	; (8005d3c <HAL_DMA_Start_IT+0x34c>)
 8005c20:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8005d34 <HAL_DMA_Start_IT+0x344>
 8005c24:	f8df e118 	ldr.w	lr, [pc, #280]	; 8005d40 <HAL_DMA_Start_IT+0x350>
 8005c28:	4545      	cmp	r5, r8
 8005c2a:	bf18      	it	ne
 8005c2c:	42bd      	cmpne	r5, r7
 8005c2e:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8005c32:	bf0c      	ite	eq
 8005c34:	2701      	moveq	r7, #1
 8005c36:	2700      	movne	r7, #0
 8005c38:	4575      	cmp	r5, lr
 8005c3a:	bf08      	it	eq
 8005c3c:	f047 0701 	orreq.w	r7, r7, #1
 8005c40:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005c44:	4545      	cmp	r5, r8
 8005c46:	bf08      	it	eq
 8005c48:	f047 0701 	orreq.w	r7, r7, #1
 8005c4c:	f108 0828 	add.w	r8, r8, #40	; 0x28
 8005c50:	4575      	cmp	r5, lr
 8005c52:	bf08      	it	eq
 8005c54:	f047 0701 	orreq.w	r7, r7, #1
 8005c58:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 8005c5c:	4545      	cmp	r5, r8
 8005c5e:	bf08      	it	eq
 8005c60:	f047 0701 	orreq.w	r7, r7, #1
 8005c64:	4575      	cmp	r5, lr
 8005c66:	bf08      	it	eq
 8005c68:	f047 0701 	orreq.w	r7, r7, #1
 8005c6c:	b917      	cbnz	r7, 8005c74 <HAL_DMA_Start_IT+0x284>
 8005c6e:	4f32      	ldr	r7, [pc, #200]	; (8005d38 <HAL_DMA_Start_IT+0x348>)
 8005c70:	42bd      	cmp	r5, r7
 8005c72:	d155      	bne.n	8005d20 <HAL_DMA_Start_IT+0x330>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c74:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8005c76:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c7a:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c7e:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c82:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c86:	fa0e f707 	lsl.w	r7, lr, r7
 8005c8a:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005c8e:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c90:	d043      	beq.n	8005d1a <HAL_DMA_Start_IT+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005c92:	60a9      	str	r1, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005c94:	60ea      	str	r2, [r5, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005c96:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005c98:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005c9a:	f023 030e 	bic.w	r3, r3, #14
 8005c9e:	f043 030a 	orr.w	r3, r3, #10
 8005ca2:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005ca4:	2a00      	cmp	r2, #0
 8005ca6:	d02d      	beq.n	8005d04 <HAL_DMA_Start_IT+0x314>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005ca8:	682b      	ldr	r3, [r5, #0]
 8005caa:	f043 0304 	orr.w	r3, r3, #4
 8005cae:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cb0:	4b20      	ldr	r3, [pc, #128]	; (8005d34 <HAL_DMA_Start_IT+0x344>)
 8005cb2:	4a22      	ldr	r2, [pc, #136]	; (8005d3c <HAL_DMA_Start_IT+0x34c>)
 8005cb4:	4922      	ldr	r1, [pc, #136]	; (8005d40 <HAL_DMA_Start_IT+0x350>)
 8005cb6:	4295      	cmp	r5, r2
 8005cb8:	bf18      	it	ne
 8005cba:	429d      	cmpne	r5, r3
 8005cbc:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8005cc0:	bf0c      	ite	eq
 8005cc2:	2301      	moveq	r3, #1
 8005cc4:	2300      	movne	r3, #0
 8005cc6:	428d      	cmp	r5, r1
 8005cc8:	bf08      	it	eq
 8005cca:	f043 0301 	orreq.w	r3, r3, #1
 8005cce:	3128      	adds	r1, #40	; 0x28
 8005cd0:	4295      	cmp	r5, r2
 8005cd2:	bf08      	it	eq
 8005cd4:	f043 0301 	orreq.w	r3, r3, #1
 8005cd8:	3228      	adds	r2, #40	; 0x28
 8005cda:	428d      	cmp	r5, r1
 8005cdc:	bf08      	it	eq
 8005cde:	f043 0301 	orreq.w	r3, r3, #1
 8005ce2:	3128      	adds	r1, #40	; 0x28
 8005ce4:	4295      	cmp	r5, r2
 8005ce6:	bf08      	it	eq
 8005ce8:	f043 0301 	orreq.w	r3, r3, #1
 8005cec:	3228      	adds	r2, #40	; 0x28
 8005cee:	428d      	cmp	r5, r1
 8005cf0:	bf08      	it	eq
 8005cf2:	f043 0301 	orreq.w	r3, r3, #1
 8005cf6:	4295      	cmp	r5, r2
 8005cf8:	bf08      	it	eq
 8005cfa:	f043 0301 	orreq.w	r3, r3, #1
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	f43f af3d 	beq.w	8005b7e <HAL_DMA_Start_IT+0x18e>
 8005d04:	f8d4 e06c 	ldr.w	lr, [r4, #108]	; 0x6c
 8005d08:	e728      	b.n	8005b5c <HAL_DMA_Start_IT+0x16c>
    return HAL_ERROR;
 8005d0a:	2001      	movs	r0, #1
}
 8005d0c:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8005d0e:	2002      	movs	r0, #2
}
 8005d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005d14:	60aa      	str	r2, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005d16:	60e9      	str	r1, [r5, #12]
 8005d18:	e70f      	b.n	8005b3a <HAL_DMA_Start_IT+0x14a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005d1a:	60aa      	str	r2, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005d1c:	60e9      	str	r1, [r5, #12]
 8005d1e:	e7ba      	b.n	8005c96 <HAL_DMA_Start_IT+0x2a6>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005d20:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005d22:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005d24:	f023 030e 	bic.w	r3, r3, #14
 8005d28:	f043 030a 	orr.w	r3, r3, #10
 8005d2c:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	d1ba      	bne.n	8005ca8 <HAL_DMA_Start_IT+0x2b8>
 8005d32:	e7bd      	b.n	8005cb0 <HAL_DMA_Start_IT+0x2c0>
 8005d34:	5802541c 	.word	0x5802541c
 8005d38:	58025494 	.word	0x58025494
 8005d3c:	58025408 	.word	0x58025408
 8005d40:	58025430 	.word	0x58025430

08005d44 <HAL_DMA_Abort>:
{
 8005d44:	b570      	push	{r4, r5, r6, lr}
 8005d46:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8005d48:	f7fd ff02 	bl	8003b50 <HAL_GetTick>
  if(hdma == NULL)
 8005d4c:	2d00      	cmp	r5, #0
 8005d4e:	f000 8128 	beq.w	8005fa2 <HAL_DMA_Abort+0x25e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d52:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	f040 80e1 	bne.w	8005f1e <HAL_DMA_Abort+0x1da>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d5c:	682c      	ldr	r4, [r5, #0]
 8005d5e:	4606      	mov	r6, r0
 8005d60:	4b91      	ldr	r3, [pc, #580]	; (8005fa8 <HAL_DMA_Abort+0x264>)
 8005d62:	4992      	ldr	r1, [pc, #584]	; (8005fac <HAL_DMA_Abort+0x268>)
 8005d64:	4a92      	ldr	r2, [pc, #584]	; (8005fb0 <HAL_DMA_Abort+0x26c>)
 8005d66:	428c      	cmp	r4, r1
 8005d68:	bf18      	it	ne
 8005d6a:	429c      	cmpne	r4, r3
 8005d6c:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8005d70:	4890      	ldr	r0, [pc, #576]	; (8005fb4 <HAL_DMA_Abort+0x270>)
 8005d72:	bf0c      	ite	eq
 8005d74:	2301      	moveq	r3, #1
 8005d76:	2300      	movne	r3, #0
 8005d78:	4294      	cmp	r4, r2
 8005d7a:	bf08      	it	eq
 8005d7c:	f043 0301 	orreq.w	r3, r3, #1
 8005d80:	3248      	adds	r2, #72	; 0x48
 8005d82:	428c      	cmp	r4, r1
 8005d84:	bf08      	it	eq
 8005d86:	f043 0301 	orreq.w	r3, r3, #1
 8005d8a:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005d8e:	4284      	cmp	r4, r0
 8005d90:	bf08      	it	eq
 8005d92:	f043 0301 	orreq.w	r3, r3, #1
 8005d96:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005d9a:	4294      	cmp	r4, r2
 8005d9c:	bf08      	it	eq
 8005d9e:	f043 0301 	orreq.w	r3, r3, #1
 8005da2:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8005da6:	428c      	cmp	r4, r1
 8005da8:	bf08      	it	eq
 8005daa:	f043 0301 	orreq.w	r3, r3, #1
 8005dae:	3148      	adds	r1, #72	; 0x48
 8005db0:	4284      	cmp	r4, r0
 8005db2:	bf08      	it	eq
 8005db4:	f043 0301 	orreq.w	r3, r3, #1
 8005db8:	3048      	adds	r0, #72	; 0x48
 8005dba:	4294      	cmp	r4, r2
 8005dbc:	bf08      	it	eq
 8005dbe:	f043 0301 	orreq.w	r3, r3, #1
 8005dc2:	3248      	adds	r2, #72	; 0x48
 8005dc4:	428c      	cmp	r4, r1
 8005dc6:	bf08      	it	eq
 8005dc8:	f043 0301 	orreq.w	r3, r3, #1
 8005dcc:	3148      	adds	r1, #72	; 0x48
 8005dce:	4284      	cmp	r4, r0
 8005dd0:	bf08      	it	eq
 8005dd2:	f043 0301 	orreq.w	r3, r3, #1
 8005dd6:	3048      	adds	r0, #72	; 0x48
 8005dd8:	4294      	cmp	r4, r2
 8005dda:	bf08      	it	eq
 8005ddc:	f043 0301 	orreq.w	r3, r3, #1
 8005de0:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 8005de4:	428c      	cmp	r4, r1
 8005de6:	bf08      	it	eq
 8005de8:	f043 0301 	orreq.w	r3, r3, #1
 8005dec:	f5a1 618f 	sub.w	r1, r1, #1144	; 0x478
 8005df0:	4284      	cmp	r4, r0
 8005df2:	bf08      	it	eq
 8005df4:	f043 0301 	orreq.w	r3, r3, #1
 8005df8:	428c      	cmp	r4, r1
 8005dfa:	bf18      	it	ne
 8005dfc:	4294      	cmpne	r4, r2
 8005dfe:	bf0c      	ite	eq
 8005e00:	2201      	moveq	r2, #1
 8005e02:	2200      	movne	r2, #0
 8005e04:	d002      	beq.n	8005e0c <HAL_DMA_Abort+0xc8>
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f000 8090 	beq.w	8005f2c <HAL_DMA_Abort+0x1e8>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005e0c:	6821      	ldr	r1, [r4, #0]
 8005e0e:	f021 011e 	bic.w	r1, r1, #30
 8005e12:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005e14:	6961      	ldr	r1, [r4, #20]
 8005e16:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005e1a:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e1c:	2a00      	cmp	r2, #0
 8005e1e:	f000 80b0 	beq.w	8005f82 <HAL_DMA_Abort+0x23e>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005e22:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8005e24:	6813      	ldr	r3, [r2, #0]
 8005e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e2a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005e2c:	6823      	ldr	r3, [r4, #0]
 8005e2e:	f023 0301 	bic.w	r3, r3, #1
 8005e32:	6023      	str	r3, [r4, #0]
 8005e34:	e005      	b.n	8005e42 <HAL_DMA_Abort+0xfe>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e36:	f7fd fe8b 	bl	8003b50 <HAL_GetTick>
 8005e3a:	1b83      	subs	r3, r0, r6
 8005e3c:	2b05      	cmp	r3, #5
 8005e3e:	f200 80a6 	bhi.w	8005f8e <HAL_DMA_Abort+0x24a>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005e42:	6823      	ldr	r3, [r4, #0]
 8005e44:	07db      	lsls	r3, r3, #31
 8005e46:	d4f6      	bmi.n	8005e36 <HAL_DMA_Abort+0xf2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e48:	682a      	ldr	r2, [r5, #0]
 8005e4a:	4b57      	ldr	r3, [pc, #348]	; (8005fa8 <HAL_DMA_Abort+0x264>)
 8005e4c:	4957      	ldr	r1, [pc, #348]	; (8005fac <HAL_DMA_Abort+0x268>)
 8005e4e:	4c58      	ldr	r4, [pc, #352]	; (8005fb0 <HAL_DMA_Abort+0x26c>)
 8005e50:	428a      	cmp	r2, r1
 8005e52:	bf18      	it	ne
 8005e54:	429a      	cmpne	r2, r3
 8005e56:	4858      	ldr	r0, [pc, #352]	; (8005fb8 <HAL_DMA_Abort+0x274>)
 8005e58:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8005e5c:	bf0c      	ite	eq
 8005e5e:	2301      	moveq	r3, #1
 8005e60:	2300      	movne	r3, #0
 8005e62:	42a2      	cmp	r2, r4
 8005e64:	bf08      	it	eq
 8005e66:	f043 0301 	orreq.w	r3, r3, #1
 8005e6a:	3448      	adds	r4, #72	; 0x48
 8005e6c:	4282      	cmp	r2, r0
 8005e6e:	bf08      	it	eq
 8005e70:	f043 0301 	orreq.w	r3, r3, #1
 8005e74:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005e78:	428a      	cmp	r2, r1
 8005e7a:	bf08      	it	eq
 8005e7c:	f043 0301 	orreq.w	r3, r3, #1
 8005e80:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005e84:	42a2      	cmp	r2, r4
 8005e86:	bf08      	it	eq
 8005e88:	f043 0301 	orreq.w	r3, r3, #1
 8005e8c:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8005e90:	4282      	cmp	r2, r0
 8005e92:	bf08      	it	eq
 8005e94:	f043 0301 	orreq.w	r3, r3, #1
 8005e98:	3048      	adds	r0, #72	; 0x48
 8005e9a:	428a      	cmp	r2, r1
 8005e9c:	bf08      	it	eq
 8005e9e:	f043 0301 	orreq.w	r3, r3, #1
 8005ea2:	3148      	adds	r1, #72	; 0x48
 8005ea4:	42a2      	cmp	r2, r4
 8005ea6:	bf08      	it	eq
 8005ea8:	f043 0301 	orreq.w	r3, r3, #1
 8005eac:	3448      	adds	r4, #72	; 0x48
 8005eae:	4282      	cmp	r2, r0
 8005eb0:	bf08      	it	eq
 8005eb2:	f043 0301 	orreq.w	r3, r3, #1
 8005eb6:	3048      	adds	r0, #72	; 0x48
 8005eb8:	428a      	cmp	r2, r1
 8005eba:	bf08      	it	eq
 8005ebc:	f043 0301 	orreq.w	r3, r3, #1
 8005ec0:	3148      	adds	r1, #72	; 0x48
 8005ec2:	42a2      	cmp	r2, r4
 8005ec4:	bf08      	it	eq
 8005ec6:	f043 0301 	orreq.w	r3, r3, #1
 8005eca:	4282      	cmp	r2, r0
 8005ecc:	bf08      	it	eq
 8005ece:	f043 0301 	orreq.w	r3, r3, #1
 8005ed2:	428a      	cmp	r2, r1
 8005ed4:	bf08      	it	eq
 8005ed6:	f043 0301 	orreq.w	r3, r3, #1
 8005eda:	b933      	cbnz	r3, 8005eea <HAL_DMA_Abort+0x1a6>
 8005edc:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8005ee0:	4b36      	ldr	r3, [pc, #216]	; (8005fbc <HAL_DMA_Abort+0x278>)
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	bf18      	it	ne
 8005ee6:	428a      	cmpne	r2, r1
 8005ee8:	d172      	bne.n	8005fd0 <HAL_DMA_Abort+0x28c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005eea:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005eec:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005eee:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005ef0:	f002 021f 	and.w	r2, r2, #31
 8005ef4:	4093      	lsls	r3, r2
 8005ef6:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8005ef8:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005efa:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8005efe:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005f00:	b133      	cbz	r3, 8005f10 <HAL_DMA_Abort+0x1cc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f02:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f04:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8005f06:	6f68      	ldr	r0, [r5, #116]	; 0x74
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f0c:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f0e:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005f10:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005f12:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8005f14:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8005f18:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8005f1c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f1e:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8005f20:	2300      	movs	r3, #0
    return HAL_ERROR;
 8005f22:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f24:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8005f26:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8005f2a:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f2c:	4a24      	ldr	r2, [pc, #144]	; (8005fc0 <HAL_DMA_Abort+0x27c>)
 8005f2e:	4925      	ldr	r1, [pc, #148]	; (8005fc4 <HAL_DMA_Abort+0x280>)
 8005f30:	4825      	ldr	r0, [pc, #148]	; (8005fc8 <HAL_DMA_Abort+0x284>)
 8005f32:	428c      	cmp	r4, r1
 8005f34:	bf18      	it	ne
 8005f36:	4294      	cmpne	r4, r2
 8005f38:	f101 013c 	add.w	r1, r1, #60	; 0x3c
 8005f3c:	bf0c      	ite	eq
 8005f3e:	2201      	moveq	r2, #1
 8005f40:	2200      	movne	r2, #0
 8005f42:	4284      	cmp	r4, r0
 8005f44:	bf08      	it	eq
 8005f46:	f042 0201 	orreq.w	r2, r2, #1
 8005f4a:	3028      	adds	r0, #40	; 0x28
 8005f4c:	428c      	cmp	r4, r1
 8005f4e:	bf08      	it	eq
 8005f50:	f042 0201 	orreq.w	r2, r2, #1
 8005f54:	3128      	adds	r1, #40	; 0x28
 8005f56:	4284      	cmp	r4, r0
 8005f58:	bf08      	it	eq
 8005f5a:	f042 0201 	orreq.w	r2, r2, #1
 8005f5e:	3028      	adds	r0, #40	; 0x28
 8005f60:	428c      	cmp	r4, r1
 8005f62:	bf08      	it	eq
 8005f64:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f68:	6821      	ldr	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f6a:	4284      	cmp	r4, r0
 8005f6c:	bf08      	it	eq
 8005f6e:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f72:	f021 010e 	bic.w	r1, r1, #14
 8005f76:	6021      	str	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f78:	b91a      	cbnz	r2, 8005f82 <HAL_DMA_Abort+0x23e>
 8005f7a:	4a14      	ldr	r2, [pc, #80]	; (8005fcc <HAL_DMA_Abort+0x288>)
 8005f7c:	4294      	cmp	r4, r2
 8005f7e:	f47f af55 	bne.w	8005e2c <HAL_DMA_Abort+0xe8>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f82:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8005f84:	680a      	ldr	r2, [r1, #0]
 8005f86:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f8a:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8005f8c:	e74e      	b.n	8005e2c <HAL_DMA_Abort+0xe8>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f8e:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8005f90:	2200      	movs	r2, #0
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f92:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005f94:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f96:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8005f98:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f9c:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8005fa0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005fa2:	2001      	movs	r0, #1
}
 8005fa4:	bd70      	pop	{r4, r5, r6, pc}
 8005fa6:	bf00      	nop
 8005fa8:	40020058 	.word	0x40020058
 8005fac:	40020040 	.word	0x40020040
 8005fb0:	40020070 	.word	0x40020070
 8005fb4:	400200a0 	.word	0x400200a0
 8005fb8:	40020088 	.word	0x40020088
 8005fbc:	40020028 	.word	0x40020028
 8005fc0:	5802541c 	.word	0x5802541c
 8005fc4:	58025408 	.word	0x58025408
 8005fc8:	58025430 	.word	0x58025430
 8005fcc:	58025494 	.word	0x58025494
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fd0:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8005fd4:	4b18      	ldr	r3, [pc, #96]	; (8006038 <HAL_DMA_Abort+0x2f4>)
 8005fd6:	4819      	ldr	r0, [pc, #100]	; (800603c <HAL_DMA_Abort+0x2f8>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005fd8:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005fda:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8005fde:	42a2      	cmp	r2, r4
 8005fe0:	bf18      	it	ne
 8005fe2:	429a      	cmpne	r2, r3
 8005fe4:	f104 043c 	add.w	r4, r4, #60	; 0x3c
 8005fe8:	bf0c      	ite	eq
 8005fea:	2301      	moveq	r3, #1
 8005fec:	2300      	movne	r3, #0
 8005fee:	4282      	cmp	r2, r0
 8005ff0:	bf08      	it	eq
 8005ff2:	f043 0301 	orreq.w	r3, r3, #1
 8005ff6:	3028      	adds	r0, #40	; 0x28
 8005ff8:	42a2      	cmp	r2, r4
 8005ffa:	bf08      	it	eq
 8005ffc:	f043 0301 	orreq.w	r3, r3, #1
 8006000:	3428      	adds	r4, #40	; 0x28
 8006002:	4282      	cmp	r2, r0
 8006004:	bf08      	it	eq
 8006006:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800600a:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800600c:	42a2      	cmp	r2, r4
 800600e:	bf08      	it	eq
 8006010:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006014:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006018:	3414      	adds	r4, #20
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800601a:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800601c:	42a2      	cmp	r2, r4
 800601e:	bf08      	it	eq
 8006020:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006024:	6dac      	ldr	r4, [r5, #88]	; 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006026:	6061      	str	r1, [r4, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006028:	2b00      	cmp	r3, #0
 800602a:	f47f af65 	bne.w	8005ef8 <HAL_DMA_Abort+0x1b4>
 800602e:	4b04      	ldr	r3, [pc, #16]	; (8006040 <HAL_DMA_Abort+0x2fc>)
 8006030:	429a      	cmp	r2, r3
 8006032:	f43f af61 	beq.w	8005ef8 <HAL_DMA_Abort+0x1b4>
 8006036:	e76b      	b.n	8005f10 <HAL_DMA_Abort+0x1cc>
 8006038:	5802541c 	.word	0x5802541c
 800603c:	58025430 	.word	0x58025430
 8006040:	58025494 	.word	0x58025494

08006044 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8006044:	2800      	cmp	r0, #0
 8006046:	d060      	beq.n	800610a <HAL_DMA_Abort_IT+0xc6>
{
 8006048:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800604a:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 800604e:	4603      	mov	r3, r0
 8006050:	2a02      	cmp	r2, #2
 8006052:	d156      	bne.n	8006102 <HAL_DMA_Abort_IT+0xbe>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006054:	6801      	ldr	r1, [r0, #0]
 8006056:	4a59      	ldr	r2, [pc, #356]	; (80061bc <HAL_DMA_Abort_IT+0x178>)
 8006058:	4291      	cmp	r1, r2
 800605a:	d049      	beq.n	80060f0 <HAL_DMA_Abort_IT+0xac>
 800605c:	3218      	adds	r2, #24
 800605e:	4291      	cmp	r1, r2
 8006060:	d046      	beq.n	80060f0 <HAL_DMA_Abort_IT+0xac>
 8006062:	3230      	adds	r2, #48	; 0x30
 8006064:	4856      	ldr	r0, [pc, #344]	; (80061c0 <HAL_DMA_Abort_IT+0x17c>)
 8006066:	4c57      	ldr	r4, [pc, #348]	; (80061c4 <HAL_DMA_Abort_IT+0x180>)
 8006068:	4281      	cmp	r1, r0
 800606a:	bf18      	it	ne
 800606c:	4291      	cmpne	r1, r2
 800606e:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006072:	4d55      	ldr	r5, [pc, #340]	; (80061c8 <HAL_DMA_Abort_IT+0x184>)
 8006074:	bf0c      	ite	eq
 8006076:	2201      	moveq	r2, #1
 8006078:	2200      	movne	r2, #0
 800607a:	42a1      	cmp	r1, r4
 800607c:	bf08      	it	eq
 800607e:	f042 0201 	orreq.w	r2, r2, #1
 8006082:	3448      	adds	r4, #72	; 0x48
 8006084:	4281      	cmp	r1, r0
 8006086:	bf08      	it	eq
 8006088:	f042 0201 	orreq.w	r2, r2, #1
 800608c:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8006090:	42a9      	cmp	r1, r5
 8006092:	bf08      	it	eq
 8006094:	f042 0201 	orreq.w	r2, r2, #1
 8006098:	f505 7562 	add.w	r5, r5, #904	; 0x388
 800609c:	42a1      	cmp	r1, r4
 800609e:	bf08      	it	eq
 80060a0:	f042 0201 	orreq.w	r2, r2, #1
 80060a4:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80060a8:	4281      	cmp	r1, r0
 80060aa:	bf08      	it	eq
 80060ac:	f042 0201 	orreq.w	r2, r2, #1
 80060b0:	3048      	adds	r0, #72	; 0x48
 80060b2:	42a9      	cmp	r1, r5
 80060b4:	bf08      	it	eq
 80060b6:	f042 0201 	orreq.w	r2, r2, #1
 80060ba:	3548      	adds	r5, #72	; 0x48
 80060bc:	42a1      	cmp	r1, r4
 80060be:	bf08      	it	eq
 80060c0:	f042 0201 	orreq.w	r2, r2, #1
 80060c4:	3448      	adds	r4, #72	; 0x48
 80060c6:	4281      	cmp	r1, r0
 80060c8:	bf08      	it	eq
 80060ca:	f042 0201 	orreq.w	r2, r2, #1
 80060ce:	3048      	adds	r0, #72	; 0x48
 80060d0:	42a9      	cmp	r1, r5
 80060d2:	bf08      	it	eq
 80060d4:	f042 0201 	orreq.w	r2, r2, #1
 80060d8:	42a1      	cmp	r1, r4
 80060da:	bf08      	it	eq
 80060dc:	f042 0201 	orreq.w	r2, r2, #1
 80060e0:	4281      	cmp	r1, r0
 80060e2:	bf08      	it	eq
 80060e4:	f042 0201 	orreq.w	r2, r2, #1
 80060e8:	b912      	cbnz	r2, 80060f0 <HAL_DMA_Abort_IT+0xac>
 80060ea:	4a38      	ldr	r2, [pc, #224]	; (80061cc <HAL_DMA_Abort_IT+0x188>)
 80060ec:	4291      	cmp	r1, r2
 80060ee:	d10e      	bne.n	800610e <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 80060f0:	2204      	movs	r2, #4
  return HAL_OK;
 80060f2:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 80060f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80060f8:	680b      	ldr	r3, [r1, #0]
 80060fa:	f023 0301 	bic.w	r3, r3, #1
 80060fe:	600b      	str	r3, [r1, #0]
}
 8006100:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006102:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8006104:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006106:	655a      	str	r2, [r3, #84]	; 0x54
}
 8006108:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800610a:	2001      	movs	r0, #1
}
 800610c:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800610e:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8006112:	4a2f      	ldr	r2, [pc, #188]	; (80061d0 <HAL_DMA_Abort_IT+0x18c>)
 8006114:	482f      	ldr	r0, [pc, #188]	; (80061d4 <HAL_DMA_Abort_IT+0x190>)
 8006116:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 800611a:	4d2f      	ldr	r5, [pc, #188]	; (80061d8 <HAL_DMA_Abort_IT+0x194>)
 800611c:	42a1      	cmp	r1, r4
 800611e:	bf18      	it	ne
 8006120:	4291      	cmpne	r1, r2
 8006122:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8006126:	bf0c      	ite	eq
 8006128:	2201      	moveq	r2, #1
 800612a:	2200      	movne	r2, #0
 800612c:	4281      	cmp	r1, r0
 800612e:	bf08      	it	eq
 8006130:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006134:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006136:	42a9      	cmp	r1, r5
 8006138:	bf08      	it	eq
 800613a:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800613e:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006142:	3528      	adds	r5, #40	; 0x28
 8006144:	42a1      	cmp	r1, r4
 8006146:	bf08      	it	eq
 8006148:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800614c:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800614e:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 8006150:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006152:	42a9      	cmp	r1, r5
 8006154:	bf08      	it	eq
 8006156:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 800615a:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800615e:	42a1      	cmp	r1, r4
 8006160:	bf08      	it	eq
 8006162:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8006166:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006168:	b912      	cbnz	r2, 8006170 <HAL_DMA_Abort_IT+0x12c>
 800616a:	4a1c      	ldr	r2, [pc, #112]	; (80061dc <HAL_DMA_Abort_IT+0x198>)
 800616c:	4291      	cmp	r1, r2
 800616e:	d117      	bne.n	80061a0 <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006170:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006172:	2101      	movs	r1, #1
 8006174:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006176:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006178:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800617c:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800617e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006182:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006184:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006186:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 8006188:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800618c:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800618e:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8006190:	b132      	cbz	r2, 80061a0 <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006192:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006194:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8006196:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006198:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800619c:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800619e:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 80061a0:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 80061a2:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 80061a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 80061a6:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80061aa:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 80061ae:	b11a      	cbz	r2, 80061b8 <HAL_DMA_Abort_IT+0x174>
        hdma->XferAbortCallback(hdma);
 80061b0:	4618      	mov	r0, r3
 80061b2:	4790      	blx	r2
  return HAL_OK;
 80061b4:	4620      	mov	r0, r4
}
 80061b6:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 80061b8:	4610      	mov	r0, r2
}
 80061ba:	bd38      	pop	{r3, r4, r5, pc}
 80061bc:	40020010 	.word	0x40020010
 80061c0:	40020040 	.word	0x40020040
 80061c4:	40020070 	.word	0x40020070
 80061c8:	400200a0 	.word	0x400200a0
 80061cc:	400204b8 	.word	0x400204b8
 80061d0:	5802541c 	.word	0x5802541c
 80061d4:	58025430 	.word	0x58025430
 80061d8:	58025444 	.word	0x58025444
 80061dc:	58025494 	.word	0x58025494

080061e0 <HAL_DMA_IRQHandler>:
{
 80061e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80061e4:	4a9f      	ldr	r2, [pc, #636]	; (8006464 <HAL_DMA_IRQHandler+0x284>)
  __IO uint32_t count = 0U;
 80061e6:	2500      	movs	r5, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80061e8:	4e9f      	ldr	r6, [pc, #636]	; (8006468 <HAL_DMA_IRQHandler+0x288>)
{
 80061ea:	b082      	sub	sp, #8
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80061ec:	6803      	ldr	r3, [r0, #0]
{
 80061ee:	4682      	mov	sl, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80061f0:	499e      	ldr	r1, [pc, #632]	; (800646c <HAL_DMA_IRQHandler+0x28c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061f2:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80061f4:	4293      	cmp	r3, r2
 80061f6:	bf18      	it	ne
 80061f8:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 80061fa:	9501      	str	r5, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80061fc:	bf08      	it	eq
 80061fe:	2601      	moveq	r6, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8006200:	680d      	ldr	r5, [r1, #0]
  tmpisr_dma  = regs_dma->ISR;
 8006202:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006204:	bf18      	it	ne
 8006206:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 8006208:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800620a:	d04a      	beq.n	80062a2 <HAL_DMA_IRQHandler+0xc2>
 800620c:	3230      	adds	r2, #48	; 0x30
 800620e:	f8df e26c 	ldr.w	lr, [pc, #620]	; 800647c <HAL_DMA_IRQHandler+0x29c>
 8006212:	4897      	ldr	r0, [pc, #604]	; (8006470 <HAL_DMA_IRQHandler+0x290>)
 8006214:	4573      	cmp	r3, lr
 8006216:	bf18      	it	ne
 8006218:	4293      	cmpne	r3, r2
 800621a:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 800621e:	bf0c      	ite	eq
 8006220:	2201      	moveq	r2, #1
 8006222:	2200      	movne	r2, #0
 8006224:	4283      	cmp	r3, r0
 8006226:	bf08      	it	eq
 8006228:	f042 0201 	orreq.w	r2, r2, #1
 800622c:	3030      	adds	r0, #48	; 0x30
 800622e:	4573      	cmp	r3, lr
 8006230:	bf08      	it	eq
 8006232:	f042 0201 	orreq.w	r2, r2, #1
 8006236:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800623a:	4283      	cmp	r3, r0
 800623c:	bf08      	it	eq
 800623e:	f042 0201 	orreq.w	r2, r2, #1
 8006242:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8006246:	4573      	cmp	r3, lr
 8006248:	bf08      	it	eq
 800624a:	f042 0201 	orreq.w	r2, r2, #1
 800624e:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 8006252:	4283      	cmp	r3, r0
 8006254:	bf08      	it	eq
 8006256:	f042 0201 	orreq.w	r2, r2, #1
 800625a:	3030      	adds	r0, #48	; 0x30
 800625c:	4573      	cmp	r3, lr
 800625e:	bf08      	it	eq
 8006260:	f042 0201 	orreq.w	r2, r2, #1
 8006264:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8006268:	4283      	cmp	r3, r0
 800626a:	bf08      	it	eq
 800626c:	f042 0201 	orreq.w	r2, r2, #1
 8006270:	3030      	adds	r0, #48	; 0x30
 8006272:	4573      	cmp	r3, lr
 8006274:	bf08      	it	eq
 8006276:	f042 0201 	orreq.w	r2, r2, #1
 800627a:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800627e:	4283      	cmp	r3, r0
 8006280:	bf08      	it	eq
 8006282:	f042 0201 	orreq.w	r2, r2, #1
 8006286:	3030      	adds	r0, #48	; 0x30
 8006288:	4573      	cmp	r3, lr
 800628a:	bf08      	it	eq
 800628c:	f042 0201 	orreq.w	r2, r2, #1
 8006290:	4283      	cmp	r3, r0
 8006292:	bf08      	it	eq
 8006294:	f042 0201 	orreq.w	r2, r2, #1
 8006298:	b91a      	cbnz	r2, 80062a2 <HAL_DMA_IRQHandler+0xc2>
 800629a:	4a76      	ldr	r2, [pc, #472]	; (8006474 <HAL_DMA_IRQHandler+0x294>)
 800629c:	4293      	cmp	r3, r2
 800629e:	f040 820b 	bne.w	80066b8 <HAL_DMA_IRQHandler+0x4d8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062a2:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
 80062a6:	2208      	movs	r2, #8
 80062a8:	f001 0c1f 	and.w	ip, r1, #31
 80062ac:	fa02 f20c 	lsl.w	r2, r2, ip
 80062b0:	4217      	tst	r7, r2
 80062b2:	f040 818d 	bne.w	80065d0 <HAL_DMA_IRQHandler+0x3f0>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062b6:	fa27 f20c 	lsr.w	r2, r7, ip
 80062ba:	07d2      	lsls	r2, r2, #31
 80062bc:	d50c      	bpl.n	80062d8 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80062be:	695a      	ldr	r2, [r3, #20]
 80062c0:	0610      	lsls	r0, r2, #24
 80062c2:	d509      	bpl.n	80062d8 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80062c4:	2201      	movs	r2, #1
 80062c6:	fa02 f20c 	lsl.w	r2, r2, ip
 80062ca:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062cc:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 80062d0:	f042 0202 	orr.w	r2, r2, #2
 80062d4:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062d8:	f04f 0e04 	mov.w	lr, #4
 80062dc:	fa0e f00c 	lsl.w	r0, lr, ip
 80062e0:	4238      	tst	r0, r7
 80062e2:	d05b      	beq.n	800639c <HAL_DMA_IRQHandler+0x1bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80062e4:	2e00      	cmp	r6, #0
 80062e6:	d14f      	bne.n	8006388 <HAL_DMA_IRQHandler+0x1a8>
 80062e8:	4a63      	ldr	r2, [pc, #396]	; (8006478 <HAL_DMA_IRQHandler+0x298>)
 80062ea:	f8df 9190 	ldr.w	r9, [pc, #400]	; 800647c <HAL_DMA_IRQHandler+0x29c>
 80062ee:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8006470 <HAL_DMA_IRQHandler+0x290>
 80062f2:	454b      	cmp	r3, r9
 80062f4:	bf18      	it	ne
 80062f6:	4293      	cmpne	r3, r2
 80062f8:	f109 0948 	add.w	r9, r9, #72	; 0x48
 80062fc:	bf0c      	ite	eq
 80062fe:	2201      	moveq	r2, #1
 8006300:	2200      	movne	r2, #0
 8006302:	4543      	cmp	r3, r8
 8006304:	bf08      	it	eq
 8006306:	f042 0201 	orreq.w	r2, r2, #1
 800630a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800630e:	454b      	cmp	r3, r9
 8006310:	bf08      	it	eq
 8006312:	f042 0201 	orreq.w	r2, r2, #1
 8006316:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800631a:	4543      	cmp	r3, r8
 800631c:	bf08      	it	eq
 800631e:	f042 0201 	orreq.w	r2, r2, #1
 8006322:	f508 785c 	add.w	r8, r8, #880	; 0x370
 8006326:	454b      	cmp	r3, r9
 8006328:	bf08      	it	eq
 800632a:	f042 0201 	orreq.w	r2, r2, #1
 800632e:	f509 795c 	add.w	r9, r9, #880	; 0x370
 8006332:	4543      	cmp	r3, r8
 8006334:	bf08      	it	eq
 8006336:	f042 0201 	orreq.w	r2, r2, #1
 800633a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800633e:	454b      	cmp	r3, r9
 8006340:	bf08      	it	eq
 8006342:	f042 0201 	orreq.w	r2, r2, #1
 8006346:	f109 0930 	add.w	r9, r9, #48	; 0x30
 800634a:	4543      	cmp	r3, r8
 800634c:	bf08      	it	eq
 800634e:	f042 0201 	orreq.w	r2, r2, #1
 8006352:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006356:	454b      	cmp	r3, r9
 8006358:	bf08      	it	eq
 800635a:	f042 0201 	orreq.w	r2, r2, #1
 800635e:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8006362:	4543      	cmp	r3, r8
 8006364:	bf08      	it	eq
 8006366:	f042 0201 	orreq.w	r2, r2, #1
 800636a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800636e:	454b      	cmp	r3, r9
 8006370:	bf08      	it	eq
 8006372:	f042 0201 	orreq.w	r2, r2, #1
 8006376:	4543      	cmp	r3, r8
 8006378:	bf08      	it	eq
 800637a:	f042 0201 	orreq.w	r2, r2, #1
 800637e:	b91a      	cbnz	r2, 8006388 <HAL_DMA_IRQHandler+0x1a8>
 8006380:	4a3c      	ldr	r2, [pc, #240]	; (8006474 <HAL_DMA_IRQHandler+0x294>)
 8006382:	4293      	cmp	r3, r2
 8006384:	f040 822f 	bne.w	80067e6 <HAL_DMA_IRQHandler+0x606>
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	0792      	lsls	r2, r2, #30
 800638c:	d506      	bpl.n	800639c <HAL_DMA_IRQHandler+0x1bc>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800638e:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006390:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8006394:	f042 0204 	orr.w	r2, r2, #4
 8006398:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800639c:	2210      	movs	r2, #16
 800639e:	fa02 fc0c 	lsl.w	ip, r2, ip
 80063a2:	ea1c 0f07 	tst.w	ip, r7
 80063a6:	d06f      	beq.n	8006488 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80063a8:	2e00      	cmp	r6, #0
 80063aa:	d146      	bne.n	800643a <HAL_DMA_IRQHandler+0x25a>
 80063ac:	4a32      	ldr	r2, [pc, #200]	; (8006478 <HAL_DMA_IRQHandler+0x298>)
 80063ae:	4833      	ldr	r0, [pc, #204]	; (800647c <HAL_DMA_IRQHandler+0x29c>)
 80063b0:	4e2f      	ldr	r6, [pc, #188]	; (8006470 <HAL_DMA_IRQHandler+0x290>)
 80063b2:	4283      	cmp	r3, r0
 80063b4:	bf18      	it	ne
 80063b6:	4293      	cmpne	r3, r2
 80063b8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80063bc:	bf0c      	ite	eq
 80063be:	2201      	moveq	r2, #1
 80063c0:	2200      	movne	r2, #0
 80063c2:	42b3      	cmp	r3, r6
 80063c4:	bf08      	it	eq
 80063c6:	f042 0201 	orreq.w	r2, r2, #1
 80063ca:	3630      	adds	r6, #48	; 0x30
 80063cc:	4283      	cmp	r3, r0
 80063ce:	bf08      	it	eq
 80063d0:	f042 0201 	orreq.w	r2, r2, #1
 80063d4:	3030      	adds	r0, #48	; 0x30
 80063d6:	42b3      	cmp	r3, r6
 80063d8:	bf08      	it	eq
 80063da:	f042 0201 	orreq.w	r2, r2, #1
 80063de:	f506 765c 	add.w	r6, r6, #880	; 0x370
 80063e2:	4283      	cmp	r3, r0
 80063e4:	bf08      	it	eq
 80063e6:	f042 0201 	orreq.w	r2, r2, #1
 80063ea:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80063ee:	42b3      	cmp	r3, r6
 80063f0:	bf08      	it	eq
 80063f2:	f042 0201 	orreq.w	r2, r2, #1
 80063f6:	3630      	adds	r6, #48	; 0x30
 80063f8:	4283      	cmp	r3, r0
 80063fa:	bf08      	it	eq
 80063fc:	f042 0201 	orreq.w	r2, r2, #1
 8006400:	3030      	adds	r0, #48	; 0x30
 8006402:	42b3      	cmp	r3, r6
 8006404:	bf08      	it	eq
 8006406:	f042 0201 	orreq.w	r2, r2, #1
 800640a:	3630      	adds	r6, #48	; 0x30
 800640c:	4283      	cmp	r3, r0
 800640e:	bf08      	it	eq
 8006410:	f042 0201 	orreq.w	r2, r2, #1
 8006414:	3030      	adds	r0, #48	; 0x30
 8006416:	42b3      	cmp	r3, r6
 8006418:	bf08      	it	eq
 800641a:	f042 0201 	orreq.w	r2, r2, #1
 800641e:	3630      	adds	r6, #48	; 0x30
 8006420:	4283      	cmp	r3, r0
 8006422:	bf08      	it	eq
 8006424:	f042 0201 	orreq.w	r2, r2, #1
 8006428:	42b3      	cmp	r3, r6
 800642a:	bf08      	it	eq
 800642c:	f042 0201 	orreq.w	r2, r2, #1
 8006430:	b91a      	cbnz	r2, 800643a <HAL_DMA_IRQHandler+0x25a>
 8006432:	4a10      	ldr	r2, [pc, #64]	; (8006474 <HAL_DMA_IRQHandler+0x294>)
 8006434:	4293      	cmp	r3, r2
 8006436:	f040 81de 	bne.w	80067f6 <HAL_DMA_IRQHandler+0x616>
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8006440:	b312      	cbz	r2, 8006488 <HAL_DMA_IRQHandler+0x2a8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006442:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	0352      	lsls	r2, r2, #13
 800644a:	f100 818b 	bmi.w	8006764 <HAL_DMA_IRQHandler+0x584>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	05d6      	lsls	r6, r2, #23
 8006452:	d403      	bmi.n	800645c <HAL_DMA_IRQHandler+0x27c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	f022 0208 	bic.w	r2, r2, #8
 800645a:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 800645c:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006460:	b193      	cbz	r3, 8006488 <HAL_DMA_IRQHandler+0x2a8>
 8006462:	e00d      	b.n	8006480 <HAL_DMA_IRQHandler+0x2a0>
 8006464:	40020028 	.word	0x40020028
 8006468:	40020010 	.word	0x40020010
 800646c:	240001f4 	.word	0x240001f4
 8006470:	40020070 	.word	0x40020070
 8006474:	400204b8 	.word	0x400204b8
 8006478:	40020058 	.word	0x40020058
 800647c:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8006480:	4650      	mov	r0, sl
 8006482:	4798      	blx	r3
 8006484:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006488:	f001 011f 	and.w	r1, r1, #31
 800648c:	2620      	movs	r6, #32
 800648e:	408e      	lsls	r6, r1
 8006490:	423e      	tst	r6, r7
 8006492:	d06a      	beq.n	800656a <HAL_DMA_IRQHandler+0x38a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006494:	f8da 2000 	ldr.w	r2, [sl]
 8006498:	4ba7      	ldr	r3, [pc, #668]	; (8006738 <HAL_DMA_IRQHandler+0x558>)
 800649a:	48a8      	ldr	r0, [pc, #672]	; (800673c <HAL_DMA_IRQHandler+0x55c>)
 800649c:	4fa8      	ldr	r7, [pc, #672]	; (8006740 <HAL_DMA_IRQHandler+0x560>)
 800649e:	4282      	cmp	r2, r0
 80064a0:	bf18      	it	ne
 80064a2:	429a      	cmpne	r2, r3
 80064a4:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80064a8:	bf0c      	ite	eq
 80064aa:	2301      	moveq	r3, #1
 80064ac:	2300      	movne	r3, #0
 80064ae:	42ba      	cmp	r2, r7
 80064b0:	bf08      	it	eq
 80064b2:	f043 0301 	orreq.w	r3, r3, #1
 80064b6:	3730      	adds	r7, #48	; 0x30
 80064b8:	4282      	cmp	r2, r0
 80064ba:	bf08      	it	eq
 80064bc:	f043 0301 	orreq.w	r3, r3, #1
 80064c0:	3030      	adds	r0, #48	; 0x30
 80064c2:	42ba      	cmp	r2, r7
 80064c4:	bf08      	it	eq
 80064c6:	f043 0301 	orreq.w	r3, r3, #1
 80064ca:	3730      	adds	r7, #48	; 0x30
 80064cc:	4282      	cmp	r2, r0
 80064ce:	bf08      	it	eq
 80064d0:	f043 0301 	orreq.w	r3, r3, #1
 80064d4:	3030      	adds	r0, #48	; 0x30
 80064d6:	42ba      	cmp	r2, r7
 80064d8:	bf08      	it	eq
 80064da:	f043 0301 	orreq.w	r3, r3, #1
 80064de:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80064e2:	4282      	cmp	r2, r0
 80064e4:	bf08      	it	eq
 80064e6:	f043 0301 	orreq.w	r3, r3, #1
 80064ea:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80064ee:	42ba      	cmp	r2, r7
 80064f0:	bf08      	it	eq
 80064f2:	f043 0301 	orreq.w	r3, r3, #1
 80064f6:	3730      	adds	r7, #48	; 0x30
 80064f8:	4282      	cmp	r2, r0
 80064fa:	bf08      	it	eq
 80064fc:	f043 0301 	orreq.w	r3, r3, #1
 8006500:	3030      	adds	r0, #48	; 0x30
 8006502:	42ba      	cmp	r2, r7
 8006504:	bf08      	it	eq
 8006506:	f043 0301 	orreq.w	r3, r3, #1
 800650a:	3730      	adds	r7, #48	; 0x30
 800650c:	4282      	cmp	r2, r0
 800650e:	bf08      	it	eq
 8006510:	f043 0301 	orreq.w	r3, r3, #1
 8006514:	3030      	adds	r0, #48	; 0x30
 8006516:	42ba      	cmp	r2, r7
 8006518:	bf08      	it	eq
 800651a:	f043 0301 	orreq.w	r3, r3, #1
 800651e:	3730      	adds	r7, #48	; 0x30
 8006520:	4282      	cmp	r2, r0
 8006522:	bf08      	it	eq
 8006524:	f043 0301 	orreq.w	r3, r3, #1
 8006528:	42ba      	cmp	r2, r7
 800652a:	bf08      	it	eq
 800652c:	f043 0301 	orreq.w	r3, r3, #1
 8006530:	b91b      	cbnz	r3, 800653a <HAL_DMA_IRQHandler+0x35a>
 8006532:	4b84      	ldr	r3, [pc, #528]	; (8006744 <HAL_DMA_IRQHandler+0x564>)
 8006534:	429a      	cmp	r2, r3
 8006536:	f040 8173 	bne.w	8006820 <HAL_DMA_IRQHandler+0x640>
 800653a:	6813      	ldr	r3, [r2, #0]
 800653c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006540:	b19b      	cbz	r3, 800656a <HAL_DMA_IRQHandler+0x38a>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006542:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006544:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
 8006548:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800654a:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800654c:	f000 8114 	beq.w	8006778 <HAL_DMA_IRQHandler+0x598>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006550:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006554:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006556:	f000 812d 	beq.w	80067b4 <HAL_DMA_IRQHandler+0x5d4>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800655a:	031c      	lsls	r4, r3, #12
 800655c:	f140 8138 	bpl.w	80067d0 <HAL_DMA_IRQHandler+0x5f0>
          if(hdma->XferCpltCallback != NULL)
 8006560:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006564:	b10b      	cbz	r3, 800656a <HAL_DMA_IRQHandler+0x38a>
            hdma->XferCpltCallback(hdma);
 8006566:	4650      	mov	r0, sl
 8006568:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800656a:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 80df 	beq.w	8006732 <HAL_DMA_IRQHandler+0x552>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006574:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 8006578:	07d8      	lsls	r0, r3, #31
 800657a:	d51f      	bpl.n	80065bc <HAL_DMA_IRQHandler+0x3dc>
        __HAL_DMA_DISABLE(hdma);
 800657c:	f8da 2000 	ldr.w	r2, [sl]
        hdma->State = HAL_DMA_STATE_ABORT;
 8006580:	2404      	movs	r4, #4
 8006582:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8006586:	6813      	ldr	r3, [r2, #0]
 8006588:	f023 0301 	bic.w	r3, r3, #1
 800658c:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800658e:	4b6e      	ldr	r3, [pc, #440]	; (8006748 <HAL_DMA_IRQHandler+0x568>)
 8006590:	fba3 3505 	umull	r3, r5, r3, r5
 8006594:	0aad      	lsrs	r5, r5, #10
 8006596:	e002      	b.n	800659e <HAL_DMA_IRQHandler+0x3be>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006598:	6813      	ldr	r3, [r2, #0]
 800659a:	07d9      	lsls	r1, r3, #31
 800659c:	d504      	bpl.n	80065a8 <HAL_DMA_IRQHandler+0x3c8>
          if (++count > timeout)
 800659e:	9b01      	ldr	r3, [sp, #4]
 80065a0:	3301      	adds	r3, #1
 80065a2:	42ab      	cmp	r3, r5
 80065a4:	9301      	str	r3, [sp, #4]
 80065a6:	d9f7      	bls.n	8006598 <HAL_DMA_IRQHandler+0x3b8>
        __HAL_UNLOCK(hdma);
 80065a8:	2300      	movs	r3, #0
 80065aa:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80065ae:	6813      	ldr	r3, [r2, #0]
 80065b0:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80065b2:	bf4c      	ite	mi
 80065b4:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80065b6:	2301      	movpl	r3, #1
 80065b8:	f88a 3035 	strb.w	r3, [sl, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 80065bc:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	f000 80b6 	beq.w	8006732 <HAL_DMA_IRQHandler+0x552>
        hdma->XferErrorCallback(hdma);
 80065c6:	4650      	mov	r0, sl
}
 80065c8:	b002      	add	sp, #8
 80065ca:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        hdma->XferErrorCallback(hdma);
 80065ce:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80065d0:	6818      	ldr	r0, [r3, #0]
 80065d2:	0740      	lsls	r0, r0, #29
 80065d4:	d50a      	bpl.n	80065ec <HAL_DMA_IRQHandler+0x40c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80065d6:	6818      	ldr	r0, [r3, #0]
 80065d8:	f020 0004 	bic.w	r0, r0, #4
 80065dc:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80065de:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80065e0:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 80065e4:	f042 0201 	orr.w	r2, r2, #1
 80065e8:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80065ec:	fa27 f20c 	lsr.w	r2, r7, ip
 80065f0:	07d2      	lsls	r2, r2, #31
 80065f2:	f57f ae71 	bpl.w	80062d8 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80065f6:	4a55      	ldr	r2, [pc, #340]	; (800674c <HAL_DMA_IRQHandler+0x56c>)
 80065f8:	4851      	ldr	r0, [pc, #324]	; (8006740 <HAL_DMA_IRQHandler+0x560>)
 80065fa:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8006760 <HAL_DMA_IRQHandler+0x580>
 80065fe:	4283      	cmp	r3, r0
 8006600:	bf18      	it	ne
 8006602:	4293      	cmpne	r3, r2
 8006604:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006608:	bf0c      	ite	eq
 800660a:	2201      	moveq	r2, #1
 800660c:	2200      	movne	r2, #0
 800660e:	4543      	cmp	r3, r8
 8006610:	bf08      	it	eq
 8006612:	f042 0201 	orreq.w	r2, r2, #1
 8006616:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800661a:	4283      	cmp	r3, r0
 800661c:	bf08      	it	eq
 800661e:	f042 0201 	orreq.w	r2, r2, #1
 8006622:	3030      	adds	r0, #48	; 0x30
 8006624:	4543      	cmp	r3, r8
 8006626:	bf08      	it	eq
 8006628:	f042 0201 	orreq.w	r2, r2, #1
 800662c:	f508 785c 	add.w	r8, r8, #880	; 0x370
 8006630:	4283      	cmp	r3, r0
 8006632:	bf08      	it	eq
 8006634:	f042 0201 	orreq.w	r2, r2, #1
 8006638:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800663c:	4543      	cmp	r3, r8
 800663e:	bf08      	it	eq
 8006640:	f042 0201 	orreq.w	r2, r2, #1
 8006644:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006648:	4283      	cmp	r3, r0
 800664a:	bf08      	it	eq
 800664c:	f042 0201 	orreq.w	r2, r2, #1
 8006650:	3030      	adds	r0, #48	; 0x30
 8006652:	4543      	cmp	r3, r8
 8006654:	bf08      	it	eq
 8006656:	f042 0201 	orreq.w	r2, r2, #1
 800665a:	f108 0830 	add.w	r8, r8, #48	; 0x30
 800665e:	4283      	cmp	r3, r0
 8006660:	bf08      	it	eq
 8006662:	f042 0201 	orreq.w	r2, r2, #1
 8006666:	3030      	adds	r0, #48	; 0x30
 8006668:	4543      	cmp	r3, r8
 800666a:	bf08      	it	eq
 800666c:	f042 0201 	orreq.w	r2, r2, #1
 8006670:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006674:	4283      	cmp	r3, r0
 8006676:	bf08      	it	eq
 8006678:	f042 0201 	orreq.w	r2, r2, #1
 800667c:	3030      	adds	r0, #48	; 0x30
 800667e:	4543      	cmp	r3, r8
 8006680:	bf08      	it	eq
 8006682:	f042 0201 	orreq.w	r2, r2, #1
 8006686:	4283      	cmp	r3, r0
 8006688:	bf08      	it	eq
 800668a:	f042 0201 	orreq.w	r2, r2, #1
 800668e:	2a00      	cmp	r2, #0
 8006690:	f47f ae15 	bne.w	80062be <HAL_DMA_IRQHandler+0xde>
 8006694:	2e00      	cmp	r6, #0
 8006696:	f47f ae12 	bne.w	80062be <HAL_DMA_IRQHandler+0xde>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800669a:	2204      	movs	r2, #4
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800669c:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800669e:	fa02 f20c 	lsl.w	r2, r2, ip
 80066a2:	423a      	tst	r2, r7
 80066a4:	f040 809f 	bne.w	80067e6 <HAL_DMA_IRQHandler+0x606>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066a8:	2210      	movs	r2, #16
 80066aa:	fa02 fc0c 	lsl.w	ip, r2, ip
 80066ae:	ea17 0f0c 	tst.w	r7, ip
 80066b2:	f43f aee9 	beq.w	8006488 <HAL_DMA_IRQHandler+0x2a8>
 80066b6:	e679      	b.n	80063ac <HAL_DMA_IRQHandler+0x1cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80066b8:	4a25      	ldr	r2, [pc, #148]	; (8006750 <HAL_DMA_IRQHandler+0x570>)
 80066ba:	4e26      	ldr	r6, [pc, #152]	; (8006754 <HAL_DMA_IRQHandler+0x574>)
 80066bc:	4d26      	ldr	r5, [pc, #152]	; (8006758 <HAL_DMA_IRQHandler+0x578>)
 80066be:	42b3      	cmp	r3, r6
 80066c0:	bf18      	it	ne
 80066c2:	4293      	cmpne	r3, r2
 80066c4:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80066c8:	bf0c      	ite	eq
 80066ca:	2201      	moveq	r2, #1
 80066cc:	2200      	movne	r2, #0
 80066ce:	42ab      	cmp	r3, r5
 80066d0:	bf08      	it	eq
 80066d2:	f042 0201 	orreq.w	r2, r2, #1
 80066d6:	3528      	adds	r5, #40	; 0x28
 80066d8:	42b3      	cmp	r3, r6
 80066da:	bf08      	it	eq
 80066dc:	f042 0201 	orreq.w	r2, r2, #1
 80066e0:	3628      	adds	r6, #40	; 0x28
 80066e2:	42ab      	cmp	r3, r5
 80066e4:	bf08      	it	eq
 80066e6:	f042 0201 	orreq.w	r2, r2, #1
 80066ea:	3528      	adds	r5, #40	; 0x28
 80066ec:	42b3      	cmp	r3, r6
 80066ee:	bf08      	it	eq
 80066f0:	f042 0201 	orreq.w	r2, r2, #1
 80066f4:	42ab      	cmp	r3, r5
 80066f6:	bf08      	it	eq
 80066f8:	f042 0201 	orreq.w	r2, r2, #1
 80066fc:	b912      	cbnz	r2, 8006704 <HAL_DMA_IRQHandler+0x524>
 80066fe:	4a17      	ldr	r2, [pc, #92]	; (800675c <HAL_DMA_IRQHandler+0x57c>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d116      	bne.n	8006732 <HAL_DMA_IRQHandler+0x552>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006704:	f8da 505c 	ldr.w	r5, [sl, #92]	; 0x5c
 8006708:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800670a:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800670c:	f005 051f 	and.w	r5, r5, #31
 8006710:	40ae      	lsls	r6, r5
 8006712:	420e      	tst	r6, r1
 8006714:	d073      	beq.n	80067fe <HAL_DMA_IRQHandler+0x61e>
 8006716:	0757      	lsls	r7, r2, #29
 8006718:	d571      	bpl.n	80067fe <HAL_DMA_IRQHandler+0x61e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800671a:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800671c:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800671e:	f140 809f 	bpl.w	8006860 <HAL_DMA_IRQHandler+0x680>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006722:	03d1      	lsls	r1, r2, #15
 8006724:	f100 80a2 	bmi.w	800686c <HAL_DMA_IRQHandler+0x68c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006728:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 800672c:	2b00      	cmp	r3, #0
 800672e:	f47f af4a 	bne.w	80065c6 <HAL_DMA_IRQHandler+0x3e6>
}
 8006732:	b002      	add	sp, #8
 8006734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006738:	40020010 	.word	0x40020010
 800673c:	40020028 	.word	0x40020028
 8006740:	40020040 	.word	0x40020040
 8006744:	400204b8 	.word	0x400204b8
 8006748:	1b4e81b5 	.word	0x1b4e81b5
 800674c:	40020058 	.word	0x40020058
 8006750:	58025408 	.word	0x58025408
 8006754:	5802541c 	.word	0x5802541c
 8006758:	58025430 	.word	0x58025430
 800675c:	58025494 	.word	0x58025494
 8006760:	40020070 	.word	0x40020070
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	031b      	lsls	r3, r3, #12
 8006768:	f57f ae78 	bpl.w	800645c <HAL_DMA_IRQHandler+0x27c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 800676c:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 8006770:	2b00      	cmp	r3, #0
 8006772:	f47f ae85 	bne.w	8006480 <HAL_DMA_IRQHandler+0x2a0>
 8006776:	e687      	b.n	8006488 <HAL_DMA_IRQHandler+0x2a8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006778:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800677c:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006780:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006782:	6953      	ldr	r3, [r2, #20]
 8006784:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006788:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800678a:	b33d      	cbz	r5, 80067dc <HAL_DMA_IRQHandler+0x5fc>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800678c:	6813      	ldr	r3, [r2, #0]
 800678e:	f023 0308 	bic.w	r3, r3, #8
 8006792:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006794:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 8006796:	2500      	movs	r5, #0
          hdma->State = HAL_DMA_STATE_READY;
 8006798:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800679a:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 800679e:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067a2:	60a1      	str	r1, [r4, #8]
          __HAL_UNLOCK(hdma);
 80067a4:	f88a 5034 	strb.w	r5, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80067a8:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	f47f af0a 	bne.w	80065c6 <HAL_DMA_IRQHandler+0x3e6>
 80067b2:	e7be      	b.n	8006732 <HAL_DMA_IRQHandler+0x552>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80067b4:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80067b8:	f47f aed2 	bne.w	8006560 <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80067bc:	6811      	ldr	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 80067be:	2401      	movs	r4, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80067c0:	f021 0110 	bic.w	r1, r1, #16
 80067c4:	6011      	str	r1, [r2, #0]
            __HAL_UNLOCK(hdma);
 80067c6:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 80067ca:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
 80067ce:	e6c7      	b.n	8006560 <HAL_DMA_IRQHandler+0x380>
            if(hdma->XferM1CpltCallback != NULL)
 80067d0:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f47f aec6 	bne.w	8006566 <HAL_DMA_IRQHandler+0x386>
 80067da:	e6c6      	b.n	800656a <HAL_DMA_IRQHandler+0x38a>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80067dc:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1d3      	bne.n	800678c <HAL_DMA_IRQHandler+0x5ac>
 80067e4:	e7d6      	b.n	8006794 <HAL_DMA_IRQHandler+0x5b4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80067e6:	2210      	movs	r2, #16
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80067e8:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80067ea:	fa02 fc0c 	lsl.w	ip, r2, ip
 80067ee:	ea17 0f0c 	tst.w	r7, ip
 80067f2:	f43f ae49 	beq.w	8006488 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80067fc:	e620      	b.n	8006440 <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80067fe:	2602      	movs	r6, #2
 8006800:	40ae      	lsls	r6, r5
 8006802:	420e      	tst	r6, r1
 8006804:	d010      	beq.n	8006828 <HAL_DMA_IRQHandler+0x648>
 8006806:	0797      	lsls	r7, r2, #30
 8006808:	d50e      	bpl.n	8006828 <HAL_DMA_IRQHandler+0x648>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800680a:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800680c:	0414      	lsls	r4, r2, #16
 800680e:	d533      	bpl.n	8006878 <HAL_DMA_IRQHandler+0x698>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006810:	03d0      	lsls	r0, r2, #15
 8006812:	d43d      	bmi.n	8006890 <HAL_DMA_IRQHandler+0x6b0>
          if(hdma->XferM1CpltCallback != NULL)
 8006814:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006818:	2b00      	cmp	r3, #0
 800681a:	f47f aed4 	bne.w	80065c6 <HAL_DMA_IRQHandler+0x3e6>
 800681e:	e788      	b.n	8006732 <HAL_DMA_IRQHandler+0x552>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006820:	6813      	ldr	r3, [r2, #0]
 8006822:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006826:	e68b      	b.n	8006540 <HAL_DMA_IRQHandler+0x360>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006828:	2608      	movs	r6, #8
 800682a:	40ae      	lsls	r6, r5
 800682c:	420e      	tst	r6, r1
 800682e:	d080      	beq.n	8006732 <HAL_DMA_IRQHandler+0x552>
 8006830:	0711      	lsls	r1, r2, #28
 8006832:	f57f af7e 	bpl.w	8006732 <HAL_DMA_IRQHandler+0x552>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006836:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006838:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 800683a:	2600      	movs	r6, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800683c:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006840:	fa02 f505 	lsl.w	r5, r2, r5
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006844:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 8006846:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800684a:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800684c:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8006850:	f88a 6034 	strb.w	r6, [sl, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8006854:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8006858:	2b00      	cmp	r3, #0
 800685a:	f47f aeb4 	bne.w	80065c6 <HAL_DMA_IRQHandler+0x3e6>
 800685e:	e768      	b.n	8006732 <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006860:	0692      	lsls	r2, r2, #26
 8006862:	d403      	bmi.n	800686c <HAL_DMA_IRQHandler+0x68c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	f022 0204 	bic.w	r2, r2, #4
 800686a:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 800686c:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8006870:	2b00      	cmp	r3, #0
 8006872:	f47f aea8 	bne.w	80065c6 <HAL_DMA_IRQHandler+0x3e6>
 8006876:	e75c      	b.n	8006732 <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006878:	f012 0220 	ands.w	r2, r2, #32
 800687c:	d108      	bne.n	8006890 <HAL_DMA_IRQHandler+0x6b0>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800687e:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8006880:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006882:	f021 010a 	bic.w	r1, r1, #10
 8006886:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 8006888:	f88a 2034 	strb.w	r2, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800688c:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8006890:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006894:	2b00      	cmp	r3, #0
 8006896:	f47f ae96 	bne.w	80065c6 <HAL_DMA_IRQHandler+0x3e6>
 800689a:	e74a      	b.n	8006732 <HAL_DMA_IRQHandler+0x552>

0800689c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800689c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80068a0:	680e      	ldr	r6, [r1, #0]
{
 80068a2:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80068a4:	2e00      	cmp	r6, #0
 80068a6:	f000 80d3 	beq.w	8006a50 <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 80068aa:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068ac:	f8df a220 	ldr.w	sl, [pc, #544]	; 8006ad0 <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80068b0:	f8df b220 	ldr.w	fp, [pc, #544]	; 8006ad4 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068b4:	46b1      	mov	r9, r6
 80068b6:	e020      	b.n	80068fa <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 80068b8:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068ba:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068be:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068c2:	f04f 0e0f 	mov.w	lr, #15
 80068c6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80068ca:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068d0:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 80068d4:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068d6:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80068da:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80068de:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80068e2:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 80068e6:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 80068e8:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80068ea:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068ec:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 80068ee:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 80068f0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80068f2:	fa39 f203 	lsrs.w	r2, r9, r3
 80068f6:	f000 80ab 	beq.w	8006a50 <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80068fa:	2201      	movs	r2, #1
 80068fc:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 80068fe:	ea12 0809 	ands.w	r8, r2, r9
 8006902:	d0f5      	beq.n	80068f0 <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006904:	684c      	ldr	r4, [r1, #4]
 8006906:	005f      	lsls	r7, r3, #1
 8006908:	f024 0c10 	bic.w	ip, r4, #16
 800690c:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006910:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006912:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006916:	f200 809e 	bhi.w	8006a56 <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800691a:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 800691e:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006922:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006924:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006926:	ea2e 0e05 	bic.w	lr, lr, r5
 800692a:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800692c:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800692e:	68ce      	ldr	r6, [r1, #12]
 8006930:	40be      	lsls	r6, r7
 8006932:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006936:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 8006938:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 800693c:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006940:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006944:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8006946:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8006948:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800694a:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800694e:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006950:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006954:	fa02 f207 	lsl.w	r2, r2, r7
 8006958:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 800695c:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800695e:	d0ab      	beq.n	80068b8 <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 8006960:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006962:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006966:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006968:	fa02 f707 	lsl.w	r7, r2, r7
 800696c:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 800696e:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006970:	00e6      	lsls	r6, r4, #3
 8006972:	d5bd      	bpl.n	80068f0 <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006974:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 8006978:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800697c:	f003 0203 	and.w	r2, r3, #3
 8006980:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006982:	f046 0602 	orr.w	r6, r6, #2
 8006986:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800698a:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800698c:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 8006990:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8006994:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006998:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800699c:	f006 0602 	and.w	r6, r6, #2
 80069a0:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069a2:	4e42      	ldr	r6, [pc, #264]	; (8006aac <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80069a4:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069a6:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 80069a8:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80069aa:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80069ae:	d020      	beq.n	80069f2 <HAL_GPIO_Init+0x156>
 80069b0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80069b4:	42b0      	cmp	r0, r6
 80069b6:	d056      	beq.n	8006a66 <HAL_GPIO_Init+0x1ca>
 80069b8:	4e3d      	ldr	r6, [pc, #244]	; (8006ab0 <HAL_GPIO_Init+0x214>)
 80069ba:	42b0      	cmp	r0, r6
 80069bc:	d058      	beq.n	8006a70 <HAL_GPIO_Init+0x1d4>
 80069be:	4e3d      	ldr	r6, [pc, #244]	; (8006ab4 <HAL_GPIO_Init+0x218>)
 80069c0:	42b0      	cmp	r0, r6
 80069c2:	d04b      	beq.n	8006a5c <HAL_GPIO_Init+0x1c0>
 80069c4:	4e3c      	ldr	r6, [pc, #240]	; (8006ab8 <HAL_GPIO_Init+0x21c>)
 80069c6:	42b0      	cmp	r0, r6
 80069c8:	d05c      	beq.n	8006a84 <HAL_GPIO_Init+0x1e8>
 80069ca:	4e3c      	ldr	r6, [pc, #240]	; (8006abc <HAL_GPIO_Init+0x220>)
 80069cc:	42b0      	cmp	r0, r6
 80069ce:	d05e      	beq.n	8006a8e <HAL_GPIO_Init+0x1f2>
 80069d0:	4e3b      	ldr	r6, [pc, #236]	; (8006ac0 <HAL_GPIO_Init+0x224>)
 80069d2:	42b0      	cmp	r0, r6
 80069d4:	d051      	beq.n	8006a7a <HAL_GPIO_Init+0x1de>
 80069d6:	4e3b      	ldr	r6, [pc, #236]	; (8006ac4 <HAL_GPIO_Init+0x228>)
 80069d8:	42b0      	cmp	r0, r6
 80069da:	d05d      	beq.n	8006a98 <HAL_GPIO_Init+0x1fc>
 80069dc:	4e3a      	ldr	r6, [pc, #232]	; (8006ac8 <HAL_GPIO_Init+0x22c>)
 80069de:	42b0      	cmp	r0, r6
 80069e0:	d05f      	beq.n	8006aa2 <HAL_GPIO_Init+0x206>
 80069e2:	4e3a      	ldr	r6, [pc, #232]	; (8006acc <HAL_GPIO_Init+0x230>)
 80069e4:	42b0      	cmp	r0, r6
 80069e6:	bf0c      	ite	eq
 80069e8:	2609      	moveq	r6, #9
 80069ea:	260a      	movne	r6, #10
 80069ec:	fa06 f202 	lsl.w	r2, r6, r2
 80069f0:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 80069f2:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 80069f4:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 80069f8:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80069fc:	03e5      	lsls	r5, r4, #15
    position++;
 80069fe:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 8006a02:	bf54      	ite	pl
 8006a04:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006a06:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8006a0a:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a0e:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 8006a10:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006a14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006a18:	bf54      	ite	pl
 8006a1a:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006a1c:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a20:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 8006a22:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006a26:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 8006a28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006a2c:	bf54      	ite	pl
 8006a2e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006a30:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006a34:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 8006a36:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 8006a3a:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8006a3c:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 8006a3e:	bf54      	ite	pl
 8006a40:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006a42:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 8006a46:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006a48:	fa39 f203 	lsrs.w	r2, r9, r3
 8006a4c:	f47f af55 	bne.w	80068fa <HAL_GPIO_Init+0x5e>
  }
}
 8006a50:	b005      	add	sp, #20
 8006a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a56:	40bd      	lsls	r5, r7
 8006a58:	43ed      	mvns	r5, r5
 8006a5a:	e775      	b.n	8006948 <HAL_GPIO_Init+0xac>
 8006a5c:	2603      	movs	r6, #3
 8006a5e:	fa06 f202 	lsl.w	r2, r6, r2
 8006a62:	4315      	orrs	r5, r2
 8006a64:	e7c5      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006a66:	2601      	movs	r6, #1
 8006a68:	fa06 f202 	lsl.w	r2, r6, r2
 8006a6c:	4315      	orrs	r5, r2
 8006a6e:	e7c0      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006a70:	2602      	movs	r6, #2
 8006a72:	fa06 f202 	lsl.w	r2, r6, r2
 8006a76:	4315      	orrs	r5, r2
 8006a78:	e7bb      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006a7a:	2606      	movs	r6, #6
 8006a7c:	fa06 f202 	lsl.w	r2, r6, r2
 8006a80:	4315      	orrs	r5, r2
 8006a82:	e7b6      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006a84:	2604      	movs	r6, #4
 8006a86:	fa06 f202 	lsl.w	r2, r6, r2
 8006a8a:	4315      	orrs	r5, r2
 8006a8c:	e7b1      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006a8e:	2605      	movs	r6, #5
 8006a90:	fa06 f202 	lsl.w	r2, r6, r2
 8006a94:	4315      	orrs	r5, r2
 8006a96:	e7ac      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006a98:	2607      	movs	r6, #7
 8006a9a:	fa06 f202 	lsl.w	r2, r6, r2
 8006a9e:	4315      	orrs	r5, r2
 8006aa0:	e7a7      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006aa2:	2608      	movs	r6, #8
 8006aa4:	fa06 f202 	lsl.w	r2, r6, r2
 8006aa8:	4315      	orrs	r5, r2
 8006aaa:	e7a2      	b.n	80069f2 <HAL_GPIO_Init+0x156>
 8006aac:	58020000 	.word	0x58020000
 8006ab0:	58020800 	.word	0x58020800
 8006ab4:	58020c00 	.word	0x58020c00
 8006ab8:	58021000 	.word	0x58021000
 8006abc:	58021400 	.word	0x58021400
 8006ac0:	58021800 	.word	0x58021800
 8006ac4:	58021c00 	.word	0x58021c00
 8006ac8:	58022000 	.word	0x58022000
 8006acc:	58022400 	.word	0x58022400
 8006ad0:	58024400 	.word	0x58024400
 8006ad4:	58000080 	.word	0x58000080

08006ad8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006ad8:	6903      	ldr	r3, [r0, #16]
 8006ada:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8006adc:	bf14      	ite	ne
 8006ade:	2001      	movne	r0, #1
 8006ae0:	2000      	moveq	r0, #0
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ae4:	b902      	cbnz	r2, 8006ae8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006ae6:	0409      	lsls	r1, r1, #16
 8006ae8:	6181      	str	r1, [r0, #24]
  }
}
 8006aea:	4770      	bx	lr

08006aec <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8006aec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006af0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8006af4:	4201      	tst	r1, r0
 8006af6:	d100      	bne.n	8006afa <HAL_GPIO_EXTI_IRQHandler+0xe>
 8006af8:	4770      	bx	lr
{
 8006afa:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006afc:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b00:	f7fa f88e 	bl	8000c20 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006b04:	bd08      	pop	{r3, pc}
 8006b06:	bf00      	nop

08006b08 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	d061      	beq.n	8006bd0 <HAL_LPTIM_Init+0xc8>
{
 8006b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8006b0e:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8006b12:	4604      	mov	r4, r0
 8006b14:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d054      	beq.n	8006bc6 <HAL_LPTIM_Init+0xbe>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	6aa5      	ldr	r5, [r4, #40]	; 0x28

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b20:	e9d4 1700 	ldrd	r1, r7, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006b24:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b28:	2f01      	cmp	r7, #1
  tmpcfgr = hlptim->Instance->CFGR;
 8006b2a:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b2c:	d03f      	beq.n	8006bae <HAL_LPTIM_Init+0xa6>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006b2e:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 8006b32:	d03c      	beq.n	8006bae <HAL_LPTIM_Init+0xa6>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006b34:	6962      	ldr	r2, [r4, #20]
 8006b36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d003      	beq.n	8006b46 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8006b3e:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8006b42:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006b46:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 8006b48:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006b4a:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006b4c:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 8006bf0 <HAL_LPTIM_Init+0xe8>
              hlptim->Init.Clock.Prescaler |
 8006b50:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 8006b52:	6a66      	ldr	r6, [r4, #36]	; 0x24
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8006b54:	ea0c 0c00 	and.w	ip, ip, r0
              hlptim->Init.OutputPolarity  |
 8006b58:	4333      	orrs	r3, r6
              hlptim->Init.UpdateMode      |
 8006b5a:	432b      	orrs	r3, r5
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8006b5c:	ea43 030c 	orr.w	r3, r3, ip
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8006b60:	b1ef      	cbz	r7, 8006b9e <HAL_LPTIM_Init+0x96>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006b62:	2f01      	cmp	r7, #1
 8006b64:	d11f      	bne.n	8006ba6 <HAL_LPTIM_Init+0x9e>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8006b66:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 8006b6a:	4328      	orrs	r0, r5
 8006b6c:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8006b6e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006b72:	4282      	cmp	r2, r0
 8006b74:	d004      	beq.n	8006b80 <HAL_LPTIM_Init+0x78>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
                hlptim->Init.Trigger.ActiveEdge |
 8006b76:	e9d4 5006 	ldrd	r5, r0, [r4, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006b7a:	432a      	orrs	r2, r5
                hlptim->Init.Trigger.ActiveEdge |
 8006b7c:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8006b7e:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006b80:	4a18      	ldr	r2, [pc, #96]	; (8006be4 <HAL_LPTIM_Init+0xdc>)
  hlptim->Instance->CFGR = tmpcfgr;
 8006b82:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8006b84:	4291      	cmp	r1, r2
 8006b86:	d015      	beq.n	8006bb4 <HAL_LPTIM_Init+0xac>
 8006b88:	4b17      	ldr	r3, [pc, #92]	; (8006be8 <HAL_LPTIM_Init+0xe0>)
 8006b8a:	4299      	cmp	r1, r3
 8006b8c:	d012      	beq.n	8006bb4 <HAL_LPTIM_Init+0xac>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8006b8e:	4b17      	ldr	r3, [pc, #92]	; (8006bec <HAL_LPTIM_Init+0xe4>)
 8006b90:	4299      	cmp	r1, r3
 8006b92:	d01f      	beq.n	8006bd4 <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006b94:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8006b96:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006b98:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8006b9e:	69e0      	ldr	r0, [r4, #28]
 8006ba0:	6926      	ldr	r6, [r4, #16]
 8006ba2:	4330      	orrs	r0, r6
 8006ba4:	4303      	orrs	r3, r0
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006ba6:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 8006baa:	d1e0      	bne.n	8006b6e <HAL_LPTIM_Init+0x66>
 8006bac:	e7db      	b.n	8006b66 <HAL_LPTIM_Init+0x5e>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8006bae:	f020 001e 	bic.w	r0, r0, #30
 8006bb2:	e7bf      	b.n	8006b34 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006bb4:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8006bb8:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8006bc6:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 8006bca:	f7fc fd09 	bl	80035e0 <HAL_LPTIM_MspInit>
 8006bce:	e7a5      	b.n	8006b1c <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8006bd0:	2001      	movs	r0, #1
}
 8006bd2:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006bd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006bd6:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006bd8:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006be2:	bf00      	nop
 8006be4:	40002400 	.word	0x40002400
 8006be8:	58002400 	.word	0x58002400
 8006bec:	58002800 	.word	0x58002800
 8006bf0:	ff19f1fe 	.word	0xff19f1fe

08006bf4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bf6:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	f000 8088 	beq.w	8006d0e <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006bfe:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8006c02:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8006c04:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006c06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d079      	beq.n	8006d02 <HAL_PCD_Init+0x10e>
 8006c0e:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006c10:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c12:	462e      	mov	r6, r5
 8006c14:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8006c16:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006c1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c1c:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006c1e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8006c22:	bf08      	it	eq
 8006c24:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8006c26:	f003 ffe9 	bl	800abfc <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006c2a:	f856 eb10 	ldr.w	lr, [r6], #16
 8006c2e:	46b4      	mov	ip, r6
 8006c30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006c3c:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8006c40:	e884 0003 	stmia.w	r4, {r0, r1}
 8006c44:	4670      	mov	r0, lr
 8006c46:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8006c4a:	f003 fedf 	bl	800aa0c <USB_CoreInit>
 8006c4e:	4604      	mov	r4, r0
 8006c50:	b130      	cbz	r0, 8006c60 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 8006c52:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c54:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8006c56:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006c58:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 8006c5c:	b00b      	add	sp, #44	; 0x2c
 8006c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006c60:	4601      	mov	r1, r0
 8006c62:	6828      	ldr	r0, [r5, #0]
 8006c64:	f003 ffd2 	bl	800ac0c <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c68:	6868      	ldr	r0, [r5, #4]
 8006c6a:	b358      	cbz	r0, 8006cc4 <HAL_PCD_Init+0xd0>
 8006c6c:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006c6e:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006c72:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 8006c74:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c78:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 8006c7c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 8006c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006c84:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c88:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 8006c8c:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c90:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006c92:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8006c96:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006c98:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c9c:	d3ea      	bcc.n	8006c74 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006ca4:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8006ca6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 8006caa:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cae:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 8006cb0:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cb4:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006cb6:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006cba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006cbe:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cc2:	d3ed      	bcc.n	8006ca0 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006cc4:	466c      	mov	r4, sp
 8006cc6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006cc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006cca:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006cce:	e896 0003 	ldmia.w	r6, {r0, r1}
 8006cd2:	e884 0003 	stmia.w	r4, {r0, r1}
 8006cd6:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8006cda:	6828      	ldr	r0, [r5, #0]
 8006cdc:	f003 ffae 	bl	800ac3c <USB_DevInit>
 8006ce0:	4604      	mov	r4, r0
 8006ce2:	2800      	cmp	r0, #0
 8006ce4:	d1b5      	bne.n	8006c52 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 8006ce6:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8006ce8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 8006cea:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 8006cee:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8006cf0:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8006cf4:	d00f      	beq.n	8006d16 <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8006cf6:	6828      	ldr	r0, [r5, #0]
 8006cf8:	f004 fbc0 	bl	800b47c <USB_DevDisconnect>
}
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	b00b      	add	sp, #44	; 0x2c
 8006d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8006d02:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8006d06:	f005 fc19 	bl	800c53c <HAL_PCD_MspInit>
 8006d0a:	6828      	ldr	r0, [r5, #0]
 8006d0c:	e780      	b.n	8006c10 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 8006d0e:	2401      	movs	r4, #1
}
 8006d10:	4620      	mov	r0, r4
 8006d12:	b00b      	add	sp, #44	; 0x2c
 8006d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006d16:	4628      	mov	r0, r5
 8006d18:	f000 fcd0 	bl	80076bc <HAL_PCDEx_ActivateLPM>
 8006d1c:	e7eb      	b.n	8006cf6 <HAL_PCD_Init+0x102>
 8006d1e:	bf00      	nop

08006d20 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006d20:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8006d22:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 8006d26:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d28:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d016      	beq.n	8006d5c <HAL_PCD_Start+0x3c>
 8006d2e:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006d32:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 8006d34:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d38:	d008      	beq.n	8006d4c <HAL_PCD_Start+0x2c>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 8006d3a:	f003 ff57 	bl	800abec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006d3e:	6820      	ldr	r0, [r4, #0]
 8006d40:	f004 fb8c 	bl	800b45c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006d44:	2000      	movs	r0, #0
 8006d46:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 8006d4a:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8006d4c:	69a3      	ldr	r3, [r4, #24]
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d0f3      	beq.n	8006d3a <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d52:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d58:	6383      	str	r3, [r0, #56]	; 0x38
 8006d5a:	e7ee      	b.n	8006d3a <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 8006d5c:	2002      	movs	r0, #2
}
 8006d5e:	bd10      	pop	{r4, pc}

08006d60 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d64:	6806      	ldr	r6, [r0, #0]
{
 8006d66:	b087      	sub	sp, #28
 8006d68:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006d6a:	4630      	mov	r0, r6
 8006d6c:	f004 fbc6 	bl	800b4fc <USB_GetMode>
 8006d70:	b110      	cbz	r0, 8006d78 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 8006d72:	b007      	add	sp, #28
 8006d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006d78:	4683      	mov	fp, r0
 8006d7a:	6820      	ldr	r0, [r4, #0]
 8006d7c:	f004 fb8e 	bl	800b49c <USB_ReadInterrupts>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d0f6      	beq.n	8006d72 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006d84:	6820      	ldr	r0, [r4, #0]
 8006d86:	f004 fb89 	bl	800b49c <USB_ReadInterrupts>
 8006d8a:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006d8e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006d90:	d003      	beq.n	8006d9a <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006d92:	6943      	ldr	r3, [r0, #20]
 8006d94:	f003 0302 	and.w	r3, r3, #2
 8006d98:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006d9a:	f004 fb7f 	bl	800b49c <USB_ReadInterrupts>
 8006d9e:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006da2:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006da4:	d012      	beq.n	8006dcc <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006da6:	6983      	ldr	r3, [r0, #24]
 8006da8:	f023 0310 	bic.w	r3, r3, #16
 8006dac:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 8006dae:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006db0:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006db4:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	f000 826c 	beq.w	8007296 <HAL_PCD_IRQHandler+0x536>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8006dbe:	2b06      	cmp	r3, #6
 8006dc0:	f000 81cb 	beq.w	800715a <HAL_PCD_IRQHandler+0x3fa>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006dc4:	6983      	ldr	r3, [r0, #24]
 8006dc6:	f043 0310 	orr.w	r3, r3, #16
 8006dca:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006dcc:	f004 fb66 	bl	800b49c <USB_ReadInterrupts>
 8006dd0:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006dd4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006dd6:	f040 80df 	bne.w	8006f98 <HAL_PCD_IRQHandler+0x238>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006dda:	f004 fb5f 	bl	800b49c <USB_ReadInterrupts>
 8006dde:	0342      	lsls	r2, r0, #13
 8006de0:	d478      	bmi.n	8006ed4 <HAL_PCD_IRQHandler+0x174>
 8006de2:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006de6:	4640      	mov	r0, r8
 8006de8:	f004 fb58 	bl	800b49c <USB_ReadInterrupts>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	db5d      	blt.n	8006eac <HAL_PCD_IRQHandler+0x14c>
 8006df0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006df2:	f004 fb53 	bl	800b49c <USB_ReadInterrupts>
 8006df6:	0500      	lsls	r0, r0, #20
 8006df8:	d44d      	bmi.n	8006e96 <HAL_PCD_IRQHandler+0x136>
 8006dfa:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8006dfc:	f004 fb4e 	bl	800b49c <USB_ReadInterrupts>
 8006e00:	0102      	lsls	r2, r0, #4
 8006e02:	d514      	bpl.n	8006e2e <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006e04:	6822      	ldr	r2, [r4, #0]
 8006e06:	6953      	ldr	r3, [r2, #20]
 8006e08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e0c:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8006e0e:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	f040 818b 	bne.w	800712e <HAL_PCD_IRQHandler+0x3ce>
        hpcd->LPM_State = LPM_L1;
 8006e18:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e1a:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 8006e1c:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006e20:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006e22:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8006e26:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006e2a:	f000 fc5d 	bl	80076e8 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006e2e:	6820      	ldr	r0, [r4, #0]
 8006e30:	f004 fb34 	bl	800b49c <USB_ReadInterrupts>
 8006e34:	04c3      	lsls	r3, r0, #19
 8006e36:	f100 8129 	bmi.w	800708c <HAL_PCD_IRQHandler+0x32c>
 8006e3a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006e3c:	f004 fb2e 	bl	800b49c <USB_ReadInterrupts>
 8006e40:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 8006e44:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006e46:	f040 810a 	bne.w	800705e <HAL_PCD_IRQHandler+0x2fe>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006e4a:	f004 fb27 	bl	800b49c <USB_ReadInterrupts>
 8006e4e:	0707      	lsls	r7, r0, #28
 8006e50:	f100 80fc 	bmi.w	800704c <HAL_PCD_IRQHandler+0x2ec>
 8006e54:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006e56:	f004 fb21 	bl	800b49c <USB_ReadInterrupts>
 8006e5a:	02c6      	lsls	r6, r0, #11
 8006e5c:	f100 80ec 	bmi.w	8007038 <HAL_PCD_IRQHandler+0x2d8>
 8006e60:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006e62:	f004 fb1b 	bl	800b49c <USB_ReadInterrupts>
 8006e66:	0285      	lsls	r5, r0, #10
 8006e68:	f100 80dc 	bmi.w	8007024 <HAL_PCD_IRQHandler+0x2c4>
 8006e6c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006e6e:	f004 fb15 	bl	800b49c <USB_ReadInterrupts>
 8006e72:	0040      	lsls	r0, r0, #1
 8006e74:	f100 80cd 	bmi.w	8007012 <HAL_PCD_IRQHandler+0x2b2>
 8006e78:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006e7a:	f004 fb0f 	bl	800b49c <USB_ReadInterrupts>
 8006e7e:	0741      	lsls	r1, r0, #29
 8006e80:	f57f af77 	bpl.w	8006d72 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8006e84:	6823      	ldr	r3, [r4, #0]
 8006e86:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006e88:	076a      	lsls	r2, r5, #29
 8006e8a:	f100 8225 	bmi.w	80072d8 <HAL_PCD_IRQHandler+0x578>
      hpcd->Instance->GOTGINT |= temp;
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	432a      	orrs	r2, r5
 8006e92:	605a      	str	r2, [r3, #4]
 8006e94:	e76d      	b.n	8006d72 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006e96:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8006e9a:	07d9      	lsls	r1, r3, #31
 8006e9c:	f100 8218 	bmi.w	80072d0 <HAL_PCD_IRQHandler+0x570>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006ea0:	6820      	ldr	r0, [r4, #0]
 8006ea2:	6943      	ldr	r3, [r0, #20]
 8006ea4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ea8:	6143      	str	r3, [r0, #20]
 8006eaa:	e7a7      	b.n	8006dfc <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006eac:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 8006eb0:	f023 0301 	bic.w	r3, r3, #1
 8006eb4:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8006eb8:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	f000 8145 	beq.w	800714c <HAL_PCD_IRQHandler+0x3ec>
        HAL_PCD_ResumeCallback(hpcd);
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f005 fbe6 	bl	800c694 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006ec8:	6820      	ldr	r0, [r4, #0]
 8006eca:	6943      	ldr	r3, [r0, #20]
 8006ecc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ed0:	6143      	str	r3, [r0, #20]
 8006ed2:	e78e      	b.n	8006df2 <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006ed4:	6820      	ldr	r0, [r4, #0]
 8006ed6:	f004 faed 	bl	800b4b4 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 8006eda:	f8d4 8000 	ldr.w	r8, [r4]
 8006ede:	4681      	mov	r9, r0
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d080      	beq.n	8006de6 <HAL_PCD_IRQHandler+0x86>
 8006ee4:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8006ee8:	4625      	mov	r5, r4
      epnum = 0U;
 8006eea:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006eee:	f8cd b010 	str.w	fp, [sp, #16]
 8006ef2:	e9cd 3602 	strd	r3, r6, [sp, #8]
 8006ef6:	e007      	b.n	8006f08 <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 8006ef8:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8006efc:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 8006f00:	f105 051c 	add.w	r5, r5, #28
 8006f04:	f000 813e 	beq.w	8007184 <HAL_PCD_IRQHandler+0x424>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006f08:	f019 0f01 	tst.w	r9, #1
 8006f0c:	d0f4      	beq.n	8006ef8 <HAL_PCD_IRQHandler+0x198>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f0e:	fa5f f78a 	uxtb.w	r7, sl
 8006f12:	4640      	mov	r0, r8
 8006f14:	4639      	mov	r1, r7
 8006f16:	f004 fadf 	bl	800b4d8 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006f1a:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f1c:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006f1e:	d519      	bpl.n	8006f54 <HAL_PCD_IRQHandler+0x1f4>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f20:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f24:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f26:	f00a 010f 	and.w	r1, sl, #15
 8006f2a:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f2c:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f30:	fa0c f101 	lsl.w	r1, ip, r1
 8006f34:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f38:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8006f3c:	6921      	ldr	r1, [r4, #16]
 8006f3e:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f40:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006f44:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 8006f48:	f000 81cb 	beq.w	80072e2 <HAL_PCD_IRQHandler+0x582>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f005 fb64 	bl	800c61c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006f54:	0730      	lsls	r0, r6, #28
 8006f56:	d504      	bpl.n	8006f62 <HAL_PCD_IRQHandler+0x202>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006f58:	9b02      	ldr	r3, [sp, #8]
 8006f5a:	2208      	movs	r2, #8
 8006f5c:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f60:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006f62:	06f1      	lsls	r1, r6, #27
 8006f64:	d504      	bpl.n	8006f70 <HAL_PCD_IRQHandler+0x210>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006f66:	9b02      	ldr	r3, [sp, #8]
 8006f68:	2210      	movs	r2, #16
 8006f6a:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f6e:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006f70:	0672      	lsls	r2, r6, #25
 8006f72:	d504      	bpl.n	8006f7e <HAL_PCD_IRQHandler+0x21e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006f74:	9b02      	ldr	r3, [sp, #8]
 8006f76:	2240      	movs	r2, #64	; 0x40
 8006f78:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f7c:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006f7e:	07b3      	lsls	r3, r6, #30
 8006f80:	d504      	bpl.n	8006f8c <HAL_PCD_IRQHandler+0x22c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006f82:	9b02      	ldr	r3, [sp, #8]
 8006f84:	2202      	movs	r2, #2
 8006f86:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006f8a:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006f8c:	0636      	lsls	r6, r6, #24
 8006f8e:	f100 80fc 	bmi.w	800718a <HAL_PCD_IRQHandler+0x42a>
 8006f92:	f8d4 8000 	ldr.w	r8, [r4]
 8006f96:	e7af      	b.n	8006ef8 <HAL_PCD_IRQHandler+0x198>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006f98:	f004 fa84 	bl	800b4a4 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	6820      	ldr	r0, [r4, #0]
 8006fa0:	2d00      	cmp	r5, #0
 8006fa2:	f43f af1a 	beq.w	8006dda <HAL_PCD_IRQHandler+0x7a>
 8006fa6:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 8006faa:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 8006fae:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006fb0:	9602      	str	r6, [sp, #8]
 8006fb2:	469a      	mov	sl, r3
 8006fb4:	e006      	b.n	8006fc4 <HAL_PCD_IRQHandler+0x264>
      while (ep_intr != 0U)
 8006fb6:	086d      	lsrs	r5, r5, #1
        epnum++;
 8006fb8:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 8006fbc:	f109 091c 	add.w	r9, r9, #28
 8006fc0:	f000 80de 	beq.w	8007180 <HAL_PCD_IRQHandler+0x420>
        if ((ep_intr & 0x1U) != 0U)
 8006fc4:	07ee      	lsls	r6, r5, #31
 8006fc6:	d5f6      	bpl.n	8006fb6 <HAL_PCD_IRQHandler+0x256>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006fc8:	b2fe      	uxtb	r6, r7
 8006fca:	4631      	mov	r1, r6
 8006fcc:	f004 fa7a 	bl	800b4c4 <USB_ReadDevOutEPInterrupt>
 8006fd0:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006fd2:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006fd4:	f018 0f01 	tst.w	r8, #1
 8006fd8:	f040 813e 	bne.w	8007258 <HAL_PCD_IRQHandler+0x4f8>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006fdc:	f018 0f08 	tst.w	r8, #8
 8006fe0:	f040 8120 	bne.w	8007224 <HAL_PCD_IRQHandler+0x4c4>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006fe4:	f018 0f10 	tst.w	r8, #16
 8006fe8:	d003      	beq.n	8006ff2 <HAL_PCD_IRQHandler+0x292>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006fea:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8006fee:	2210      	movs	r2, #16
 8006ff0:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006ff2:	f018 0f20 	tst.w	r8, #32
 8006ff6:	d003      	beq.n	8007000 <HAL_PCD_IRQHandler+0x2a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ff8:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8007000:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 8007004:	d0d7      	beq.n	8006fb6 <HAL_PCD_IRQHandler+0x256>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8007006:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800700a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800700e:	609a      	str	r2, [r3, #8]
 8007010:	e7d1      	b.n	8006fb6 <HAL_PCD_IRQHandler+0x256>
      HAL_PCD_ConnectCallback(hpcd);
 8007012:	4620      	mov	r0, r4
 8007014:	f005 fb4a 	bl	800c6ac <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007018:	6820      	ldr	r0, [r4, #0]
 800701a:	6943      	ldr	r3, [r0, #20]
 800701c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007020:	6143      	str	r3, [r0, #20]
 8007022:	e72a      	b.n	8006e7a <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8007024:	4620      	mov	r0, r4
 8007026:	2100      	movs	r1, #0
 8007028:	f005 fb38 	bl	800c69c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800702c:	6820      	ldr	r0, [r4, #0]
 800702e:	6943      	ldr	r3, [r0, #20]
 8007030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007034:	6143      	str	r3, [r0, #20]
 8007036:	e71a      	b.n	8006e6e <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007038:	4620      	mov	r0, r4
 800703a:	2100      	movs	r1, #0
 800703c:	f005 fb32 	bl	800c6a4 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007040:	6820      	ldr	r0, [r4, #0]
 8007042:	6943      	ldr	r3, [r0, #20]
 8007044:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007048:	6143      	str	r3, [r0, #20]
 800704a:	e70a      	b.n	8006e62 <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 800704c:	4620      	mov	r0, r4
 800704e:	f005 faef 	bl	800c630 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8007052:	6820      	ldr	r0, [r4, #0]
 8007054:	6943      	ldr	r3, [r0, #20]
 8007056:	f003 0308 	and.w	r3, r3, #8
 800705a:	6143      	str	r3, [r0, #20]
 800705c:	e6fb      	b.n	8006e56 <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 800705e:	f004 fa51 	bl	800b504 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007062:	6820      	ldr	r0, [r4, #0]
 8007064:	f003 fedc 	bl	800ae20 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8007068:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800706a:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800706c:	f001 f90c 	bl	8008288 <HAL_RCC_GetHCLKFreq>
 8007070:	7b22      	ldrb	r2, [r4, #12]
 8007072:	4601      	mov	r1, r0
 8007074:	4628      	mov	r0, r5
 8007076:	f003 fd3d 	bl	800aaf4 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800707a:	4620      	mov	r0, r4
 800707c:	f005 fadc 	bl	800c638 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007080:	6820      	ldr	r0, [r4, #0]
 8007082:	6943      	ldr	r3, [r0, #20]
 8007084:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007088:	6143      	str	r3, [r0, #20]
 800708a:	e6de      	b.n	8006e4a <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800708c:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8007090:	2110      	movs	r1, #16
 8007092:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007094:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 8007098:	f023 0301 	bic.w	r3, r3, #1
 800709c:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800709e:	f003 fead 	bl	800adfc <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070a2:	6860      	ldr	r0, [r4, #4]
 80070a4:	b310      	cbz	r0, 80070ec <HAL_PCD_IRQHandler+0x38c>
 80070a6:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80070aa:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 80070ae:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070b0:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070b8:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80070ba:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80070be:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80070c2:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80070c6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80070ca:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80070ce:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80070d2:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80070d6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80070da:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80070de:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80070e2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80070e6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070ea:	d1e0      	bne.n	80070ae <HAL_PCD_IRQHandler+0x34e>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80070ec:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80070ee:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80070f0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80070f4:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80070f6:	b9f2      	cbnz	r2, 8007136 <HAL_PCD_IRQHandler+0x3d6>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80070f8:	696a      	ldr	r2, [r5, #20]
 80070fa:	f242 032b 	movw	r3, #8235	; 0x202b
 80070fe:	4313      	orrs	r3, r2
 8007100:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007102:	692b      	ldr	r3, [r5, #16]
 8007104:	f043 030b 	orr.w	r3, r3, #11
 8007108:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800710a:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800710e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007112:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8007114:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007118:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800711a:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800711e:	f004 fa07 	bl	800b530 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007122:	6820      	ldr	r0, [r4, #0]
 8007124:	6943      	ldr	r3, [r0, #20]
 8007126:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800712a:	6143      	str	r3, [r0, #20]
 800712c:	e686      	b.n	8006e3c <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 800712e:	4620      	mov	r0, r4
 8007130:	f005 fa98 	bl	800c664 <HAL_PCD_SuspendCallback>
 8007134:	e67b      	b.n	8006e2e <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007136:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800713a:	f043 030b 	orr.w	r3, r3, #11
 800713e:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007142:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007144:	f043 030b 	orr.w	r3, r3, #11
 8007148:	646b      	str	r3, [r5, #68]	; 0x44
 800714a:	e7de      	b.n	800710a <HAL_PCD_IRQHandler+0x3aa>
        hpcd->LPM_State = LPM_L0;
 800714c:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800714e:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8007150:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007154:	f000 fac8 	bl	80076e8 <HAL_PCDEx_LPM_Callback>
 8007158:	e6b6      	b.n	8006ec8 <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800715a:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800715e:	2208      	movs	r2, #8
 8007160:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8007164:	4630      	mov	r0, r6
 8007166:	f004 f8e3 	bl	800b330 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800716a:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800716e:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 8007172:	6820      	ldr	r0, [r4, #0]
 8007174:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8007178:	440b      	add	r3, r1
 800717a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800717e:	e621      	b.n	8006dc4 <HAL_PCD_IRQHandler+0x64>
 8007180:	9e02      	ldr	r6, [sp, #8]
 8007182:	e62a      	b.n	8006dda <HAL_PCD_IRQHandler+0x7a>
 8007184:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 8007188:	e62d      	b.n	8006de6 <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 800718a:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800718e:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 8007192:	428b      	cmp	r3, r1
 8007194:	f63f aeb0 	bhi.w	8006ef8 <HAL_PCD_IRQHandler+0x198>
  len = ep->xfer_len - ep->xfer_count;
 8007198:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 800719a:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800719c:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a0:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 80071a4:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071a6:	eb0b 1b4a 	add.w	fp, fp, sl, lsl #5
  len32b = (len + 3U) / 4U;
 80071aa:	bf28      	it	cs
 80071ac:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071ae:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 80071b2:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071b4:	b280      	uxth	r0, r0
 80071b6:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 80071ba:	d21b      	bcs.n	80071f4 <HAL_PCD_IRQHandler+0x494>
 80071bc:	e022      	b.n	8007204 <HAL_PCD_IRQHandler+0x4a4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80071be:	b1f9      	cbz	r1, 8007200 <HAL_PCD_IRQHandler+0x4a0>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80071c0:	f894 c010 	ldrb.w	ip, [r4, #16]
 80071c4:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 80071c8:	f8cd c000 	str.w	ip, [sp]
 80071cc:	429e      	cmp	r6, r3
 80071ce:	bf28      	it	cs
 80071d0:	461e      	movcs	r6, r3
 80071d2:	b2b3      	uxth	r3, r6
 80071d4:	f004 f896 	bl	800b304 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071d8:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 80071dc:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 80071de:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 80071e0:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071e2:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 80071e4:	4431      	add	r1, r6
    ep->xfer_count += len;
 80071e6:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071e8:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 80071ec:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 80071ee:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80071f0:	6d29      	ldr	r1, [r5, #80]	; 0x50
 80071f2:	d305      	bcc.n	8007200 <HAL_PCD_IRQHandler+0x4a0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80071f4:	4299      	cmp	r1, r3
    len = ep->xfer_len - ep->xfer_count;
 80071f6:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80071fa:	463a      	mov	r2, r7
 80071fc:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80071fe:	d8de      	bhi.n	80071be <HAL_PCD_IRQHandler+0x45e>
 8007200:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 8007204:	4299      	cmp	r1, r3
 8007206:	f63f ae77 	bhi.w	8006ef8 <HAL_PCD_IRQHandler+0x198>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800720a:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800720c:	f00a 010f 	and.w	r1, sl, #15
 8007210:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007212:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007216:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800721a:	ea22 0201 	bic.w	r2, r2, r1
 800721e:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 8007222:	e669      	b.n	8006ef8 <HAL_PCD_IRQHandler+0x198>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007224:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 8007228:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800722a:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800722e:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007230:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007236:	485e      	ldr	r0, [pc, #376]	; (80073b0 <HAL_PCD_IRQHandler+0x650>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007238:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800723a:	4282      	cmp	r2, r0
 800723c:	d963      	bls.n	8007306 <HAL_PCD_IRQHandler+0x5a6>
 800723e:	0409      	lsls	r1, r1, #16
 8007240:	d502      	bpl.n	8007248 <HAL_PCD_IRQHandler+0x4e8>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007242:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007246:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007248:	4620      	mov	r0, r4
 800724a:	f005 f9d7 	bl	800c5fc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800724e:	6921      	ldr	r1, [r4, #16]
 8007250:	2901      	cmp	r1, #1
 8007252:	d07b      	beq.n	800734c <HAL_PCD_IRQHandler+0x5ec>
 8007254:	6820      	ldr	r0, [r4, #0]
 8007256:	e6c5      	b.n	8006fe4 <HAL_PCD_IRQHandler+0x284>
  if (hpcd->Init.dma_enable == 1U)
 8007258:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800725c:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007260:	2301      	movs	r3, #1
 8007262:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007266:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 800726a:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800726e:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007270:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007272:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 8007276:	d04b      	beq.n	8007310 <HAL_PCD_IRQHandler+0x5b0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007278:	494e      	ldr	r1, [pc, #312]	; (80073b4 <HAL_PCD_IRQHandler+0x654>)
 800727a:	428b      	cmp	r3, r1
 800727c:	d057      	beq.n	800732e <HAL_PCD_IRQHandler+0x5ce>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800727e:	b927      	cbnz	r7, 800728a <HAL_PCD_IRQHandler+0x52a>
 8007280:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8007284:	2a00      	cmp	r2, #0
 8007286:	f000 808c 	beq.w	80073a2 <HAL_PCD_IRQHandler+0x642>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800728a:	4620      	mov	r0, r4
 800728c:	4631      	mov	r1, r6
 800728e:	f005 f9bb 	bl	800c608 <HAL_PCD_DataOutStageCallback>
 8007292:	6820      	ldr	r0, [r4, #0]
 8007294:	e6a2      	b.n	8006fdc <HAL_PCD_IRQHandler+0x27c>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007296:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800729a:	421d      	tst	r5, r3
 800729c:	f43f ad92 	beq.w	8006dc4 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80072a0:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 80072a4:	f3c5 120a 	ubfx	r2, r5, #4, #11
 80072a8:	4630      	mov	r0, r6
 80072aa:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 80072ae:	4615      	mov	r5, r2
 80072b0:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 80072b4:	f004 f83c 	bl	800b330 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072b8:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072bc:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072c0:	442a      	add	r2, r5
 80072c2:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072c4:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072c6:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80072ca:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 80072ce:	e579      	b.n	8006dc4 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 80072d0:	4620      	mov	r0, r4
 80072d2:	f005 f9c7 	bl	800c664 <HAL_PCD_SuspendCallback>
 80072d6:	e5e3      	b.n	8006ea0 <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 80072d8:	4620      	mov	r0, r4
 80072da:	f005 f9eb 	bl	800c6b4 <HAL_PCD_DisconnectCallback>
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	e5d5      	b.n	8006e8e <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80072e2:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 80072e6:	4413      	add	r3, r2
 80072e8:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80072ea:	f1ba 0f00 	cmp.w	sl, #0
 80072ee:	f47f ae2d 	bne.w	8006f4c <HAL_PCD_IRQHandler+0x1ec>
 80072f2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f47f ae29 	bne.w	8006f4c <HAL_PCD_IRQHandler+0x1ec>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80072fa:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80072fe:	6820      	ldr	r0, [r4, #0]
 8007300:	f004 f916 	bl	800b530 <USB_EP0_OutStart>
 8007304:	e622      	b.n	8006f4c <HAL_PCD_IRQHandler+0x1ec>
  HAL_PCD_SetupStageCallback(hpcd);
 8007306:	4620      	mov	r0, r4
 8007308:	f005 f978 	bl	800c5fc <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800730c:	6820      	ldr	r0, [r4, #0]
 800730e:	e669      	b.n	8006fe4 <HAL_PCD_IRQHandler+0x284>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007310:	f01e 0f08 	tst.w	lr, #8
 8007314:	d014      	beq.n	8007340 <HAL_PCD_IRQHandler+0x5e0>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007316:	4926      	ldr	r1, [pc, #152]	; (80073b0 <HAL_PCD_IRQHandler+0x650>)
 8007318:	428b      	cmp	r3, r1
 800731a:	f67f ae5f 	bls.w	8006fdc <HAL_PCD_IRQHandler+0x27c>
 800731e:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8007322:	f43f ae5b 	beq.w	8006fdc <HAL_PCD_IRQHandler+0x27c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800732a:	6093      	str	r3, [r2, #8]
 800732c:	e656      	b.n	8006fdc <HAL_PCD_IRQHandler+0x27c>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800732e:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8007332:	d1f8      	bne.n	8007326 <HAL_PCD_IRQHandler+0x5c6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007334:	f01e 0f20 	tst.w	lr, #32
 8007338:	d0a7      	beq.n	800728a <HAL_PCD_IRQHandler+0x52a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800733a:	2120      	movs	r1, #32
 800733c:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800733e:	e7a4      	b.n	800728a <HAL_PCD_IRQHandler+0x52a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007340:	f01e 0f20 	tst.w	lr, #32
 8007344:	d008      	beq.n	8007358 <HAL_PCD_IRQHandler+0x5f8>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007346:	2320      	movs	r3, #32
 8007348:	6093      	str	r3, [r2, #8]
 800734a:	e647      	b.n	8006fdc <HAL_PCD_IRQHandler+0x27c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800734c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007350:	6820      	ldr	r0, [r4, #0]
 8007352:	f004 f8ed 	bl	800b530 <USB_EP0_OutStart>
 8007356:	e77d      	b.n	8007254 <HAL_PCD_IRQHandler+0x4f4>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007358:	f01e 0f28 	tst.w	lr, #40	; 0x28
 800735c:	f47f ae3e 	bne.w	8006fdc <HAL_PCD_IRQHandler+0x27c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007360:	4913      	ldr	r1, [pc, #76]	; (80073b0 <HAL_PCD_IRQHandler+0x650>)
 8007362:	428b      	cmp	r3, r1
 8007364:	d902      	bls.n	800736c <HAL_PCD_IRQHandler+0x60c>
 8007366:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800736a:	d1dc      	bne.n	8007326 <HAL_PCD_IRQHandler+0x5c6>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800736c:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800736e:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8007372:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007376:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800737a:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 800737c:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800737e:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 8007382:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007386:	2f00      	cmp	r7, #0
 8007388:	f47f af7f 	bne.w	800728a <HAL_PCD_IRQHandler+0x52a>
 800738c:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8007390:	2a00      	cmp	r2, #0
 8007392:	f47f af7a 	bne.w	800728a <HAL_PCD_IRQHandler+0x52a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007396:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800739a:	2101      	movs	r1, #1
 800739c:	f004 f8c8 	bl	800b530 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80073a0:	e773      	b.n	800728a <HAL_PCD_IRQHandler+0x52a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80073a2:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80073a6:	4639      	mov	r1, r7
 80073a8:	f004 f8c2 	bl	800b530 <USB_EP0_OutStart>
 80073ac:	e76d      	b.n	800728a <HAL_PCD_IRQHandler+0x52a>
 80073ae:	bf00      	nop
 80073b0:	4f54300a 	.word	0x4f54300a
 80073b4:	4f54310a 	.word	0x4f54310a

080073b8 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 80073b8:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 80073bc:	2a01      	cmp	r2, #1
 80073be:	d00d      	beq.n	80073dc <HAL_PCD_SetAddress+0x24>
 80073c0:	2201      	movs	r2, #1
{
 80073c2:	b510      	push	{r4, lr}
 80073c4:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 80073c6:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80073ca:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 80073cc:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80073d0:	f004 f832 	bl	800b438 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80073d4:	2000      	movs	r0, #0
 80073d6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80073da:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80073dc:	2002      	movs	r0, #2
}
 80073de:	4770      	bx	lr

080073e0 <HAL_PCD_EP_Open>:
{
 80073e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e2:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 80073e6:	0609      	lsls	r1, r1, #24
{
 80073e8:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073ea:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 80073ee:	d422      	bmi.n	8007436 <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 80073f0:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073f4:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 80073f8:	2700      	movs	r7, #0
 80073fa:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073fe:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 8007402:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8007406:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007408:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 800740a:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 800740c:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800740e:	b100      	cbz	r0, 8007412 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8007410:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8007412:	2b02      	cmp	r3, #2
 8007414:	d101      	bne.n	800741a <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800741a:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 800741e:	2b01      	cmp	r3, #1
 8007420:	d015      	beq.n	800744e <HAL_PCD_EP_Open+0x6e>
 8007422:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007424:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 8007426:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800742a:	f003 fd05 	bl	800ae38 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800742e:	2000      	movs	r0, #0
 8007430:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 8007434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8007436:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 800743a:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800743c:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 8007440:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007444:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 8007448:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 800744c:	e7db      	b.n	8007406 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800744e:	2002      	movs	r0, #2
}
 8007450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007452:	bf00      	nop

08007454 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007454:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007458:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800745c:	f04f 011c 	mov.w	r1, #28
{
 8007460:	b510      	push	{r4, lr}
 8007462:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007464:	d119      	bne.n	800749a <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007466:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800746a:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800746e:	2000      	movs	r0, #0
 8007470:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007474:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8007478:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800747c:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800747e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007482:	2b01      	cmp	r3, #1
 8007484:	d018      	beq.n	80074b8 <HAL_PCD_EP_Close+0x64>
 8007486:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007488:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800748a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800748e:	f003 fd1b 	bl	800aec8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007492:	2000      	movs	r0, #0
 8007494:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007498:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800749a:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800749e:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80074a2:	2001      	movs	r0, #1
 80074a4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074a8:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80074aa:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 80074ae:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80074b0:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d1e6      	bne.n	8007486 <HAL_PCD_EP_Close+0x32>
 80074b8:	2002      	movs	r0, #2
}
 80074ba:	bd10      	pop	{r4, pc}

080074bc <HAL_PCD_EP_Receive>:
{
 80074bc:	b570      	push	{r4, r5, r6, lr}
 80074be:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 80074c2:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074c4:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 80074c6:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074ca:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 80074ce:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074d2:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 80074d6:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 80074da:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 80074de:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 80074e2:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 80074e6:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 80074ea:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80074ec:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80074ee:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 80074f0:	bf08      	it	eq
 80074f2:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80074f6:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80074f8:	b91d      	cbnz	r5, 8007502 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80074fa:	f003 fe5b 	bl	800b1b4 <USB_EP0StartXfer>
}
 80074fe:	2000      	movs	r0, #0
 8007500:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007502:	f003 fd43 	bl	800af8c <USB_EPStartXfer>
}
 8007506:	2000      	movs	r0, #0
 8007508:	bd70      	pop	{r4, r5, r6, pc}
 800750a:	bf00      	nop

0800750c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800750c:	f001 010f 	and.w	r1, r1, #15
 8007510:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8007514:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007518:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop

08007520 <HAL_PCD_EP_Transmit>:
{
 8007520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007522:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 8007526:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8007528:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800752a:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800752c:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007530:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 8007534:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007538:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 800753a:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 800753c:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 800753e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8007542:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 8007544:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 8007548:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800754a:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800754c:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 800754e:	bf08      	it	eq
 8007550:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007552:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007554:	b91d      	cbnz	r5, 800755e <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007556:	f003 fe2d 	bl	800b1b4 <USB_EP0StartXfer>
}
 800755a:	2000      	movs	r0, #0
 800755c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800755e:	f003 fd15 	bl	800af8c <USB_EPStartXfer>
}
 8007562:	2000      	movs	r0, #0
 8007564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007566:	bf00      	nop

08007568 <HAL_PCD_EP_SetStall>:
{
 8007568:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800756a:	6843      	ldr	r3, [r0, #4]
 800756c:	f001 050f 	and.w	r5, r1, #15
 8007570:	429d      	cmp	r5, r3
 8007572:	d833      	bhi.n	80075dc <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 8007574:	060b      	lsls	r3, r1, #24
 8007576:	4604      	mov	r4, r0
 8007578:	d41c      	bmi.n	80075b4 <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 800757a:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800757e:	201c      	movs	r0, #28
    ep->is_in = 0U;
 8007580:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 8007582:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 8007586:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 800758a:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800758e:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8007592:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007594:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007596:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007598:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800759c:	429a      	cmp	r2, r3
 800759e:	d01b      	beq.n	80075d8 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80075a0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80075a2:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80075a6:	f003 fee7 	bl	800b378 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80075aa:	b1cd      	cbz	r5, 80075e0 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 80075ac:	2000      	movs	r0, #0
 80075ae:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80075b2:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075b4:	211c      	movs	r1, #28
    ep->is_in = 1U;
 80075b6:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 80075ba:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075bc:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 80075c0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80075c4:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80075c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 80075ca:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 80075cc:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 80075ce:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 80075d0:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d1e3      	bne.n	80075a0 <HAL_PCD_EP_SetStall+0x38>
 80075d8:	2002      	movs	r0, #2
}
 80075da:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80075dc:	2001      	movs	r0, #1
}
 80075de:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80075e0:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80075e4:	7c21      	ldrb	r1, [r4, #16]
 80075e6:	6820      	ldr	r0, [r4, #0]
 80075e8:	f003 ffa2 	bl	800b530 <USB_EP0_OutStart>
 80075ec:	e7de      	b.n	80075ac <HAL_PCD_EP_SetStall+0x44>
 80075ee:	bf00      	nop

080075f0 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80075f0:	6842      	ldr	r2, [r0, #4]
{
 80075f2:	b538      	push	{r3, r4, r5, lr}
 80075f4:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d832      	bhi.n	8007662 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 80075fc:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007600:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007602:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 8007606:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800760a:	d119      	bne.n	8007640 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800760c:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007610:	2000      	movs	r0, #0
 8007612:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007616:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007618:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800761c:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8007620:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007622:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007624:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007628:	2b01      	cmp	r3, #1
 800762a:	d018      	beq.n	800765e <HAL_PCD_EP_ClrStall+0x6e>
 800762c:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800762e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007630:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007634:	f003 fed4 	bl	800b3e0 <USB_EPClearStall>
  return HAL_OK;
 8007638:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800763a:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 800763e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007640:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 8007644:	2001      	movs	r0, #1
 8007646:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800764a:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800764c:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800764e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 8007652:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007654:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007656:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800765a:	2b01      	cmp	r3, #1
 800765c:	d1e6      	bne.n	800762c <HAL_PCD_EP_ClrStall+0x3c>
 800765e:	2002      	movs	r0, #2
}
 8007660:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007662:	2001      	movs	r0, #1
}
 8007664:	bd38      	pop	{r3, r4, r5, pc}
 8007666:	bf00      	nop

08007668 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007668:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800766a:	6805      	ldr	r5, [r0, #0]
 800766c:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 800766e:	b929      	cbnz	r1, 800767c <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007670:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8007674:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007676:	62ab      	str	r3, [r5, #40]	; 0x28
}
 8007678:	bc30      	pop	{r4, r5}
 800767a:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800767c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800767e:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007680:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8007684:	d00b      	beq.n	800769e <HAL_PCDEx_SetTxFiFo+0x36>
 8007686:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007688:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800768c:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800768e:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8007692:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007694:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8007696:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007698:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800769c:	d3f4      	bcc.n	8007688 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800769e:	3440      	adds	r4, #64	; 0x40
 80076a0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80076a4:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 80076a8:	6060      	str	r0, [r4, #4]
}
 80076aa:	2000      	movs	r0, #0
 80076ac:	bc30      	pop	{r4, r5}
 80076ae:	4770      	bx	lr

080076b0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80076b0:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 80076b2:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	6259      	str	r1, [r3, #36]	; 0x24
}
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop

080076bc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80076bc:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076be:	4909      	ldr	r1, [pc, #36]	; (80076e4 <HAL_PCDEx_ActivateLPM+0x28>)
{
 80076c0:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80076c2:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 80076c4:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 80076c6:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 80076c8:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 80076cc:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80076ce:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 80076d0:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80076d4:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 80076d8:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076da:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80076dc:	4319      	orrs	r1, r3
}
 80076de:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80076e0:	6551      	str	r1, [r2, #84]	; 0x54
}
 80076e2:	4770      	bx	lr
 80076e4:	10000003 	.word	0x10000003

080076e8 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop

080076ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80076ec:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80076ee:	4b11      	ldr	r3, [pc, #68]	; (8007734 <HAL_PWREx_ConfigSupply+0x48>)
 80076f0:	68da      	ldr	r2, [r3, #12]
 80076f2:	0752      	lsls	r2, r2, #29
 80076f4:	d406      	bmi.n	8007704 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80076fc:	1a18      	subs	r0, r3, r0
 80076fe:	bf18      	it	ne
 8007700:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8007702:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007704:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007706:	461d      	mov	r5, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007708:	f022 0207 	bic.w	r2, r2, #7
 800770c:	4310      	orrs	r0, r2
 800770e:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8007710:	f7fc fa1e 	bl	8003b50 <HAL_GetTick>
 8007714:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007716:	e005      	b.n	8007724 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007718:	f7fc fa1a 	bl	8003b50 <HAL_GetTick>
 800771c:	1b00      	subs	r0, r0, r4
 800771e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007722:	d804      	bhi.n	800772e <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007724:	686b      	ldr	r3, [r5, #4]
 8007726:	049b      	lsls	r3, r3, #18
 8007728:	d5f6      	bpl.n	8007718 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 800772a:	2000      	movs	r0, #0
}
 800772c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800772e:	2001      	movs	r0, #1
}
 8007730:	bd38      	pop	{r3, r4, r5, pc}
 8007732:	bf00      	nop
 8007734:	58024800 	.word	0x58024800

08007738 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007738:	4a02      	ldr	r2, [pc, #8]	; (8007744 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800773a:	68d3      	ldr	r3, [r2, #12]
 800773c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007740:	60d3      	str	r3, [r2, #12]
}
 8007742:	4770      	bx	lr
 8007744:	58024800 	.word	0x58024800

08007748 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007748:	4b3b      	ldr	r3, [pc, #236]	; (8007838 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800774a:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800774c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800774e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007750:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8007752:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007756:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800775a:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    if (pllm != 0U)
 800775c:	d038      	beq.n	80077d0 <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800775e:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007762:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007766:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800776a:	fb01 f105 	mul.w	r1, r1, r5
 800776e:	2a01      	cmp	r2, #1
 8007770:	ee07 1a90 	vmov	s15, r1
 8007774:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8007778:	d002      	beq.n	8007780 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800777a:	2a02      	cmp	r2, #2
 800777c:	d04e      	beq.n	800781c <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 800777e:	b34a      	cbz	r2, 80077d4 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007780:	ee07 0a90 	vmov	s15, r0
 8007784:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800783c <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 8007788:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800778c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800778e:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007792:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8007840 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800779a:	ee06 3a90 	vmov	s13, r3
 800779e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80077a2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80077a6:	ee76 6a85 	vadd.f32	s13, s13, s10
 80077aa:	eee7 6a25 	vfma.f32	s13, s14, s11
 80077ae:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80077b2:	4b21      	ldr	r3, [pc, #132]	; (8007838 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 80077b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80077ba:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80077bc:	ee07 3a90 	vmov	s15, r3
 80077c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80077c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077cc:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80077d0:	bc30      	pop	{r4, r5}
 80077d2:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	0692      	lsls	r2, r2, #26
 80077d8:	d527      	bpl.n	800782a <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077da:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077dc:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077e0:	4a18      	ldr	r2, [pc, #96]	; (8007844 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077e2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077e6:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80077ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80077f0:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80077f2:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8007840 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 80077f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077fa:	ee06 2a10 	vmov	s12, r2
 80077fe:	ee06 3a90 	vmov	s13, r3
 8007802:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8007806:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800780a:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800780e:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007812:	eee7 6a05 	vfma.f32	s13, s14, s10
 8007816:	ee66 6a26 	vmul.f32	s13, s12, s13
 800781a:	e7ca      	b.n	80077b2 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800781c:	ee07 0a90 	vmov	s15, r0
 8007820:	eddf 6a09 	vldr	s13, [pc, #36]	; 8007848 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8007824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007828:	e7b0      	b.n	800778c <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800782a:	ee07 0a90 	vmov	s15, r0
 800782e:	eddf 6a07 	vldr	s13, [pc, #28]	; 800784c <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8007832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007836:	e7a9      	b.n	800778c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8007838:	58024400 	.word	0x58024400
 800783c:	4a742400 	.word	0x4a742400
 8007840:	39000000 	.word	0x39000000
 8007844:	03d09000 	.word	0x03d09000
 8007848:	4bbebc20 	.word	0x4bbebc20
 800784c:	4c742400 	.word	0x4c742400

08007850 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8007850:	2800      	cmp	r0, #0
 8007852:	f000 81f7 	beq.w	8007c44 <HAL_RCC_OscConfig+0x3f4>
{
 8007856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007858:	6803      	ldr	r3, [r0, #0]
 800785a:	4604      	mov	r4, r0
 800785c:	07d9      	lsls	r1, r3, #31
 800785e:	d52e      	bpl.n	80078be <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007860:	49b4      	ldr	r1, [pc, #720]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007862:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007864:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007866:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800786a:	2a10      	cmp	r2, #16
 800786c:	f000 812c 	beq.w	8007ac8 <HAL_RCC_OscConfig+0x278>
 8007870:	2a18      	cmp	r2, #24
 8007872:	f000 8124 	beq.w	8007abe <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007876:	6863      	ldr	r3, [r4, #4]
 8007878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800787c:	f000 8167 	beq.w	8007b4e <HAL_RCC_OscConfig+0x2fe>
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 817f 	beq.w	8007b84 <HAL_RCC_OscConfig+0x334>
 8007886:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800788a:	4baa      	ldr	r3, [pc, #680]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	f000 8278 	beq.w	8007d82 <HAL_RCC_OscConfig+0x532>
 8007892:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007896:	601a      	str	r2, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800789e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80078a0:	f7fc f956 	bl	8003b50 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078a4:	4ea3      	ldr	r6, [pc, #652]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 80078a6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078a8:	e005      	b.n	80078b6 <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80078aa:	f7fc f951 	bl	8003b50 <HAL_GetTick>
 80078ae:	1b40      	subs	r0, r0, r5
 80078b0:	2864      	cmp	r0, #100	; 0x64
 80078b2:	f200 8165 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80078b6:	6833      	ldr	r3, [r6, #0]
 80078b8:	039f      	lsls	r7, r3, #14
 80078ba:	d5f6      	bpl.n	80078aa <HAL_RCC_OscConfig+0x5a>
 80078bc:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078be:	0799      	lsls	r1, r3, #30
 80078c0:	d521      	bpl.n	8007906 <HAL_RCC_OscConfig+0xb6>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80078c2:	4a9c      	ldr	r2, [pc, #624]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 80078c4:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80078c6:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80078c8:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80078cc:	f040 80a8 	bne.w	8007a20 <HAL_RCC_OscConfig+0x1d0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078d0:	4b98      	ldr	r3, [pc, #608]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	075b      	lsls	r3, r3, #29
 80078d6:	d503      	bpl.n	80078e0 <HAL_RCC_OscConfig+0x90>
 80078d8:	68e3      	ldr	r3, [r4, #12]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f000 80ed 	beq.w	8007aba <HAL_RCC_OscConfig+0x26a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078e0:	f7fc f94e 	bl	8003b80 <HAL_GetREVID>
 80078e4:	f241 0303 	movw	r3, #4099	; 0x1003
 80078e8:	4298      	cmp	r0, r3
 80078ea:	f200 8189 	bhi.w	8007c00 <HAL_RCC_OscConfig+0x3b0>
 80078ee:	6922      	ldr	r2, [r4, #16]
 80078f0:	2a40      	cmp	r2, #64	; 0x40
 80078f2:	f000 824e 	beq.w	8007d92 <HAL_RCC_OscConfig+0x542>
 80078f6:	498f      	ldr	r1, [pc, #572]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 80078f8:	684b      	ldr	r3, [r1, #4]
 80078fa:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80078fe:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007902:	604b      	str	r3, [r1, #4]
 8007904:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007906:	06d9      	lsls	r1, r3, #27
 8007908:	d456      	bmi.n	80079b8 <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800790a:	071d      	lsls	r5, r3, #28
 800790c:	d517      	bpl.n	800793e <HAL_RCC_OscConfig+0xee>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800790e:	6963      	ldr	r3, [r4, #20]
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 80b4 	beq.w	8007a7e <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_LSI_ENABLE();
 8007916:	4b87      	ldr	r3, [pc, #540]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007918:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800791a:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 800791c:	f042 0201 	orr.w	r2, r2, #1
 8007920:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007922:	f7fc f915 	bl	8003b50 <HAL_GetTick>
 8007926:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007928:	e005      	b.n	8007936 <HAL_RCC_OscConfig+0xe6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800792a:	f7fc f911 	bl	8003b50 <HAL_GetTick>
 800792e:	1b40      	subs	r0, r0, r5
 8007930:	2802      	cmp	r0, #2
 8007932:	f200 8125 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007936:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007938:	0798      	lsls	r0, r3, #30
 800793a:	d5f6      	bpl.n	800792a <HAL_RCC_OscConfig+0xda>
 800793c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800793e:	069a      	lsls	r2, r3, #26
 8007940:	d517      	bpl.n	8007972 <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8007942:	69a3      	ldr	r3, [r4, #24]
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 8134 	beq.w	8007bb2 <HAL_RCC_OscConfig+0x362>
      __HAL_RCC_HSI48_ENABLE();
 800794a:	4b7a      	ldr	r3, [pc, #488]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 800794c:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800794e:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 8007950:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007954:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007956:	f7fc f8fb 	bl	8003b50 <HAL_GetTick>
 800795a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800795c:	e005      	b.n	800796a <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800795e:	f7fc f8f7 	bl	8003b50 <HAL_GetTick>
 8007962:	1b40      	subs	r0, r0, r5
 8007964:	2802      	cmp	r0, #2
 8007966:	f200 810b 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800796a:	6833      	ldr	r3, [r6, #0]
 800796c:	049f      	lsls	r7, r3, #18
 800796e:	d5f6      	bpl.n	800795e <HAL_RCC_OscConfig+0x10e>
 8007970:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007972:	0759      	lsls	r1, r3, #29
 8007974:	f100 80b2 	bmi.w	8007adc <HAL_RCC_OscConfig+0x28c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007978:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800797a:	b1d8      	cbz	r0, 80079b4 <HAL_RCC_OscConfig+0x164>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800797c:	4b6d      	ldr	r3, [pc, #436]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 800797e:	691a      	ldr	r2, [r3, #16]
 8007980:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8007984:	2a18      	cmp	r2, #24
 8007986:	f000 81ce 	beq.w	8007d26 <HAL_RCC_OscConfig+0x4d6>
        __HAL_RCC_PLL_DISABLE();
 800798a:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800798c:	2802      	cmp	r0, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800798e:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8007990:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007994:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007996:	f000 8161 	beq.w	8007c5c <HAL_RCC_OscConfig+0x40c>
        tickstart = HAL_GetTick();
 800799a:	f7fc f8d9 	bl	8003b50 <HAL_GetTick>
 800799e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079a0:	e005      	b.n	80079ae <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079a2:	f7fc f8d5 	bl	8003b50 <HAL_GetTick>
 80079a6:	1b00      	subs	r0, r0, r4
 80079a8:	2802      	cmp	r0, #2
 80079aa:	f200 80e9 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80079ae:	682b      	ldr	r3, [r5, #0]
 80079b0:	019b      	lsls	r3, r3, #6
 80079b2:	d4f6      	bmi.n	80079a2 <HAL_RCC_OscConfig+0x152>
  return HAL_OK;
 80079b4:	2000      	movs	r0, #0
}
 80079b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079b8:	4a5e      	ldr	r2, [pc, #376]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 80079ba:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80079bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80079be:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80079c2:	2b08      	cmp	r3, #8
 80079c4:	d072      	beq.n	8007aac <HAL_RCC_OscConfig+0x25c>
 80079c6:	2b18      	cmp	r3, #24
 80079c8:	d06c      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80079ca:	69e3      	ldr	r3, [r4, #28]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f000 8103 	beq.w	8007bd8 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 80079d2:	4b58      	ldr	r3, [pc, #352]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 80079d4:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079d6:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 80079d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80079dc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80079de:	f7fc f8b7 	bl	8003b50 <HAL_GetTick>
 80079e2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079e4:	e005      	b.n	80079f2 <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80079e6:	f7fc f8b3 	bl	8003b50 <HAL_GetTick>
 80079ea:	1b40      	subs	r0, r0, r5
 80079ec:	2802      	cmp	r0, #2
 80079ee:	f200 80c7 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80079f2:	6833      	ldr	r3, [r6, #0]
 80079f4:	05db      	lsls	r3, r3, #23
 80079f6:	d5f6      	bpl.n	80079e6 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80079f8:	f7fc f8c2 	bl	8003b80 <HAL_GetREVID>
 80079fc:	f241 0303 	movw	r3, #4099	; 0x1003
 8007a00:	4298      	cmp	r0, r3
 8007a02:	f200 81e9 	bhi.w	8007dd8 <HAL_RCC_OscConfig+0x588>
 8007a06:	6a22      	ldr	r2, [r4, #32]
 8007a08:	6873      	ldr	r3, [r6, #4]
 8007a0a:	2a20      	cmp	r2, #32
 8007a0c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007a10:	bf0c      	ite	eq
 8007a12:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8007a16:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8007a1a:	6073      	str	r3, [r6, #4]
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	e774      	b.n	800790a <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007a20:	2b18      	cmp	r3, #24
 8007a22:	f000 810b 	beq.w	8007c3c <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a26:	68e2      	ldr	r2, [r4, #12]
 8007a28:	2a00      	cmp	r2, #0
 8007a2a:	f000 80f3 	beq.w	8007c14 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a2e:	4941      	ldr	r1, [pc, #260]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007a30:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a32:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007a34:	f023 0319 	bic.w	r3, r3, #25
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8007a3c:	f7fc f888 	bl	8003b50 <HAL_GetTick>
 8007a40:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a42:	e005      	b.n	8007a50 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a44:	f7fc f884 	bl	8003b50 <HAL_GetTick>
 8007a48:	1b40      	subs	r0, r0, r5
 8007a4a:	2802      	cmp	r0, #2
 8007a4c:	f200 8098 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007a50:	6833      	ldr	r3, [r6, #0]
 8007a52:	075f      	lsls	r7, r3, #29
 8007a54:	d5f6      	bpl.n	8007a44 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a56:	f7fc f893 	bl	8003b80 <HAL_GetREVID>
 8007a5a:	f241 0303 	movw	r3, #4099	; 0x1003
 8007a5e:	4298      	cmp	r0, r3
 8007a60:	f200 81c3 	bhi.w	8007dea <HAL_RCC_OscConfig+0x59a>
 8007a64:	6922      	ldr	r2, [r4, #16]
 8007a66:	6873      	ldr	r3, [r6, #4]
 8007a68:	2a40      	cmp	r2, #64	; 0x40
 8007a6a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007a6e:	bf0c      	ite	eq
 8007a70:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 8007a74:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8007a78:	6073      	str	r3, [r6, #4]
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	e743      	b.n	8007906 <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 8007a7e:	4b2d      	ldr	r3, [pc, #180]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007a80:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a82:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 8007a84:	f022 0201 	bic.w	r2, r2, #1
 8007a88:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007a8a:	f7fc f861 	bl	8003b50 <HAL_GetTick>
 8007a8e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a90:	e004      	b.n	8007a9c <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007a92:	f7fc f85d 	bl	8003b50 <HAL_GetTick>
 8007a96:	1b40      	subs	r0, r0, r5
 8007a98:	2802      	cmp	r0, #2
 8007a9a:	d871      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a9c:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8007a9e:	0799      	lsls	r1, r3, #30
 8007aa0:	d4f7      	bmi.n	8007a92 <HAL_RCC_OscConfig+0x242>
 8007aa2:	e74b      	b.n	800793c <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007aa4:	f002 0203 	and.w	r2, r2, #3
 8007aa8:	2a01      	cmp	r2, #1
 8007aaa:	d18e      	bne.n	80079ca <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007aac:	4b21      	ldr	r3, [pc, #132]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	05da      	lsls	r2, r3, #23
 8007ab2:	d552      	bpl.n	8007b5a <HAL_RCC_OscConfig+0x30a>
 8007ab4:	69e3      	ldr	r3, [r4, #28]
 8007ab6:	2b80      	cmp	r3, #128	; 0x80
 8007ab8:	d04f      	beq.n	8007b5a <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 8007aba:	2001      	movs	r0, #1
}
 8007abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007abe:	f001 0103 	and.w	r1, r1, #3
 8007ac2:	2902      	cmp	r1, #2
 8007ac4:	f47f aed7 	bne.w	8007876 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007ac8:	4a1a      	ldr	r2, [pc, #104]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007aca:	6812      	ldr	r2, [r2, #0]
 8007acc:	0392      	lsls	r2, r2, #14
 8007ace:	f57f aef6 	bpl.w	80078be <HAL_RCC_OscConfig+0x6e>
 8007ad2:	6862      	ldr	r2, [r4, #4]
 8007ad4:	2a00      	cmp	r2, #0
 8007ad6:	f47f aef2 	bne.w	80078be <HAL_RCC_OscConfig+0x6e>
 8007ada:	e7ee      	b.n	8007aba <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 8007adc:	4b16      	ldr	r3, [pc, #88]	; (8007b38 <HAL_RCC_OscConfig+0x2e8>)
 8007ade:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ae0:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8007ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ae6:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007ae8:	f7fc f832 	bl	8003b50 <HAL_GetTick>
 8007aec:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007aee:	e004      	b.n	8007afa <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007af0:	f7fc f82e 	bl	8003b50 <HAL_GetTick>
 8007af4:	1b40      	subs	r0, r0, r5
 8007af6:	2864      	cmp	r0, #100	; 0x64
 8007af8:	d842      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007afa:	6833      	ldr	r3, [r6, #0]
 8007afc:	05da      	lsls	r2, r3, #23
 8007afe:	d5f7      	bpl.n	8007af0 <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b00:	68a3      	ldr	r3, [r4, #8]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	f000 817a 	beq.w	8007dfc <HAL_RCC_OscConfig+0x5ac>
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 814b 	beq.w	8007da4 <HAL_RCC_OscConfig+0x554>
 8007b0e:	2b05      	cmp	r3, #5
 8007b10:	4b08      	ldr	r3, [pc, #32]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
 8007b12:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b14:	f000 8187 	beq.w	8007e26 <HAL_RCC_OscConfig+0x5d6>
 8007b18:	f022 0201 	bic.w	r2, r2, #1
 8007b1c:	671a      	str	r2, [r3, #112]	; 0x70
 8007b1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b20:	f022 0204 	bic.w	r2, r2, #4
 8007b24:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007b26:	f7fc f813 	bl	8003b50 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b2a:	4e02      	ldr	r6, [pc, #8]	; (8007b34 <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b2c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007b30:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b32:	e008      	b.n	8007b46 <HAL_RCC_OscConfig+0x2f6>
 8007b34:	58024400 	.word	0x58024400
 8007b38:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b3c:	f7fc f808 	bl	8003b50 <HAL_GetTick>
 8007b40:	1b40      	subs	r0, r0, r5
 8007b42:	42b8      	cmp	r0, r7
 8007b44:	d81c      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b46:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007b48:	079b      	lsls	r3, r3, #30
 8007b4a:	d5f7      	bpl.n	8007b3c <HAL_RCC_OscConfig+0x2ec>
 8007b4c:	e714      	b.n	8007978 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b4e:	4aae      	ldr	r2, [pc, #696]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007b50:	6813      	ldr	r3, [r2, #0]
 8007b52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b56:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b58:	e6a2      	b.n	80078a0 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007b5a:	f7fc f811 	bl	8003b80 <HAL_GetREVID>
 8007b5e:	f241 0303 	movw	r3, #4099	; 0x1003
 8007b62:	4298      	cmp	r0, r3
 8007b64:	d870      	bhi.n	8007c48 <HAL_RCC_OscConfig+0x3f8>
 8007b66:	6a22      	ldr	r2, [r4, #32]
 8007b68:	2a20      	cmp	r2, #32
 8007b6a:	f000 8153 	beq.w	8007e14 <HAL_RCC_OscConfig+0x5c4>
 8007b6e:	49a6      	ldr	r1, [pc, #664]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007b70:	684b      	ldr	r3, [r1, #4]
 8007b72:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007b76:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8007b7a:	604b      	str	r3, [r1, #4]
 8007b7c:	6823      	ldr	r3, [r4, #0]
 8007b7e:	e6c4      	b.n	800790a <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8007b80:	2003      	movs	r0, #3
}
 8007b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b84:	4ba0      	ldr	r3, [pc, #640]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007b86:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007b88:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b8a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007b8e:	601a      	str	r2, [r3, #0]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007b96:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007b98:	f7fb ffda 	bl	8003b50 <HAL_GetTick>
 8007b9c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007b9e:	e004      	b.n	8007baa <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ba0:	f7fb ffd6 	bl	8003b50 <HAL_GetTick>
 8007ba4:	1b40      	subs	r0, r0, r5
 8007ba6:	2864      	cmp	r0, #100	; 0x64
 8007ba8:	d8ea      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007baa:	6833      	ldr	r3, [r6, #0]
 8007bac:	0398      	lsls	r0, r3, #14
 8007bae:	d4f7      	bmi.n	8007ba0 <HAL_RCC_OscConfig+0x350>
 8007bb0:	e684      	b.n	80078bc <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8007bb2:	4b95      	ldr	r3, [pc, #596]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007bb4:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007bb6:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8007bb8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007bbc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8007bbe:	f7fb ffc7 	bl	8003b50 <HAL_GetTick>
 8007bc2:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007bc4:	e004      	b.n	8007bd0 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007bc6:	f7fb ffc3 	bl	8003b50 <HAL_GetTick>
 8007bca:	1b40      	subs	r0, r0, r5
 8007bcc:	2802      	cmp	r0, #2
 8007bce:	d8d7      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007bd0:	6833      	ldr	r3, [r6, #0]
 8007bd2:	0498      	lsls	r0, r3, #18
 8007bd4:	d4f7      	bmi.n	8007bc6 <HAL_RCC_OscConfig+0x376>
 8007bd6:	e6cb      	b.n	8007970 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 8007bd8:	4b8b      	ldr	r3, [pc, #556]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007bda:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bdc:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 8007bde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007be2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007be4:	f7fb ffb4 	bl	8003b50 <HAL_GetTick>
 8007be8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bea:	e004      	b.n	8007bf6 <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007bec:	f7fb ffb0 	bl	8003b50 <HAL_GetTick>
 8007bf0:	1b40      	subs	r0, r0, r5
 8007bf2:	2802      	cmp	r0, #2
 8007bf4:	d8c4      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007bf6:	6833      	ldr	r3, [r6, #0]
 8007bf8:	05df      	lsls	r7, r3, #23
 8007bfa:	d4f7      	bmi.n	8007bec <HAL_RCC_OscConfig+0x39c>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	e684      	b.n	800790a <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c00:	4a81      	ldr	r2, [pc, #516]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007c02:	6921      	ldr	r1, [r4, #16]
 8007c04:	6853      	ldr	r3, [r2, #4]
 8007c06:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007c0a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007c0e:	6053      	str	r3, [r2, #4]
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	e678      	b.n	8007906 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8007c14:	4b7c      	ldr	r3, [pc, #496]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007c16:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c18:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 8007c1a:	f022 0201 	bic.w	r2, r2, #1
 8007c1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007c20:	f7fb ff96 	bl	8003b50 <HAL_GetTick>
 8007c24:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c26:	e004      	b.n	8007c32 <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c28:	f7fb ff92 	bl	8003b50 <HAL_GetTick>
 8007c2c:	1b40      	subs	r0, r0, r5
 8007c2e:	2802      	cmp	r0, #2
 8007c30:	d8a6      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007c32:	6833      	ldr	r3, [r6, #0]
 8007c34:	0758      	lsls	r0, r3, #29
 8007c36:	d4f7      	bmi.n	8007c28 <HAL_RCC_OscConfig+0x3d8>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	e664      	b.n	8007906 <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007c3c:	0792      	lsls	r2, r2, #30
 8007c3e:	f47f aef2 	bne.w	8007a26 <HAL_RCC_OscConfig+0x1d6>
 8007c42:	e645      	b.n	80078d0 <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 8007c44:	2001      	movs	r0, #1
}
 8007c46:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007c48:	4a6f      	ldr	r2, [pc, #444]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007c4a:	6a21      	ldr	r1, [r4, #32]
 8007c4c:	68d3      	ldr	r3, [r2, #12]
 8007c4e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007c52:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007c56:	60d3      	str	r3, [r2, #12]
 8007c58:	6823      	ldr	r3, [r4, #0]
 8007c5a:	e656      	b.n	800790a <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 8007c5c:	f7fb ff78 	bl	8003b50 <HAL_GetTick>
 8007c60:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c62:	e004      	b.n	8007c6e <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c64:	f7fb ff74 	bl	8003b50 <HAL_GetTick>
 8007c68:	1b80      	subs	r0, r0, r6
 8007c6a:	2802      	cmp	r0, #2
 8007c6c:	d888      	bhi.n	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007c6e:	682b      	ldr	r3, [r5, #0]
 8007c70:	0199      	lsls	r1, r3, #6
 8007c72:	d4f7      	bmi.n	8007c64 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c74:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007c76:	4b65      	ldr	r3, [pc, #404]	; (8007e0c <HAL_RCC_OscConfig+0x5bc>)
 8007c78:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007c7a:	4013      	ands	r3, r2
 8007c7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007c7e:	4964      	ldr	r1, [pc, #400]	; (8007e10 <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c80:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007c82:	4e61      	ldr	r6, [pc, #388]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c84:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8007c88:	62ab      	str	r3, [r5, #40]	; 0x28
 8007c8a:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8007c8c:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8007c90:	3f01      	subs	r7, #1
 8007c92:	1e50      	subs	r0, r2, #1
 8007c94:	3b01      	subs	r3, #1
 8007c96:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007c98:	f3c7 0708 	ubfx	r7, r7, #0, #9
 8007c9c:	025b      	lsls	r3, r3, #9
 8007c9e:	0400      	lsls	r0, r0, #16
 8007ca0:	3a01      	subs	r2, #1
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007ca8:	0612      	lsls	r2, r2, #24
 8007caa:	4303      	orrs	r3, r0
 8007cac:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007cb0:	433b      	orrs	r3, r7
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8007cb6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cb8:	f023 0301 	bic.w	r3, r3, #1
 8007cbc:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007cbe:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8007cc0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007cc2:	4011      	ands	r1, r2
 8007cc4:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8007cc8:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007cca:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007ccc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007cce:	f023 030c 	bic.w	r3, r3, #12
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007cd6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cd8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8007cda:	f023 0302 	bic.w	r3, r3, #2
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007ce2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ce8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cea:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007cf0:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007cf2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007cf8:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8007cfa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007cfc:	f043 0301 	orr.w	r3, r3, #1
 8007d00:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8007d02:	682b      	ldr	r3, [r5, #0]
 8007d04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d08:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007d0a:	f7fb ff21 	bl	8003b50 <HAL_GetTick>
 8007d0e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d10:	e005      	b.n	8007d1e <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d12:	f7fb ff1d 	bl	8003b50 <HAL_GetTick>
 8007d16:	1b00      	subs	r0, r0, r4
 8007d18:	2802      	cmp	r0, #2
 8007d1a:	f63f af31 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d1e:	6833      	ldr	r3, [r6, #0]
 8007d20:	019a      	lsls	r2, r3, #6
 8007d22:	d5f6      	bpl.n	8007d12 <HAL_RCC_OscConfig+0x4c2>
 8007d24:	e646      	b.n	80079b4 <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d26:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007d28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8007d2a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d2c:	f43f ae43 	beq.w	80079b6 <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d30:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d34:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007d36:	428b      	cmp	r3, r1
 8007d38:	f47f aebf 	bne.w	8007aba <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d3c:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007d42:	429a      	cmp	r2, r3
 8007d44:	f47f aeb9 	bne.w	8007aba <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d48:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007d4a:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8007d4e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d50:	429a      	cmp	r2, r3
 8007d52:	f47f aeb2 	bne.w	8007aba <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007d58:	f3c5 2246 	ubfx	r2, r5, #9, #7
 8007d5c:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	f47f aeab 	bne.w	8007aba <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007d64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007d66:	f3c5 4206 	ubfx	r2, r5, #16, #7
 8007d6a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	f47f aea4 	bne.w	8007aba <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007d72:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007d74:	f3c5 6506 	ubfx	r5, r5, #24, #7
 8007d78:	3801      	subs	r0, #1
  return HAL_OK;
 8007d7a:	1a28      	subs	r0, r5, r0
 8007d7c:	bf18      	it	ne
 8007d7e:	2001      	movne	r0, #1
}
 8007d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d82:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007d86:	601a      	str	r2, [r3, #0]
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007d8e:	601a      	str	r2, [r3, #0]
 8007d90:	e586      	b.n	80078a0 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d92:	4a1d      	ldr	r2, [pc, #116]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007d94:	6853      	ldr	r3, [r2, #4]
 8007d96:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8007d9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d9e:	6053      	str	r3, [r2, #4]
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	e5b0      	b.n	8007906 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007da4:	4b18      	ldr	r3, [pc, #96]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007da6:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007daa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dac:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dae:	f022 0201 	bic.w	r2, r2, #1
 8007db2:	671a      	str	r2, [r3, #112]	; 0x70
 8007db4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007db6:	f022 0204 	bic.w	r2, r2, #4
 8007dba:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007dbc:	f7fb fec8 	bl	8003b50 <HAL_GetTick>
 8007dc0:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dc2:	e005      	b.n	8007dd0 <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007dc4:	f7fb fec4 	bl	8003b50 <HAL_GetTick>
 8007dc8:	1b40      	subs	r0, r0, r5
 8007dca:	42b8      	cmp	r0, r7
 8007dcc:	f63f aed8 	bhi.w	8007b80 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007dd0:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007dd2:	0798      	lsls	r0, r3, #30
 8007dd4:	d4f6      	bmi.n	8007dc4 <HAL_RCC_OscConfig+0x574>
 8007dd6:	e5cf      	b.n	8007978 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007dd8:	68f3      	ldr	r3, [r6, #12]
 8007dda:	6a22      	ldr	r2, [r4, #32]
 8007ddc:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007de0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007de4:	60f3      	str	r3, [r6, #12]
 8007de6:	6823      	ldr	r3, [r4, #0]
 8007de8:	e58f      	b.n	800790a <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007dea:	6873      	ldr	r3, [r6, #4]
 8007dec:	6922      	ldr	r2, [r4, #16]
 8007dee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007df2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007df6:	6073      	str	r3, [r6, #4]
 8007df8:	6823      	ldr	r3, [r4, #0]
 8007dfa:	e584      	b.n	8007906 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007dfc:	4a02      	ldr	r2, [pc, #8]	; (8007e08 <HAL_RCC_OscConfig+0x5b8>)
 8007dfe:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007e00:	f043 0301 	orr.w	r3, r3, #1
 8007e04:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007e06:	e68e      	b.n	8007b26 <HAL_RCC_OscConfig+0x2d6>
 8007e08:	58024400 	.word	0x58024400
 8007e0c:	fffffc0c 	.word	0xfffffc0c
 8007e10:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007e14:	4a08      	ldr	r2, [pc, #32]	; (8007e38 <HAL_RCC_OscConfig+0x5e8>)
 8007e16:	6853      	ldr	r3, [r2, #4]
 8007e18:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007e1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e20:	6053      	str	r3, [r2, #4]
 8007e22:	6823      	ldr	r3, [r4, #0]
 8007e24:	e571      	b.n	800790a <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007e26:	f042 0204 	orr.w	r2, r2, #4
 8007e2a:	671a      	str	r2, [r3, #112]	; 0x70
 8007e2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	671a      	str	r2, [r3, #112]	; 0x70
 8007e34:	e677      	b.n	8007b26 <HAL_RCC_OscConfig+0x2d6>
 8007e36:	bf00      	nop
 8007e38:	58024400 	.word	0x58024400

08007e3c <HAL_RCC_MCOConfig>:
{
 8007e3c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8007e40:	460d      	mov	r5, r1
 8007e42:	b088      	sub	sp, #32
 8007e44:	4614      	mov	r4, r2
  if(RCC_MCOx == RCC_MCO1)
 8007e46:	bb28      	cbnz	r0, 8007e94 <HAL_RCC_MCOConfig+0x58>
    MCO1_CLK_ENABLE();
 8007e48:	4e27      	ldr	r6, [pc, #156]	; (8007ee8 <HAL_RCC_MCOConfig+0xac>)
 8007e4a:	4603      	mov	r3, r0
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007e4c:	f44f 7880 	mov.w	r8, #256	; 0x100
 8007e50:	f04f 0902 	mov.w	r9, #2
    MCO1_CLK_ENABLE();
 8007e54:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007e58:	a902      	add	r1, sp, #8
 8007e5a:	4824      	ldr	r0, [pc, #144]	; (8007eec <HAL_RCC_MCOConfig+0xb0>)
    MCO1_CLK_ENABLE();
 8007e5c:	f042 0201 	orr.w	r2, r2, #1
 8007e60:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 8007e64:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007e68:	9306      	str	r3, [sp, #24]
    MCO1_CLK_ENABLE();
 8007e6a:	f002 0201 	and.w	r2, r2, #1
 8007e6e:	9200      	str	r2, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007e70:	2200      	movs	r2, #0
    MCO1_CLK_ENABLE();
 8007e72:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8007e7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007e7e:	f7fe fd0d 	bl	800689c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8007e82:	6932      	ldr	r2, [r6, #16]
 8007e84:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 8007e88:	432a      	orrs	r2, r5
 8007e8a:	4322      	orrs	r2, r4
 8007e8c:	6132      	str	r2, [r6, #16]
}
 8007e8e:	b008      	add	sp, #32
 8007e90:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    MCO2_CLK_ENABLE();
 8007e94:	4e14      	ldr	r6, [pc, #80]	; (8007ee8 <HAL_RCC_MCOConfig+0xac>)
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007e96:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007e9a:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007e9c:	2200      	movs	r2, #0
    MCO2_CLK_ENABLE();
 8007e9e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007ea2:	f04f 0800 	mov.w	r8, #0
 8007ea6:	f04f 0903 	mov.w	r9, #3
    MCO2_CLK_ENABLE();
 8007eaa:	f043 0304 	orr.w	r3, r3, #4
 8007eae:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8007eb2:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007eb6:	9206      	str	r2, [sp, #24]
    MCO2_CLK_ENABLE();
 8007eb8:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
    MCO2_CLK_ENABLE();
 8007ec0:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007ec2:	a902      	add	r1, sp, #8
 8007ec4:	480a      	ldr	r0, [pc, #40]	; (8007ef0 <HAL_RCC_MCOConfig+0xb4>)
    MCO2_CLK_ENABLE();
 8007ec6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007ec8:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007ecc:	f7fe fce6 	bl	800689c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8007ed0:	6933      	ldr	r3, [r6, #16]
 8007ed2:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8007ed6:	ea43 0105 	orr.w	r1, r3, r5
 8007eda:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8007ede:	6131      	str	r1, [r6, #16]
}
 8007ee0:	b008      	add	sp, #32
 8007ee2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007ee6:	bf00      	nop
 8007ee8:	58024400 	.word	0x58024400
 8007eec:	58020000 	.word	0x58020000
 8007ef0:	58020800 	.word	0x58020800

08007ef4 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ef4:	4a47      	ldr	r2, [pc, #284]	; (8008014 <HAL_RCC_GetSysClockFreq+0x120>)
 8007ef6:	6913      	ldr	r3, [r2, #16]
 8007ef8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007efc:	2b10      	cmp	r3, #16
 8007efe:	d004      	beq.n	8007f0a <HAL_RCC_GetSysClockFreq+0x16>
 8007f00:	2b18      	cmp	r3, #24
 8007f02:	d00d      	beq.n	8007f20 <HAL_RCC_GetSysClockFreq+0x2c>
 8007f04:	b11b      	cbz	r3, 8007f0e <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 8007f06:	4844      	ldr	r0, [pc, #272]	; (8008018 <HAL_RCC_GetSysClockFreq+0x124>)
 8007f08:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f0a:	4844      	ldr	r0, [pc, #272]	; (800801c <HAL_RCC_GetSysClockFreq+0x128>)
 8007f0c:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f0e:	6813      	ldr	r3, [r2, #0]
 8007f10:	0699      	lsls	r1, r3, #26
 8007f12:	d54a      	bpl.n	8007faa <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f14:	6813      	ldr	r3, [r2, #0]
 8007f16:	4842      	ldr	r0, [pc, #264]	; (8008020 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007f18:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007f1c:	40d8      	lsrs	r0, r3
 8007f1e:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f20:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8007f22:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007f24:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007f26:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    if (pllm != 0U)
 8007f28:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007f2c:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f30:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 8007f32:	d038      	beq.n	8007fa6 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f34:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007f38:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f3c:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007f40:	fb01 f105 	mul.w	r1, r1, r5
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	ee07 1a90 	vmov	s15, r1
 8007f4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 8007f4e:	d002      	beq.n	8007f56 <HAL_RCC_GetSysClockFreq+0x62>
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d02c      	beq.n	8007fae <HAL_RCC_GetSysClockFreq+0xba>
 8007f54:	b393      	cbz	r3, 8007fbc <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f56:	ee07 0a90 	vmov	s15, r0
 8007f5a:	eddf 6a32 	vldr	s13, [pc, #200]	; 8008024 <HAL_RCC_GetSysClockFreq+0x130>
 8007f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007f62:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007f64:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007f68:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8008028 <HAL_RCC_GetSysClockFreq+0x134>
 8007f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f70:	ee06 3a90 	vmov	s13, r3
 8007f74:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007f78:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007f7c:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007f80:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007f84:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007f88:	4b22      	ldr	r3, [pc, #136]	; (8008014 <HAL_RCC_GetSysClockFreq+0x120>)
 8007f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f8c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007f90:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007f92:	ee07 3a90 	vmov	s15, r3
 8007f96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fa2:	ee17 0a90 	vmov	r0, s15
}
 8007fa6:	bc30      	pop	{r4, r5}
 8007fa8:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007faa:	481d      	ldr	r0, [pc, #116]	; (8008020 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8007fac:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fae:	ee07 0a90 	vmov	s15, r0
 8007fb2:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800802c <HAL_RCC_GetSysClockFreq+0x138>
 8007fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fba:	e7d2      	b.n	8007f62 <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fbc:	6813      	ldr	r3, [r2, #0]
 8007fbe:	069b      	lsls	r3, r3, #26
 8007fc0:	d520      	bpl.n	8008004 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fc2:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fc4:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fc8:	4915      	ldr	r1, [pc, #84]	; (8008020 <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fca:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fce:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fd6:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007fd8:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fda:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8008028 <HAL_RCC_GetSysClockFreq+0x134>
 8007fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fe2:	ee06 1a10 	vmov	s12, r1
 8007fe6:	ee06 3a90 	vmov	s13, r3
 8007fea:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8007fee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007ff2:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8007ff6:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007ffa:	eee7 6a05 	vfma.f32	s13, s14, s10
 8007ffe:	ee66 6a26 	vmul.f32	s13, s12, s13
 8008002:	e7c1      	b.n	8007f88 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008004:	ee07 0a90 	vmov	s15, r0
 8008008:	eddf 6a09 	vldr	s13, [pc, #36]	; 8008030 <HAL_RCC_GetSysClockFreq+0x13c>
 800800c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008010:	e7a7      	b.n	8007f62 <HAL_RCC_GetSysClockFreq+0x6e>
 8008012:	bf00      	nop
 8008014:	58024400 	.word	0x58024400
 8008018:	003d0900 	.word	0x003d0900
 800801c:	017d7840 	.word	0x017d7840
 8008020:	03d09000 	.word	0x03d09000
 8008024:	4a742400 	.word	0x4a742400
 8008028:	39000000 	.word	0x39000000
 800802c:	4bbebc20 	.word	0x4bbebc20
 8008030:	4c742400 	.word	0x4c742400

08008034 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8008034:	2800      	cmp	r0, #0
 8008036:	f000 810e 	beq.w	8008256 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800803a:	4a8d      	ldr	r2, [pc, #564]	; (8008270 <HAL_RCC_ClockConfig+0x23c>)
 800803c:	6813      	ldr	r3, [r2, #0]
 800803e:	f003 030f 	and.w	r3, r3, #15
 8008042:	428b      	cmp	r3, r1
{
 8008044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008048:	4604      	mov	r4, r0
 800804a:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800804c:	d20c      	bcs.n	8008068 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800804e:	6813      	ldr	r3, [r2, #0]
 8008050:	f023 030f 	bic.w	r3, r3, #15
 8008054:	430b      	orrs	r3, r1
 8008056:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008058:	6813      	ldr	r3, [r2, #0]
 800805a:	f003 030f 	and.w	r3, r3, #15
 800805e:	428b      	cmp	r3, r1
 8008060:	d002      	beq.n	8008068 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8008062:	2001      	movs	r0, #1
}
 8008064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	075f      	lsls	r7, r3, #29
 800806c:	d50b      	bpl.n	8008086 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800806e:	4981      	ldr	r1, [pc, #516]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 8008070:	6920      	ldr	r0, [r4, #16]
 8008072:	698a      	ldr	r2, [r1, #24]
 8008074:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008078:	4290      	cmp	r0, r2
 800807a:	d904      	bls.n	8008086 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800807c:	698a      	ldr	r2, [r1, #24]
 800807e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008082:	4302      	orrs	r2, r0
 8008084:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008086:	071e      	lsls	r6, r3, #28
 8008088:	d50b      	bpl.n	80080a2 <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800808a:	497a      	ldr	r1, [pc, #488]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 800808c:	6960      	ldr	r0, [r4, #20]
 800808e:	69ca      	ldr	r2, [r1, #28]
 8008090:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8008094:	4290      	cmp	r0, r2
 8008096:	d904      	bls.n	80080a2 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008098:	69ca      	ldr	r2, [r1, #28]
 800809a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800809e:	4302      	orrs	r2, r0
 80080a0:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080a2:	06d8      	lsls	r0, r3, #27
 80080a4:	d50b      	bpl.n	80080be <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80080a6:	4973      	ldr	r1, [pc, #460]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80080a8:	69a0      	ldr	r0, [r4, #24]
 80080aa:	69ca      	ldr	r2, [r1, #28]
 80080ac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80080b0:	4290      	cmp	r0, r2
 80080b2:	d904      	bls.n	80080be <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80080b4:	69ca      	ldr	r2, [r1, #28]
 80080b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80080ba:	4302      	orrs	r2, r0
 80080bc:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80080be:	0699      	lsls	r1, r3, #26
 80080c0:	d50b      	bpl.n	80080da <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80080c2:	496c      	ldr	r1, [pc, #432]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80080c4:	69e0      	ldr	r0, [r4, #28]
 80080c6:	6a0a      	ldr	r2, [r1, #32]
 80080c8:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80080cc:	4290      	cmp	r0, r2
 80080ce:	d904      	bls.n	80080da <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80080d0:	6a0a      	ldr	r2, [r1, #32]
 80080d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80080d6:	4302      	orrs	r2, r0
 80080d8:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080da:	079a      	lsls	r2, r3, #30
 80080dc:	f140 80ad 	bpl.w	800823a <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80080e0:	4864      	ldr	r0, [pc, #400]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80080e2:	68e1      	ldr	r1, [r4, #12]
 80080e4:	6982      	ldr	r2, [r0, #24]
 80080e6:	f002 020f 	and.w	r2, r2, #15
 80080ea:	4291      	cmp	r1, r2
 80080ec:	d904      	bls.n	80080f8 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80080ee:	6982      	ldr	r2, [r0, #24]
 80080f0:	f022 020f 	bic.w	r2, r2, #15
 80080f4:	430a      	orrs	r2, r1
 80080f6:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80080f8:	07d8      	lsls	r0, r3, #31
 80080fa:	d531      	bpl.n	8008160 <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80080fc:	4a5d      	ldr	r2, [pc, #372]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80080fe:	68a1      	ldr	r1, [r4, #8]
 8008100:	6993      	ldr	r3, [r2, #24]
 8008102:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008106:	430b      	orrs	r3, r1
 8008108:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800810a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800810c:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800810e:	2902      	cmp	r1, #2
 8008110:	f000 80a3 	beq.w	800825a <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008114:	2903      	cmp	r1, #3
 8008116:	f000 809a 	beq.w	800824e <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800811a:	2901      	cmp	r1, #1
 800811c:	f000 80a3 	beq.w	8008266 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008120:	0758      	lsls	r0, r3, #29
 8008122:	d59e      	bpl.n	8008062 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008124:	4a53      	ldr	r2, [pc, #332]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008126:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800812a:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800812c:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800812e:	f023 0307 	bic.w	r3, r3, #7
 8008132:	430b      	orrs	r3, r1
 8008134:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 8008136:	f7fb fd0b 	bl	8003b50 <HAL_GetTick>
 800813a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800813c:	e005      	b.n	800814a <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800813e:	f7fb fd07 	bl	8003b50 <HAL_GetTick>
 8008142:	1b80      	subs	r0, r0, r6
 8008144:	4540      	cmp	r0, r8
 8008146:	f200 808c 	bhi.w	8008262 <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	6862      	ldr	r2, [r4, #4]
 800814e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008152:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8008156:	d1f2      	bne.n	800813e <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008158:	6823      	ldr	r3, [r4, #0]
 800815a:	0799      	lsls	r1, r3, #30
 800815c:	d506      	bpl.n	800816c <HAL_RCC_ClockConfig+0x138>
 800815e:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008160:	4844      	ldr	r0, [pc, #272]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 8008162:	6982      	ldr	r2, [r0, #24]
 8008164:	f002 020f 	and.w	r2, r2, #15
 8008168:	428a      	cmp	r2, r1
 800816a:	d86a      	bhi.n	8008242 <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800816c:	4940      	ldr	r1, [pc, #256]	; (8008270 <HAL_RCC_ClockConfig+0x23c>)
 800816e:	680a      	ldr	r2, [r1, #0]
 8008170:	f002 020f 	and.w	r2, r2, #15
 8008174:	42aa      	cmp	r2, r5
 8008176:	d90a      	bls.n	800818e <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008178:	680a      	ldr	r2, [r1, #0]
 800817a:	f022 020f 	bic.w	r2, r2, #15
 800817e:	432a      	orrs	r2, r5
 8008180:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008182:	680a      	ldr	r2, [r1, #0]
 8008184:	f002 020f 	and.w	r2, r2, #15
 8008188:	42aa      	cmp	r2, r5
 800818a:	f47f af6a 	bne.w	8008062 <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800818e:	075a      	lsls	r2, r3, #29
 8008190:	d50b      	bpl.n	80081aa <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008192:	4938      	ldr	r1, [pc, #224]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 8008194:	6920      	ldr	r0, [r4, #16]
 8008196:	698a      	ldr	r2, [r1, #24]
 8008198:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800819c:	4290      	cmp	r0, r2
 800819e:	d204      	bcs.n	80081aa <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80081a0:	698a      	ldr	r2, [r1, #24]
 80081a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80081a6:	4302      	orrs	r2, r0
 80081a8:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081aa:	071f      	lsls	r7, r3, #28
 80081ac:	d50b      	bpl.n	80081c6 <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80081ae:	4931      	ldr	r1, [pc, #196]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80081b0:	6960      	ldr	r0, [r4, #20]
 80081b2:	69ca      	ldr	r2, [r1, #28]
 80081b4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80081b8:	4290      	cmp	r0, r2
 80081ba:	d204      	bcs.n	80081c6 <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80081bc:	69ca      	ldr	r2, [r1, #28]
 80081be:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80081c2:	4302      	orrs	r2, r0
 80081c4:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80081c6:	06de      	lsls	r6, r3, #27
 80081c8:	d50b      	bpl.n	80081e2 <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80081ca:	492a      	ldr	r1, [pc, #168]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80081cc:	69a0      	ldr	r0, [r4, #24]
 80081ce:	69ca      	ldr	r2, [r1, #28]
 80081d0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80081d4:	4290      	cmp	r0, r2
 80081d6:	d204      	bcs.n	80081e2 <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80081d8:	69ca      	ldr	r2, [r1, #28]
 80081da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80081de:	4302      	orrs	r2, r0
 80081e0:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80081e2:	069d      	lsls	r5, r3, #26
 80081e4:	d50b      	bpl.n	80081fe <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80081e6:	4a23      	ldr	r2, [pc, #140]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 80081e8:	69e1      	ldr	r1, [r4, #28]
 80081ea:	6a13      	ldr	r3, [r2, #32]
 80081ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80081f0:	4299      	cmp	r1, r3
 80081f2:	d204      	bcs.n	80081fe <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80081f4:	6a13      	ldr	r3, [r2, #32]
 80081f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081fa:	430b      	orrs	r3, r1
 80081fc:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80081fe:	f7ff fe79 	bl	8007ef4 <HAL_RCC_GetSysClockFreq>
 8008202:	4b1c      	ldr	r3, [pc, #112]	; (8008274 <HAL_RCC_ClockConfig+0x240>)
 8008204:	4602      	mov	r2, r0
 8008206:	481c      	ldr	r0, [pc, #112]	; (8008278 <HAL_RCC_ClockConfig+0x244>)
 8008208:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800820a:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800820c:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8008210:	4d1a      	ldr	r5, [pc, #104]	; (800827c <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008212:	f003 030f 	and.w	r3, r3, #15
 8008216:	4c1a      	ldr	r4, [pc, #104]	; (8008280 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008218:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800821a:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800821c:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 8008220:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008222:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8008226:	4d17      	ldr	r5, [pc, #92]	; (8008284 <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008228:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800822a:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 800822e:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008230:	6023      	str	r3, [r4, #0]
}
 8008232:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8008236:	f7fb bc29 	b.w	8003a8c <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800823a:	07da      	lsls	r2, r3, #31
 800823c:	f53f af5e 	bmi.w	80080fc <HAL_RCC_ClockConfig+0xc8>
 8008240:	e794      	b.n	800816c <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008242:	6982      	ldr	r2, [r0, #24]
 8008244:	f022 020f 	bic.w	r2, r2, #15
 8008248:	4311      	orrs	r1, r2
 800824a:	6181      	str	r1, [r0, #24]
 800824c:	e78e      	b.n	800816c <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800824e:	019f      	lsls	r7, r3, #6
 8008250:	f53f af68 	bmi.w	8008124 <HAL_RCC_ClockConfig+0xf0>
 8008254:	e705      	b.n	8008062 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8008256:	2001      	movs	r0, #1
}
 8008258:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800825a:	039b      	lsls	r3, r3, #14
 800825c:	f53f af62 	bmi.w	8008124 <HAL_RCC_ClockConfig+0xf0>
 8008260:	e6ff      	b.n	8008062 <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 8008262:	2003      	movs	r0, #3
 8008264:	e6fe      	b.n	8008064 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008266:	05de      	lsls	r6, r3, #23
 8008268:	f53f af5c 	bmi.w	8008124 <HAL_RCC_ClockConfig+0xf0>
 800826c:	e6f9      	b.n	8008062 <HAL_RCC_ClockConfig+0x2e>
 800826e:	bf00      	nop
 8008270:	52002000 	.word	0x52002000
 8008274:	58024400 	.word	0x58024400
 8008278:	08017b78 	.word	0x08017b78
 800827c:	24000200 	.word	0x24000200
 8008280:	240001f8 	.word	0x240001f8
 8008284:	240001f4 	.word	0x240001f4

08008288 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008288:	4a18      	ldr	r2, [pc, #96]	; (80082ec <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800828a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800828c:	6913      	ldr	r3, [r2, #16]
 800828e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008292:	2b10      	cmp	r3, #16
 8008294:	d01a      	beq.n	80082cc <HAL_RCC_GetHCLKFreq+0x44>
 8008296:	2b18      	cmp	r3, #24
 8008298:	d023      	beq.n	80082e2 <HAL_RCC_GetHCLKFreq+0x5a>
 800829a:	b1cb      	cbz	r3, 80082d0 <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 800829c:	4814      	ldr	r0, [pc, #80]	; (80082f0 <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800829e:	4b13      	ldr	r3, [pc, #76]	; (80082ec <HAL_RCC_GetHCLKFreq+0x64>)
 80082a0:	4914      	ldr	r1, [pc, #80]	; (80082f4 <HAL_RCC_GetHCLKFreq+0x6c>)
 80082a2:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082a4:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082a6:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082aa:	4c13      	ldr	r4, [pc, #76]	; (80082f8 <HAL_RCC_GetHCLKFreq+0x70>)
 80082ac:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80082b0:	4d12      	ldr	r5, [pc, #72]	; (80082fc <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082b2:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082b4:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082b6:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082ba:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80082be:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082c2:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 80082c6:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80082c8:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80082cc:	480c      	ldr	r0, [pc, #48]	; (8008300 <HAL_RCC_GetHCLKFreq+0x78>)
 80082ce:	e7e6      	b.n	800829e <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082d0:	6813      	ldr	r3, [r2, #0]
 80082d2:	069b      	lsls	r3, r3, #26
 80082d4:	d508      	bpl.n	80082e8 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80082d6:	6812      	ldr	r2, [r2, #0]
 80082d8:	480a      	ldr	r0, [pc, #40]	; (8008304 <HAL_RCC_GetHCLKFreq+0x7c>)
 80082da:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80082de:	40d0      	lsrs	r0, r2
 80082e0:	e7dd      	b.n	800829e <HAL_RCC_GetHCLKFreq+0x16>
 80082e2:	f7ff fa31 	bl	8007748 <HAL_RCC_GetSysClockFreq.part.0>
 80082e6:	e7da      	b.n	800829e <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80082e8:	4806      	ldr	r0, [pc, #24]	; (8008304 <HAL_RCC_GetHCLKFreq+0x7c>)
 80082ea:	e7d8      	b.n	800829e <HAL_RCC_GetHCLKFreq+0x16>
 80082ec:	58024400 	.word	0x58024400
 80082f0:	003d0900 	.word	0x003d0900
 80082f4:	08017b78 	.word	0x08017b78
 80082f8:	240001f8 	.word	0x240001f8
 80082fc:	240001f4 	.word	0x240001f4
 8008300:	017d7840 	.word	0x017d7840
 8008304:	03d09000 	.word	0x03d09000

08008308 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008308:	4a1c      	ldr	r2, [pc, #112]	; (800837c <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800830a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800830c:	6913      	ldr	r3, [r2, #16]
 800830e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008312:	2b10      	cmp	r3, #16
 8008314:	d021      	beq.n	800835a <HAL_RCC_GetPCLK1Freq+0x52>
 8008316:	2b18      	cmp	r3, #24
 8008318:	d02a      	beq.n	8008370 <HAL_RCC_GetPCLK1Freq+0x68>
 800831a:	b303      	cbz	r3, 800835e <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 800831c:	4818      	ldr	r0, [pc, #96]	; (8008380 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800831e:	4a17      	ldr	r2, [pc, #92]	; (800837c <HAL_RCC_GetPCLK1Freq+0x74>)
 8008320:	4918      	ldr	r1, [pc, #96]	; (8008384 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8008322:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008324:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008326:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 800832a:	4d17      	ldr	r5, [pc, #92]	; (8008388 <HAL_RCC_GetPCLK1Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800832c:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008330:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008332:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008334:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008338:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800833c:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800833e:	4c13      	ldr	r4, [pc, #76]	; (800838c <HAL_RCC_GetPCLK1Freq+0x84>)
 8008340:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8008344:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008346:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008348:	69d2      	ldr	r2, [r2, #28]
 800834a:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800834e:	5c88      	ldrb	r0, [r1, r2]
 8008350:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008354:	fa23 f000 	lsr.w	r0, r3, r0
 8008358:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800835a:	480d      	ldr	r0, [pc, #52]	; (8008390 <HAL_RCC_GetPCLK1Freq+0x88>)
 800835c:	e7df      	b.n	800831e <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800835e:	6813      	ldr	r3, [r2, #0]
 8008360:	069b      	lsls	r3, r3, #26
 8008362:	d508      	bpl.n	8008376 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008364:	6813      	ldr	r3, [r2, #0]
 8008366:	480b      	ldr	r0, [pc, #44]	; (8008394 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008368:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800836c:	40d8      	lsrs	r0, r3
 800836e:	e7d6      	b.n	800831e <HAL_RCC_GetPCLK1Freq+0x16>
 8008370:	f7ff f9ea 	bl	8007748 <HAL_RCC_GetSysClockFreq.part.0>
 8008374:	e7d3      	b.n	800831e <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008376:	4807      	ldr	r0, [pc, #28]	; (8008394 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8008378:	e7d1      	b.n	800831e <HAL_RCC_GetPCLK1Freq+0x16>
 800837a:	bf00      	nop
 800837c:	58024400 	.word	0x58024400
 8008380:	003d0900 	.word	0x003d0900
 8008384:	08017b78 	.word	0x08017b78
 8008388:	240001f4 	.word	0x240001f4
 800838c:	240001f8 	.word	0x240001f8
 8008390:	017d7840 	.word	0x017d7840
 8008394:	03d09000 	.word	0x03d09000

08008398 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008398:	4a1c      	ldr	r2, [pc, #112]	; (800840c <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800839a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800839c:	6913      	ldr	r3, [r2, #16]
 800839e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80083a2:	2b10      	cmp	r3, #16
 80083a4:	d021      	beq.n	80083ea <HAL_RCC_GetPCLK2Freq+0x52>
 80083a6:	2b18      	cmp	r3, #24
 80083a8:	d02a      	beq.n	8008400 <HAL_RCC_GetPCLK2Freq+0x68>
 80083aa:	b303      	cbz	r3, 80083ee <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 80083ac:	4818      	ldr	r0, [pc, #96]	; (8008410 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083ae:	4a17      	ldr	r2, [pc, #92]	; (800840c <HAL_RCC_GetPCLK2Freq+0x74>)
 80083b0:	4918      	ldr	r1, [pc, #96]	; (8008414 <HAL_RCC_GetPCLK2Freq+0x7c>)
 80083b2:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083b4:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083b6:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 80083ba:	4d17      	ldr	r5, [pc, #92]	; (8008418 <HAL_RCC_GetPCLK2Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083bc:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083c0:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083c2:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083c4:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083c8:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80083cc:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083ce:	4c13      	ldr	r4, [pc, #76]	; (800841c <HAL_RCC_GetPCLK2Freq+0x84>)
 80083d0:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80083d4:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80083d6:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80083d8:	69d2      	ldr	r2, [r2, #28]
 80083da:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80083de:	5c88      	ldrb	r0, [r1, r2]
 80083e0:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80083e4:	fa23 f000 	lsr.w	r0, r3, r0
 80083e8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80083ea:	480d      	ldr	r0, [pc, #52]	; (8008420 <HAL_RCC_GetPCLK2Freq+0x88>)
 80083ec:	e7df      	b.n	80083ae <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083ee:	6813      	ldr	r3, [r2, #0]
 80083f0:	069b      	lsls	r3, r3, #26
 80083f2:	d508      	bpl.n	8008406 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80083f4:	6813      	ldr	r3, [r2, #0]
 80083f6:	480b      	ldr	r0, [pc, #44]	; (8008424 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80083f8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80083fc:	40d8      	lsrs	r0, r3
 80083fe:	e7d6      	b.n	80083ae <HAL_RCC_GetPCLK2Freq+0x16>
 8008400:	f7ff f9a2 	bl	8007748 <HAL_RCC_GetSysClockFreq.part.0>
 8008404:	e7d3      	b.n	80083ae <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008406:	4807      	ldr	r0, [pc, #28]	; (8008424 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8008408:	e7d1      	b.n	80083ae <HAL_RCC_GetPCLK2Freq+0x16>
 800840a:	bf00      	nop
 800840c:	58024400 	.word	0x58024400
 8008410:	003d0900 	.word	0x003d0900
 8008414:	08017b78 	.word	0x08017b78
 8008418:	240001f4 	.word	0x240001f4
 800841c:	240001f8 	.word	0x240001f8
 8008420:	017d7840 	.word	0x017d7840
 8008424:	03d09000 	.word	0x03d09000

08008428 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008428:	4a3b      	ldr	r2, [pc, #236]	; (8008518 <RCCEx_PLL2_Config+0xf0>)
{
 800842a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800842c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800842e:	f003 0303 	and.w	r3, r3, #3
 8008432:	2b03      	cmp	r3, #3
 8008434:	d069      	beq.n	800850a <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008436:	6813      	ldr	r3, [r2, #0]
 8008438:	4606      	mov	r6, r0
 800843a:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800843c:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 800843e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008442:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008444:	f7fb fb84 	bl	8003b50 <HAL_GetTick>
 8008448:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800844a:	e004      	b.n	8008456 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800844c:	f7fb fb80 	bl	8003b50 <HAL_GetTick>
 8008450:	1b43      	subs	r3, r0, r5
 8008452:	2b02      	cmp	r3, #2
 8008454:	d857      	bhi.n	8008506 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008456:	6823      	ldr	r3, [r4, #0]
 8008458:	011a      	lsls	r2, r3, #4
 800845a:	d4f7      	bmi.n	800844c <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800845c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800845e:	6832      	ldr	r2, [r6, #0]
 8008460:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008464:	492d      	ldr	r1, [pc, #180]	; (800851c <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008466:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800846a:	62a3      	str	r3, [r4, #40]	; 0x28
 800846c:	6875      	ldr	r5, [r6, #4]
 800846e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8008472:	3d01      	subs	r5, #1
 8008474:	1e50      	subs	r0, r2, #1
 8008476:	3b01      	subs	r3, #1
 8008478:	6932      	ldr	r2, [r6, #16]
 800847a:	f3c5 0508 	ubfx	r5, r5, #0, #9
 800847e:	025b      	lsls	r3, r3, #9
 8008480:	0400      	lsls	r0, r0, #16
 8008482:	3a01      	subs	r2, #1
 8008484:	b29b      	uxth	r3, r3
 8008486:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 800848a:	0612      	lsls	r2, r2, #24
 800848c:	4303      	orrs	r3, r0
 800848e:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008492:	432b      	orrs	r3, r5
 8008494:	4313      	orrs	r3, r2
 8008496:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008498:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800849a:	6972      	ldr	r2, [r6, #20]
 800849c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80084a0:	4313      	orrs	r3, r2
 80084a2:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80084a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084a6:	69b2      	ldr	r2, [r6, #24]
 80084a8:	f023 0320 	bic.w	r3, r3, #32
 80084ac:	4313      	orrs	r3, r2
 80084ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80084b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084b2:	f023 0310 	bic.w	r3, r3, #16
 80084b6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80084b8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80084ba:	69f3      	ldr	r3, [r6, #28]
 80084bc:	4011      	ands	r1, r2
 80084be:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80084c2:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80084c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80084c6:	f043 0310 	orr.w	r3, r3, #16
 80084ca:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80084cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80084ce:	b1f7      	cbz	r7, 800850e <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80084d0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80084d2:	bf0c      	ite	eq
 80084d4:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80084d8:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80084dc:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80084de:	4b0e      	ldr	r3, [pc, #56]	; (8008518 <RCCEx_PLL2_Config+0xf0>)
 80084e0:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084e2:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 80084e4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80084e8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80084ea:	f7fb fb31 	bl	8003b50 <HAL_GetTick>
 80084ee:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084f0:	e004      	b.n	80084fc <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80084f2:	f7fb fb2d 	bl	8003b50 <HAL_GetTick>
 80084f6:	1b00      	subs	r0, r0, r4
 80084f8:	2802      	cmp	r0, #2
 80084fa:	d804      	bhi.n	8008506 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80084fc:	682b      	ldr	r3, [r5, #0]
 80084fe:	011b      	lsls	r3, r3, #4
 8008500:	d5f7      	bpl.n	80084f2 <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8008502:	2000      	movs	r0, #0
}
 8008504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008506:	2003      	movs	r0, #3
}
 8008508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800850a:	2001      	movs	r0, #1
}
 800850c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800850e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008512:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008514:	e7e3      	b.n	80084de <RCCEx_PLL2_Config+0xb6>
 8008516:	bf00      	nop
 8008518:	58024400 	.word	0x58024400
 800851c:	ffff0007 	.word	0xffff0007

08008520 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008520:	4a3b      	ldr	r2, [pc, #236]	; (8008610 <RCCEx_PLL3_Config+0xf0>)
{
 8008522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008524:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008526:	f003 0303 	and.w	r3, r3, #3
 800852a:	2b03      	cmp	r3, #3
 800852c:	d069      	beq.n	8008602 <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800852e:	6813      	ldr	r3, [r2, #0]
 8008530:	4606      	mov	r6, r0
 8008532:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008534:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8008536:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800853a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800853c:	f7fb fb08 	bl	8003b50 <HAL_GetTick>
 8008540:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008542:	e004      	b.n	800854e <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008544:	f7fb fb04 	bl	8003b50 <HAL_GetTick>
 8008548:	1b43      	subs	r3, r0, r5
 800854a:	2b02      	cmp	r3, #2
 800854c:	d857      	bhi.n	80085fe <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	009a      	lsls	r2, r3, #2
 8008552:	d4f7      	bmi.n	8008544 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008554:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008556:	6832      	ldr	r2, [r6, #0]
 8008558:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800855c:	492d      	ldr	r1, [pc, #180]	; (8008614 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800855e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8008562:	62a3      	str	r3, [r4, #40]	; 0x28
 8008564:	6875      	ldr	r5, [r6, #4]
 8008566:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800856a:	3d01      	subs	r5, #1
 800856c:	1e50      	subs	r0, r2, #1
 800856e:	3b01      	subs	r3, #1
 8008570:	6932      	ldr	r2, [r6, #16]
 8008572:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8008576:	025b      	lsls	r3, r3, #9
 8008578:	0400      	lsls	r0, r0, #16
 800857a:	3a01      	subs	r2, #1
 800857c:	b29b      	uxth	r3, r3
 800857e:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8008582:	0612      	lsls	r2, r2, #24
 8008584:	4303      	orrs	r3, r0
 8008586:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800858a:	432b      	orrs	r3, r5
 800858c:	4313      	orrs	r3, r2
 800858e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008590:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008592:	6972      	ldr	r2, [r6, #20]
 8008594:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008598:	4313      	orrs	r3, r2
 800859a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800859c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800859e:	69b2      	ldr	r2, [r6, #24]
 80085a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085a4:	4313      	orrs	r3, r2
 80085a6:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80085a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80085aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80085ae:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80085b0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80085b2:	69f3      	ldr	r3, [r6, #28]
 80085b4:	4011      	ands	r1, r2
 80085b6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80085ba:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80085bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80085be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085c2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80085c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 80085c6:	b1f7      	cbz	r7, 8008606 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80085c8:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80085ca:	bf0c      	ite	eq
 80085cc:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80085d0:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 80085d4:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80085d6:	4b0e      	ldr	r3, [pc, #56]	; (8008610 <RCCEx_PLL3_Config+0xf0>)
 80085d8:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085da:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 80085dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80085e0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80085e2:	f7fb fab5 	bl	8003b50 <HAL_GetTick>
 80085e6:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085e8:	e004      	b.n	80085f4 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80085ea:	f7fb fab1 	bl	8003b50 <HAL_GetTick>
 80085ee:	1b00      	subs	r0, r0, r4
 80085f0:	2802      	cmp	r0, #2
 80085f2:	d804      	bhi.n	80085fe <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80085f4:	682b      	ldr	r3, [r5, #0]
 80085f6:	009b      	lsls	r3, r3, #2
 80085f8:	d5f7      	bpl.n	80085ea <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 80085fa:	2000      	movs	r0, #0
}
 80085fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80085fe:	2003      	movs	r0, #3
}
 8008600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008602:	2001      	movs	r0, #1
}
 8008604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008606:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800860a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800860c:	e7e3      	b.n	80085d6 <RCCEx_PLL3_Config+0xb6>
 800860e:	bf00      	nop
 8008610:	58024400 	.word	0x58024400
 8008614:	ffff0007 	.word	0xffff0007

08008618 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800861c:	6803      	ldr	r3, [r0, #0]
{
 800861e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008620:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8008624:	d01c      	beq.n	8008660 <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008626:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8008628:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800862c:	f000 84ba 	beq.w	8008fa4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8008630:	d823      	bhi.n	800867a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008632:	2a00      	cmp	r2, #0
 8008634:	f000 83dc 	beq.w	8008df0 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8008638:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800863c:	d120      	bne.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800863e:	2102      	movs	r1, #2
 8008640:	3004      	adds	r0, #4
 8008642:	f7ff fef1 	bl	8008428 <RCCEx_PLL2_Config>
 8008646:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008648:	2e00      	cmp	r6, #0
 800864a:	f040 849f 	bne.w	8008f8c <HAL_RCCEx_PeriphCLKConfig+0x974>
 800864e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008650:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008652:	48ab      	ldr	r0, [pc, #684]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008654:	2600      	movs	r6, #0
 8008656:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008658:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800865c:	430a      	orrs	r2, r1
 800865e:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008660:	05dd      	lsls	r5, r3, #23
 8008662:	d511      	bpl.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008664:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008666:	2a04      	cmp	r2, #4
 8008668:	f200 851c 	bhi.w	80090a4 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 800866c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008670:	0476046f 	.word	0x0476046f
 8008674:	02d40486 	.word	0x02d40486
 8008678:	02d4      	.short	0x02d4
    switch(PeriphClkInit->SpdifrxClockSelection)
 800867a:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800867e:	d0e8      	beq.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008680:	05dd      	lsls	r5, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008682:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008686:	d4ed      	bmi.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008688:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800868a:	0598      	lsls	r0, r3, #22
 800868c:	d51b      	bpl.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 800868e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008690:	2a80      	cmp	r2, #128	; 0x80
 8008692:	f000 8453 	beq.w	8008f3c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008696:	f200 80ec 	bhi.w	8008872 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800869a:	2a00      	cmp	r2, #0
 800869c:	f000 83a2 	beq.w	8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 80086a0:	2a40      	cmp	r2, #64	; 0x40
 80086a2:	f040 80ed 	bne.w	8008880 <HAL_RCCEx_PeriphCLKConfig+0x268>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086a6:	2100      	movs	r1, #0
 80086a8:	1d20      	adds	r0, r4, #4
 80086aa:	f7ff febd 	bl	8008428 <RCCEx_PLL2_Config>
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80086b2:	2d00      	cmp	r5, #0
 80086b4:	f040 8386 	bne.w	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80086b8:	4991      	ldr	r1, [pc, #580]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80086ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086bc:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80086be:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 80086c2:	4302      	orrs	r2, r0
 80086c4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80086c6:	0559      	lsls	r1, r3, #21
 80086c8:	d51f      	bpl.n	800870a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 80086ca:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 80086ce:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80086d2:	f000 844a 	beq.w	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x952>
 80086d6:	f200 80d6 	bhi.w	8008886 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80086da:	2a00      	cmp	r2, #0
 80086dc:	f000 837c 	beq.w	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80086e0:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80086e4:	f040 80d7 	bne.w	8008896 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086e8:	2100      	movs	r1, #0
 80086ea:	1d20      	adds	r0, r4, #4
 80086ec:	f7ff fe9c 	bl	8008428 <RCCEx_PLL2_Config>
 80086f0:	6823      	ldr	r3, [r4, #0]
 80086f2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80086f4:	2d00      	cmp	r5, #0
 80086f6:	f040 8367 	bne.w	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80086fa:	4981      	ldr	r1, [pc, #516]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80086fc:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008700:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008702:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8008706:	4302      	orrs	r2, r0
 8008708:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800870a:	051a      	lsls	r2, r3, #20
 800870c:	d51f      	bpl.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 800870e:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8008712:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008716:	f000 843c 	beq.w	8008f92 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800871a:	f200 80bf 	bhi.w	800889c <HAL_RCCEx_PeriphCLKConfig+0x284>
 800871e:	2a00      	cmp	r2, #0
 8008720:	f000 836c 	beq.w	8008dfc <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8008724:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008728:	f040 80c0 	bne.w	80088ac <HAL_RCCEx_PeriphCLKConfig+0x294>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800872c:	2100      	movs	r1, #0
 800872e:	1d20      	adds	r0, r4, #4
 8008730:	f7ff fe7a 	bl	8008428 <RCCEx_PLL2_Config>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008738:	2d00      	cmp	r5, #0
 800873a:	f040 833f 	bne.w	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x7a4>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800873e:	4970      	ldr	r1, [pc, #448]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008740:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 8008744:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008746:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 800874a:	4302      	orrs	r2, r0
 800874c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800874e:	019f      	lsls	r7, r3, #6
 8008750:	d518      	bpl.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 8008752:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8008754:	2a20      	cmp	r2, #32
 8008756:	f000 8392 	beq.w	8008e7e <HAL_RCCEx_PeriphCLKConfig+0x866>
 800875a:	f200 80aa 	bhi.w	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800875e:	b13a      	cbz	r2, 8008770 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008760:	2a10      	cmp	r2, #16
 8008762:	f040 80a9 	bne.w	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008766:	4966      	ldr	r1, [pc, #408]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008768:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800876a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800876e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008770:	2d00      	cmp	r5, #0
 8008772:	f040 8366 	bne.w	8008e42 <HAL_RCCEx_PeriphCLKConfig+0x82a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008776:	4962      	ldr	r1, [pc, #392]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008778:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800877a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800877c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008780:	4302      	orrs	r2, r0
 8008782:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008784:	04d8      	lsls	r0, r3, #19
 8008786:	d51d      	bpl.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 8008788:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800878a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800878e:	f000 83cd 	beq.w	8008f2c <HAL_RCCEx_PeriphCLKConfig+0x914>
 8008792:	f200 8094 	bhi.w	80088be <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008796:	2a00      	cmp	r2, #0
 8008798:	f000 8318 	beq.w	8008dcc <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 800879c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80087a0:	f040 8095 	bne.w	80088ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80087a4:	2100      	movs	r1, #0
 80087a6:	1d20      	adds	r0, r4, #4
 80087a8:	f7ff fe3e 	bl	8008428 <RCCEx_PLL2_Config>
 80087ac:	6823      	ldr	r3, [r4, #0]
 80087ae:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80087b0:	2d00      	cmp	r5, #0
 80087b2:	f040 8305 	bne.w	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80087b6:	4952      	ldr	r1, [pc, #328]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80087b8:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80087ba:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80087bc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80087c0:	4302      	orrs	r2, r0
 80087c2:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80087c4:	0499      	lsls	r1, r3, #18
 80087c6:	d51a      	bpl.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi45ClockSelection)
 80087c8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80087ca:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80087ce:	f000 8398 	beq.w	8008f02 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 80087d2:	d87f      	bhi.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80087d4:	b14a      	cbz	r2, 80087ea <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80087d6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80087da:	f040 8083 	bne.w	80088e4 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80087de:	2101      	movs	r1, #1
 80087e0:	1d20      	adds	r0, r4, #4
 80087e2:	f7ff fe21 	bl	8008428 <RCCEx_PLL2_Config>
 80087e6:	6823      	ldr	r3, [r4, #0]
 80087e8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80087ea:	2d00      	cmp	r5, #0
 80087ec:	f040 832b 	bne.w	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80087f0:	4943      	ldr	r1, [pc, #268]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80087f2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80087f4:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80087f6:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80087fa:	4302      	orrs	r2, r0
 80087fc:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80087fe:	045a      	lsls	r2, r3, #17
 8008800:	d51b      	bpl.n	800883a <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008802:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8008806:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800880a:	f000 834a 	beq.w	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0x88a>
 800880e:	d86c      	bhi.n	80088ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008810:	b142      	cbz	r2, 8008824 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008812:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008816:	d170      	bne.n	80088fa <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008818:	2101      	movs	r1, #1
 800881a:	1d20      	adds	r0, r4, #4
 800881c:	f7ff fe04 	bl	8008428 <RCCEx_PLL2_Config>
 8008820:	6823      	ldr	r3, [r4, #0]
 8008822:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008824:	2d00      	cmp	r5, #0
 8008826:	f040 8302 	bne.w	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800882a:	4935      	ldr	r1, [pc, #212]	; (8008900 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800882c:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8008830:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008832:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008836:	4302      	orrs	r2, r0
 8008838:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800883a:	041f      	lsls	r7, r3, #16
 800883c:	d50d      	bpl.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->FdcanClockSelection)
 800883e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8008840:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008844:	f000 834b 	beq.w	8008ede <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8008848:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800884c:	f000 81f0 	beq.w	8008c30 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8008850:	2a00      	cmp	r2, #0
 8008852:	f000 81f3 	beq.w	8008c3c <HAL_RCCEx_PeriphCLKConfig+0x624>
 8008856:	2601      	movs	r6, #1
 8008858:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800885a:	01d8      	lsls	r0, r3, #7
 800885c:	d55c      	bpl.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 800885e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008860:	2a03      	cmp	r2, #3
 8008862:	f200 8425 	bhi.w	80090b0 <HAL_RCCEx_PeriphCLKConfig+0xa98>
 8008866:	e8df f012 	tbh	[pc, r2, lsl #1]
 800886a:	0053      	.short	0x0053
 800886c:	004d0313 	.word	0x004d0313
 8008870:	0053      	.short	0x0053
    switch(PeriphClkInit->Sai23ClockSelection)
 8008872:	2ac0      	cmp	r2, #192	; 0xc0
 8008874:	f43f af1d 	beq.w	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008878:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800887c:	f43f af19 	beq.w	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 8008880:	2601      	movs	r6, #1
 8008882:	4635      	mov	r5, r6
 8008884:	e71f      	b.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 8008886:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 800888a:	f43f af33 	beq.w	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 800888e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008892:	f43f af2f 	beq.w	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008896:	2601      	movs	r6, #1
 8008898:	4635      	mov	r5, r6
 800889a:	e736      	b.n	800870a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4BClockSelection)
 800889c:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 80088a0:	f43f af4a 	beq.w	8008738 <HAL_RCCEx_PeriphCLKConfig+0x120>
 80088a4:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 80088a8:	f43f af46 	beq.w	8008738 <HAL_RCCEx_PeriphCLKConfig+0x120>
 80088ac:	2601      	movs	r6, #1
 80088ae:	4635      	mov	r5, r6
 80088b0:	e74d      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 80088b2:	2a30      	cmp	r2, #48	; 0x30
 80088b4:	f43f af5c 	beq.w	8008770 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80088b8:	2601      	movs	r6, #1
 80088ba:	4635      	mov	r5, r6
 80088bc:	e762      	b.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80088be:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 80088c2:	f43f af75 	beq.w	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80088c6:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80088ca:	f43f af71 	beq.w	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80088ce:	2601      	movs	r6, #1
 80088d0:	4635      	mov	r5, r6
 80088d2:	e777      	b.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 80088d4:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80088d8:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 80088dc:	d085      	beq.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80088de:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 80088e2:	d082      	beq.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80088e4:	2601      	movs	r6, #1
 80088e6:	4635      	mov	r5, r6
 80088e8:	e789      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi6ClockSelection)
 80088ea:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80088ee:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80088f2:	d097      	beq.n	8008824 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 80088f4:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80088f8:	d094      	beq.n	8008824 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 80088fa:	2601      	movs	r6, #1
 80088fc:	4635      	mov	r5, r6
 80088fe:	e79c      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0x222>
 8008900:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008904:	2102      	movs	r1, #2
 8008906:	1d20      	adds	r0, r4, #4
 8008908:	f7ff fd8e 	bl	8008428 <RCCEx_PLL2_Config>
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008910:	2d00      	cmp	r5, #0
 8008912:	f000 828e 	beq.w	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8008916:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008918:	0259      	lsls	r1, r3, #9
 800891a:	f100 8208 	bmi.w	8008d2e <HAL_RCCEx_PeriphCLKConfig+0x716>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800891e:	07df      	lsls	r7, r3, #31
 8008920:	d539      	bpl.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008922:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8008924:	2a28      	cmp	r2, #40	; 0x28
 8008926:	f200 8174 	bhi.w	8008c12 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
 800892a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800892e:	0030      	.short	0x0030
 8008930:	01720172 	.word	0x01720172
 8008934:	01720172 	.word	0x01720172
 8008938:	01720172 	.word	0x01720172
 800893c:	03580172 	.word	0x03580172
 8008940:	01720172 	.word	0x01720172
 8008944:	01720172 	.word	0x01720172
 8008948:	01720172 	.word	0x01720172
 800894c:	00290172 	.word	0x00290172
 8008950:	01720172 	.word	0x01720172
 8008954:	01720172 	.word	0x01720172
 8008958:	01720172 	.word	0x01720172
 800895c:	00300172 	.word	0x00300172
 8008960:	01720172 	.word	0x01720172
 8008964:	01720172 	.word	0x01720172
 8008968:	01720172 	.word	0x01720172
 800896c:	00300172 	.word	0x00300172
 8008970:	01720172 	.word	0x01720172
 8008974:	01720172 	.word	0x01720172
 8008978:	01720172 	.word	0x01720172
 800897c:	00300172 	.word	0x00300172
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008980:	2101      	movs	r1, #1
 8008982:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008986:	f7ff fdcb 	bl	8008520 <RCCEx_PLL3_Config>
 800898a:	6823      	ldr	r3, [r4, #0]
 800898c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800898e:	2d00      	cmp	r5, #0
 8008990:	f000 826b 	beq.w	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008994:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008996:	0798      	lsls	r0, r3, #30
 8008998:	d516      	bpl.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800899a:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800899c:	2a05      	cmp	r2, #5
 800899e:	f200 8384 	bhi.w	80090aa <HAL_RCCEx_PeriphCLKConfig+0xa92>
 80089a2:	e8df f012 	tbh	[pc, r2, lsl #1]
 80089a6:	000d      	.short	0x000d
 80089a8:	00060308 	.word	0x00060308
 80089ac:	000d000d 	.word	0x000d000d
 80089b0:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089b2:	2101      	movs	r1, #1
 80089b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80089b8:	f7ff fdb2 	bl	8008520 <RCCEx_PLL3_Config>
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80089c0:	2d00      	cmp	r5, #0
 80089c2:	f000 822c 	beq.w	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x806>
 80089c6:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80089c8:	0759      	lsls	r1, r3, #29
 80089ca:	d517      	bpl.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80089cc:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80089d0:	2a05      	cmp	r2, #5
 80089d2:	f200 8370 	bhi.w	80090b6 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
 80089d6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80089da:	000d      	.short	0x000d
 80089dc:	000602f8 	.word	0x000602f8
 80089e0:	000d000d 	.word	0x000d000d
 80089e4:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089e6:	2101      	movs	r1, #1
 80089e8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80089ec:	f7ff fd98 	bl	8008520 <RCCEx_PLL3_Config>
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80089f4:	2d00      	cmp	r5, #0
 80089f6:	f000 8209 	beq.w	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 80089fa:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80089fc:	069a      	lsls	r2, r3, #26
 80089fe:	d51d      	bpl.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008a00:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8008a04:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008a08:	f000 8271 	beq.w	8008eee <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 8008a0c:	f200 8121 	bhi.w	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x63a>
 8008a10:	b14a      	cbz	r2, 8008a26 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008a12:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008a16:	f040 8126 	bne.w	8008c66 <HAL_RCCEx_PeriphCLKConfig+0x64e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a1a:	2100      	movs	r1, #0
 8008a1c:	1d20      	adds	r0, r4, #4
 8008a1e:	f7ff fd03 	bl	8008428 <RCCEx_PLL2_Config>
 8008a22:	6823      	ldr	r3, [r4, #0]
 8008a24:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a26:	2d00      	cmp	r5, #0
 8008a28:	f040 8213 	bne.w	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a2c:	49b9      	ldr	r1, [pc, #740]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008a2e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008a32:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008a34:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 8008a38:	4302      	orrs	r2, r0
 8008a3a:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008a3c:	065f      	lsls	r7, r3, #25
 8008a3e:	d51d      	bpl.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x464>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008a40:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 8008a44:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8008a48:	f000 823f 	beq.w	8008eca <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 8008a4c:	f200 8129 	bhi.w	8008ca2 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 8008a50:	b14a      	cbz	r2, 8008a66 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008a52:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8008a56:	f040 812e 	bne.w	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	1d20      	adds	r0, r4, #4
 8008a5e:	f7ff fce3 	bl	8008428 <RCCEx_PLL2_Config>
 8008a62:	6823      	ldr	r3, [r4, #0]
 8008a64:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a66:	2d00      	cmp	r5, #0
 8008a68:	f040 81ef 	bne.w	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008a6c:	49a9      	ldr	r1, [pc, #676]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008a6e:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8008a72:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008a74:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8008a78:	4302      	orrs	r2, r0
 8008a7a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008a7c:	0618      	lsls	r0, r3, #24
 8008a7e:	d51d      	bpl.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008a80:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8008a84:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8008a88:	f000 8215 	beq.w	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8008a8c:	f200 80fc 	bhi.w	8008c88 <HAL_RCCEx_PeriphCLKConfig+0x670>
 8008a90:	b14a      	cbz	r2, 8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008a92:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008a96:	f040 8101 	bne.w	8008c9c <HAL_RCCEx_PeriphCLKConfig+0x684>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008a9a:	2100      	movs	r1, #0
 8008a9c:	1d20      	adds	r0, r4, #4
 8008a9e:	f7ff fcc3 	bl	8008428 <RCCEx_PLL2_Config>
 8008aa2:	6823      	ldr	r3, [r4, #0]
 8008aa4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008aa6:	2d00      	cmp	r5, #0
 8008aa8:	f040 81d1 	bne.w	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008aac:	4999      	ldr	r1, [pc, #612]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008aae:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8008ab2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008ab4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008ab8:	4302      	orrs	r2, r0
 8008aba:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008abc:	0719      	lsls	r1, r3, #28
 8008abe:	d50b      	bpl.n	8008ad8 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008ac0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008ac4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008ac8:	f000 8225 	beq.w	8008f16 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008acc:	4891      	ldr	r0, [pc, #580]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008ace:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008ad0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008ad4:	430a      	orrs	r2, r1
 8008ad6:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008ad8:	06da      	lsls	r2, r3, #27
 8008ada:	d50b      	bpl.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8008adc:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008ae0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8008ae4:	f000 82b2 	beq.w	800904c <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ae8:	488a      	ldr	r0, [pc, #552]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008aea:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8008aec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008af0:	430a      	orrs	r2, r1
 8008af2:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008af4:	031f      	lsls	r7, r3, #12
 8008af6:	d50e      	bpl.n	8008b16 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    switch(PeriphClkInit->AdcClockSelection)
 8008af8:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8008afc:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008b00:	f000 80f2 	beq.w	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8008b04:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008b08:	f000 80f5 	beq.w	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 8008b0c:	2900      	cmp	r1, #0
 8008b0e:	f000 828b 	beq.w	8009028 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 8008b12:	2601      	movs	r6, #1
 8008b14:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008b16:	0358      	lsls	r0, r3, #13
 8008b18:	d50f      	bpl.n	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->UsbClockSelection)
 8008b1a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8008b1e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008b22:	f000 80cb 	beq.w	8008cbc <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8008b26:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8008b2a:	f000 80ce 	beq.w	8008cca <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8008b2e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008b32:	f000 8282 	beq.w	800903a <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8008b36:	2601      	movs	r6, #1
 8008b38:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008b3a:	03d9      	lsls	r1, r3, #15
 8008b3c:	d517      	bpl.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008b3e:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8008b40:	2a00      	cmp	r2, #0
 8008b42:	f000 825f 	beq.w	8009004 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 8008b46:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008b4a:	f040 8132 	bne.w	8008db2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008b4e:	2102      	movs	r1, #2
 8008b50:	1d20      	adds	r0, r4, #4
 8008b52:	f7ff fc69 	bl	8008428 <RCCEx_PLL2_Config>
 8008b56:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008b58:	6823      	ldr	r3, [r4, #0]
 8008b5a:	2d00      	cmp	r5, #0
 8008b5c:	f040 818d 	bne.w	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008b60:	496c      	ldr	r1, [pc, #432]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008b62:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008b64:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008b66:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008b6a:	4302      	orrs	r2, r0
 8008b6c:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008b6e:	009a      	lsls	r2, r3, #2
 8008b70:	f100 80d2 	bmi.w	8008d18 <HAL_RCCEx_PeriphCLKConfig+0x700>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008b74:	039f      	lsls	r7, r3, #14
 8008b76:	d43f      	bmi.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 8008b78:	1e30      	subs	r0, r6, #0
 8008b7a:	bf18      	it	ne
 8008b7c:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008b7e:	02de      	lsls	r6, r3, #11
 8008b80:	d506      	bpl.n	8008b90 <HAL_RCCEx_PeriphCLKConfig+0x578>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008b82:	4964      	ldr	r1, [pc, #400]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008b84:	6f25      	ldr	r5, [r4, #112]	; 0x70
 8008b86:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008b88:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8008b8c:	432a      	orrs	r2, r5
 8008b8e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008b90:	00dd      	lsls	r5, r3, #3
 8008b92:	d507      	bpl.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008b94:	495f      	ldr	r1, [pc, #380]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008b96:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8008b9a:	690a      	ldr	r2, [r1, #16]
 8008b9c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008ba0:	432a      	orrs	r2, r5
 8008ba2:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008ba4:	0299      	lsls	r1, r3, #10
 8008ba6:	d506      	bpl.n	8008bb6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008ba8:	495a      	ldr	r1, [pc, #360]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008baa:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8008bac:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008bae:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008bb2:	432a      	orrs	r2, r5
 8008bb4:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008bb6:	005a      	lsls	r2, r3, #1
 8008bb8:	d509      	bpl.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008bba:	4a56      	ldr	r2, [pc, #344]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bbc:	6911      	ldr	r1, [r2, #16]
 8008bbe:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008bc2:	6111      	str	r1, [r2, #16]
 8008bc4:	6911      	ldr	r1, [r2, #16]
 8008bc6:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 8008bca:	4329      	orrs	r1, r5
 8008bcc:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	da06      	bge.n	8008be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008bd2:	4950      	ldr	r1, [pc, #320]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008bd4:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8008bd6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008bd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008bdc:	432a      	orrs	r2, r5
 8008bde:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008be0:	021b      	lsls	r3, r3, #8
 8008be2:	d507      	bpl.n	8008bf4 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008be4:	4a4b      	ldr	r2, [pc, #300]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008be6:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8008bea:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008bec:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008bf0:	430b      	orrs	r3, r1
 8008bf2:	6553      	str	r3, [r2, #84]	; 0x54
}
 8008bf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8008bf8:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8008bfa:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8008bfe:	f000 820a 	beq.w	8009016 <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 8008c02:	d933      	bls.n	8008c6c <HAL_RCCEx_PeriphCLKConfig+0x654>
 8008c04:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8008c08:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008c0c:	d030      	beq.n	8008c70 <HAL_RCCEx_PeriphCLKConfig+0x658>
 8008c0e:	2001      	movs	r0, #1
 8008c10:	e7b5      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008c12:	2601      	movs	r6, #1
 8008c14:	4635      	mov	r5, r6
 8008c16:	e6be      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008c18:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8008c1a:	2d00      	cmp	r5, #0
 8008c1c:	f040 80cc 	bne.w	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008c20:	493c      	ldr	r1, [pc, #240]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008c22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008c24:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008c26:	f022 0207 	bic.w	r2, r2, #7
 8008c2a:	4302      	orrs	r2, r0
 8008c2c:	650a      	str	r2, [r1, #80]	; 0x50
 8008c2e:	e52c      	b.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x72>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008c30:	2101      	movs	r1, #1
 8008c32:	1d20      	adds	r0, r4, #4
 8008c34:	f7ff fbf8 	bl	8008428 <RCCEx_PLL2_Config>
 8008c38:	6823      	ldr	r3, [r4, #0]
 8008c3a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008c3c:	2d00      	cmp	r5, #0
 8008c3e:	f040 80e3 	bne.w	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008c42:	4934      	ldr	r1, [pc, #208]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008c44:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008c46:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008c48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008c4c:	4302      	orrs	r2, r0
 8008c4e:	650a      	str	r2, [r1, #80]	; 0x50
 8008c50:	e603      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008c52:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8008c56:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008c5a:	f43f aee4 	beq.w	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008c5e:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008c62:	f43f aee0 	beq.w	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008c66:	2601      	movs	r6, #1
 8008c68:	4635      	mov	r5, r6
 8008c6a:	e6e7      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->RngClockSelection)
 8008c6c:	2a00      	cmp	r2, #0
 8008c6e:	d1ce      	bne.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if(ret == HAL_OK)
 8008c70:	2d00      	cmp	r5, #0
 8008c72:	d1cc      	bne.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008c74:	4d27      	ldr	r5, [pc, #156]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008c76:	1e30      	subs	r0, r6, #0
 8008c78:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8008c7a:	bf18      	it	ne
 8008c7c:	2001      	movne	r0, #1
 8008c7e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8008c82:	430a      	orrs	r2, r1
 8008c84:	656a      	str	r2, [r5, #84]	; 0x54
 8008c86:	e77a      	b.n	8008b7e <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8008c88:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008c8c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008c90:	f43f af09 	beq.w	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008c94:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8008c98:	f43f af05 	beq.w	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008c9c:	2601      	movs	r6, #1
 8008c9e:	4635      	mov	r5, r6
 8008ca0:	e70c      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008ca2:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8008ca6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008caa:	f43f aedc 	beq.w	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008cae:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008cb2:	f43f aed8 	beq.w	8008a66 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008cb6:	2601      	movs	r6, #1
 8008cb8:	4635      	mov	r5, r6
 8008cba:	e6df      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x464>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008cbc:	2101      	movs	r1, #1
 8008cbe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008cc2:	f7ff fc2d 	bl	8008520 <RCCEx_PLL3_Config>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008cca:	2d00      	cmp	r5, #0
 8008ccc:	f040 80c8 	bne.w	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x848>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008cd0:	4910      	ldr	r1, [pc, #64]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008cd2:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008cd6:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008cd8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008cdc:	4302      	orrs	r2, r0
 8008cde:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008ce0:	03d9      	lsls	r1, r3, #15
 8008ce2:	f57f af44 	bpl.w	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008ce6:	e72a      	b.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x526>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008ce8:	2102      	movs	r1, #2
 8008cea:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008cee:	f7ff fc17 	bl	8008520 <RCCEx_PLL3_Config>
 8008cf2:	6823      	ldr	r3, [r4, #0]
 8008cf4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008cf6:	2d00      	cmp	r5, #0
 8008cf8:	f040 80ad 	bne.w	8008e56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008cfc:	4905      	ldr	r1, [pc, #20]	; (8008d14 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008cfe:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8008d02:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008d04:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008d08:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d0a:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008d0c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d0e:	f57f af14 	bpl.w	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008d12:	e702      	b.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008d14:	58024400 	.word	0x58024400
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008d18:	2102      	movs	r1, #2
 8008d1a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008d1e:	f7ff fbff 	bl	8008520 <RCCEx_PLL3_Config>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	2800      	cmp	r0, #0
 8008d26:	f43f af25 	beq.w	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x55c>
      status=HAL_ERROR;
 8008d2a:	2601      	movs	r6, #1
 8008d2c:	e722      	b.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d2e:	4bb3      	ldr	r3, [pc, #716]	; (8008ffc <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8008d30:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d32:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d38:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008d3a:	f7fa ff09 	bl	8003b50 <HAL_GetTick>
 8008d3e:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d40:	e005      	b.n	8008d4e <HAL_RCCEx_PeriphCLKConfig+0x736>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d42:	f7fa ff05 	bl	8003b50 <HAL_GetTick>
 8008d46:	1bc0      	subs	r0, r0, r7
 8008d48:	2864      	cmp	r0, #100	; 0x64
 8008d4a:	f200 8152 	bhi.w	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008d4e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d52:	05da      	lsls	r2, r3, #23
 8008d54:	d5f5      	bpl.n	8008d42 <HAL_RCCEx_PeriphCLKConfig+0x72a>
    if(ret == HAL_OK)
 8008d56:	2d00      	cmp	r5, #0
 8008d58:	f040 81a1 	bne.w	800909e <HAL_RCCEx_PeriphCLKConfig+0xa86>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008d5c:	4aa8      	ldr	r2, [pc, #672]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008d5e:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8008d62:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8008d64:	4059      	eors	r1, r3
 8008d66:	f411 7f40 	tst.w	r1, #768	; 0x300
 8008d6a:	d00b      	beq.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x76c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008d6c:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8008d6e:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008d70:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8008d74:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 8008d78:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008d7a:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8008d7c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8008d80:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8008d82:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008d84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d88:	f000 816b 	beq.w	8009062 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008d8c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8008d90:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8008d94:	f000 8179 	beq.w	800908a <HAL_RCCEx_PeriphCLKConfig+0xa72>
 8008d98:	4999      	ldr	r1, [pc, #612]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008d9a:	690a      	ldr	r2, [r1, #16]
 8008d9c:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8008da0:	610a      	str	r2, [r1, #16]
 8008da2:	4a97      	ldr	r2, [pc, #604]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008da8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8008daa:	430b      	orrs	r3, r1
 8008dac:	6713      	str	r3, [r2, #112]	; 0x70
 8008dae:	6823      	ldr	r3, [r4, #0]
 8008db0:	e5b5      	b.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008db2:	2601      	movs	r6, #1
 8008db4:	4635      	mov	r5, r6
 8008db6:	e6da      	b.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008db8:	462e      	mov	r6, r5
 8008dba:	e466      	b.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8008dbc:	462e      	mov	r6, r5
 8008dbe:	e4c6      	b.n	800874e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008dc0:	462e      	mov	r6, r5
 8008dc2:	e4ff      	b.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8008dc4:	462e      	mov	r6, r5
 8008dc6:	e47e      	b.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8008dc8:	462e      	mov	r6, r5
 8008dca:	e49e      	b.n	800870a <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dcc:	498c      	ldr	r1, [pc, #560]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008dce:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008dd0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008dd4:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008dd6:	e4eb      	b.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dd8:	4989      	ldr	r1, [pc, #548]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008dda:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008ddc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008de0:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008de2:	e487      	b.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008de4:	4986      	ldr	r1, [pc, #536]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008de6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008de8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008dec:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008dee:	e460      	b.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008df0:	4883      	ldr	r0, [pc, #524]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008df2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008df4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008df8:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8008dfa:	e42a      	b.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008dfc:	4980      	ldr	r1, [pc, #512]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008dfe:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e00:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e04:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008e06:	e497      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008e08:	462e      	mov	r6, r5
 8008e0a:	e526      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008e0c:	497c      	ldr	r1, [pc, #496]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e0e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008e12:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008e14:	f022 0207 	bic.w	r2, r2, #7
 8008e18:	4302      	orrs	r2, r0
 8008e1a:	658a      	str	r2, [r1, #88]	; 0x58
 8008e1c:	e5ee      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008e1e:	4978      	ldr	r1, [pc, #480]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e20:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008e22:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008e24:	f022 0207 	bic.w	r2, r2, #7
 8008e28:	4302      	orrs	r2, r0
 8008e2a:	654a      	str	r2, [r1, #84]	; 0x54
 8008e2c:	e5cc      	b.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8008e2e:	462e      	mov	r6, r5
 8008e30:	e503      	b.n	800883a <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008e32:	4973      	ldr	r1, [pc, #460]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e34:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8008e36:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008e38:	f022 0203 	bic.w	r2, r2, #3
 8008e3c:	4302      	orrs	r2, r0
 8008e3e:	64ca      	str	r2, [r1, #76]	; 0x4c
 8008e40:	e56a      	b.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008e42:	462e      	mov	r6, r5
 8008e44:	e49e      	b.n	8008784 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008e46:	462e      	mov	r6, r5
 8008e48:	e4d9      	b.n	80087fe <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8008e4a:	462e      	mov	r6, r5
 8008e4c:	e616      	b.n	8008a7c <HAL_RCCEx_PeriphCLKConfig+0x464>
 8008e4e:	462e      	mov	r6, r5
 8008e50:	e634      	b.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8008e52:	462e      	mov	r6, r5
 8008e54:	e5f2      	b.n	8008a3c <HAL_RCCEx_PeriphCLKConfig+0x424>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008e56:	0358      	lsls	r0, r3, #13
 8008e58:	462e      	mov	r6, r5
 8008e5a:	f57f ae6e 	bpl.w	8008b3a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008e5e:	e65c      	b.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x502>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008e60:	03d9      	lsls	r1, r3, #15
 8008e62:	462e      	mov	r6, r5
 8008e64:	f57f ae83 	bpl.w	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008e68:	e669      	b.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008e6a:	4965      	ldr	r1, [pc, #404]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e6c:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8008e6e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008e70:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8008e74:	4302      	orrs	r2, r0
 8008e76:	654a      	str	r2, [r1, #84]	; 0x54
 8008e78:	e58d      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008e7a:	462e      	mov	r6, r5
 8008e7c:	e677      	b.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x556>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008e7e:	2102      	movs	r1, #2
 8008e80:	1d20      	adds	r0, r4, #4
 8008e82:	f7ff fad1 	bl	8008428 <RCCEx_PLL2_Config>
 8008e86:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008e88:	6823      	ldr	r3, [r4, #0]
 8008e8a:	2d00      	cmp	r5, #0
 8008e8c:	d1d9      	bne.n	8008e42 <HAL_RCCEx_PeriphCLKConfig+0x82a>
 8008e8e:	e472      	b.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008e90:	495b      	ldr	r1, [pc, #364]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008e92:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008e94:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008e98:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008e9a:	2d00      	cmp	r5, #0
 8008e9c:	f47f ad3b 	bne.w	8008916 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8008ea0:	e7c7      	b.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x81a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008ea2:	2101      	movs	r1, #1
 8008ea4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ea8:	f7ff fb3a 	bl	8008520 <RCCEx_PLL3_Config>
 8008eac:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008eae:	6823      	ldr	r3, [r4, #0]
 8008eb0:	2d00      	cmp	r5, #0
 8008eb2:	d1bc      	bne.n	8008e2e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8008eb4:	e4b9      	b.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008eb6:	2102      	movs	r1, #2
 8008eb8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ebc:	f7ff fb30 	bl	8008520 <RCCEx_PLL3_Config>
 8008ec0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ec2:	6823      	ldr	r3, [r4, #0]
 8008ec4:	2d00      	cmp	r5, #0
 8008ec6:	d1c2      	bne.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0x836>
 8008ec8:	e5f0      	b.n	8008aac <HAL_RCCEx_PeriphCLKConfig+0x494>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008eca:	2102      	movs	r1, #2
 8008ecc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ed0:	f7ff fb26 	bl	8008520 <RCCEx_PLL3_Config>
 8008ed4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	2d00      	cmp	r5, #0
 8008eda:	d1b6      	bne.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x832>
 8008edc:	e5c6      	b.n	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x454>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ede:	4948      	ldr	r1, [pc, #288]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008ee0:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008ee2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008ee6:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008ee8:	2d00      	cmp	r5, #0
 8008eea:	d18d      	bne.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 8008eec:	e6a9      	b.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0x62a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008eee:	2102      	movs	r1, #2
 8008ef0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ef4:	f7ff fb14 	bl	8008520 <RCCEx_PLL3_Config>
 8008ef8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008efa:	6823      	ldr	r3, [r4, #0]
 8008efc:	2d00      	cmp	r5, #0
 8008efe:	d1a8      	bne.n	8008e52 <HAL_RCCEx_PeriphCLKConfig+0x83a>
 8008f00:	e594      	b.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0x414>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008f02:	2101      	movs	r1, #1
 8008f04:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f08:	f7ff fb0a 	bl	8008520 <RCCEx_PLL3_Config>
 8008f0c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008f0e:	6823      	ldr	r3, [r4, #0]
 8008f10:	2d00      	cmp	r5, #0
 8008f12:	d198      	bne.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8008f14:	e46c      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008f16:	2102      	movs	r1, #2
 8008f18:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f1c:	f7ff fb00 	bl	8008520 <RCCEx_PLL3_Config>
 8008f20:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008f24:	b100      	cbz	r0, 8008f28 <HAL_RCCEx_PeriphCLKConfig+0x910>
          status = HAL_ERROR;
 8008f26:	2601      	movs	r6, #1
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	e5cf      	b.n	8008acc <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f32:	f7ff faf5 	bl	8008520 <RCCEx_PLL3_Config>
 8008f36:	6823      	ldr	r3, [r4, #0]
 8008f38:	4605      	mov	r5, r0
      break;
 8008f3a:	e439      	b.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f3c:	2100      	movs	r1, #0
 8008f3e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f42:	f7ff faed 	bl	8008520 <RCCEx_PLL3_Config>
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	4605      	mov	r5, r0
      break;
 8008f4a:	f7ff bbb2 	b.w	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f4e:	492c      	ldr	r1, [pc, #176]	; (8009000 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 8008f50:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f52:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008f54:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008f58:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008f5a:	e65e      	b.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	1d20      	adds	r0, r4, #4
 8008f60:	f7ff fa62 	bl	8008428 <RCCEx_PLL2_Config>
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	4605      	mov	r5, r0
      break;
 8008f68:	e657      	b.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f70:	f7ff fad6 	bl	8008520 <RCCEx_PLL3_Config>
 8008f74:	6823      	ldr	r3, [r4, #0]
 8008f76:	4605      	mov	r5, r0
      break;
 8008f78:	f7ff bbbc 	b.w	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008f7c:	2100      	movs	r1, #0
 8008f7e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f82:	f7ff facd 	bl	8008520 <RCCEx_PLL3_Config>
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	4605      	mov	r5, r0
      break;
 8008f8a:	e646      	b.n	8008c1a <HAL_RCCEx_PeriphCLKConfig+0x602>
 8008f8c:	6823      	ldr	r3, [r4, #0]
 8008f8e:	f7ff bb67 	b.w	8008660 <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f92:	2100      	movs	r1, #0
 8008f94:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008f98:	f7ff fac2 	bl	8008520 <RCCEx_PLL3_Config>
 8008f9c:	6823      	ldr	r3, [r4, #0]
 8008f9e:	4605      	mov	r5, r0
      break;
 8008fa0:	f7ff bbca 	b.w	8008738 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008fa4:	2102      	movs	r1, #2
 8008fa6:	3024      	adds	r0, #36	; 0x24
 8008fa8:	f7ff faba 	bl	8008520 <RCCEx_PLL3_Config>
 8008fac:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008fae:	2e00      	cmp	r6, #0
 8008fb0:	f43f ab4d 	beq.w	800864e <HAL_RCCEx_PeriphCLKConfig+0x36>
 8008fb4:	e7ea      	b.n	8008f8c <HAL_RCCEx_PeriphCLKConfig+0x974>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fb6:	2101      	movs	r1, #1
 8008fb8:	1d20      	adds	r0, r4, #4
 8008fba:	f7ff fa35 	bl	8008428 <RCCEx_PLL2_Config>
 8008fbe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fc0:	6823      	ldr	r3, [r4, #0]
 8008fc2:	2d00      	cmp	r5, #0
 8008fc4:	f47f acff 	bne.w	80089c6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8008fc8:	e729      	b.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fca:	2101      	movs	r1, #1
 8008fcc:	1d20      	adds	r0, r4, #4
 8008fce:	f7ff fa2b 	bl	8008428 <RCCEx_PLL2_Config>
 8008fd2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	2d00      	cmp	r5, #0
 8008fd8:	f47f ad0f 	bne.w	80089fa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8008fdc:	e716      	b.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008fde:	2101      	movs	r1, #1
 8008fe0:	1d20      	adds	r0, r4, #4
 8008fe2:	f7ff fa21 	bl	8008428 <RCCEx_PLL2_Config>
 8008fe6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008fe8:	6823      	ldr	r3, [r4, #0]
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	f47f acd2 	bne.w	8008994 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8008ff0:	e73b      	b.n	8008e6a <HAL_RCCEx_PeriphCLKConfig+0x852>
            ret = HAL_TIMEOUT;
 8008ff2:	2603      	movs	r6, #3
 8008ff4:	6823      	ldr	r3, [r4, #0]
 8008ff6:	4635      	mov	r5, r6
 8008ff8:	e491      	b.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8008ffa:	bf00      	nop
 8008ffc:	58024800 	.word	0x58024800
 8009000:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009004:	492d      	ldr	r1, [pc, #180]	; (80090bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009006:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8009008:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800900c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 800900e:	2d00      	cmp	r5, #0
 8009010:	f47f af33 	bne.w	8008e7a <HAL_RCCEx_PeriphCLKConfig+0x862>
 8009014:	e5a4      	b.n	8008b60 <HAL_RCCEx_PeriphCLKConfig+0x548>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009016:	4829      	ldr	r0, [pc, #164]	; (80090bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8009018:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800901a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800901e:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8009020:	2d00      	cmp	r5, #0
 8009022:	f47f adf4 	bne.w	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8009026:	e625      	b.n	8008c74 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009028:	1d20      	adds	r0, r4, #4
 800902a:	f7ff f9fd 	bl	8008428 <RCCEx_PLL2_Config>
 800902e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8009030:	6823      	ldr	r3, [r4, #0]
 8009032:	2d00      	cmp	r5, #0
 8009034:	f47f af0f 	bne.w	8008e56 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8009038:	e660      	b.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x6e4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800903a:	4920      	ldr	r1, [pc, #128]	; (80090bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800903c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800903e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009042:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8009044:	2d00      	cmp	r5, #0
 8009046:	f47f af0b 	bne.w	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x848>
 800904a:	e641      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800904c:	2102      	movs	r1, #2
 800904e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009052:	f7ff fa65 	bl	8008520 <RCCEx_PLL3_Config>
 8009056:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800905a:	b100      	cbz	r0, 800905e <HAL_RCCEx_PeriphCLKConfig+0xa46>
        status = HAL_ERROR;
 800905c:	2601      	movs	r6, #1
 800905e:	6823      	ldr	r3, [r4, #0]
 8009060:	e542      	b.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        tickstart = HAL_GetTick();
 8009062:	f7fa fd75 	bl	8003b50 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009066:	f8df 8054 	ldr.w	r8, [pc, #84]	; 80090bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800906a:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800906e:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009070:	e004      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0xa64>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009072:	f7fa fd6d 	bl	8003b50 <HAL_GetTick>
 8009076:	1bc0      	subs	r0, r0, r7
 8009078:	4548      	cmp	r0, r9
 800907a:	d8ba      	bhi.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800907c:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8009080:	079b      	lsls	r3, r3, #30
 8009082:	d5f6      	bpl.n	8009072 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
 8009084:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8009088:	e680      	b.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0x774>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800908a:	480c      	ldr	r0, [pc, #48]	; (80090bc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800908c:	4a0c      	ldr	r2, [pc, #48]	; (80090c0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 800908e:	6901      	ldr	r1, [r0, #16]
 8009090:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8009094:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8009098:	430a      	orrs	r2, r1
 800909a:	6102      	str	r2, [r0, #16]
 800909c:	e681      	b.n	8008da2 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800909e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80090a0:	462e      	mov	r6, r5
 80090a2:	e43c      	b.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Sai1ClockSelection)
 80090a4:	2601      	movs	r6, #1
 80090a6:	f7ff baef 	b.w	8008688 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80090aa:	2601      	movs	r6, #1
 80090ac:	4635      	mov	r5, r6
 80090ae:	e48b      	b.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->FmcClockSelection)
 80090b0:	2601      	movs	r6, #1
 80090b2:	4635      	mov	r5, r6
 80090b4:	e430      	b.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80090b6:	2601      	movs	r6, #1
 80090b8:	4635      	mov	r5, r6
 80090ba:	e49f      	b.n	80089fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80090bc:	58024400 	.word	0x58024400
 80090c0:	00ffffcf 	.word	0x00ffffcf

080090c4 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80090c4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80090c6:	f7ff f8df 	bl	8008288 <HAL_RCC_GetHCLKFreq>
 80090ca:	4b05      	ldr	r3, [pc, #20]	; (80090e0 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80090cc:	4a05      	ldr	r2, [pc, #20]	; (80090e4 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80090ce:	6a1b      	ldr	r3, [r3, #32]
 80090d0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80090d4:	5cd3      	ldrb	r3, [r2, r3]
 80090d6:	f003 031f 	and.w	r3, r3, #31
}
 80090da:	40d8      	lsrs	r0, r3
 80090dc:	bd08      	pop	{r3, pc}
 80090de:	bf00      	nop
 80090e0:	58024400 	.word	0x58024400
 80090e4:	08017b78 	.word	0x08017b78

080090e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090e8:	4b4f      	ldr	r3, [pc, #316]	; (8009228 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 80090ea:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090ec:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80090ee:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80090f0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 80090f2:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80090f6:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80090fa:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 80090fc:	d05c      	beq.n	80091b8 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80090fe:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009102:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009106:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800910a:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 800910e:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8009110:	ee07 4a90 	vmov	s15, r4
 8009114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009118:	d003      	beq.n	8009122 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800911a:	2902      	cmp	r1, #2
 800911c:	d075      	beq.n	800920a <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 800911e:	2900      	cmp	r1, #0
 8009120:	d04f      	beq.n	80091c2 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009122:	ee07 2a90 	vmov	s15, r2
 8009126:	eddf 6a41 	vldr	s13, [pc, #260]	; 800922c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 800912a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800912e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009130:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8009134:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009230 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8009138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800913c:	ee06 3a90 	vmov	s13, r3
 8009140:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8009144:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009148:	ee76 6a85 	vadd.f32	s13, s13, s10
 800914c:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009150:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8009154:	4a34      	ldr	r2, [pc, #208]	; (8009228 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8009156:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800915a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800915c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009160:	ee07 3a10 	vmov	s14, r3
 8009164:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009168:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800916a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800916e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009176:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800917a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800917c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009180:	ee07 3a10 	vmov	s14, r3
 8009184:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009188:	ee37 7a06 	vadd.f32	s14, s14, s12
 800918c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009190:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009194:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009198:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800919a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800919e:	ee07 3a90 	vmov	s15, r3
 80091a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091a6:	ee77 7a86 	vadd.f32	s15, s15, s12
 80091aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091ae:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80091b2:	ed80 7a02 	vstr	s14, [r0, #8]
}
 80091b6:	4770      	bx	lr
 80091b8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80091ba:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80091be:	6082      	str	r2, [r0, #8]
}
 80091c0:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091c2:	6819      	ldr	r1, [r3, #0]
 80091c4:	0689      	lsls	r1, r1, #26
 80091c6:	d527      	bpl.n	8009218 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091c8:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091ca:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091ce:	4a19      	ldr	r2, [pc, #100]	; (8009234 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091d0:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091d4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091de:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80091e0:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009230 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 80091e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091e8:	ee06 2a10 	vmov	s12, r2
 80091ec:	ee06 3a90 	vmov	s13, r3
 80091f0:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 80091f4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80091f8:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80091fc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009200:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009204:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009208:	e7a4      	b.n	8009154 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800920a:	ee07 2a90 	vmov	s15, r2
 800920e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009238 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8009212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009216:	e78a      	b.n	800912e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009218:	ee07 2a90 	vmov	s15, r2
 800921c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800923c <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 8009220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009224:	e783      	b.n	800912e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8009226:	bf00      	nop
 8009228:	58024400 	.word	0x58024400
 800922c:	4a742400 	.word	0x4a742400
 8009230:	39000000 	.word	0x39000000
 8009234:	03d09000 	.word	0x03d09000
 8009238:	4bbebc20 	.word	0x4bbebc20
 800923c:	4c742400 	.word	0x4c742400

08009240 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009240:	4b4f      	ldr	r3, [pc, #316]	; (8009380 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8009242:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009244:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8009246:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009248:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 800924a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800924e:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009252:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 8009254:	d05c      	beq.n	8009310 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009256:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800925a:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800925e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009262:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8009266:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8009268:	ee07 4a90 	vmov	s15, r4
 800926c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8009270:	d003      	beq.n	800927a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 8009272:	2902      	cmp	r1, #2
 8009274:	d075      	beq.n	8009362 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 8009276:	2900      	cmp	r1, #0
 8009278:	d04f      	beq.n	800931a <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800927a:	ee07 2a90 	vmov	s15, r2
 800927e:	eddf 6a41 	vldr	s13, [pc, #260]	; 8009384 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8009282:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009288:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 800928c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009388 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8009290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009294:	ee06 3a90 	vmov	s13, r3
 8009298:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800929c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80092a0:	ee76 6a85 	vadd.f32	s13, s13, s10
 80092a4:	eee7 6a25 	vfma.f32	s13, s14, s11
 80092a8:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80092ac:	4a34      	ldr	r2, [pc, #208]	; (8009380 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 80092ae:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80092b2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80092b4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80092b8:	ee07 3a10 	vmov	s14, r3
 80092bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80092c0:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80092c2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80092c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092ce:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80092d2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80092d4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80092d8:	ee07 3a10 	vmov	s14, r3
 80092dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80092e0:	ee37 7a06 	vadd.f32	s14, s14, s12
 80092e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092ec:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80092f0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80092f2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80092f6:	ee07 3a90 	vmov	s15, r3
 80092fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80092fe:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009306:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800930a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 800930e:	4770      	bx	lr
 8009310:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009312:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009316:	6082      	str	r2, [r0, #8]
}
 8009318:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800931a:	6819      	ldr	r1, [r3, #0]
 800931c:	0689      	lsls	r1, r1, #26
 800931e:	d527      	bpl.n	8009370 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009320:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009322:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009326:	4a19      	ldr	r2, [pc, #100]	; (800938c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009328:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800932c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009330:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009336:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009338:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009388 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800933c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009340:	ee06 2a10 	vmov	s12, r2
 8009344:	ee06 3a90 	vmov	s13, r3
 8009348:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 800934c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009350:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8009354:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009358:	eee7 6a05 	vfma.f32	s13, s14, s10
 800935c:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009360:	e7a4      	b.n	80092ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009362:	ee07 2a90 	vmov	s15, r2
 8009366:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009390 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800936a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800936e:	e78a      	b.n	8009286 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009370:	ee07 2a90 	vmov	s15, r2
 8009374:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009394 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8009378:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800937c:	e783      	b.n	8009286 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800937e:	bf00      	nop
 8009380:	58024400 	.word	0x58024400
 8009384:	4a742400 	.word	0x4a742400
 8009388:	39000000 	.word	0x39000000
 800938c:	03d09000 	.word	0x03d09000
 8009390:	4bbebc20 	.word	0x4bbebc20
 8009394:	4c742400 	.word	0x4c742400

08009398 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009398:	4b4f      	ldr	r3, [pc, #316]	; (80094d8 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 800939a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800939c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800939e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093a0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 80093a2:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 80093a6:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093aa:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 80093ac:	d05c      	beq.n	8009468 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093ae:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80093b2:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093b6:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093ba:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 80093be:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80093c0:	ee07 4a90 	vmov	s15, r4
 80093c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80093c8:	d07e      	beq.n	80094c8 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 80093ca:	2902      	cmp	r1, #2
 80093cc:	d075      	beq.n	80094ba <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 80093ce:	2900      	cmp	r1, #0
 80093d0:	d04f      	beq.n	8009472 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80093d2:	ee07 2a90 	vmov	s15, r2
 80093d6:	eddf 6a41 	vldr	s13, [pc, #260]	; 80094dc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80093da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80093de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093e0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 80093e4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 80093e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093ec:	ee06 3a90 	vmov	s13, r3
 80093f0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80093f4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80093f8:	ee76 6a85 	vadd.f32	s13, s13, s10
 80093fc:	eee7 6a25 	vfma.f32	s13, s14, s11
 8009400:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009404:	4a34      	ldr	r2, [pc, #208]	; (80094d8 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8009406:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800940a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800940c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8009410:	ee07 3a10 	vmov	s14, r3
 8009414:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009418:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800941a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800941e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009426:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800942a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800942c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8009430:	ee07 3a10 	vmov	s14, r3
 8009434:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009438:	ee37 7a06 	vadd.f32	s14, s14, s12
 800943c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009444:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009448:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800944a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800944e:	ee07 3a90 	vmov	s15, r3
 8009452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009456:	ee77 7a86 	vadd.f32	s15, s15, s12
 800945a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800945e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8009462:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8009466:	4770      	bx	lr
 8009468:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800946a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800946e:	6082      	str	r2, [r0, #8]
}
 8009470:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009472:	6819      	ldr	r1, [r3, #0]
 8009474:	0689      	lsls	r1, r1, #26
 8009476:	d5ac      	bpl.n	80093d2 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009478:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800947a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800947e:	4a19      	ldr	r2, [pc, #100]	; (80094e4 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009480:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009484:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800948c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800948e:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009490:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80094e0 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009498:	ee06 2a10 	vmov	s12, r2
 800949c:	ee06 3a90 	vmov	s13, r3
 80094a0:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 80094a4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80094a8:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 80094ac:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80094b0:	eee7 6a05 	vfma.f32	s13, s14, s10
 80094b4:	ee66 6a26 	vmul.f32	s13, s12, s13
 80094b8:	e7a4      	b.n	8009404 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094ba:	ee07 2a90 	vmov	s15, r2
 80094be:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80094e8 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 80094c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094c6:	e78a      	b.n	80093de <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80094c8:	ee07 2a90 	vmov	s15, r2
 80094cc:	eddf 6a07 	vldr	s13, [pc, #28]	; 80094ec <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 80094d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094d4:	e783      	b.n	80093de <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80094d6:	bf00      	nop
 80094d8:	58024400 	.word	0x58024400
 80094dc:	4c742400 	.word	0x4c742400
 80094e0:	39000000 	.word	0x39000000
 80094e4:	03d09000 	.word	0x03d09000
 80094e8:	4bbebc20 	.word	0x4bbebc20
 80094ec:	4a742400 	.word	0x4a742400

080094f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80094f0:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 80094f4:	b500      	push	{lr}
 80094f6:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80094f8:	d077      	beq.n	80095ea <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80094fa:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80094fe:	d02e      	beq.n	800955e <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009500:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009504:	f000 80cf 	beq.w	80096a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009508:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800950c:	f000 8080 	beq.w	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009510:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009514:	d05a      	beq.n	80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009516:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 800951a:	f000 8105 	beq.w	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800951e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009522:	f000 8110 	beq.w	8009746 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009526:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800952a:	f000 80e2 	beq.w	80096f2 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800952e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009532:	d13a      	bne.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009534:	4ba9      	ldr	r3, [pc, #676]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009538:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 800953c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009540:	f000 808e 	beq.w	8009660 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 8009544:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009548:	f000 812e 	beq.w	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800954c:	bb6b      	cbnz	r3, 80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800954e:	4aa3      	ldr	r2, [pc, #652]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 8009550:	4ba3      	ldr	r3, [pc, #652]	; (80097e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009552:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 8009554:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8009558:	bf18      	it	ne
 800955a:	4618      	movne	r0, r3
 800955c:	e042      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800955e:	4a9f      	ldr	r2, [pc, #636]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009560:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009562:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8009566:	2b80      	cmp	r3, #128	; 0x80
 8009568:	f000 8098 	beq.w	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800956c:	d921      	bls.n	80095b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 800956e:	2bc0      	cmp	r3, #192	; 0xc0
 8009570:	d037      	beq.n	80095e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009572:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009576:	d118      	bne.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009578:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800957a:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800957c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009580:	0749      	lsls	r1, r1, #29
 8009582:	d502      	bpl.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 80ae 	beq.w	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800958a:	4a94      	ldr	r2, [pc, #592]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800958c:	6812      	ldr	r2, [r2, #0]
 800958e:	05d0      	lsls	r0, r2, #23
 8009590:	d503      	bpl.n	800959a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8009592:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009596:	f000 80fb 	beq.w	8009790 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800959a:	4a90      	ldr	r2, [pc, #576]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800959c:	6812      	ldr	r2, [r2, #0]
 800959e:	0391      	lsls	r1, r2, #14
 80095a0:	d503      	bpl.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80095a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80095a6:	f000 80bd 	beq.w	8009724 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 80095aa:	2000      	movs	r0, #0
}
 80095ac:	b005      	add	sp, #20
 80095ae:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d04b      	beq.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80095b6:	2b40      	cmp	r3, #64	; 0x40
 80095b8:	d1f7      	bne.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095ba:	6810      	ldr	r0, [r2, #0]
 80095bc:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80095c0:	d010      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80095c2:	a801      	add	r0, sp, #4
 80095c4:	f7ff fd90 	bl	80090e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80095c8:	9801      	ldr	r0, [sp, #4]
 80095ca:	e00b      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 80095cc:	4a83      	ldr	r2, [pc, #524]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095ce:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80095d0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 80095d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095d8:	d060      	beq.n	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80095da:	d936      	bls.n	800964a <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 80095dc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80095e0:	d178      	bne.n	80096d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 80095e2:	4880      	ldr	r0, [pc, #512]	; (80097e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 80095e4:	b005      	add	sp, #20
 80095e6:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80095ea:	4b7c      	ldr	r3, [pc, #496]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80095ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095ee:	f003 0307 	and.w	r3, r3, #7
 80095f2:	2b04      	cmp	r3, #4
 80095f4:	d8d9      	bhi.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80095f6:	a201      	add	r2, pc, #4	; (adr r2, 80095fc <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 80095f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095fc:	08009661 	.word	0x08009661
 8009600:	08009685 	.word	0x08009685
 8009604:	08009671 	.word	0x08009671
 8009608:	080095e3 	.word	0x080095e3
 800960c:	0800966d 	.word	0x0800966d
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009610:	4a72      	ldr	r2, [pc, #456]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009612:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009614:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009618:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800961c:	d03e      	beq.n	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800961e:	d937      	bls.n	8009690 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009620:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009624:	d0dd      	beq.n	80095e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009626:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800962a:	d1be      	bne.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800962c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800962e:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009630:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009634:	0752      	lsls	r2, r2, #29
 8009636:	d5a8      	bpl.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1a6      	bne.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800963c:	4b67      	ldr	r3, [pc, #412]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800963e:	486a      	ldr	r0, [pc, #424]	; (80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8009646:	40d8      	lsrs	r0, r3
 8009648:	e7cc      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 800964a:	2b00      	cmp	r3, #0
 800964c:	d146      	bne.n	80096dc <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800964e:	6810      	ldr	r0, [r2, #0]
 8009650:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009654:	d0c6      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009656:	a801      	add	r0, sp, #4
 8009658:	f7ff fe9e 	bl	8009398 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800965c:	9802      	ldr	r0, [sp, #8]
 800965e:	e7c1      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009660:	4b5e      	ldr	r3, [pc, #376]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009662:	6818      	ldr	r0, [r3, #0]
 8009664:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8009668:	d0bc      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800966a:	e7f4      	b.n	8009656 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800966c:	4a5b      	ldr	r2, [pc, #364]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800966e:	e783      	b.n	8009578 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009670:	4b5a      	ldr	r3, [pc, #360]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009672:	6818      	ldr	r0, [r3, #0]
 8009674:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009678:	d0b4      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800967a:	a801      	add	r0, sp, #4
 800967c:	f7ff fde0 	bl	8009240 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009680:	9801      	ldr	r0, [sp, #4]
 8009682:	e7af      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009684:	4b55      	ldr	r3, [pc, #340]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009686:	6818      	ldr	r0, [r3, #0]
 8009688:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800968c:	d0aa      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800968e:	e798      	b.n	80095c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 8009690:	2b00      	cmp	r3, #0
 8009692:	d0dc      	beq.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009694:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009698:	d08f      	beq.n	80095ba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 800969a:	e786      	b.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800969c:	6810      	ldr	r0, [r2, #0]
 800969e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80096a2:	d09f      	beq.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80096a4:	e7e9      	b.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80096a6:	4a4d      	ldr	r2, [pc, #308]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80096a8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80096aa:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 80096ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096b2:	d0f3      	beq.n	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80096b4:	d806      	bhi.n	80096c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d0c9      	beq.n	800964e <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80096ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80096be:	f43f af7c 	beq.w	80095ba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80096c2:	e772      	b.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80096c4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80096c8:	d08b      	beq.n	80095e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80096ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80096ce:	f43f af53 	beq.w	8009578 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 80096d2:	e76a      	b.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 80096d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80096d8:	d0a8      	beq.n	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 80096da:	e766      	b.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80096dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096e0:	f43f af6b 	beq.w	80095ba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 80096e4:	e761      	b.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80096e6:	6813      	ldr	r3, [r2, #0]
 80096e8:	483f      	ldr	r0, [pc, #252]	; (80097e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80096ea:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80096ee:	40d8      	lsrs	r0, r3
 80096f0:	e778      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80096f2:	4a3a      	ldr	r2, [pc, #232]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80096f4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80096f6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 80096fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80096fe:	d066      	beq.n	80097ce <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009700:	d82f      	bhi.n	8009762 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009702:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009706:	d04f      	beq.n	80097a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009708:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800970c:	d131      	bne.n	8009772 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800970e:	4b33      	ldr	r3, [pc, #204]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009710:	6818      	ldr	r0, [r3, #0]
 8009712:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009716:	f43f af65 	beq.w	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800971a:	a801      	add	r0, sp, #4
 800971c:	f7ff fd90 	bl	8009240 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009720:	9802      	ldr	r0, [sp, #8]
 8009722:	e75f      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 8009724:	482e      	ldr	r0, [pc, #184]	; (80097e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009726:	e75d      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009728:	4a2c      	ldr	r2, [pc, #176]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800972a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800972c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8009730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009734:	d02e      	beq.n	8009794 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8009736:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800973a:	f43f af77 	beq.w	800962c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800973e:	2b00      	cmp	r3, #0
 8009740:	f47f af33 	bne.w	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009744:	e739      	b.n	80095ba <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8009746:	4b25      	ldr	r3, [pc, #148]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009748:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 800974a:	03d2      	lsls	r2, r2, #15
 800974c:	d589      	bpl.n	8009662 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800974e:	6818      	ldr	r0, [r3, #0]
 8009750:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009754:	f43f af46 	beq.w	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009758:	a801      	add	r0, sp, #4
 800975a:	f7ff fcc5 	bl	80090e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800975e:	9803      	ldr	r0, [sp, #12]
 8009760:	e740      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 8009762:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009766:	d02a      	beq.n	80097be <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 8009768:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800976c:	f43f aeef 	beq.w	800954e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8009770:	e71b      	b.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009772:	2b00      	cmp	r3, #0
 8009774:	f47f af19 	bne.w	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009778:	f7fe fd86 	bl	8008288 <HAL_RCC_GetHCLKFreq>
 800977c:	4b17      	ldr	r3, [pc, #92]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800977e:	4a1b      	ldr	r2, [pc, #108]	; (80097ec <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009780:	6a1b      	ldr	r3, [r3, #32]
 8009782:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009786:	5cd3      	ldrb	r3, [r2, r3]
 8009788:	f003 031f 	and.w	r3, r3, #31
 800978c:	40d8      	lsrs	r0, r3
          break;
 800978e:	e729      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 8009790:	4817      	ldr	r0, [pc, #92]	; (80097f0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009792:	e727      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009794:	6810      	ldr	r0, [r2, #0]
 8009796:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800979a:	f43f af23 	beq.w	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800979e:	a801      	add	r0, sp, #4
 80097a0:	f7ff fd4e 	bl	8009240 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80097a4:	9803      	ldr	r0, [sp, #12]
 80097a6:	e71d      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097a8:	4b0c      	ldr	r3, [pc, #48]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80097aa:	6818      	ldr	r0, [r3, #0]
 80097ac:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80097b0:	f43f af18 	beq.w	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097b4:	a801      	add	r0, sp, #4
 80097b6:	f7ff fc97 	bl	80090e8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80097ba:	9802      	ldr	r0, [sp, #8]
 80097bc:	e712      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80097be:	4a07      	ldr	r2, [pc, #28]	; (80097dc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 80097c0:	4b0b      	ldr	r3, [pc, #44]	; (80097f0 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80097c2:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 80097c4:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80097c8:	bf18      	it	ne
 80097ca:	4618      	movne	r0, r3
 80097cc:	e70a      	b.n	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80097ce:	6810      	ldr	r0, [r2, #0]
 80097d0:	f010 0004 	ands.w	r0, r0, #4
 80097d4:	f43f af06 	beq.w	80095e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80097d8:	e730      	b.n	800963c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 80097da:	bf00      	nop
 80097dc:	58024400 	.word	0x58024400
 80097e0:	017d7840 	.word	0x017d7840
 80097e4:	00bb8000 	.word	0x00bb8000
 80097e8:	03d09000 	.word	0x03d09000
 80097ec:	08017b78 	.word	0x08017b78
 80097f0:	003d0900 	.word	0x003d0900

080097f4 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097f4:	2800      	cmp	r0, #0
 80097f6:	f000 809c 	beq.w	8009932 <HAL_TIM_Base_Init+0x13e>
{
 80097fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009800:	4604      	mov	r4, r0
 8009802:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009806:	2b00      	cmp	r3, #0
 8009808:	d075      	beq.n	80098f6 <HAL_TIM_Base_Init+0x102>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800980a:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800980c:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800980e:	494a      	ldr	r1, [pc, #296]	; (8009938 <HAL_TIM_Base_Init+0x144>)
 8009810:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 8009814:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009818:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800981c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800981e:	fab1 f181 	clz	r1, r1
 8009822:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8009826:	d026      	beq.n	8009876 <HAL_TIM_Base_Init+0x82>
 8009828:	bb29      	cbnz	r1, 8009876 <HAL_TIM_Base_Init+0x82>
 800982a:	4844      	ldr	r0, [pc, #272]	; (800993c <HAL_TIM_Base_Init+0x148>)
 800982c:	4282      	cmp	r2, r0
 800982e:	d022      	beq.n	8009876 <HAL_TIM_Base_Init+0x82>
 8009830:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009834:	4282      	cmp	r2, r0
 8009836:	d01e      	beq.n	8009876 <HAL_TIM_Base_Init+0x82>
 8009838:	4f41      	ldr	r7, [pc, #260]	; (8009940 <HAL_TIM_Base_Init+0x14c>)
 800983a:	4d42      	ldr	r5, [pc, #264]	; (8009944 <HAL_TIM_Base_Init+0x150>)
 800983c:	1bd7      	subs	r7, r2, r7
 800983e:	42aa      	cmp	r2, r5
 8009840:	fab7 f787 	clz	r7, r7
 8009844:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8009848:	d05a      	beq.n	8009900 <HAL_TIM_Base_Init+0x10c>
 800984a:	2f00      	cmp	r7, #0
 800984c:	d158      	bne.n	8009900 <HAL_TIM_Base_Init+0x10c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800984e:	483e      	ldr	r0, [pc, #248]	; (8009948 <HAL_TIM_Base_Init+0x154>)
 8009850:	493e      	ldr	r1, [pc, #248]	; (800994c <HAL_TIM_Base_Init+0x158>)
 8009852:	428a      	cmp	r2, r1
 8009854:	bf18      	it	ne
 8009856:	4282      	cmpne	r2, r0
 8009858:	d05d      	beq.n	8009916 <HAL_TIM_Base_Init+0x122>
 800985a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800985e:	428a      	cmp	r2, r1
 8009860:	d059      	beq.n	8009916 <HAL_TIM_Base_Init+0x122>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009862:	69a1      	ldr	r1, [r4, #24]
 8009864:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009868:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800986a:	430b      	orrs	r3, r1

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800986c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800986e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009870:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009872:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009874:	e023      	b.n	80098be <HAL_TIM_Base_Init+0xca>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009876:	4f32      	ldr	r7, [pc, #200]	; (8009940 <HAL_TIM_Base_Init+0x14c>)
 8009878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800987c:	68a5      	ldr	r5, [r4, #8]
 800987e:	1bd7      	subs	r7, r2, r7
 8009880:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009882:	fab7 f787 	clz	r7, r7
 8009886:	097f      	lsrs	r7, r7, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009888:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800988a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800988e:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009890:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009892:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009894:	6860      	ldr	r0, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800989a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800989c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800989e:	62d6      	str	r6, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80098a0:	6290      	str	r0, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098a2:	b951      	cbnz	r1, 80098ba <HAL_TIM_Base_Init+0xc6>
 80098a4:	b94f      	cbnz	r7, 80098ba <HAL_TIM_Base_Init+0xc6>
 80098a6:	4928      	ldr	r1, [pc, #160]	; (8009948 <HAL_TIM_Base_Init+0x154>)
 80098a8:	4b28      	ldr	r3, [pc, #160]	; (800994c <HAL_TIM_Base_Init+0x158>)
 80098aa:	429a      	cmp	r2, r3
 80098ac:	bf18      	it	ne
 80098ae:	428a      	cmpne	r2, r1
 80098b0:	d003      	beq.n	80098ba <HAL_TIM_Base_Init+0xc6>
 80098b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d101      	bne.n	80098be <HAL_TIM_Base_Init+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098ba:	6963      	ldr	r3, [r4, #20]
 80098bc:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098be:	2301      	movs	r3, #1
  return HAL_OK;
 80098c0:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 80098c2:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098c4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098c8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80098cc:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80098d0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80098d4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80098d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098e0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80098e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80098e8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80098ec:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80098f0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80098f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80098f6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80098fa:	f7f9 feed 	bl	80036d8 <HAL_TIM_Base_MspInit>
 80098fe:	e784      	b.n	800980a <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009900:	4810      	ldr	r0, [pc, #64]	; (8009944 <HAL_TIM_Base_Init+0x150>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009906:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009908:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 800990a:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800990e:	d0bb      	beq.n	8009888 <HAL_TIM_Base_Init+0x94>
 8009910:	2f00      	cmp	r7, #0
 8009912:	d1b9      	bne.n	8009888 <HAL_TIM_Base_Init+0x94>
 8009914:	e79b      	b.n	800984e <HAL_TIM_Base_Init+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009916:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009918:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800991c:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800991e:	430b      	orrs	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009920:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009922:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009924:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009928:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800992a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800992c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800992e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009930:	e7b9      	b.n	80098a6 <HAL_TIM_Base_Init+0xb2>
    return HAL_ERROR;
 8009932:	2001      	movs	r0, #1
}
 8009934:	4770      	bx	lr
 8009936:	bf00      	nop
 8009938:	40010000 	.word	0x40010000
 800993c:	40000400 	.word	0x40000400
 8009940:	40010400 	.word	0x40010400
 8009944:	40000c00 	.word	0x40000c00
 8009948:	40014000 	.word	0x40014000
 800994c:	40014400 	.word	0x40014400

08009950 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009950:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009954:	2b01      	cmp	r3, #1
 8009956:	d138      	bne.n	80099ca <HAL_TIM_Base_Start+0x7a>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009958:	6802      	ldr	r2, [r0, #0]
 800995a:	4b21      	ldr	r3, [pc, #132]	; (80099e0 <HAL_TIM_Base_Start+0x90>)
 800995c:	4921      	ldr	r1, [pc, #132]	; (80099e4 <HAL_TIM_Base_Start+0x94>)
 800995e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8009962:	bf18      	it	ne
 8009964:	429a      	cmpne	r2, r3
 8009966:	bf0c      	ite	eq
 8009968:	2301      	moveq	r3, #1
 800996a:	2300      	movne	r3, #0
{
 800996c:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800996e:	428a      	cmp	r2, r1
 8009970:	bf08      	it	eq
 8009972:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8009976:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009978:	4c1b      	ldr	r4, [pc, #108]	; (80099e8 <HAL_TIM_Base_Start+0x98>)
 800997a:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  htim->State = HAL_TIM_STATE_BUSY;
 800997e:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009982:	42a2      	cmp	r2, r4
 8009984:	bf08      	it	eq
 8009986:	f043 0301 	orreq.w	r3, r3, #1
 800998a:	4818      	ldr	r0, [pc, #96]	; (80099ec <HAL_TIM_Base_Start+0x9c>)
 800998c:	4282      	cmp	r2, r0
 800998e:	bf08      	it	eq
 8009990:	f043 0301 	orreq.w	r3, r3, #1
 8009994:	428a      	cmp	r2, r1
 8009996:	bf08      	it	eq
 8009998:	f043 0301 	orreq.w	r3, r3, #1
 800999c:	b933      	cbnz	r3, 80099ac <HAL_TIM_Base_Start+0x5c>
 800999e:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 80099a2:	1a10      	subs	r0, r2, r0
 80099a4:	fab0 f080 	clz	r0, r0
 80099a8:	0940      	lsrs	r0, r0, #5
 80099aa:	b198      	cbz	r0, 80099d4 <HAL_TIM_Base_Start+0x84>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80099ac:	6891      	ldr	r1, [r2, #8]
 80099ae:	4b10      	ldr	r3, [pc, #64]	; (80099f0 <HAL_TIM_Base_Start+0xa0>)
 80099b0:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80099b2:	2b06      	cmp	r3, #6
 80099b4:	d00b      	beq.n	80099ce <HAL_TIM_Base_Start+0x7e>
 80099b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099ba:	d008      	beq.n	80099ce <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 80099bc:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 80099be:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 80099c0:	f043 0301 	orr.w	r3, r3, #1
 80099c4:	6013      	str	r3, [r2, #0]
}
 80099c6:	bc30      	pop	{r4, r5}
 80099c8:	4770      	bx	lr
    return HAL_ERROR;
 80099ca:	2001      	movs	r0, #1
}
 80099cc:	4770      	bx	lr
  return HAL_OK;
 80099ce:	2000      	movs	r0, #0
}
 80099d0:	bc30      	pop	{r4, r5}
 80099d2:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80099d4:	6813      	ldr	r3, [r2, #0]
 80099d6:	f043 0301 	orr.w	r3, r3, #1
 80099da:	6013      	str	r3, [r2, #0]
 80099dc:	e7f3      	b.n	80099c6 <HAL_TIM_Base_Start+0x76>
 80099de:	bf00      	nop
 80099e0:	40010000 	.word	0x40010000
 80099e4:	40000400 	.word	0x40000400
 80099e8:	40000800 	.word	0x40000800
 80099ec:	40000c00 	.word	0x40000c00
 80099f0:	00010007 	.word	0x00010007

080099f4 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 80099f4:	2800      	cmp	r0, #0
 80099f6:	f000 80cf 	beq.w	8009b98 <HAL_TIM_Encoder_Init+0x1a4>
{
 80099fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80099fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009a02:	460d      	mov	r5, r1
 8009a04:	4604      	mov	r4, r0
 8009a06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	f000 80a5 	beq.w	8009b5a <HAL_TIM_Encoder_Init+0x166>
  htim->State = HAL_TIM_STATE_BUSY;
 8009a10:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a12:	6823      	ldr	r3, [r4, #0]
 8009a14:	4a61      	ldr	r2, [pc, #388]	; (8009b9c <HAL_TIM_Encoder_Init+0x1a8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009a16:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a1e:	4960      	ldr	r1, [pc, #384]	; (8009ba0 <HAL_TIM_Encoder_Init+0x1ac>)
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a20:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a22:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a26:	ea02 0200 	and.w	r2, r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a2a:	fab1 f181 	clz	r1, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009a2e:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a30:	ea4f 1151 	mov.w	r1, r1, lsr #5
  tmpcr1 = TIMx->CR1;
 8009a34:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009a36:	d02b      	beq.n	8009a90 <HAL_TIM_Encoder_Init+0x9c>
 8009a38:	bb51      	cbnz	r1, 8009a90 <HAL_TIM_Encoder_Init+0x9c>
 8009a3a:	485a      	ldr	r0, [pc, #360]	; (8009ba4 <HAL_TIM_Encoder_Init+0x1b0>)
 8009a3c:	4283      	cmp	r3, r0
 8009a3e:	d027      	beq.n	8009a90 <HAL_TIM_Encoder_Init+0x9c>
 8009a40:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8009a44:	4283      	cmp	r3, r0
 8009a46:	d023      	beq.n	8009a90 <HAL_TIM_Encoder_Init+0x9c>
 8009a48:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 8009a4c:	4e56      	ldr	r6, [pc, #344]	; (8009ba8 <HAL_TIM_Encoder_Init+0x1b4>)
 8009a4e:	eba3 0c00 	sub.w	ip, r3, r0
 8009a52:	42b3      	cmp	r3, r6
 8009a54:	fabc fc8c 	clz	ip, ip
 8009a58:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8009a5c:	f000 8082 	beq.w	8009b64 <HAL_TIM_Encoder_Init+0x170>
 8009a60:	f1bc 0f00 	cmp.w	ip, #0
 8009a64:	d17e      	bne.n	8009b64 <HAL_TIM_Encoder_Init+0x170>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a66:	4851      	ldr	r0, [pc, #324]	; (8009bac <HAL_TIM_Encoder_Init+0x1b8>)
 8009a68:	4951      	ldr	r1, [pc, #324]	; (8009bb0 <HAL_TIM_Encoder_Init+0x1bc>)
 8009a6a:	428b      	cmp	r3, r1
 8009a6c:	bf18      	it	ne
 8009a6e:	4283      	cmpne	r3, r0
 8009a70:	f000 8084 	beq.w	8009b7c <HAL_TIM_Encoder_Init+0x188>
 8009a74:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8009a78:	428b      	cmp	r3, r1
 8009a7a:	d07f      	beq.n	8009b7c <HAL_TIM_Encoder_Init+0x188>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a7c:	69a1      	ldr	r1, [r4, #24]
 8009a7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a82:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a84:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8009a86:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8009a88:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a8a:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009a8c:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a8e:	e027      	b.n	8009ae0 <HAL_TIM_Encoder_Init+0xec>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009a90:	4848      	ldr	r0, [pc, #288]	; (8009bb4 <HAL_TIM_Encoder_Init+0x1c0>)
 8009a92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009a96:	68a6      	ldr	r6, [r4, #8]
 8009a98:	eba3 0c00 	sub.w	ip, r3, r0
 8009a9c:	4332      	orrs	r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a9e:	fabc fc8c 	clz	ip, ip
 8009aa2:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009aa6:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009aa8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009aac:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009aae:	4332      	orrs	r2, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ab0:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009ab2:	6866      	ldr	r6, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ab8:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8009aba:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009abc:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009abe:	629e      	str	r6, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ac0:	b961      	cbnz	r1, 8009adc <HAL_TIM_Encoder_Init+0xe8>
 8009ac2:	f1bc 0f00 	cmp.w	ip, #0
 8009ac6:	d109      	bne.n	8009adc <HAL_TIM_Encoder_Init+0xe8>
 8009ac8:	4938      	ldr	r1, [pc, #224]	; (8009bac <HAL_TIM_Encoder_Init+0x1b8>)
 8009aca:	4a39      	ldr	r2, [pc, #228]	; (8009bb0 <HAL_TIM_Encoder_Init+0x1bc>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	bf18      	it	ne
 8009ad0:	428b      	cmpne	r3, r1
 8009ad2:	d003      	beq.n	8009adc <HAL_TIM_Encoder_Init+0xe8>
 8009ad4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d101      	bne.n	8009ae0 <HAL_TIM_Encoder_Init+0xec>
    TIMx->RCR = Structure->RepetitionCounter;
 8009adc:	6962      	ldr	r2, [r4, #20]
 8009ade:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009ae0:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 8009ae2:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009ae4:	69af      	ldr	r7, [r5, #24]
  return HAL_OK;
 8009ae6:	2000      	movs	r0, #0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009ae8:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009aec:	68aa      	ldr	r2, [r5, #8]
  TIMx->EGR = TIM_EGR_UG;
 8009aee:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009af0:	ea42 2907 	orr.w	r9, r2, r7, lsl #8
  tmpsmcr = htim->Instance->SMCR;
 8009af4:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009af8:	69ea      	ldr	r2, [r5, #28]
  tmpccmr1 = htim->Instance->CCMR1;
 8009afa:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009afc:	4f2e      	ldr	r7, [pc, #184]	; (8009bb8 <HAL_TIM_Encoder_Init+0x1c4>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009afe:	ea4e 2202 	orr.w	r2, lr, r2, lsl #8
 8009b02:	f8d5 a020 	ldr.w	sl, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009b06:	400f      	ands	r7, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b08:	68e9      	ldr	r1, [r5, #12]
  tmpsmcr |= sConfig->EncoderMode;
 8009b0a:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b0e:	4311      	orrs	r1, r2
  tmpccer = htim->Instance->CCER;
 8009b10:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009b12:	ea49 0707 	orr.w	r7, r9, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b16:	f8d5 9014 	ldr.w	r9, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009b1a:	f022 08aa 	bic.w	r8, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b1e:	686a      	ldr	r2, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b20:	4d26      	ldr	r5, [pc, #152]	; (8009bbc <HAL_TIM_Encoder_Init+0x1c8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b22:	ea41 310a 	orr.w	r1, r1, sl, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b26:	ea42 1209 	orr.w	r2, r2, r9, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8009b2a:	ea4c 0c0e 	orr.w	ip, ip, lr
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009b2e:	403d      	ands	r5, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009b30:	ea42 0208 	orr.w	r2, r2, r8
  htim->Instance->SMCR = tmpsmcr;
 8009b34:	f8c3 c008 	str.w	ip, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009b38:	4329      	orrs	r1, r5
  htim->Instance->CCMR1 = tmpccmr1;
 8009b3a:	6199      	str	r1, [r3, #24]
  htim->Instance->CCER = tmpccer;
 8009b3c:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b3e:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b42:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b46:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b4a:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b4e:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8009b52:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 8009b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    htim->Lock = HAL_UNLOCKED;
 8009b5a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8009b5e:	f7f9 fd7d 	bl	800365c <HAL_TIM_Encoder_MspInit>
 8009b62:	e755      	b.n	8009a10 <HAL_TIM_Encoder_Init+0x1c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b64:	4810      	ldr	r0, [pc, #64]	; (8009ba8 <HAL_TIM_Encoder_Init+0x1b4>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009b66:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009b6a:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b6c:	4283      	cmp	r3, r0
    tmpcr1 |= Structure->CounterMode;
 8009b6e:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009b72:	d098      	beq.n	8009aa6 <HAL_TIM_Encoder_Init+0xb2>
 8009b74:	f1bc 0f00 	cmp.w	ip, #0
 8009b78:	d195      	bne.n	8009aa6 <HAL_TIM_Encoder_Init+0xb2>
 8009b7a:	e774      	b.n	8009a66 <HAL_TIM_Encoder_Init+0x72>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b7c:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b7e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b82:	69a0      	ldr	r0, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b84:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b86:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009b88:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b8e:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8009b90:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b92:	62de      	str	r6, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009b94:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b96:	e797      	b.n	8009ac8 <HAL_TIM_Encoder_Init+0xd4>
    return HAL_ERROR;
 8009b98:	2001      	movs	r0, #1
}
 8009b9a:	4770      	bx	lr
 8009b9c:	fffebff8 	.word	0xfffebff8
 8009ba0:	40010000 	.word	0x40010000
 8009ba4:	40000400 	.word	0x40000400
 8009ba8:	40000c00 	.word	0x40000c00
 8009bac:	40014000 	.word	0x40014000
 8009bb0:	40014400 	.word	0x40014400
 8009bb4:	40010400 	.word	0x40010400
 8009bb8:	fffffcfc 	.word	0xfffffcfc
 8009bbc:	ffff0303 	.word	0xffff0303

08009bc0 <HAL_TIM_Encoder_Start>:
{
 8009bc0:	b430      	push	{r4, r5}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009bc2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009bc6:	f890 403f 	ldrb.w	r4, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009bca:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009bce:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009bd0:	f890 5045 	ldrb.w	r5, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009bd4:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 8009bd6:	b9c1      	cbnz	r1, 8009c0a <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d13d      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
 8009bdc:	2a01      	cmp	r2, #1
 8009bde:	d13b      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009be0:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009be2:	2302      	movs	r3, #2
 8009be4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009be8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009bec:	6a13      	ldr	r3, [r2, #32]
 8009bee:	f023 0301 	bic.w	r3, r3, #1
 8009bf2:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009bf4:	6a13      	ldr	r3, [r2, #32]
 8009bf6:	f043 0301 	orr.w	r3, r3, #1
 8009bfa:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 8009bfc:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 8009bfe:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8009c00:	f043 0301 	orr.w	r3, r3, #1
}
 8009c04:	bc30      	pop	{r4, r5}
  __HAL_TIM_ENABLE(htim);
 8009c06:	6013      	str	r3, [r2, #0]
}
 8009c08:	4770      	bx	lr
  else if (Channel == TIM_CHANNEL_2)
 8009c0a:	2904      	cmp	r1, #4
 8009c0c:	b2e4      	uxtb	r4, r4
 8009c0e:	b2ed      	uxtb	r5, r5
 8009c10:	d025      	beq.n	8009c5e <HAL_TIM_Encoder_Start+0x9e>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c12:	2b01      	cmp	r3, #1
 8009c14:	d120      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
 8009c16:	2c01      	cmp	r4, #1
 8009c18:	d11e      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009c1a:	2a01      	cmp	r2, #1
 8009c1c:	d11c      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
 8009c1e:	2d01      	cmp	r5, #1
 8009c20:	d11a      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c22:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009c24:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c26:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c2a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c2e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c32:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8009c36:	6a13      	ldr	r3, [r2, #32]
 8009c38:	f023 0301 	bic.w	r3, r3, #1
 8009c3c:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c3e:	6a13      	ldr	r3, [r2, #32]
 8009c40:	f043 0301 	orr.w	r3, r3, #1
 8009c44:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 8009c46:	6a13      	ldr	r3, [r2, #32]
 8009c48:	f023 0310 	bic.w	r3, r3, #16
 8009c4c:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c4e:	6a13      	ldr	r3, [r2, #32]
 8009c50:	f043 0310 	orr.w	r3, r3, #16
 8009c54:	6213      	str	r3, [r2, #32]
}
 8009c56:	e7d1      	b.n	8009bfc <HAL_TIM_Encoder_Start+0x3c>
      return HAL_ERROR;
 8009c58:	2001      	movs	r0, #1
}
 8009c5a:	bc30      	pop	{r4, r5}
 8009c5c:	4770      	bx	lr
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009c5e:	2c01      	cmp	r4, #1
 8009c60:	d1fa      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
 8009c62:	2d01      	cmp	r5, #1
 8009c64:	d1f8      	bne.n	8009c58 <HAL_TIM_Encoder_Start+0x98>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c66:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009c68:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c6a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c6e:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 8009c72:	e7e8      	b.n	8009c46 <HAL_TIM_Encoder_Start+0x86>

08009c74 <HAL_TIM_PeriodElapsedCallback>:
 8009c74:	4770      	bx	lr
 8009c76:	bf00      	nop

08009c78 <HAL_TIM_OC_DelayElapsedCallback>:
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop

08009c7c <HAL_TIM_IC_CaptureCallback>:
 8009c7c:	4770      	bx	lr
 8009c7e:	bf00      	nop

08009c80 <HAL_TIM_PWM_PulseFinishedCallback>:
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop

08009c84 <HAL_TIM_TriggerCallback>:
 8009c84:	4770      	bx	lr
 8009c86:	bf00      	nop

08009c88 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c88:	6803      	ldr	r3, [r0, #0]
 8009c8a:	691a      	ldr	r2, [r3, #16]
 8009c8c:	0791      	lsls	r1, r2, #30
{
 8009c8e:	b510      	push	{r4, lr}
 8009c90:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c92:	d502      	bpl.n	8009c9a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c94:	68da      	ldr	r2, [r3, #12]
 8009c96:	0792      	lsls	r2, r2, #30
 8009c98:	d468      	bmi.n	8009d6c <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c9a:	691a      	ldr	r2, [r3, #16]
 8009c9c:	0752      	lsls	r2, r2, #29
 8009c9e:	d502      	bpl.n	8009ca6 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009ca0:	68da      	ldr	r2, [r3, #12]
 8009ca2:	0750      	lsls	r0, r2, #29
 8009ca4:	d44f      	bmi.n	8009d46 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ca6:	691a      	ldr	r2, [r3, #16]
 8009ca8:	0711      	lsls	r1, r2, #28
 8009caa:	d502      	bpl.n	8009cb2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cac:	68da      	ldr	r2, [r3, #12]
 8009cae:	0712      	lsls	r2, r2, #28
 8009cb0:	d437      	bmi.n	8009d22 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009cb2:	691a      	ldr	r2, [r3, #16]
 8009cb4:	06d0      	lsls	r0, r2, #27
 8009cb6:	d502      	bpl.n	8009cbe <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009cb8:	68da      	ldr	r2, [r3, #12]
 8009cba:	06d1      	lsls	r1, r2, #27
 8009cbc:	d41e      	bmi.n	8009cfc <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009cbe:	691a      	ldr	r2, [r3, #16]
 8009cc0:	07d2      	lsls	r2, r2, #31
 8009cc2:	d502      	bpl.n	8009cca <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009cc4:	68da      	ldr	r2, [r3, #12]
 8009cc6:	07d0      	lsls	r0, r2, #31
 8009cc8:	d469      	bmi.n	8009d9e <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009cca:	691a      	ldr	r2, [r3, #16]
 8009ccc:	0611      	lsls	r1, r2, #24
 8009cce:	d502      	bpl.n	8009cd6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009cd0:	68da      	ldr	r2, [r3, #12]
 8009cd2:	0612      	lsls	r2, r2, #24
 8009cd4:	d46b      	bmi.n	8009dae <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009cd6:	691a      	ldr	r2, [r3, #16]
 8009cd8:	05d0      	lsls	r0, r2, #23
 8009cda:	d502      	bpl.n	8009ce2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009cdc:	68da      	ldr	r2, [r3, #12]
 8009cde:	0611      	lsls	r1, r2, #24
 8009ce0:	d46d      	bmi.n	8009dbe <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009ce2:	691a      	ldr	r2, [r3, #16]
 8009ce4:	0652      	lsls	r2, r2, #25
 8009ce6:	d502      	bpl.n	8009cee <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ce8:	68da      	ldr	r2, [r3, #12]
 8009cea:	0650      	lsls	r0, r2, #25
 8009cec:	d46f      	bmi.n	8009dce <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009cee:	691a      	ldr	r2, [r3, #16]
 8009cf0:	0691      	lsls	r1, r2, #26
 8009cf2:	d502      	bpl.n	8009cfa <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009cf4:	68da      	ldr	r2, [r3, #12]
 8009cf6:	0692      	lsls	r2, r2, #26
 8009cf8:	d449      	bmi.n	8009d8e <HAL_TIM_IRQHandler+0x106>
}
 8009cfa:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009cfc:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d00:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8009d02:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d04:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d06:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d08:	69db      	ldr	r3, [r3, #28]
 8009d0a:	f413 7f40 	tst.w	r3, #768	; 0x300
 8009d0e:	d16f      	bne.n	8009df0 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d10:	f7ff ffb2 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d14:	4620      	mov	r0, r4
 8009d16:	f7ff ffb3 	bl	8009c80 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	6823      	ldr	r3, [r4, #0]
 8009d1e:	7722      	strb	r2, [r4, #28]
 8009d20:	e7cd      	b.n	8009cbe <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d22:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d26:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8009d28:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d2a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d2c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	079b      	lsls	r3, r3, #30
 8009d32:	d15a      	bne.n	8009dea <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d34:	f7ff ffa0 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f7ff ffa1 	bl	8009c80 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d3e:	2200      	movs	r2, #0
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	7722      	strb	r2, [r4, #28]
 8009d44:	e7b5      	b.n	8009cb2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d46:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d4a:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8009d4c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009d4e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009d50:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009d52:	699b      	ldr	r3, [r3, #24]
 8009d54:	f413 7f40 	tst.w	r3, #768	; 0x300
 8009d58:	d144      	bne.n	8009de4 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d5a:	f7ff ff8d 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f7ff ff8e 	bl	8009c80 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d64:	2200      	movs	r2, #0
 8009d66:	6823      	ldr	r3, [r4, #0]
 8009d68:	7722      	strb	r2, [r4, #28]
 8009d6a:	e79c      	b.n	8009ca6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d6c:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d70:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d72:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d74:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	0799      	lsls	r1, r3, #30
 8009d7a:	d130      	bne.n	8009dde <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d7c:	f7ff ff7c 	bl	8009c78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d80:	4620      	mov	r0, r4
 8009d82:	f7ff ff7d 	bl	8009c80 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d86:	2200      	movs	r2, #0
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	7722      	strb	r2, [r4, #28]
 8009d8c:	e785      	b.n	8009c9a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009d8e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8009d92:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009d94:	611a      	str	r2, [r3, #16]
}
 8009d96:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8009d9a:	f000 b881 	b.w	8009ea0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d9e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8009da2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009da4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009da6:	f7ff ff65 	bl	8009c74 <HAL_TIM_PeriodElapsedCallback>
 8009daa:	6823      	ldr	r3, [r4, #0]
 8009dac:	e78d      	b.n	8009cca <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009dae:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8009db2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009db4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009db6:	f000 f875 	bl	8009ea4 <HAL_TIMEx_BreakCallback>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	e78b      	b.n	8009cd6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009dbe:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 8009dc2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009dc4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8009dc6:	f000 f86f 	bl	8009ea8 <HAL_TIMEx_Break2Callback>
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	e789      	b.n	8009ce2 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009dce:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8009dd2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009dd4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009dd6:	f7ff ff55 	bl	8009c84 <HAL_TIM_TriggerCallback>
 8009dda:	6823      	ldr	r3, [r4, #0]
 8009ddc:	e787      	b.n	8009cee <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8009dde:	f7ff ff4d 	bl	8009c7c <HAL_TIM_IC_CaptureCallback>
 8009de2:	e7d0      	b.n	8009d86 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8009de4:	f7ff ff4a 	bl	8009c7c <HAL_TIM_IC_CaptureCallback>
 8009de8:	e7bc      	b.n	8009d64 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 8009dea:	f7ff ff47 	bl	8009c7c <HAL_TIM_IC_CaptureCallback>
 8009dee:	e7a6      	b.n	8009d3e <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8009df0:	f7ff ff44 	bl	8009c7c <HAL_TIM_IC_CaptureCallback>
 8009df4:	e791      	b.n	8009d1a <HAL_TIM_IRQHandler+0x92>
 8009df6:	bf00      	nop

08009df8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009df8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d042      	beq.n	8009e86 <HAL_TIMEx_MasterConfigSynchronization+0x8e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e00:	4602      	mov	r2, r0
 8009e02:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e04:	6813      	ldr	r3, [r2, #0]
{
 8009e06:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e08:	4d20      	ldr	r5, [pc, #128]	; (8009e8c <HAL_TIMEx_MasterConfigSynchronization+0x94>)
  htim->State = HAL_TIM_STATE_BUSY;
 8009e0a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e0e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8009e10:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009e12:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e14:	d020      	beq.n	8009e58 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009e16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009e1a:	42ab      	cmp	r3, r5
 8009e1c:	d01c      	beq.n	8009e58 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e1e:	4d1c      	ldr	r5, [pc, #112]	; (8009e90 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e20:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e24:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e26:	42ab      	cmp	r3, r5
 8009e28:	bf18      	it	ne
 8009e2a:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 8009e2e:	4f19      	ldr	r7, [pc, #100]	; (8009e94 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e30:	ea40 0006 	orr.w	r0, r0, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e34:	4e18      	ldr	r6, [pc, #96]	; (8009e98 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8009e36:	bf0c      	ite	eq
 8009e38:	2501      	moveq	r5, #1
 8009e3a:	2500      	movne	r5, #0
  htim->Instance->CR2 = tmpcr2;
 8009e3c:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e3e:	42bb      	cmp	r3, r7
 8009e40:	bf08      	it	eq
 8009e42:	f045 0501 	orreq.w	r5, r5, #1
 8009e46:	42b3      	cmp	r3, r6
 8009e48:	bf08      	it	eq
 8009e4a:	f045 0501 	orreq.w	r5, r5, #1
 8009e4e:	b965      	cbnz	r5, 8009e6a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009e50:	4812      	ldr	r0, [pc, #72]	; (8009e9c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009e52:	4283      	cmp	r3, r0
 8009e54:	d009      	beq.n	8009e6a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009e56:	e00d      	b.n	8009e74 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e58:	e9d1 5600 	ldrd	r5, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e5c:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e60:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e62:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e66:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8009e68:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e6a:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e6c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e70:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009e72:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8009e74:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8009e76:	2101      	movs	r1, #1

  return HAL_OK;
 8009e78:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8009e7a:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009e7e:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8009e82:	bcf0      	pop	{r4, r5, r6, r7}
 8009e84:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009e86:	2002      	movs	r0, #2
}
 8009e88:	4770      	bx	lr
 8009e8a:	bf00      	nop
 8009e8c:	40010000 	.word	0x40010000
 8009e90:	40000400 	.word	0x40000400
 8009e94:	40000800 	.word	0x40000800
 8009e98:	40000c00 	.word	0x40000c00
 8009e9c:	40001800 	.word	0x40001800

08009ea0 <HAL_TIMEx_CommutCallback>:
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop

08009ea4 <HAL_TIMEx_BreakCallback>:
 8009ea4:	4770      	bx	lr
 8009ea6:	bf00      	nop

08009ea8 <HAL_TIMEx_Break2Callback>:
 8009ea8:	4770      	bx	lr
 8009eaa:	bf00      	nop

08009eac <HAL_UART_TxCpltCallback>:
 8009eac:	4770      	bx	lr
 8009eae:	bf00      	nop

08009eb0 <HAL_UART_ErrorCallback>:
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop

08009eb4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009eb4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eb6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009ebe:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ec2:	f7ff fff5 	bl	8009eb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ec6:	bd08      	pop	{r3, pc}

08009ec8 <HAL_UARTEx_RxEventCallback>:
}
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop

08009ecc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ecc:	6802      	ldr	r2, [r0, #0]
{
 8009ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ed2:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009ed4:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ed8:	6815      	ldr	r5, [r2, #0]
{
 8009eda:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8009edc:	4233      	tst	r3, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ede:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8009ee0:	d027      	beq.n	8009f32 <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009ee2:	48a8      	ldr	r0, [pc, #672]	; (800a184 <HAL_UART_IRQHandler+0x2b8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009ee4:	4ea8      	ldr	r6, [pc, #672]	; (800a188 <HAL_UART_IRQHandler+0x2bc>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009ee6:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009ee8:	402e      	ands	r6, r5
 8009eea:	4306      	orrs	r6, r0
 8009eec:	d16b      	bne.n	8009fc6 <HAL_UART_IRQHandler+0xfa>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009eee:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8009ef0:	2801      	cmp	r0, #1
 8009ef2:	d02c      	beq.n	8009f4e <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009ef4:	02de      	lsls	r6, r3, #11
 8009ef6:	d502      	bpl.n	8009efe <HAL_UART_IRQHandler+0x32>
 8009ef8:	0248      	lsls	r0, r1, #9
 8009efa:	f100 80ee 	bmi.w	800a0da <HAL_UART_IRQHandler+0x20e>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009efe:	061f      	lsls	r7, r3, #24
 8009f00:	d506      	bpl.n	8009f10 <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f02:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009f06:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009f0a:	4301      	orrs	r1, r0
 8009f0c:	f040 80dd 	bne.w	800a0ca <HAL_UART_IRQHandler+0x1fe>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009f10:	065e      	lsls	r6, r3, #25
 8009f12:	d502      	bpl.n	8009f1a <HAL_UART_IRQHandler+0x4e>
 8009f14:	0668      	lsls	r0, r5, #25
 8009f16:	f100 80ec 	bmi.w	800a0f2 <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009f1a:	0219      	lsls	r1, r3, #8
 8009f1c:	d502      	bpl.n	8009f24 <HAL_UART_IRQHandler+0x58>
 8009f1e:	006a      	lsls	r2, r5, #1
 8009f20:	f100 80f4 	bmi.w	800a10c <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009f24:	01db      	lsls	r3, r3, #7
 8009f26:	d502      	bpl.n	8009f2e <HAL_UART_IRQHandler+0x62>
 8009f28:	2d00      	cmp	r5, #0
 8009f2a:	f2c0 811f 	blt.w	800a16c <HAL_UART_IRQHandler+0x2a0>
}
 8009f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009f32:	069e      	lsls	r6, r3, #26
 8009f34:	d5db      	bpl.n	8009eee <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009f36:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009f3a:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 8009f3e:	433e      	orrs	r6, r7
 8009f40:	d0d5      	beq.n	8009eee <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 8009f42:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d0f2      	beq.n	8009f2e <HAL_UART_IRQHandler+0x62>
}
 8009f48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f4c:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009f4e:	06d8      	lsls	r0, r3, #27
 8009f50:	d5d0      	bpl.n	8009ef4 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009f52:	06ef      	lsls	r7, r5, #27
 8009f54:	d5ce      	bpl.n	8009ef4 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f56:	2310      	movs	r3, #16
 8009f58:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f5a:	6893      	ldr	r3, [r2, #8]
 8009f5c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8009f60:	f000 80e0 	beq.w	800a124 <HAL_UART_IRQHandler+0x258>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009f64:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009f66:	6801      	ldr	r1, [r0, #0]
 8009f68:	684b      	ldr	r3, [r1, #4]
 8009f6a:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d0de      	beq.n	8009f2e <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f70:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8009f74:	4299      	cmp	r1, r3
 8009f76:	d9da      	bls.n	8009f2e <HAL_UART_IRQHandler+0x62>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009f78:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 8009f7a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009f7e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8009f82:	d018      	beq.n	8009fb6 <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f84:	6813      	ldr	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f86:	2100      	movs	r1, #0
          huart->RxState = HAL_UART_STATE_READY;
 8009f88:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009f8e:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f90:	6893      	ldr	r3, [r2, #8]
 8009f92:	f023 0301 	bic.w	r3, r3, #1
 8009f96:	6093      	str	r3, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f98:	6893      	ldr	r3, [r2, #8]
 8009f9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f9e:	6093      	str	r3, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8009fa0:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fa4:	66e1      	str	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fa6:	6813      	ldr	r3, [r2, #0]
 8009fa8:	f023 0310 	bic.w	r3, r3, #16
 8009fac:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fae:	f7fb fec9 	bl	8005d44 <HAL_DMA_Abort>
 8009fb2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fb6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8009fba:	4620      	mov	r0, r4
 8009fbc:	1ac9      	subs	r1, r1, r3
 8009fbe:	b289      	uxth	r1, r1
 8009fc0:	f7ff ff82 	bl	8009ec8 <HAL_UARTEx_RxEventCallback>
 8009fc4:	e7b3      	b.n	8009f2e <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fc6:	07df      	lsls	r7, r3, #31
 8009fc8:	d509      	bpl.n	8009fde <HAL_UART_IRQHandler+0x112>
 8009fca:	05ee      	lsls	r6, r5, #23
 8009fcc:	d507      	bpl.n	8009fde <HAL_UART_IRQHandler+0x112>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fce:	2601      	movs	r6, #1
 8009fd0:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fd2:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8009fd6:	f046 0601 	orr.w	r6, r6, #1
 8009fda:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fde:	079f      	lsls	r7, r3, #30
 8009fe0:	d566      	bpl.n	800a0b0 <HAL_UART_IRQHandler+0x1e4>
 8009fe2:	07ce      	lsls	r6, r1, #31
 8009fe4:	d509      	bpl.n	8009ffa <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fe6:	2602      	movs	r6, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fe8:	075f      	lsls	r7, r3, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fea:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fec:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 8009ff0:	f046 0604 	orr.w	r6, r6, #4
 8009ff4:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ff8:	d45e      	bmi.n	800a0b8 <HAL_UART_IRQHandler+0x1ec>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ffa:	071e      	lsls	r6, r3, #28
 8009ffc:	d50b      	bpl.n	800a016 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009ffe:	f005 0620 	and.w	r6, r5, #32
 800a002:	4330      	orrs	r0, r6
 800a004:	d007      	beq.n	800a016 <HAL_UART_IRQHandler+0x14a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a006:	2008      	movs	r0, #8
 800a008:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a00a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a00e:	f040 0008 	orr.w	r0, r0, #8
 800a012:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a016:	0518      	lsls	r0, r3, #20
 800a018:	d50a      	bpl.n	800a030 <HAL_UART_IRQHandler+0x164>
 800a01a:	016f      	lsls	r7, r5, #5
 800a01c:	d508      	bpl.n	800a030 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a01e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a022:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a024:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a028:	f040 0020 	orr.w	r0, r0, #32
 800a02c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a030:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800a034:	2800      	cmp	r0, #0
 800a036:	f43f af7a 	beq.w	8009f2e <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a03a:	069e      	lsls	r6, r3, #26
 800a03c:	d506      	bpl.n	800a04c <HAL_UART_IRQHandler+0x180>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a03e:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a042:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800a046:	ea55 0301 	orrs.w	r3, r5, r1
 800a04a:	d164      	bne.n	800a116 <HAL_UART_IRQHandler+0x24a>
      errorcode = huart->ErrorCode;
 800a04c:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a050:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a052:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a05a:	431d      	orrs	r5, r3
 800a05c:	f000 808b 	beq.w	800a176 <HAL_UART_IRQHandler+0x2aa>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a060:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a062:	4b4a      	ldr	r3, [pc, #296]	; (800a18c <HAL_UART_IRQHandler+0x2c0>)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a064:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 800a068:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a06a:	6891      	ldr	r1, [r2, #8]
 800a06c:	400b      	ands	r3, r1
 800a06e:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a070:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800a072:	2b01      	cmp	r3, #1
 800a074:	d103      	bne.n	800a07e <HAL_UART_IRQHandler+0x1b2>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a076:	6813      	ldr	r3, [r2, #0]
 800a078:	f023 0310 	bic.w	r3, r3, #16
 800a07c:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800a07e:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a080:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800a082:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a086:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a088:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 800a08a:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a08c:	064d      	lsls	r5, r1, #25
 800a08e:	d52c      	bpl.n	800a0ea <HAL_UART_IRQHandler+0x21e>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a090:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800a092:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a094:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a098:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800a09a:	b330      	cbz	r0, 800a0ea <HAL_UART_IRQHandler+0x21e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a09c:	4b3c      	ldr	r3, [pc, #240]	; (800a190 <HAL_UART_IRQHandler+0x2c4>)
 800a09e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a0a0:	f7fb ffd0 	bl	8006044 <HAL_DMA_Abort_IT>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	f43f af42 	beq.w	8009f2e <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0aa:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800a0ac:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a0ae:	e74b      	b.n	8009f48 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a0b0:	075e      	lsls	r6, r3, #29
 800a0b2:	d5a2      	bpl.n	8009ffa <HAL_UART_IRQHandler+0x12e>
 800a0b4:	07cf      	lsls	r7, r1, #31
 800a0b6:	d5a0      	bpl.n	8009ffa <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a0b8:	2604      	movs	r6, #4
 800a0ba:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0bc:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 800a0c0:	f046 0602 	orr.w	r6, r6, #2
 800a0c4:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 800a0c8:	e797      	b.n	8009ffa <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 800a0ca:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	f43f af2e 	beq.w	8009f2e <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 800a0d2:	4620      	mov	r0, r4
}
 800a0d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 800a0d8:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a0da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800a0de:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a0e0:	6213      	str	r3, [r2, #32]
}
 800a0e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800a0e6:	f000 bbf1 	b.w	800a8cc <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 800a0ea:	4620      	mov	r0, r4
 800a0ec:	f7ff fee0 	bl	8009eb0 <HAL_UART_ErrorCallback>
 800a0f0:	e71d      	b.n	8009f2e <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a0f2:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a0f4:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a0f6:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a0f8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a0fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0fe:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a100:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 800a104:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 800a106:	f7ff fed1 	bl	8009eac <HAL_UART_TxCpltCallback>
    return;
 800a10a:	e710      	b.n	8009f2e <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a10c:	4620      	mov	r0, r4
}
 800a10e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a112:	f000 bbdf 	b.w	800a8d4 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 800a116:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d097      	beq.n	800a04c <HAL_UART_IRQHandler+0x180>
          huart->RxISR(huart);
 800a11c:	4620      	mov	r0, r4
 800a11e:	4798      	blx	r3
 800a120:	6822      	ldr	r2, [r4, #0]
 800a122:	e793      	b.n	800a04c <HAL_UART_IRQHandler+0x180>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a124:	f8b4 505e 	ldrh.w	r5, [r4, #94]	; 0x5e
 800a128:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800a12c:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a130:	1b49      	subs	r1, r1, r5
      if ((huart->RxXferCount > 0U)
 800a132:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a134:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800a136:	2800      	cmp	r0, #0
 800a138:	f43f aef9 	beq.w	8009f2e <HAL_UART_IRQHandler+0x62>
 800a13c:	2900      	cmp	r1, #0
 800a13e:	f43f aef6 	beq.w	8009f2e <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a142:	6816      	ldr	r6, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 800a144:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a146:	4d11      	ldr	r5, [pc, #68]	; (800a18c <HAL_UART_IRQHandler+0x2c0>)
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a148:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a14a:	f426 7690 	bic.w	r6, r6, #288	; 0x120
 800a14e:	6016      	str	r6, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a150:	6896      	ldr	r6, [r2, #8]
 800a152:	4035      	ands	r5, r6
 800a154:	6095      	str	r5, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 800a156:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a15a:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a15c:	6815      	ldr	r5, [r2, #0]
        huart->RxISR = NULL;
 800a15e:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a160:	f025 0510 	bic.w	r5, r5, #16
 800a164:	6015      	str	r5, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a166:	f7ff feaf 	bl	8009ec8 <HAL_UARTEx_RxEventCallback>
 800a16a:	e6e0      	b.n	8009f2e <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a16c:	4620      	mov	r0, r4
}
 800a16e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a172:	f000 bbad 	b.w	800a8d0 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 800a176:	4620      	mov	r0, r4
 800a178:	f7ff fe9a 	bl	8009eb0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a17c:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 800a180:	e6d5      	b.n	8009f2e <HAL_UART_IRQHandler+0x62>
 800a182:	bf00      	nop
 800a184:	10000001 	.word	0x10000001
 800a188:	04000120 	.word	0x04000120
 800a18c:	effffffe 	.word	0xeffffffe
 800a190:	08009eb5 	.word	0x08009eb5

0800a194 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a194:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a196:	07da      	lsls	r2, r3, #31
{
 800a198:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a19a:	d506      	bpl.n	800a1aa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a19c:	6801      	ldr	r1, [r0, #0]
 800a19e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800a1a0:	684a      	ldr	r2, [r1, #4]
 800a1a2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a1a6:	4322      	orrs	r2, r4
 800a1a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a1aa:	079c      	lsls	r4, r3, #30
 800a1ac:	d506      	bpl.n	800a1bc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a1ae:	6801      	ldr	r1, [r0, #0]
 800a1b0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800a1b2:	684a      	ldr	r2, [r1, #4]
 800a1b4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a1b8:	4322      	orrs	r2, r4
 800a1ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a1bc:	0759      	lsls	r1, r3, #29
 800a1be:	d506      	bpl.n	800a1ce <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a1c0:	6801      	ldr	r1, [r0, #0]
 800a1c2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800a1c4:	684a      	ldr	r2, [r1, #4]
 800a1c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a1ca:	4322      	orrs	r2, r4
 800a1cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a1ce:	071a      	lsls	r2, r3, #28
 800a1d0:	d506      	bpl.n	800a1e0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a1d2:	6801      	ldr	r1, [r0, #0]
 800a1d4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800a1d6:	684a      	ldr	r2, [r1, #4]
 800a1d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a1dc:	4322      	orrs	r2, r4
 800a1de:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a1e0:	06dc      	lsls	r4, r3, #27
 800a1e2:	d506      	bpl.n	800a1f2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a1e4:	6801      	ldr	r1, [r0, #0]
 800a1e6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800a1e8:	688a      	ldr	r2, [r1, #8]
 800a1ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a1ee:	4322      	orrs	r2, r4
 800a1f0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a1f2:	0699      	lsls	r1, r3, #26
 800a1f4:	d506      	bpl.n	800a204 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1f6:	6801      	ldr	r1, [r0, #0]
 800a1f8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800a1fa:	688a      	ldr	r2, [r1, #8]
 800a1fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a200:	4322      	orrs	r2, r4
 800a202:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a204:	065a      	lsls	r2, r3, #25
 800a206:	d50a      	bpl.n	800a21e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a208:	6801      	ldr	r1, [r0, #0]
 800a20a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800a20c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a20e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a212:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a216:	ea42 0204 	orr.w	r2, r2, r4
 800a21a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a21c:	d00b      	beq.n	800a236 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a21e:	061b      	lsls	r3, r3, #24
 800a220:	d506      	bpl.n	800a230 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a222:	6802      	ldr	r2, [r0, #0]
 800a224:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a226:	6853      	ldr	r3, [r2, #4]
 800a228:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a22c:	430b      	orrs	r3, r1
 800a22e:	6053      	str	r3, [r2, #4]
}
 800a230:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a234:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a236:	684a      	ldr	r2, [r1, #4]
 800a238:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800a23a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800a23e:	4322      	orrs	r2, r4
 800a240:	604a      	str	r2, [r1, #4]
 800a242:	e7ec      	b.n	800a21e <UART_AdvFeatureConfig+0x8a>

0800a244 <UART_CheckIdleState>:
{
 800a244:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a246:	2300      	movs	r3, #0
{
 800a248:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a24a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800a24e:	f7f9 fc7f 	bl	8003b50 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a252:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800a254:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	0711      	lsls	r1, r2, #28
 800a25a:	d40d      	bmi.n	800a278 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	0752      	lsls	r2, r2, #29
 800a260:	d431      	bmi.n	800a2c6 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a262:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800a264:	2220      	movs	r2, #32
  return HAL_OK;
 800a266:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800a268:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a26c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a270:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a274:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800a276:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a278:	69da      	ldr	r2, [r3, #28]
 800a27a:	0292      	lsls	r2, r2, #10
 800a27c:	d4ee      	bmi.n	800a25c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a27e:	f7f9 fc67 	bl	8003b50 <HAL_GetTick>
 800a282:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a284:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a286:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800a28a:	d22d      	bcs.n	800a2e8 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a28c:	681a      	ldr	r2, [r3, #0]
 800a28e:	0750      	lsls	r0, r2, #29
 800a290:	d5f2      	bpl.n	800a278 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a292:	69da      	ldr	r2, [r3, #28]
 800a294:	0511      	lsls	r1, r2, #20
 800a296:	d5ef      	bpl.n	800a278 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a298:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 800a29c:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 800a29e:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 800a2a0:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2a2:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2a4:	6819      	ldr	r1, [r3, #0]
 800a2a6:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 800a2aa:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ac:	6899      	ldr	r1, [r3, #8]
 800a2ae:	f021 0101 	bic.w	r1, r1, #1
 800a2b2:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 800a2b4:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 800a2b8:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a2bc:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2c0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2c6:	69db      	ldr	r3, [r3, #28]
 800a2c8:	0258      	lsls	r0, r3, #9
 800a2ca:	d4ca      	bmi.n	800a262 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2cc:	f7f9 fc40 	bl	8003b50 <HAL_GetTick>
 800a2d0:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2d2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2d4:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 800a2d8:	d206      	bcs.n	800a2e8 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	0751      	lsls	r1, r2, #29
 800a2de:	d5f2      	bpl.n	800a2c6 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2e0:	69da      	ldr	r2, [r3, #28]
 800a2e2:	0512      	lsls	r2, r2, #20
 800a2e4:	d5ef      	bpl.n	800a2c6 <UART_CheckIdleState+0x82>
 800a2e6:	e7d7      	b.n	800a298 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2e8:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 800a2ea:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 800a2ec:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 800a2ee:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a2f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a2f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f6:	689a      	ldr	r2, [r3, #8]
 800a2f8:	f022 0201 	bic.w	r2, r2, #1
 800a2fc:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 800a2fe:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 800a302:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a306:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 800a30a:	bd38      	pop	{r3, r4, r5, pc}

0800a30c <HAL_UART_Init>:
  if (huart == NULL)
 800a30c:	2800      	cmp	r0, #0
 800a30e:	f000 8198 	beq.w	800a642 <HAL_UART_Init+0x336>
  if (huart->gState == HAL_UART_STATE_RESET)
 800a312:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800a316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a31a:	4604      	mov	r4, r0
 800a31c:	b086      	sub	sp, #24
  if (huart->gState == HAL_UART_STATE_RESET)
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d05f      	beq.n	800a3e2 <HAL_UART_Init+0xd6>
  __HAL_UART_DISABLE(huart);
 800a322:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800a324:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a326:	6925      	ldr	r5, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 800a328:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a32c:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800a32e:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a330:	432a      	orrs	r2, r5
 800a332:	6965      	ldr	r5, [r4, #20]
  __HAL_UART_DISABLE(huart);
 800a334:	f020 0001 	bic.w	r0, r0, #1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a338:	49cb      	ldr	r1, [pc, #812]	; (800a668 <HAL_UART_Init+0x35c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a33a:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a33c:	68e6      	ldr	r6, [r4, #12]
  __HAL_UART_DISABLE(huart);
 800a33e:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a340:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a342:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a344:	4302      	orrs	r2, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a346:	69a7      	ldr	r7, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a348:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a34a:	4dc8      	ldr	r5, [pc, #800]	; (800a66c <HAL_UART_Init+0x360>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a34c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a34e:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a350:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a352:	685a      	ldr	r2, [r3, #4]
 800a354:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a358:	ea42 0206 	orr.w	r2, r2, r6
 800a35c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a35e:	d045      	beq.n	800a3ec <HAL_UART_Init+0xe0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a360:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800a362:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a364:	49c2      	ldr	r1, [pc, #776]	; (800a670 <HAL_UART_Init+0x364>)
    tmpreg |= huart->Init.OneBitSampling;
 800a366:	433a      	orrs	r2, r7
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a368:	4ec2      	ldr	r6, [pc, #776]	; (800a674 <HAL_UART_Init+0x368>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a36a:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a36c:	6a65      	ldr	r5, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a36e:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a370:	ea42 0201 	orr.w	r2, r2, r1
 800a374:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a378:	f022 020f 	bic.w	r2, r2, #15
 800a37c:	ea42 0205 	orr.w	r2, r2, r5
 800a380:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a382:	d025      	beq.n	800a3d0 <HAL_UART_Init+0xc4>
 800a384:	4abc      	ldr	r2, [pc, #752]	; (800a678 <HAL_UART_Init+0x36c>)
 800a386:	4293      	cmp	r3, r2
 800a388:	f000 808c 	beq.w	800a4a4 <HAL_UART_Init+0x198>
 800a38c:	4abb      	ldr	r2, [pc, #748]	; (800a67c <HAL_UART_Init+0x370>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	f000 8159 	beq.w	800a646 <HAL_UART_Init+0x33a>
 800a394:	4aba      	ldr	r2, [pc, #744]	; (800a680 <HAL_UART_Init+0x374>)
 800a396:	4293      	cmp	r3, r2
 800a398:	f000 813f 	beq.w	800a61a <HAL_UART_Init+0x30e>
 800a39c:	4ab9      	ldr	r2, [pc, #740]	; (800a684 <HAL_UART_Init+0x378>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	f000 81fa 	beq.w	800a798 <HAL_UART_Init+0x48c>
 800a3a4:	4ab8      	ldr	r2, [pc, #736]	; (800a688 <HAL_UART_Init+0x37c>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	f000 8265 	beq.w	800a876 <HAL_UART_Init+0x56a>
 800a3ac:	4ab7      	ldr	r2, [pc, #732]	; (800a68c <HAL_UART_Init+0x380>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	f000 826b 	beq.w	800a88a <HAL_UART_Init+0x57e>
 800a3b4:	4ab6      	ldr	r2, [pc, #728]	; (800a690 <HAL_UART_Init+0x384>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	f000 8251 	beq.w	800a85e <HAL_UART_Init+0x552>
  huart->NbRxDataToProcess = 1;
 800a3bc:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800a3c0:	2300      	movs	r3, #0
    return HAL_ERROR;
 800a3c2:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 800a3c4:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a3c6:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
}
 800a3ca:	b006      	add	sp, #24
 800a3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a3d0:	4bb0      	ldr	r3, [pc, #704]	; (800a694 <HAL_UART_Init+0x388>)
 800a3d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a3d8:	2b28      	cmp	r3, #40	; 0x28
 800a3da:	d8ef      	bhi.n	800a3bc <HAL_UART_Init+0xb0>
 800a3dc:	4aae      	ldr	r2, [pc, #696]	; (800a698 <HAL_UART_Init+0x38c>)
 800a3de:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 800a3e0:	e068      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
    huart->Lock = HAL_UNLOCKED;
 800a3e2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800a3e6:	f7f9 f99b 	bl	8003720 <HAL_UART_MspInit>
 800a3ea:	e79a      	b.n	800a322 <HAL_UART_Init+0x16>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a3ec:	6899      	ldr	r1, [r3, #8]
 800a3ee:	4aa0      	ldr	r2, [pc, #640]	; (800a670 <HAL_UART_Init+0x364>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a3f0:	48a8      	ldr	r0, [pc, #672]	; (800a694 <HAL_UART_Init+0x388>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a3f2:	400a      	ands	r2, r1
 800a3f4:	433a      	orrs	r2, r7
 800a3f6:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a3f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a3fc:	f022 020f 	bic.w	r2, r2, #15
 800a400:	430a      	orrs	r2, r1
 800a402:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a404:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800a406:	f003 0307 	and.w	r3, r3, #7
 800a40a:	2b05      	cmp	r3, #5
 800a40c:	d8d6      	bhi.n	800a3bc <HAL_UART_Init+0xb0>
 800a40e:	4aa3      	ldr	r2, [pc, #652]	; (800a69c <HAL_UART_Init+0x390>)
 800a410:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800a412:	2b20      	cmp	r3, #32
 800a414:	f200 8121 	bhi.w	800a65a <HAL_UART_Init+0x34e>
 800a418:	2b01      	cmp	r3, #1
 800a41a:	d9cf      	bls.n	800a3bc <HAL_UART_Init+0xb0>
 800a41c:	3b02      	subs	r3, #2
 800a41e:	2b1e      	cmp	r3, #30
 800a420:	d8cc      	bhi.n	800a3bc <HAL_UART_Init+0xb0>
 800a422:	a201      	add	r2, pc, #4	; (adr r2, 800a428 <HAL_UART_Init+0x11c>)
 800a424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a428:	0800a81f 	.word	0x0800a81f
 800a42c:	0800a3bd 	.word	0x0800a3bd
 800a430:	0800a815 	.word	0x0800a815
 800a434:	0800a3bd 	.word	0x0800a3bd
 800a438:	0800a3bd 	.word	0x0800a3bd
 800a43c:	0800a3bd 	.word	0x0800a3bd
 800a440:	0800a805 	.word	0x0800a805
 800a444:	0800a3bd 	.word	0x0800a3bd
 800a448:	0800a3bd 	.word	0x0800a3bd
 800a44c:	0800a3bd 	.word	0x0800a3bd
 800a450:	0800a3bd 	.word	0x0800a3bd
 800a454:	0800a3bd 	.word	0x0800a3bd
 800a458:	0800a3bd 	.word	0x0800a3bd
 800a45c:	0800a3bd 	.word	0x0800a3bd
 800a460:	0800a7f1 	.word	0x0800a7f1
 800a464:	0800a3bd 	.word	0x0800a3bd
 800a468:	0800a3bd 	.word	0x0800a3bd
 800a46c:	0800a3bd 	.word	0x0800a3bd
 800a470:	0800a3bd 	.word	0x0800a3bd
 800a474:	0800a3bd 	.word	0x0800a3bd
 800a478:	0800a3bd 	.word	0x0800a3bd
 800a47c:	0800a3bd 	.word	0x0800a3bd
 800a480:	0800a3bd 	.word	0x0800a3bd
 800a484:	0800a3bd 	.word	0x0800a3bd
 800a488:	0800a3bd 	.word	0x0800a3bd
 800a48c:	0800a3bd 	.word	0x0800a3bd
 800a490:	0800a3bd 	.word	0x0800a3bd
 800a494:	0800a3bd 	.word	0x0800a3bd
 800a498:	0800a3bd 	.word	0x0800a3bd
 800a49c:	0800a3bd 	.word	0x0800a3bd
 800a4a0:	0800a5b7 	.word	0x0800a5b7
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4a4:	4b7b      	ldr	r3, [pc, #492]	; (800a694 <HAL_UART_Init+0x388>)
 800a4a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a8:	f003 0307 	and.w	r3, r3, #7
 800a4ac:	2b05      	cmp	r3, #5
 800a4ae:	d885      	bhi.n	800a3bc <HAL_UART_Init+0xb0>
 800a4b0:	4a7b      	ldr	r2, [pc, #492]	; (800a6a0 <HAL_UART_Init+0x394>)
 800a4b2:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4b4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800a4b8:	f000 80fe 	beq.w	800a6b8 <HAL_UART_Init+0x3ac>
    switch (clocksource)
 800a4bc:	2b20      	cmp	r3, #32
 800a4be:	f200 80ba 	bhi.w	800a636 <HAL_UART_Init+0x32a>
 800a4c2:	2b20      	cmp	r3, #32
 800a4c4:	f63f af7a 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a4c8:	a201      	add	r2, pc, #4	; (adr r2, 800a4d0 <HAL_UART_Init+0x1c4>)
 800a4ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4ce:	bf00      	nop
 800a4d0:	0800a7eb 	.word	0x0800a7eb
 800a4d4:	0800a7e5 	.word	0x0800a7e5
 800a4d8:	0800a3bd 	.word	0x0800a3bd
 800a4dc:	0800a3bd 	.word	0x0800a3bd
 800a4e0:	0800a7db 	.word	0x0800a7db
 800a4e4:	0800a3bd 	.word	0x0800a3bd
 800a4e8:	0800a3bd 	.word	0x0800a3bd
 800a4ec:	0800a3bd 	.word	0x0800a3bd
 800a4f0:	0800a7c1 	.word	0x0800a7c1
 800a4f4:	0800a3bd 	.word	0x0800a3bd
 800a4f8:	0800a3bd 	.word	0x0800a3bd
 800a4fc:	0800a3bd 	.word	0x0800a3bd
 800a500:	0800a3bd 	.word	0x0800a3bd
 800a504:	0800a3bd 	.word	0x0800a3bd
 800a508:	0800a3bd 	.word	0x0800a3bd
 800a50c:	0800a3bd 	.word	0x0800a3bd
 800a510:	0800a7ad 	.word	0x0800a7ad
 800a514:	0800a3bd 	.word	0x0800a3bd
 800a518:	0800a3bd 	.word	0x0800a3bd
 800a51c:	0800a3bd 	.word	0x0800a3bd
 800a520:	0800a3bd 	.word	0x0800a3bd
 800a524:	0800a3bd 	.word	0x0800a3bd
 800a528:	0800a3bd 	.word	0x0800a3bd
 800a52c:	0800a3bd 	.word	0x0800a3bd
 800a530:	0800a3bd 	.word	0x0800a3bd
 800a534:	0800a3bd 	.word	0x0800a3bd
 800a538:	0800a3bd 	.word	0x0800a3bd
 800a53c:	0800a3bd 	.word	0x0800a3bd
 800a540:	0800a3bd 	.word	0x0800a3bd
 800a544:	0800a3bd 	.word	0x0800a3bd
 800a548:	0800a3bd 	.word	0x0800a3bd
 800a54c:	0800a3bd 	.word	0x0800a3bd
 800a550:	0800a555 	.word	0x0800a555
        pclk = (uint32_t) CSI_VALUE;
 800a554:	4853      	ldr	r0, [pc, #332]	; (800a6a4 <HAL_UART_Init+0x398>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a556:	4b54      	ldr	r3, [pc, #336]	; (800a6a8 <HAL_UART_Init+0x39c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a558:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a55c:	6862      	ldr	r2, [r4, #4]
 800a55e:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800a562:	fbb0 f3f3 	udiv	r3, r0, r3
 800a566:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800a56a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a56e:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a570:	f1a3 0210 	sub.w	r2, r3, #16
 800a574:	428a      	cmp	r2, r1
 800a576:	f63f af21 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
        huart->Instance->BRR = usartdiv;
 800a57a:	6820      	ldr	r0, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a57c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  huart->RxISR = NULL;
 800a580:	2200      	movs	r2, #0
        huart->Instance->BRR = usartdiv;
 800a582:	60c3      	str	r3, [r0, #12]
  huart->NbRxDataToProcess = 1;
 800a584:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a586:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a58a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d14e      	bne.n	800a62e <HAL_UART_Init+0x322>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a590:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800a592:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a59a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a59c:	689a      	ldr	r2, [r3, #8]
 800a59e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a5a2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800a5a4:	681a      	ldr	r2, [r3, #0]
 800a5a6:	f042 0201 	orr.w	r2, r2, #1
 800a5aa:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800a5ac:	f7ff fe4a 	bl	800a244 <UART_CheckIdleState>
}
 800a5b0:	b006      	add	sp, #24
 800a5b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = (uint32_t) CSI_VALUE;
 800a5b6:	483b      	ldr	r0, [pc, #236]	; (800a6a4 <HAL_UART_Init+0x398>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a5b8:	4b3b      	ldr	r3, [pc, #236]	; (800a6a8 <HAL_UART_Init+0x39c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a5ba:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a5bc:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a5c0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a5c4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a5c8:	428b      	cmp	r3, r1
 800a5ca:	f4ff aef7 	bcc.w	800a3bc <HAL_UART_Init+0xb0>
 800a5ce:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800a5d2:	f63f aef3 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5d6:	f04f 0800 	mov.w	r8, #0
 800a5da:	2300      	movs	r3, #0
 800a5dc:	4641      	mov	r1, r8
 800a5de:	f7f5 fed7 	bl	8000390 <__aeabi_uldivmod>
 800a5e2:	462a      	mov	r2, r5
 800a5e4:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 800a5e8:	4643      	mov	r3, r8
 800a5ea:	020f      	lsls	r7, r1, #8
 800a5ec:	0206      	lsls	r6, r0, #8
 800a5ee:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 800a5f2:	eb16 000c 	adds.w	r0, r6, ip
 800a5f6:	f147 0100 	adc.w	r1, r7, #0
 800a5fa:	f7f5 fec9 	bl	8000390 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a5fe:	4b2b      	ldr	r3, [pc, #172]	; (800a6ac <HAL_UART_Init+0x3a0>)
 800a600:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800a604:	429a      	cmp	r2, r3
 800a606:	f63f aed9 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
          huart->Instance->BRR = usartdiv;
 800a60a:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a60c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 800a610:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 800a612:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a614:	e9c4 881c 	strd	r8, r8, [r4, #112]	; 0x70
 800a618:	e7b7      	b.n	800a58a <HAL_UART_Init+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a61a:	4b1e      	ldr	r3, [pc, #120]	; (800a694 <HAL_UART_Init+0x388>)
 800a61c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a61e:	f003 0307 	and.w	r3, r3, #7
 800a622:	2b05      	cmp	r3, #5
 800a624:	f63f aeca 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a628:	4a21      	ldr	r2, [pc, #132]	; (800a6b0 <HAL_UART_Init+0x3a4>)
 800a62a:	5cd3      	ldrb	r3, [r2, r3]
 800a62c:	e742      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
    UART_AdvFeatureConfig(huart);
 800a62e:	4620      	mov	r0, r4
 800a630:	f7ff fdb0 	bl	800a194 <UART_AdvFeatureConfig>
 800a634:	e7ac      	b.n	800a590 <HAL_UART_Init+0x284>
    switch (clocksource)
 800a636:	2b40      	cmp	r3, #64	; 0x40
 800a638:	f47f aec0 	bne.w	800a3bc <HAL_UART_Init+0xb0>
 800a63c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a640:	e789      	b.n	800a556 <HAL_UART_Init+0x24a>
    return HAL_ERROR;
 800a642:	2001      	movs	r0, #1
}
 800a644:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a646:	4b13      	ldr	r3, [pc, #76]	; (800a694 <HAL_UART_Init+0x388>)
 800a648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a64a:	f003 0307 	and.w	r3, r3, #7
 800a64e:	2b05      	cmp	r3, #5
 800a650:	f63f aeb4 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a654:	4a17      	ldr	r2, [pc, #92]	; (800a6b4 <HAL_UART_Init+0x3a8>)
 800a656:	5cd3      	ldrb	r3, [r2, r3]
 800a658:	e72c      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
    switch (clocksource)
 800a65a:	2b40      	cmp	r3, #64	; 0x40
 800a65c:	f47f aeae 	bne.w	800a3bc <HAL_UART_Init+0xb0>
 800a660:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a664:	e7a8      	b.n	800a5b8 <HAL_UART_Init+0x2ac>
 800a666:	bf00      	nop
 800a668:	cfff69f3 	.word	0xcfff69f3
 800a66c:	58000c00 	.word	0x58000c00
 800a670:	11fff4ff 	.word	0x11fff4ff
 800a674:	40011000 	.word	0x40011000
 800a678:	40004400 	.word	0x40004400
 800a67c:	40004800 	.word	0x40004800
 800a680:	40004c00 	.word	0x40004c00
 800a684:	40005000 	.word	0x40005000
 800a688:	40011400 	.word	0x40011400
 800a68c:	40007800 	.word	0x40007800
 800a690:	40007c00 	.word	0x40007c00
 800a694:	58024400 	.word	0x58024400
 800a698:	08017b90 	.word	0x08017b90
 800a69c:	08017bc4 	.word	0x08017bc4
 800a6a0:	08017bbc 	.word	0x08017bbc
 800a6a4:	003d0900 	.word	0x003d0900
 800a6a8:	08017bcc 	.word	0x08017bcc
 800a6ac:	000ffcff 	.word	0x000ffcff
 800a6b0:	08017bbc 	.word	0x08017bbc
 800a6b4:	08017bbc 	.word	0x08017bbc
    switch (clocksource)
 800a6b8:	2b20      	cmp	r3, #32
 800a6ba:	d86a      	bhi.n	800a792 <HAL_UART_Init+0x486>
 800a6bc:	2b20      	cmp	r3, #32
 800a6be:	f63f ae7d 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a6c2:	a201      	add	r2, pc, #4	; (adr r2, 800a6c8 <HAL_UART_Init+0x3bc>)
 800a6c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6c8:	0800a831 	.word	0x0800a831
 800a6cc:	0800a825 	.word	0x0800a825
 800a6d0:	0800a3bd 	.word	0x0800a3bd
 800a6d4:	0800a3bd 	.word	0x0800a3bd
 800a6d8:	0800a855 	.word	0x0800a855
 800a6dc:	0800a3bd 	.word	0x0800a3bd
 800a6e0:	0800a3bd 	.word	0x0800a3bd
 800a6e4:	0800a3bd 	.word	0x0800a3bd
 800a6e8:	0800a84b 	.word	0x0800a84b
 800a6ec:	0800a3bd 	.word	0x0800a3bd
 800a6f0:	0800a3bd 	.word	0x0800a3bd
 800a6f4:	0800a3bd 	.word	0x0800a3bd
 800a6f8:	0800a3bd 	.word	0x0800a3bd
 800a6fc:	0800a3bd 	.word	0x0800a3bd
 800a700:	0800a3bd 	.word	0x0800a3bd
 800a704:	0800a3bd 	.word	0x0800a3bd
 800a708:	0800a837 	.word	0x0800a837
 800a70c:	0800a3bd 	.word	0x0800a3bd
 800a710:	0800a3bd 	.word	0x0800a3bd
 800a714:	0800a3bd 	.word	0x0800a3bd
 800a718:	0800a3bd 	.word	0x0800a3bd
 800a71c:	0800a3bd 	.word	0x0800a3bd
 800a720:	0800a3bd 	.word	0x0800a3bd
 800a724:	0800a3bd 	.word	0x0800a3bd
 800a728:	0800a3bd 	.word	0x0800a3bd
 800a72c:	0800a3bd 	.word	0x0800a3bd
 800a730:	0800a3bd 	.word	0x0800a3bd
 800a734:	0800a3bd 	.word	0x0800a3bd
 800a738:	0800a3bd 	.word	0x0800a3bd
 800a73c:	0800a3bd 	.word	0x0800a3bd
 800a740:	0800a3bd 	.word	0x0800a3bd
 800a744:	0800a3bd 	.word	0x0800a3bd
 800a748:	0800a74d 	.word	0x0800a74d
        pclk = (uint32_t) CSI_VALUE;
 800a74c:	4857      	ldr	r0, [pc, #348]	; (800a8ac <HAL_UART_Init+0x5a0>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a74e:	4b58      	ldr	r3, [pc, #352]	; (800a8b0 <HAL_UART_Init+0x5a4>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a750:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a754:	6862      	ldr	r2, [r4, #4]
 800a756:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 800a75a:	0853      	lsrs	r3, r2, #1
 800a75c:	fbb0 f0f5 	udiv	r0, r0, r5
 800a760:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800a764:	fbb0 f0f2 	udiv	r0, r0, r2
 800a768:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a76a:	f1a2 0310 	sub.w	r3, r2, #16
 800a76e:	428b      	cmp	r3, r1
 800a770:	f63f ae24 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a774:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a778:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800a77c:	6825      	ldr	r5, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a77e:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a782:	b29b      	uxth	r3, r3
  huart->RxISR = NULL;
 800a784:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 800a786:	4313      	orrs	r3, r2
 800a788:	60eb      	str	r3, [r5, #12]
  huart->NbRxDataToProcess = 1;
 800a78a:	66a0      	str	r0, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a78c:	e9c4 111c 	strd	r1, r1, [r4, #112]	; 0x70
  return ret;
 800a790:	e6fb      	b.n	800a58a <HAL_UART_Init+0x27e>
    switch (clocksource)
 800a792:	2b40      	cmp	r3, #64	; 0x40
 800a794:	d0db      	beq.n	800a74e <HAL_UART_Init+0x442>
 800a796:	e611      	b.n	800a3bc <HAL_UART_Init+0xb0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a798:	4b46      	ldr	r3, [pc, #280]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a79a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a79c:	f003 0307 	and.w	r3, r3, #7
 800a7a0:	2b05      	cmp	r3, #5
 800a7a2:	f63f ae0b 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a7a6:	4a44      	ldr	r2, [pc, #272]	; (800a8b8 <HAL_UART_Init+0x5ac>)
 800a7a8:	5cd3      	ldrb	r3, [r2, r3]
 800a7aa:	e683      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7ac:	4b41      	ldr	r3, [pc, #260]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a7ae:	681a      	ldr	r2, [r3, #0]
 800a7b0:	0692      	lsls	r2, r2, #26
 800a7b2:	d574      	bpl.n	800a89e <HAL_UART_Init+0x592>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	4841      	ldr	r0, [pc, #260]	; (800a8bc <HAL_UART_Init+0x5b0>)
 800a7b8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a7bc:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a7be:	e6ca      	b.n	800a556 <HAL_UART_Init+0x24a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7c0:	a803      	add	r0, sp, #12
 800a7c2:	f7fe fd3d 	bl	8009240 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a7c6:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	d152      	bne.n	800a872 <HAL_UART_Init+0x566>
  huart->NbRxDataToProcess = 1;
 800a7cc:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800a7d0:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800a7d2:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a7d4:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  return ret;
 800a7d8:	e6d7      	b.n	800a58a <HAL_UART_Init+0x27e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7da:	4668      	mov	r0, sp
 800a7dc:	f7fe fc84 	bl	80090e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a7e0:	9801      	ldr	r0, [sp, #4]
        break;
 800a7e2:	e7f1      	b.n	800a7c8 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7e4:	f7fd fdd8 	bl	8008398 <HAL_RCC_GetPCLK2Freq>
        break;
 800a7e8:	e7ee      	b.n	800a7c8 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7ea:	f7fd fd8d 	bl	8008308 <HAL_RCC_GetPCLK1Freq>
        break;
 800a7ee:	e7eb      	b.n	800a7c8 <HAL_UART_Init+0x4bc>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a7f0:	4b30      	ldr	r3, [pc, #192]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	0690      	lsls	r0, r2, #26
 800a7f6:	d554      	bpl.n	800a8a2 <HAL_UART_Init+0x596>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4830      	ldr	r0, [pc, #192]	; (800a8bc <HAL_UART_Init+0x5b0>)
 800a7fc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a800:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a802:	e6d9      	b.n	800a5b8 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a804:	a803      	add	r0, sp, #12
 800a806:	f7fe fd1b 	bl	8009240 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a80a:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800a80c:	2800      	cmp	r0, #0
 800a80e:	d0dd      	beq.n	800a7cc <HAL_UART_Init+0x4c0>
 800a810:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a812:	e6d1      	b.n	800a5b8 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a814:	4668      	mov	r0, sp
 800a816:	f7fe fc67 	bl	80090e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a81a:	9801      	ldr	r0, [sp, #4]
        break;
 800a81c:	e7f6      	b.n	800a80c <HAL_UART_Init+0x500>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a81e:	f7fe fc51 	bl	80090c4 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800a822:	e7f3      	b.n	800a80c <HAL_UART_Init+0x500>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a824:	f7fd fdb8 	bl	8008398 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800a828:	2800      	cmp	r0, #0
 800a82a:	d0cf      	beq.n	800a7cc <HAL_UART_Init+0x4c0>
 800a82c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a82e:	e78e      	b.n	800a74e <HAL_UART_Init+0x442>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a830:	f7fd fd6a 	bl	8008308 <HAL_RCC_GetPCLK1Freq>
        break;
 800a834:	e7f8      	b.n	800a828 <HAL_UART_Init+0x51c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a836:	4b1f      	ldr	r3, [pc, #124]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	0691      	lsls	r1, r2, #26
 800a83c:	d533      	bpl.n	800a8a6 <HAL_UART_Init+0x59a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	481e      	ldr	r0, [pc, #120]	; (800a8bc <HAL_UART_Init+0x5b0>)
 800a842:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a846:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a848:	e781      	b.n	800a74e <HAL_UART_Init+0x442>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a84a:	a803      	add	r0, sp, #12
 800a84c:	f7fe fcf8 	bl	8009240 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a850:	9804      	ldr	r0, [sp, #16]
        break;
 800a852:	e7e9      	b.n	800a828 <HAL_UART_Init+0x51c>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a854:	4668      	mov	r0, sp
 800a856:	f7fe fc47 	bl	80090e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a85a:	9801      	ldr	r0, [sp, #4]
        break;
 800a85c:	e7e4      	b.n	800a828 <HAL_UART_Init+0x51c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a85e:	4b15      	ldr	r3, [pc, #84]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a862:	f003 0307 	and.w	r3, r3, #7
 800a866:	2b05      	cmp	r3, #5
 800a868:	f63f ada8 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a86c:	4a14      	ldr	r2, [pc, #80]	; (800a8c0 <HAL_UART_Init+0x5b4>)
 800a86e:	5cd3      	ldrb	r3, [r2, r3]
 800a870:	e620      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
 800a872:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a874:	e66f      	b.n	800a556 <HAL_UART_Init+0x24a>
 800a876:	4b0f      	ldr	r3, [pc, #60]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a87a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a87e:	2b28      	cmp	r3, #40	; 0x28
 800a880:	f63f ad9c 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a884:	4a0f      	ldr	r2, [pc, #60]	; (800a8c4 <HAL_UART_Init+0x5b8>)
 800a886:	5cd3      	ldrb	r3, [r2, r3]
 800a888:	e614      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
 800a88a:	4b0a      	ldr	r3, [pc, #40]	; (800a8b4 <HAL_UART_Init+0x5a8>)
 800a88c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a88e:	f003 0307 	and.w	r3, r3, #7
 800a892:	2b05      	cmp	r3, #5
 800a894:	f63f ad92 	bhi.w	800a3bc <HAL_UART_Init+0xb0>
 800a898:	4a0b      	ldr	r2, [pc, #44]	; (800a8c8 <HAL_UART_Init+0x5bc>)
 800a89a:	5cd3      	ldrb	r3, [r2, r3]
 800a89c:	e60a      	b.n	800a4b4 <HAL_UART_Init+0x1a8>
          pclk = (uint32_t) HSI_VALUE;
 800a89e:	4807      	ldr	r0, [pc, #28]	; (800a8bc <HAL_UART_Init+0x5b0>)
 800a8a0:	e659      	b.n	800a556 <HAL_UART_Init+0x24a>
          pclk = (uint32_t) HSI_VALUE;
 800a8a2:	4806      	ldr	r0, [pc, #24]	; (800a8bc <HAL_UART_Init+0x5b0>)
 800a8a4:	e688      	b.n	800a5b8 <HAL_UART_Init+0x2ac>
          pclk = (uint32_t) HSI_VALUE;
 800a8a6:	4805      	ldr	r0, [pc, #20]	; (800a8bc <HAL_UART_Init+0x5b0>)
 800a8a8:	e751      	b.n	800a74e <HAL_UART_Init+0x442>
 800a8aa:	bf00      	nop
 800a8ac:	003d0900 	.word	0x003d0900
 800a8b0:	08017bcc 	.word	0x08017bcc
 800a8b4:	58024400 	.word	0x58024400
 800a8b8:	08017bbc 	.word	0x08017bbc
 800a8bc:	03d09000 	.word	0x03d09000
 800a8c0:	08017bbc 	.word	0x08017bbc
 800a8c4:	08017b90 	.word	0x08017b90
 800a8c8:	08017bbc 	.word	0x08017bbc

0800a8cc <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a8cc:	4770      	bx	lr
 800a8ce:	bf00      	nop

0800a8d0 <HAL_UARTEx_RxFifoFullCallback>:
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop

0800a8d4 <HAL_UARTEx_TxFifoEmptyCallback>:
 800a8d4:	4770      	bx	lr
 800a8d6:	bf00      	nop

0800a8d8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8d8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a8dc:	2a01      	cmp	r2, #1
 800a8de:	d017      	beq.n	800a910 <HAL_UARTEx_DisableFifoMode+0x38>
 800a8e0:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800a8e2:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a8e4:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8e6:	681a      	ldr	r2, [r3, #0]
{
 800a8e8:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800a8ea:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800a8ee:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8f0:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800a8f2:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 800a8f4:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a8f6:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800a8fa:	f025 0501 	bic.w	r5, r5, #1
 800a8fe:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a900:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a902:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800a904:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800a908:	f8c3 6084 	str.w	r6, [r3, #132]	; 0x84
}
 800a90c:	bc70      	pop	{r4, r5, r6}
 800a90e:	4770      	bx	lr
  __HAL_LOCK(huart);
 800a910:	2002      	movs	r0, #2
}
 800a912:	4770      	bx	lr

0800a914 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a914:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a918:	2a01      	cmp	r2, #1
 800a91a:	d033      	beq.n	800a984 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 800a91c:	4603      	mov	r3, r0
 800a91e:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a920:	681a      	ldr	r2, [r3, #0]
{
 800a922:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800a924:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a928:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a92a:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a92c:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800a92e:	f020 0001 	bic.w	r0, r0, #1
 800a932:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a934:	6890      	ldr	r0, [r2, #8]
 800a936:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800a93a:	4301      	orrs	r1, r0
 800a93c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a93e:	b1f5      	cbz	r5, 800a97e <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a940:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a942:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a944:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a948:	480f      	ldr	r0, [pc, #60]	; (800a988 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a94a:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800a94c:	4f0f      	ldr	r7, [pc, #60]	; (800a98c <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a94e:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a950:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a952:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800a954:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a956:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800a958:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a95a:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a95e:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800a962:	2520      	movs	r5, #32
 800a964:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800a968:	2100      	movs	r1, #0
 800a96a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a96e:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800a970:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800a972:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a976:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800a97a:	bcf0      	pop	{r4, r5, r6, r7}
 800a97c:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800a97e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800a980:	4608      	mov	r0, r1
 800a982:	e7ee      	b.n	800a962 <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800a984:	2002      	movs	r0, #2
}
 800a986:	4770      	bx	lr
 800a988:	08017bec 	.word	0x08017bec
 800a98c:	08017be4 	.word	0x08017be4

0800a990 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800a990:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a994:	2a01      	cmp	r2, #1
 800a996:	d033      	beq.n	800aa00 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800a998:	4603      	mov	r3, r0
 800a99a:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a99c:	681a      	ldr	r2, [r3, #0]
{
 800a99e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800a9a0:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9a4:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800a9a6:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9a8:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800a9aa:	f020 0001 	bic.w	r0, r0, #1
 800a9ae:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9b0:	6890      	ldr	r0, [r2, #8]
 800a9b2:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800a9b6:	4301      	orrs	r1, r0
 800a9b8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a9ba:	b1f5      	cbz	r5, 800a9fa <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a9bc:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9be:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9c0:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9c4:	480f      	ldr	r0, [pc, #60]	; (800aa04 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a9c6:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9c8:	4f0f      	ldr	r7, [pc, #60]	; (800aa08 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9ca:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9cc:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9ce:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800a9d0:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9d2:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800a9d4:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a9d6:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a9da:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800a9de:	2520      	movs	r5, #32
 800a9e0:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9ea:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800a9ec:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800a9ee:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a9f2:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800a9f6:	bcf0      	pop	{r4, r5, r6, r7}
 800a9f8:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800a9fa:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800a9fc:	4608      	mov	r0, r1
 800a9fe:	e7ee      	b.n	800a9de <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800aa00:	2002      	movs	r0, #2
}
 800aa02:	4770      	bx	lr
 800aa04:	08017bec 	.word	0x08017bec
 800aa08:	08017be4 	.word	0x08017be4

0800aa0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa0c:	b084      	sub	sp, #16
 800aa0e:	b470      	push	{r4, r5, r6}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa10:	9e09      	ldr	r6, [sp, #36]	; 0x24
{
 800aa12:	ad04      	add	r5, sp, #16
 800aa14:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa16:	2e01      	cmp	r6, #1
{
 800aa18:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa1c:	d137      	bne.n	800aa8e <USB_CoreInit+0x82>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa1e:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aa20:	4b31      	ldr	r3, [pc, #196]	; (800aae8 <USB_CoreInit+0xdc>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa22:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800aa26:	9910      	ldr	r1, [sp, #64]	; 0x40
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa28:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800aa2a:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aa2c:	68c2      	ldr	r2, [r0, #12]
 800aa2e:	ea03 0302 	and.w	r3, r3, r2
 800aa32:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aa34:	68c3      	ldr	r3, [r0, #12]
 800aa36:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800aa3a:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800aa3c:	d04a      	beq.n	800aad4 <USB_CoreInit+0xc8>
{
 800aa3e:	4b2b      	ldr	r3, [pc, #172]	; (800aaec <USB_CoreInit+0xe0>)
 800aa40:	e001      	b.n	800aa46 <USB_CoreInit+0x3a>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800aa42:	3b01      	subs	r3, #1
 800aa44:	d04b      	beq.n	800aade <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa46:	6922      	ldr	r2, [r4, #16]
 800aa48:	2a00      	cmp	r2, #0
 800aa4a:	dafa      	bge.n	800aa42 <USB_CoreInit+0x36>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa4c:	6922      	ldr	r2, [r4, #16]
 800aa4e:	4b27      	ldr	r3, [pc, #156]	; (800aaec <USB_CoreInit+0xe0>)
 800aa50:	f042 0201 	orr.w	r2, r2, #1
 800aa54:	6122      	str	r2, [r4, #16]

  do
  {
    if (++count > 200000U)
 800aa56:	e001      	b.n	800aa5c <USB_CoreInit+0x50>
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	d040      	beq.n	800aade <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aa5c:	6920      	ldr	r0, [r4, #16]
 800aa5e:	f010 0001 	ands.w	r0, r0, #1
 800aa62:	d1f9      	bne.n	800aa58 <USB_CoreInit+0x4c>
  if (cfg.dma_enable == 1U)
 800aa64:	9b07      	ldr	r3, [sp, #28]
 800aa66:	2b01      	cmp	r3, #1
 800aa68:	d10e      	bne.n	800aa88 <USB_CoreInit+0x7c>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800aa6a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800aa6c:	4b20      	ldr	r3, [pc, #128]	; (800aaf0 <USB_CoreInit+0xe4>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800aa6e:	b292      	uxth	r2, r2
 800aa70:	65e2      	str	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800aa72:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800aa74:	4313      	orrs	r3, r2
 800aa76:	65e3      	str	r3, [r4, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800aa78:	68a3      	ldr	r3, [r4, #8]
 800aa7a:	f043 0306 	orr.w	r3, r3, #6
 800aa7e:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800aa80:	68a3      	ldr	r3, [r4, #8]
 800aa82:	f043 0320 	orr.w	r3, r3, #32
 800aa86:	60a3      	str	r3, [r4, #8]
}
 800aa88:	bc70      	pop	{r4, r5, r6}
 800aa8a:	b004      	add	sp, #16
 800aa8c:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800aa8e:	68c2      	ldr	r2, [r0, #12]
 800aa90:	4b16      	ldr	r3, [pc, #88]	; (800aaec <USB_CoreInit+0xe0>)
 800aa92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa96:	60c2      	str	r2, [r0, #12]
    if (++count > 200000U)
 800aa98:	e001      	b.n	800aa9e <USB_CoreInit+0x92>
 800aa9a:	3b01      	subs	r3, #1
 800aa9c:	d021      	beq.n	800aae2 <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa9e:	6922      	ldr	r2, [r4, #16]
 800aaa0:	2a00      	cmp	r2, #0
 800aaa2:	dafa      	bge.n	800aa9a <USB_CoreInit+0x8e>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aaa4:	6922      	ldr	r2, [r4, #16]
 800aaa6:	4b11      	ldr	r3, [pc, #68]	; (800aaec <USB_CoreInit+0xe0>)
 800aaa8:	f042 0201 	orr.w	r2, r2, #1
 800aaac:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800aaae:	e001      	b.n	800aab4 <USB_CoreInit+0xa8>
 800aab0:	3b01      	subs	r3, #1
 800aab2:	d016      	beq.n	800aae2 <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aab4:	6920      	ldr	r0, [r4, #16]
 800aab6:	f010 0001 	ands.w	r0, r0, #1
 800aaba:	d1f9      	bne.n	800aab0 <USB_CoreInit+0xa4>
    if (cfg.battery_charging_enable == 0U)
 800aabc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aabe:	b923      	cbnz	r3, 800aaca <USB_CoreInit+0xbe>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800aac0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aac6:	63a3      	str	r3, [r4, #56]	; 0x38
 800aac8:	e7cc      	b.n	800aa64 <USB_CoreInit+0x58>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aaca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aacc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aad0:	63a3      	str	r3, [r4, #56]	; 0x38
 800aad2:	e7c7      	b.n	800aa64 <USB_CoreInit+0x58>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aad4:	68c3      	ldr	r3, [r0, #12]
 800aad6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aada:	60c3      	str	r3, [r0, #12]
 800aadc:	e7af      	b.n	800aa3e <USB_CoreInit+0x32>
      return HAL_TIMEOUT;
 800aade:	2003      	movs	r0, #3
 800aae0:	e7c0      	b.n	800aa64 <USB_CoreInit+0x58>
 800aae2:	2003      	movs	r0, #3
 800aae4:	e7ea      	b.n	800aabc <USB_CoreInit+0xb0>
 800aae6:	bf00      	nop
 800aae8:	ffbdffbf 	.word	0xffbdffbf
 800aaec:	00030d40 	.word	0x00030d40
 800aaf0:	03ee0000 	.word	0x03ee0000

0800aaf4 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800aaf4:	2a02      	cmp	r2, #2
{
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800aafa:	d00c      	beq.n	800ab16 <USB_SetTurnaroundTime+0x22>
 800aafc:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ab00:	68d9      	ldr	r1, [r3, #12]
}
 800ab02:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ab04:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800ab08:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ab0a:	68da      	ldr	r2, [r3, #12]
 800ab0c:	4322      	orrs	r2, r4
}
 800ab0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800ab12:	60da      	str	r2, [r3, #12]
}
 800ab14:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ab16:	4a23      	ldr	r2, [pc, #140]	; (800aba4 <USB_SetTurnaroundTime+0xb0>)
 800ab18:	4823      	ldr	r0, [pc, #140]	; (800aba8 <USB_SetTurnaroundTime+0xb4>)
 800ab1a:	440a      	add	r2, r1
 800ab1c:	4282      	cmp	r2, r0
 800ab1e:	d92c      	bls.n	800ab7a <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ab20:	4a22      	ldr	r2, [pc, #136]	; (800abac <USB_SetTurnaroundTime+0xb8>)
 800ab22:	4823      	ldr	r0, [pc, #140]	; (800abb0 <USB_SetTurnaroundTime+0xbc>)
 800ab24:	440a      	add	r2, r1
 800ab26:	4282      	cmp	r2, r0
 800ab28:	d92a      	bls.n	800ab80 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ab2a:	4a22      	ldr	r2, [pc, #136]	; (800abb4 <USB_SetTurnaroundTime+0xc0>)
 800ab2c:	4822      	ldr	r0, [pc, #136]	; (800abb8 <USB_SetTurnaroundTime+0xc4>)
 800ab2e:	440a      	add	r2, r1
 800ab30:	4282      	cmp	r2, r0
 800ab32:	d928      	bls.n	800ab86 <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ab34:	4a21      	ldr	r2, [pc, #132]	; (800abbc <USB_SetTurnaroundTime+0xc8>)
 800ab36:	4822      	ldr	r0, [pc, #136]	; (800abc0 <USB_SetTurnaroundTime+0xcc>)
 800ab38:	440a      	add	r2, r1
 800ab3a:	4282      	cmp	r2, r0
 800ab3c:	d326      	bcc.n	800ab8c <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ab3e:	4a21      	ldr	r2, [pc, #132]	; (800abc4 <USB_SetTurnaroundTime+0xd0>)
 800ab40:	4821      	ldr	r0, [pc, #132]	; (800abc8 <USB_SetTurnaroundTime+0xd4>)
 800ab42:	440a      	add	r2, r1
 800ab44:	4282      	cmp	r2, r0
 800ab46:	d924      	bls.n	800ab92 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ab48:	4a20      	ldr	r2, [pc, #128]	; (800abcc <USB_SetTurnaroundTime+0xd8>)
 800ab4a:	4821      	ldr	r0, [pc, #132]	; (800abd0 <USB_SetTurnaroundTime+0xdc>)
 800ab4c:	440a      	add	r2, r1
 800ab4e:	4282      	cmp	r2, r0
 800ab50:	d322      	bcc.n	800ab98 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ab52:	4a20      	ldr	r2, [pc, #128]	; (800abd4 <USB_SetTurnaroundTime+0xe0>)
 800ab54:	4820      	ldr	r0, [pc, #128]	; (800abd8 <USB_SetTurnaroundTime+0xe4>)
 800ab56:	440a      	add	r2, r1
 800ab58:	4282      	cmp	r2, r0
 800ab5a:	d3cf      	bcc.n	800aafc <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ab5c:	4a1f      	ldr	r2, [pc, #124]	; (800abdc <USB_SetTurnaroundTime+0xe8>)
 800ab5e:	4820      	ldr	r0, [pc, #128]	; (800abe0 <USB_SetTurnaroundTime+0xec>)
 800ab60:	440a      	add	r2, r1
 800ab62:	4282      	cmp	r2, r0
 800ab64:	d31b      	bcc.n	800ab9e <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ab66:	4a1f      	ldr	r2, [pc, #124]	; (800abe4 <USB_SetTurnaroundTime+0xf0>)
 800ab68:	4c1f      	ldr	r4, [pc, #124]	; (800abe8 <USB_SetTurnaroundTime+0xf4>)
 800ab6a:	440a      	add	r2, r1
 800ab6c:	42a2      	cmp	r2, r4
 800ab6e:	bf34      	ite	cc
 800ab70:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 800ab74:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 800ab78:	e7c2      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab7a:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800ab7e:	e7bf      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab80:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800ab84:	e7bc      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab86:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800ab8a:	e7b9      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab8c:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800ab90:	e7b6      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab92:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800ab96:	e7b3      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab98:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800ab9c:	e7b0      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800ab9e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800aba2:	e7ad      	b.n	800ab00 <USB_SetTurnaroundTime+0xc>
 800aba4:	ff275340 	.word	0xff275340
 800aba8:	000c34ff 	.word	0x000c34ff
 800abac:	ff1b1e40 	.word	0xff1b1e40
 800abb0:	000f423f 	.word	0x000f423f
 800abb4:	ff0bdc00 	.word	0xff0bdc00
 800abb8:	00124f7f 	.word	0x00124f7f
 800abbc:	fef98c80 	.word	0xfef98c80
 800abc0:	0013d620 	.word	0x0013d620
 800abc4:	fee5b660 	.word	0xfee5b660
 800abc8:	0016e35f 	.word	0x0016e35f
 800abcc:	feced300 	.word	0xfeced300
 800abd0:	001b7740 	.word	0x001b7740
 800abd4:	feb35bc0 	.word	0xfeb35bc0
 800abd8:	002191c0 	.word	0x002191c0
 800abdc:	fe91ca00 	.word	0xfe91ca00
 800abe0:	00387520 	.word	0x00387520
 800abe4:	fe5954e0 	.word	0xfe5954e0
 800abe8:	00419ce0 	.word	0x00419ce0

0800abec <USB_EnableGlobalInt>:
{
 800abec:	4603      	mov	r3, r0
}
 800abee:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800abf0:	689a      	ldr	r2, [r3, #8]
 800abf2:	f042 0201 	orr.w	r2, r2, #1
 800abf6:	609a      	str	r2, [r3, #8]
}
 800abf8:	4770      	bx	lr
 800abfa:	bf00      	nop

0800abfc <USB_DisableGlobalInt>:
{
 800abfc:	4603      	mov	r3, r0
}
 800abfe:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ac00:	689a      	ldr	r2, [r3, #8]
 800ac02:	f022 0201 	bic.w	r2, r2, #1
 800ac06:	609a      	str	r2, [r3, #8]
}
 800ac08:	4770      	bx	lr
 800ac0a:	bf00      	nop

0800ac0c <USB_SetCurrentMode>:
{
 800ac0c:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac0e:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800ac10:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac12:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ac16:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800ac18:	d00b      	beq.n	800ac32 <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800ac1a:	b941      	cbnz	r1, 800ac2e <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ac1c:	68c3      	ldr	r3, [r0, #12]
 800ac1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac22:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800ac24:	2032      	movs	r0, #50	; 0x32
 800ac26:	f7f8 ff99 	bl	8003b5c <HAL_Delay>
  return HAL_OK;
 800ac2a:	2000      	movs	r0, #0
}
 800ac2c:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800ac2e:	2001      	movs	r0, #1
}
 800ac30:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ac32:	68c3      	ldr	r3, [r0, #12]
 800ac34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ac38:	60c3      	str	r3, [r0, #12]
 800ac3a:	e7f3      	b.n	800ac24 <USB_SetCurrentMode+0x18>

0800ac3c <USB_DevInit>:
{
 800ac3c:	b084      	sub	sp, #16
 800ac3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac42:	9d12      	ldr	r5, [sp, #72]	; 0x48
    USBx->DIEPTXF[i] = 0U;
 800ac44:	2600      	movs	r6, #0
{
 800ac46:	af08      	add	r7, sp, #32
 800ac48:	4604      	mov	r4, r0
    USBx->DIEPTXF[i] = 0U;
 800ac4a:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 800ac4e:	f8c0 6108 	str.w	r6, [r0, #264]	; 0x108
 800ac52:	f8c0 610c 	str.w	r6, [r0, #268]	; 0x10c
 800ac56:	f8c0 6110 	str.w	r6, [r0, #272]	; 0x110
 800ac5a:	f8c0 6114 	str.w	r6, [r0, #276]	; 0x114
 800ac5e:	f8c0 6118 	str.w	r6, [r0, #280]	; 0x118
 800ac62:	f8c0 611c 	str.w	r6, [r0, #284]	; 0x11c
 800ac66:	f8c0 6120 	str.w	r6, [r0, #288]	; 0x120
 800ac6a:	f8c0 6124 	str.w	r6, [r0, #292]	; 0x124
 800ac6e:	f8c0 6128 	str.w	r6, [r0, #296]	; 0x128
 800ac72:	f8c0 612c 	str.w	r6, [r0, #300]	; 0x12c
 800ac76:	f8c0 6130 	str.w	r6, [r0, #304]	; 0x130
 800ac7a:	f8c0 6134 	str.w	r6, [r0, #308]	; 0x134
 800ac7e:	f8c0 6138 	str.w	r6, [r0, #312]	; 0x138
 800ac82:	f8c0 613c 	str.w	r6, [r0, #316]	; 0x13c
{
 800ac86:	e887 000e 	stmia.w	r7, {r1, r2, r3}
  if (cfg.vbus_sensing_enable == 0U)
 800ac8a:	2d00      	cmp	r5, #0
 800ac8c:	f040 809a 	bne.w	800adc4 <USB_DevInit+0x188>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac90:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800ac94:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800ac98:	f043 0302 	orr.w	r3, r3, #2
 800ac9c:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ac9e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800aca0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800aca4:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800aca6:	6803      	ldr	r3, [r0, #0]
 800aca8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acac:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800acae:	6803      	ldr	r3, [r0, #0]
 800acb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acb4:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800acb6:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  USBx_PCGCCTL = 0U;
 800acba:	f8c4 2e00 	str.w	r2, [r4, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acbe:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800acc0:	6832      	ldr	r2, [r6, #0]
 800acc2:	6032      	str	r2, [r6, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800acc4:	f000 8085 	beq.w	800add2 <USB_DevInit+0x196>
  USBx_DEVICE->DCFG |= speed;
 800acc8:	6833      	ldr	r3, [r6, #0]
 800acca:	f043 0303 	orr.w	r3, r3, #3
 800acce:	6033      	str	r3, [r6, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800acd0:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800acd4:	4b46      	ldr	r3, [pc, #280]	; (800adf0 <USB_DevInit+0x1b4>)
 800acd6:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800acd8:	e002      	b.n	800ace0 <USB_DevInit+0xa4>
 800acda:	3b01      	subs	r3, #1
 800acdc:	f000 8083 	beq.w	800ade6 <USB_DevInit+0x1aa>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ace0:	6920      	ldr	r0, [r4, #16]
 800ace2:	f010 0020 	ands.w	r0, r0, #32
 800ace6:	d1f8      	bne.n	800acda <USB_DevInit+0x9e>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ace8:	2210      	movs	r2, #16
 800acea:	4b41      	ldr	r3, [pc, #260]	; (800adf0 <USB_DevInit+0x1b4>)
 800acec:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800acee:	e001      	b.n	800acf4 <USB_DevInit+0xb8>
 800acf0:	3b01      	subs	r3, #1
 800acf2:	d07a      	beq.n	800adea <USB_DevInit+0x1ae>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800acf4:	6922      	ldr	r2, [r4, #16]
 800acf6:	06d2      	lsls	r2, r2, #27
 800acf8:	d4fa      	bmi.n	800acf0 <USB_DevInit+0xb4>
  USBx_DEVICE->DIEPMSK = 0U;
 800acfa:	2200      	movs	r2, #0
 800acfc:	6132      	str	r2, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800acfe:	6172      	str	r2, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ad00:	61f2      	str	r2, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad02:	b1e9      	cbz	r1, 800ad40 <USB_DevInit+0x104>
 800ad04:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ad08:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ad0c:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad10:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad12:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800ad16:	e009      	b.n	800ad2c <USB_DevInit+0xf0>
      USBx_INEP(i)->DIEPCTL = 0U;
 800ad18:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad1c:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ad1e:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad22:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad26:	3320      	adds	r3, #32
 800ad28:	428a      	cmp	r2, r1
 800ad2a:	d02c      	beq.n	800ad86 <USB_DevInit+0x14a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ad2c:	681f      	ldr	r7, [r3, #0]
 800ad2e:	2f00      	cmp	r7, #0
 800ad30:	daf2      	bge.n	800ad18 <USB_DevInit+0xdc>
      if (i == 0U)
 800ad32:	b112      	cbz	r2, 800ad3a <USB_DevInit+0xfe>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ad34:	f8c3 8000 	str.w	r8, [r3]
 800ad38:	e7f0      	b.n	800ad1c <USB_DevInit+0xe0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ad3a:	f8c3 9000 	str.w	r9, [r3]
 800ad3e:	e7ed      	b.n	800ad1c <USB_DevInit+0xe0>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ad40:	6933      	ldr	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800ad42:	2700      	movs	r7, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ad44:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800ad48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ad4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad4e:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800ad50:	61a7      	str	r7, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ad52:	6161      	str	r1, [r4, #20]
  if (cfg.dma_enable == 0U)
 800ad54:	b91a      	cbnz	r2, 800ad5e <USB_DevInit+0x122>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ad56:	69a3      	ldr	r3, [r4, #24]
 800ad58:	f043 0310 	orr.w	r3, r3, #16
 800ad5c:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ad5e:	69a1      	ldr	r1, [r4, #24]
 800ad60:	4b24      	ldr	r3, [pc, #144]	; (800adf4 <USB_DevInit+0x1b8>)
  if (cfg.Sof_enable != 0U)
 800ad62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ad64:	430b      	orrs	r3, r1
 800ad66:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800ad68:	b11a      	cbz	r2, 800ad72 <USB_DevInit+0x136>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ad6a:	69a3      	ldr	r3, [r4, #24]
 800ad6c:	f043 0308 	orr.w	r3, r3, #8
 800ad70:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800ad72:	2d01      	cmp	r5, #1
 800ad74:	d103      	bne.n	800ad7e <USB_DevInit+0x142>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ad76:	69a2      	ldr	r2, [r4, #24]
 800ad78:	4b1f      	ldr	r3, [pc, #124]	; (800adf8 <USB_DevInit+0x1bc>)
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	61a3      	str	r3, [r4, #24]
}
 800ad7e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ad82:	b004      	add	sp, #16
 800ad84:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad86:	2200      	movs	r2, #0
 800ad88:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ad8c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ad90:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ad94:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ad96:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800ad9a:	e009      	b.n	800adb0 <USB_DevInit+0x174>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ad9c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ada0:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ada2:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ada6:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800adaa:	3320      	adds	r3, #32
 800adac:	428a      	cmp	r2, r1
 800adae:	d0c7      	beq.n	800ad40 <USB_DevInit+0x104>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800adb0:	681f      	ldr	r7, [r3, #0]
 800adb2:	2f00      	cmp	r7, #0
 800adb4:	daf2      	bge.n	800ad9c <USB_DevInit+0x160>
      if (i == 0U)
 800adb6:	b112      	cbz	r2, 800adbe <USB_DevInit+0x182>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800adb8:	f8c3 8000 	str.w	r8, [r3]
 800adbc:	e7f0      	b.n	800ada0 <USB_DevInit+0x164>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800adbe:	f8c3 9000 	str.w	r9, [r3]
 800adc2:	e7ed      	b.n	800ada0 <USB_DevInit+0x164>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800adc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800adc6:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800adca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800adce:	6383      	str	r3, [r0, #56]	; 0x38
 800add0:	e771      	b.n	800acb6 <USB_DevInit+0x7a>
    if (cfg.speed == USBD_HS_SPEED)
 800add2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800add4:	b913      	cbnz	r3, 800addc <USB_DevInit+0x1a0>
  USBx_DEVICE->DCFG |= speed;
 800add6:	6833      	ldr	r3, [r6, #0]
 800add8:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800adda:	e779      	b.n	800acd0 <USB_DevInit+0x94>
  USBx_DEVICE->DCFG |= speed;
 800addc:	6833      	ldr	r3, [r6, #0]
 800adde:	f043 0301 	orr.w	r3, r3, #1
 800ade2:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800ade4:	e774      	b.n	800acd0 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 800ade6:	2001      	movs	r0, #1
 800ade8:	e77e      	b.n	800ace8 <USB_DevInit+0xac>
    ret = HAL_ERROR;
 800adea:	2001      	movs	r0, #1
 800adec:	e785      	b.n	800acfa <USB_DevInit+0xbe>
 800adee:	bf00      	nop
 800adf0:	00030d40 	.word	0x00030d40
 800adf4:	803c3800 	.word	0x803c3800
 800adf8:	40000004 	.word	0x40000004

0800adfc <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800adfc:	0189      	lsls	r1, r1, #6
 800adfe:	4a07      	ldr	r2, [pc, #28]	; (800ae1c <USB_FlushTxFifo+0x20>)
 800ae00:	f041 0120 	orr.w	r1, r1, #32
 800ae04:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800ae06:	e001      	b.n	800ae0c <USB_FlushTxFifo+0x10>
 800ae08:	3a01      	subs	r2, #1
 800ae0a:	d005      	beq.n	800ae18 <USB_FlushTxFifo+0x1c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ae0c:	6903      	ldr	r3, [r0, #16]
 800ae0e:	f013 0320 	ands.w	r3, r3, #32
 800ae12:	d1f9      	bne.n	800ae08 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800ae14:	4618      	mov	r0, r3
 800ae16:	4770      	bx	lr
      return HAL_TIMEOUT;
 800ae18:	2003      	movs	r0, #3
}
 800ae1a:	4770      	bx	lr
 800ae1c:	00030d40 	.word	0x00030d40

0800ae20 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ae20:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ae24:	f013 0006 	ands.w	r0, r3, #6
 800ae28:	d004      	beq.n	800ae34 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ae2a:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800ae2e:	bf14      	ite	ne
 800ae30:	2002      	movne	r0, #2
 800ae32:	200f      	moveq	r0, #15
}
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop

0800ae38 <USB_ActivateEndpoint>:
{
 800ae38:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 800ae3a:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800ae3c:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800ae3e:	2b01      	cmp	r3, #1
 800ae40:	d01f      	beq.n	800ae82 <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ae42:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800ae46:	f002 050f 	and.w	r5, r2, #15
 800ae4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ae4e:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800ae52:	69e2      	ldr	r2, [r4, #28]
 800ae54:	40ab      	lsls	r3, r5
 800ae56:	4313      	orrs	r3, r2
 800ae58:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800ae5a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ae5e:	041b      	lsls	r3, r3, #16
 800ae60:	d40c      	bmi.n	800ae7c <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ae62:	688b      	ldr	r3, [r1, #8]
 800ae64:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800ae68:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800ae6c:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800ae6e:	4a15      	ldr	r2, [pc, #84]	; (800aec4 <USB_ActivateEndpoint+0x8c>)
 800ae70:	4323      	orrs	r3, r4
 800ae72:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800ae76:	431a      	orrs	r2, r3
 800ae78:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 800ae7c:	2000      	movs	r0, #0
 800ae7e:	bc70      	pop	{r4, r5, r6}
 800ae80:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ae82:	f002 040f 	and.w	r4, r2, #15
 800ae86:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 800ae8a:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ae8e:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800ae92:	40a3      	lsls	r3, r4
 800ae94:	4333      	orrs	r3, r6
 800ae96:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800ae98:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ae9c:	041c      	lsls	r4, r3, #16
 800ae9e:	d4ed      	bmi.n	800ae7c <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aea0:	688b      	ldr	r3, [r1, #8]
 800aea2:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800aea6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aeaa:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aeac:	4905      	ldr	r1, [pc, #20]	; (800aec4 <USB_ActivateEndpoint+0x8c>)
 800aeae:	432b      	orrs	r3, r5
 800aeb0:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800aeb4:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800aeb8:	4311      	orrs	r1, r2
}
 800aeba:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800aebc:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800aec0:	2000      	movs	r0, #0
 800aec2:	4770      	bx	lr
 800aec4:	10008000 	.word	0x10008000

0800aec8 <USB_DeactivateEndpoint>:
{
 800aec8:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800aeca:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800aecc:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800aece:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aed0:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800aed4:	d02b      	beq.n	800af2e <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aed6:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800aeda:	2a00      	cmp	r2, #0
 800aedc:	db1a      	blt.n	800af14 <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aede:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800aee2:	f003 030f 	and.w	r3, r3, #15
 800aee6:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800aeea:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800aeee:	4925      	ldr	r1, [pc, #148]	; (800af84 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aef0:	ea24 0403 	bic.w	r4, r4, r3
 800aef4:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aef8:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800aefc:	ea22 0303 	bic.w	r3, r2, r3
 800af00:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800af04:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800af06:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800af0a:	4019      	ands	r1, r3
 800af0c:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 800af10:	bc30      	pop	{r4, r5}
 800af12:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800af14:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800af18:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800af1c:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800af20:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800af24:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800af28:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 800af2c:	e7d7      	b.n	800aede <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800af2e:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800af32:	2a00      	cmp	r2, #0
 800af34:	da0b      	bge.n	800af4e <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800af36:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800af3a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800af3e:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800af42:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800af46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800af4a:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800af4e:	2201      	movs	r2, #1
 800af50:	f003 030f 	and.w	r3, r3, #15
 800af54:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800af58:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800af5c:	490a      	ldr	r1, [pc, #40]	; (800af88 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800af5e:	ea24 0403 	bic.w	r4, r4, r3
 800af62:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800af66:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800af6a:	ea22 0303 	bic.w	r3, r2, r3
 800af6e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800af72:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800af74:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800af78:	4019      	ands	r1, r3
 800af7a:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 800af7e:	bc30      	pop	{r4, r5}
 800af80:	4770      	bx	lr
 800af82:	bf00      	nop
 800af84:	eff37800 	.word	0xeff37800
 800af88:	ec337800 	.word	0xec337800

0800af8c <USB_EPStartXfer>:
{
 800af8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800af90:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800af92:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800af94:	2d01      	cmp	r5, #1
 800af96:	d054      	beq.n	800b042 <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af98:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800af9c:	4f82      	ldr	r7, [pc, #520]	; (800b1a8 <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 800af9e:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afa0:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 800afa4:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800afa8:	4e80      	ldr	r6, [pc, #512]	; (800b1ac <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800afaa:	ea0c 0707 	and.w	r7, ip, r7
 800afae:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800afb0:	691f      	ldr	r7, [r3, #16]
 800afb2:	403e      	ands	r6, r7
 800afb4:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 800afb6:	b395      	cbz	r5, 800b01e <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afb8:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 800afba:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afbc:	4f7c      	ldr	r7, [pc, #496]	; (800b1b0 <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afbe:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afc0:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800afc4:	f105 35ff 	add.w	r5, r5, #4294967295
 800afc8:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afcc:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afd0:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afd4:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afd8:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afdc:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afe0:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800afe2:	691d      	ldr	r5, [r3, #16]
 800afe4:	ea46 0605 	orr.w	r6, r6, r5
 800afe8:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 800afea:	d025      	beq.n	800b038 <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 800afec:	78cb      	ldrb	r3, [r1, #3]
 800afee:	2b01      	cmp	r3, #1
 800aff0:	d10c      	bne.n	800b00c <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aff2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800aff6:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800affa:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800affe:	bf0c      	ite	eq
 800b000:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b004:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800b008:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b00c:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800b010:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b014:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800b018:	2000      	movs	r0, #0
 800b01a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b01e:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800b020:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b022:	691e      	ldr	r6, [r3, #16]
 800b024:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800b028:	ea45 0506 	orr.w	r5, r5, r6
 800b02c:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b02e:	691d      	ldr	r5, [r3, #16]
 800b030:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800b034:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800b036:	d1d9      	bne.n	800afec <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 800b038:	68ca      	ldr	r2, [r1, #12]
 800b03a:	2a00      	cmp	r2, #0
 800b03c:	d0d6      	beq.n	800afec <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b03e:	615a      	str	r2, [r3, #20]
 800b040:	e7d4      	b.n	800afec <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 800b042:	694e      	ldr	r6, [r1, #20]
 800b044:	2e00      	cmp	r6, #0
 800b046:	d040      	beq.n	800b0ca <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b048:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b04c:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b050:	f8df a154 	ldr.w	sl, [pc, #340]	; 800b1a8 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b054:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b058:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b05c:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b060:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 800b064:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b068:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b06c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 800b1ac <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b070:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b074:	f8d3 a010 	ldr.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b078:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b07c:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b080:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800b1b0 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b084:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b088:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 800b08c:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800b090:	ea4c 0c08 	orr.w	ip, ip, r8
 800b094:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b098:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800b09c:	ea47 070c 	orr.w	r7, r7, ip
 800b0a0:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 800b0a2:	78cf      	ldrb	r7, [r1, #3]
 800b0a4:	2f01      	cmp	r7, #1
 800b0a6:	d04e      	beq.n	800b146 <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 800b0a8:	2a01      	cmp	r2, #1
 800b0aa:	d068      	beq.n	800b17e <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0ac:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b0b0:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b0b8:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0ba:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b0be:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800b0c2:	4325      	orrs	r5, r4
 800b0c4:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 800b0c8:	e7a6      	b.n	800b018 <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b0ca:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800b0ce:	4f37      	ldr	r7, [pc, #220]	; (800b1ac <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b0d0:	4d35      	ldr	r5, [pc, #212]	; (800b1a8 <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 800b0d2:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b0d4:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 800b0d8:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 800b0dc:	ea0e 0707 	and.w	r7, lr, r7
 800b0e0:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b0e2:	691f      	ldr	r7, [r3, #16]
 800b0e4:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800b0e8:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b0ea:	691f      	ldr	r7, [r3, #16]
 800b0ec:	ea05 0507 	and.w	r5, r5, r7
 800b0f0:	611d      	str	r5, [r3, #16]
 800b0f2:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 800b0f4:	d038      	beq.n	800b168 <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0f6:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b0fa:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b0fc:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800b100:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b104:	d188      	bne.n	800b018 <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b106:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800b10a:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b10e:	681d      	ldr	r5, [r3, #0]
 800b110:	bf0c      	ite	eq
 800b112:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b116:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800b11a:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	f47f af7b 	bne.w	800b018 <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 800b122:	b2b6      	uxth	r6, r6
 800b124:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 800b126:	08b6      	lsrs	r6, r6, #2
 800b128:	f43f af76 	beq.w	800b018 <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b12c:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b12e:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800b132:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 800b136:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800b13a:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800b13e:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b140:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800b142:	d1fa      	bne.n	800b13a <USB_EPStartXfer+0x1ae>
 800b144:	e768      	b.n	800b018 <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b146:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 800b148:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b14a:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800b14e:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b150:	691d      	ldr	r5, [r3, #16]
 800b152:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b156:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800b158:	d016      	beq.n	800b188 <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b15a:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 800b15e:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800b162:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800b166:	e7ce      	b.n	800b106 <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 800b168:	690a      	ldr	r2, [r1, #16]
 800b16a:	b95a      	cbnz	r2, 800b184 <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 800b16c:	2f01      	cmp	r7, #1
 800b16e:	d00e      	beq.n	800b18e <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b170:	681a      	ldr	r2, [r3, #0]
}
 800b172:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b174:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b178:	601a      	str	r2, [r3, #0]
}
 800b17a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800b17e:	690a      	ldr	r2, [r1, #16]
 800b180:	2a00      	cmp	r2, #0
 800b182:	d0f5      	beq.n	800b170 <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b184:	615a      	str	r2, [r3, #20]
 800b186:	e7f1      	b.n	800b16c <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 800b188:	690a      	ldr	r2, [r1, #16]
 800b18a:	2a00      	cmp	r2, #0
 800b18c:	d1fa      	bne.n	800b184 <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b18e:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800b192:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	bf0c      	ite	eq
 800b19a:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b19e:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800b1a2:	601a      	str	r2, [r3, #0]
 800b1a4:	e7e4      	b.n	800b170 <USB_EPStartXfer+0x1e4>
 800b1a6:	bf00      	nop
 800b1a8:	fff80000 	.word	0xfff80000
 800b1ac:	e007ffff 	.word	0xe007ffff
 800b1b0:	1ff80000 	.word	0x1ff80000

0800b1b4 <USB_EP0StartXfer>:
{
 800b1b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800b1b8:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b1ba:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b1bc:	2c01      	cmp	r4, #1
 800b1be:	d02a      	beq.n	800b216 <USB_EP0StartXfer+0x62>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1c0:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800b1c4:	4d4d      	ldr	r5, [pc, #308]	; (800b2fc <USB_EP0StartXfer+0x148>)
    if (ep->xfer_len > 0U)
 800b1c6:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1c8:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 800b1cc:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b1d0:	4c4b      	ldr	r4, [pc, #300]	; (800b300 <USB_EP0StartXfer+0x14c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1d2:	403d      	ands	r5, r7
 800b1d4:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b1d6:	691d      	ldr	r5, [r3, #16]
 800b1d8:	402c      	ands	r4, r5
 800b1da:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 800b1dc:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 800b1de:	b106      	cbz	r6, 800b1e2 <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800b1e0:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1e2:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b1e4:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800b1e8:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1ea:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800b1ee:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b1f0:	691d      	ldr	r5, [r3, #16]
 800b1f2:	ea44 0405 	orr.w	r4, r4, r5
 800b1f6:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800b1f8:	d008      	beq.n	800b20c <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b1fa:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b1fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b202:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b206:	2000      	movs	r0, #0
 800b208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800b20c:	68ca      	ldr	r2, [r1, #12]
 800b20e:	2a00      	cmp	r2, #0
 800b210:	d0f3      	beq.n	800b1fa <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b212:	615a      	str	r2, [r3, #20]
 800b214:	e7f1      	b.n	800b1fa <USB_EP0StartXfer+0x46>
    if (ep->xfer_len == 0U)
 800b216:	694d      	ldr	r5, [r1, #20]
 800b218:	b3ad      	cbz	r5, 800b286 <USB_EP0StartXfer+0xd2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b21a:	eb00 1e43 	add.w	lr, r0, r3, lsl #5
 800b21e:	4f37      	ldr	r7, [pc, #220]	; (800b2fc <USB_EP0StartXfer+0x148>)
      if (ep->xfer_len > ep->maxpacket)
 800b220:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b224:	f8de 8910 	ldr.w	r8, [lr, #2320]	; 0x910
 800b228:	f50e 6410 	add.w	r4, lr, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b22c:	4e34      	ldr	r6, [pc, #208]	; (800b300 <USB_EP0StartXfer+0x14c>)
      if (ep->xfer_len > ep->maxpacket)
 800b22e:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b230:	ea08 0707 	and.w	r7, r8, r7
 800b234:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b236:	6927      	ldr	r7, [r4, #16]
 800b238:	ea06 0607 	and.w	r6, r6, r7
 800b23c:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b23e:	6926      	ldr	r6, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 800b240:	d94a      	bls.n	800b2d8 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b242:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
        ep->xfer_len = ep->maxpacket;
 800b246:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b24a:	f3cc 0512 	ubfx	r5, ip, #0, #19
    if (dma == 1U)
 800b24e:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b250:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b252:	6926      	ldr	r6, [r4, #16]
 800b254:	ea45 0506 	orr.w	r5, r5, r6
 800b258:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b25a:	d033      	beq.n	800b2c4 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b25c:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800b260:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b264:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800b268:	f1bc 0f00 	cmp.w	ip, #0
 800b26c:	d0cb      	beq.n	800b206 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b26e:	f003 010f 	and.w	r1, r3, #15
 800b272:	2301      	movs	r3, #1
 800b274:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800b278:	408b      	lsls	r3, r1
 800b27a:	4313      	orrs	r3, r2
 800b27c:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800b280:	2000      	movs	r0, #0
 800b282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b286:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800b28a:	4e1d      	ldr	r6, [pc, #116]	; (800b300 <USB_EP0StartXfer+0x14c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b28c:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
    if (dma == 1U)
 800b290:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b292:	f8d0 3910 	ldr.w	r3, [r0, #2320]	; 0x910
 800b296:	f500 6410 	add.w	r4, r0, #2304	; 0x900
 800b29a:	ea06 0603 	and.w	r6, r6, r3
 800b29e:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2a0:	6926      	ldr	r6, [r4, #16]
 800b2a2:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800b2a6:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b2a8:	6923      	ldr	r3, [r4, #16]
 800b2aa:	ea05 0503 	and.w	r5, r5, r3
 800b2ae:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b2b0:	d008      	beq.n	800b2c4 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2b2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b2b6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2ba:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b2be:	2000      	movs	r0, #0
 800b2c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800b2c4:	690b      	ldr	r3, [r1, #16]
 800b2c6:	b103      	cbz	r3, 800b2ca <USB_EP0StartXfer+0x116>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b2c8:	6163      	str	r3, [r4, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2ca:	6823      	ldr	r3, [r4, #0]
}
 800b2cc:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b2d2:	6023      	str	r3, [r4, #0]
}
 800b2d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2d8:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2dc:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800b2e0:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2e2:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b2e4:	6926      	ldr	r6, [r4, #16]
 800b2e6:	ea45 0506 	orr.w	r5, r5, r6
 800b2ea:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800b2ec:	d0ea      	beq.n	800b2c4 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b2ee:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800b2f2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800b2f6:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800b2fa:	e7b8      	b.n	800b26e <USB_EP0StartXfer+0xba>
 800b2fc:	fff80000 	.word	0xfff80000
 800b300:	e007ffff 	.word	0xe007ffff

0800b304 <USB_WritePacket>:
{
 800b304:	b410      	push	{r4}
 800b306:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800b30a:	b964      	cbnz	r4, 800b326 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800b30c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800b30e:	089b      	lsrs	r3, r3, #2
 800b310:	d009      	beq.n	800b326 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b312:	3201      	adds	r2, #1
 800b314:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b318:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800b31c:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800b320:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b322:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800b324:	d1fa      	bne.n	800b31c <USB_WritePacket+0x18>
}
 800b326:	2000      	movs	r0, #0
 800b328:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b32c:	4770      	bx	lr
 800b32e:	bf00      	nop

0800b330 <USB_ReadPacket>:
{
 800b330:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 800b332:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 800b334:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 800b338:	d00b      	beq.n	800b352 <USB_ReadPacket+0x22>
 800b33a:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800b33e:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800b340:	2300      	movs	r3, #0
 800b342:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b344:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 800b346:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b348:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800b34c:	d1f9      	bne.n	800b342 <USB_ReadPacket+0x12>
 800b34e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 800b352:	b177      	cbz	r7, 800b372 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b354:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800b358:	3f01      	subs	r7, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b35a:	6803      	ldr	r3, [r0, #0]
      remaining_bytes--;
 800b35c:	b2bf      	uxth	r7, r7
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b35e:	700b      	strb	r3, [r1, #0]
    } while (remaining_bytes != 0U);
 800b360:	b12f      	cbz	r7, 800b36e <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b362:	0a1a      	lsrs	r2, r3, #8
    } while (remaining_bytes != 0U);
 800b364:	2f01      	cmp	r7, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b366:	704a      	strb	r2, [r1, #1]
    } while (remaining_bytes != 0U);
 800b368:	d001      	beq.n	800b36e <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b36a:	0c1b      	lsrs	r3, r3, #16
 800b36c:	708b      	strb	r3, [r1, #2]
    } while (remaining_bytes != 0U);
 800b36e:	3701      	adds	r7, #1
 800b370:	4439      	add	r1, r7
}
 800b372:	4608      	mov	r0, r1
 800b374:	bcf0      	pop	{r4, r5, r6, r7}
 800b376:	4770      	bx	lr

0800b378 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800b378:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b37a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b37c:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b37e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b382:	d00c      	beq.n	800b39e <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b384:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800b388:	b10b      	cbz	r3, 800b38e <USB_EPSetStall+0x16>
 800b38a:	2a00      	cmp	r2, #0
 800b38c:	da14      	bge.n	800b3b8 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b38e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b392:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b396:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b39a:	2000      	movs	r0, #0
 800b39c:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b39e:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800b3a2:	2a00      	cmp	r2, #0
 800b3a4:	db00      	blt.n	800b3a8 <USB_EPSetStall+0x30>
 800b3a6:	b973      	cbnz	r3, 800b3c6 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b3a8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b3ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3b0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b3b4:	2000      	movs	r0, #0
 800b3b6:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b3b8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b3bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b3c0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800b3c4:	e7e3      	b.n	800b38e <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b3c6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b3ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b3ce:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b3d2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b3d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3da:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800b3de:	e7e9      	b.n	800b3b4 <USB_EPSetStall+0x3c>

0800b3e0 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800b3e0:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800b3e2:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800b3e4:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b3e6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800b3ea:	d013      	beq.n	800b414 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b3ec:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b3f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b3f4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b3f8:	78cb      	ldrb	r3, [r1, #3]
 800b3fa:	3b02      	subs	r3, #2
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d901      	bls.n	800b404 <USB_EPClearStall+0x24>
}
 800b400:	2000      	movs	r0, #0
 800b402:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b404:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b40c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800b410:	2000      	movs	r0, #0
 800b412:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b414:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b418:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b41c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b420:	78cb      	ldrb	r3, [r1, #3]
 800b422:	3b02      	subs	r3, #2
 800b424:	2b01      	cmp	r3, #1
 800b426:	d8eb      	bhi.n	800b400 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b428:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800b42c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b430:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800b434:	2000      	movs	r0, #0
 800b436:	4770      	bx	lr

0800b438 <USB_SetDevAddress>:
{
 800b438:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b43a:	0109      	lsls	r1, r1, #4
}
 800b43c:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b43e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b442:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b446:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800b44a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b44e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800b452:	4311      	orrs	r1, r2
 800b454:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop

0800b45c <USB_DevConnect>:
{
 800b45c:	4603      	mov	r3, r0
}
 800b45e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b460:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b464:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b468:	f022 0203 	bic.w	r2, r2, #3
 800b46c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b470:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b474:	f023 0302 	bic.w	r3, r3, #2
 800b478:	604b      	str	r3, [r1, #4]
}
 800b47a:	4770      	bx	lr

0800b47c <USB_DevDisconnect>:
{
 800b47c:	4603      	mov	r3, r0
}
 800b47e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b480:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b484:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b488:	f022 0203 	bic.w	r2, r2, #3
 800b48c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b490:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b494:	f043 0302 	orr.w	r3, r3, #2
 800b498:	604b      	str	r3, [r1, #4]
}
 800b49a:	4770      	bx	lr

0800b49c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800b49c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800b49e:	6980      	ldr	r0, [r0, #24]
}
 800b4a0:	4010      	ands	r0, r2
 800b4a2:	4770      	bx	lr

0800b4a4 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800b4a4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800b4a8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b4ac:	69c0      	ldr	r0, [r0, #28]
 800b4ae:	4018      	ands	r0, r3
}
 800b4b0:	0c00      	lsrs	r0, r0, #16
 800b4b2:	4770      	bx	lr

0800b4b4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800b4b4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800b4b8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b4bc:	69c0      	ldr	r0, [r0, #28]
 800b4be:	4018      	ands	r0, r3
}
 800b4c0:	b280      	uxth	r0, r0
 800b4c2:	4770      	bx	lr

0800b4c4 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b4c4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b4c8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b4cc:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b4d0:	6940      	ldr	r0, [r0, #20]
}
 800b4d2:	4010      	ands	r0, r2
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop

0800b4d8 <USB_ReadDevInEPInterrupt>:
{
 800b4d8:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 800b4da:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b4de:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b4e2:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b4e6:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b4ea:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b4ec:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b4f0:	01db      	lsls	r3, r3, #7
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	4323      	orrs	r3, r4
}
 800b4f6:	bc30      	pop	{r4, r5}
 800b4f8:	4018      	ands	r0, r3
 800b4fa:	4770      	bx	lr

0800b4fc <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800b4fc:	6940      	ldr	r0, [r0, #20]
}
 800b4fe:	f000 0001 	and.w	r0, r0, #1
 800b502:	4770      	bx	lr

0800b504 <USB_ActivateSetup>:
{
 800b504:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b506:	4a09      	ldr	r2, [pc, #36]	; (800b52c <USB_ActivateSetup+0x28>)
}
 800b508:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b50a:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800b50e:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b510:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800b514:	4022      	ands	r2, r4
}
 800b516:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b51a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b51e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800b522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b526:	604b      	str	r3, [r1, #4]
}
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	fffff800 	.word	0xfffff800

0800b530 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b530:	4b14      	ldr	r3, [pc, #80]	; (800b584 <USB_EP0_OutStart+0x54>)
{
 800b532:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b534:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b536:	429c      	cmp	r4, r3
 800b538:	d81a      	bhi.n	800b570 <USB_EP0_OutStart+0x40>
 800b53a:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b53e:	2300      	movs	r3, #0
  if (dma == 1U)
 800b540:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b542:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b544:	6903      	ldr	r3, [r0, #16]
 800b546:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b54a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b54c:	6903      	ldr	r3, [r0, #16]
 800b54e:	f043 0318 	orr.w	r3, r3, #24
 800b552:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b554:	6903      	ldr	r3, [r0, #16]
 800b556:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b55a:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800b55c:	d104      	bne.n	800b568 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b55e:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b560:	6803      	ldr	r3, [r0, #0]
 800b562:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b566:	6003      	str	r3, [r0, #0]
}
 800b568:	2000      	movs	r0, #0
 800b56a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b56e:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b570:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800b574:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800b578:	2b00      	cmp	r3, #0
 800b57a:	dae0      	bge.n	800b53e <USB_EP0_OutStart+0xe>
}
 800b57c:	2000      	movs	r0, #0
 800b57e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b582:	4770      	bx	lr
 800b584:	4f54300a 	.word	0x4f54300a

0800b588 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b588:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b58a:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b58e:	b194      	cbz	r4, 800b5b6 <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b590:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800b594:	b16b      	cbz	r3, 800b5b2 <USBD_CDC_EP0_RxReady+0x2a>
 800b596:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800b59a:	28ff      	cmp	r0, #255	; 0xff
 800b59c:	d009      	beq.n	800b5b2 <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800b5a6:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800b5a8:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800b5aa:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800b5ac:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800b5b0:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800b5b2:	2000      	movs	r0, #0
}
 800b5b4:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800b5b6:	2003      	movs	r0, #3
}
 800b5b8:	bd10      	pop	{r4, pc}
 800b5ba:	bf00      	nop

0800b5bc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b5bc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b5be:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800b5c0:	4801      	ldr	r0, [pc, #4]	; (800b5c8 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b5c2:	801a      	strh	r2, [r3, #0]
}
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	2400023c 	.word	0x2400023c

0800b5cc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b5cc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b5ce:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800b5d0:	4801      	ldr	r0, [pc, #4]	; (800b5d8 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b5d2:	801a      	strh	r2, [r3, #0]
}
 800b5d4:	4770      	bx	lr
 800b5d6:	bf00      	nop
 800b5d8:	24000280 	.word	0x24000280

0800b5dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b5dc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b5de:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800b5e0:	4801      	ldr	r0, [pc, #4]	; (800b5e8 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b5e2:	801a      	strh	r2, [r3, #0]
}
 800b5e4:	4770      	bx	lr
 800b5e6:	bf00      	nop
 800b5e8:	240002d0 	.word	0x240002d0

0800b5ec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b5ec:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b5ee:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800b5f0:	4801      	ldr	r0, [pc, #4]	; (800b5f8 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b5f2:	801a      	strh	r2, [r3, #0]
}
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	240002c4 	.word	0x240002c4

0800b5fc <USBD_CDC_DataOut>:
{
 800b5fc:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b5fe:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800b602:	b175      	cbz	r5, 800b622 <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b604:	4604      	mov	r4, r0
 800b606:	f001 f915 	bl	800c834 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b60a:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800b60e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b612:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b616:	68db      	ldr	r3, [r3, #12]
 800b618:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800b61c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800b61e:	2000      	movs	r0, #0
}
 800b620:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800b622:	2003      	movs	r0, #3
}
 800b624:	bd38      	pop	{r3, r4, r5, pc}
 800b626:	bf00      	nop

0800b628 <USBD_CDC_DataIn>:
{
 800b628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800b62a:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800b62e:	b367      	cbz	r7, 800b68a <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b630:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 800b634:	4605      	mov	r5, r0
 800b636:	460a      	mov	r2, r1
 800b638:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800b63c:	69b3      	ldr	r3, [r6, #24]
 800b63e:	b96b      	cbnz	r3, 800b65c <USBD_CDC_DataIn+0x34>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b640:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800b644:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b646:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800b648:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b64c:	b1db      	cbz	r3, 800b686 <USBD_CDC_DataIn+0x5e>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b64e:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800b652:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800b656:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800b658:	4620      	mov	r0, r4
}
 800b65a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b65c:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800b660:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800b664:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800b668:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800b66c:	fbb3 f4fc 	udiv	r4, r3, ip
 800b670:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b674:	2c00      	cmp	r4, #0
 800b676:	d1e3      	bne.n	800b640 <USBD_CDC_DataIn+0x18>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b678:	4623      	mov	r3, r4
 800b67a:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800b67c:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b67e:	f001 f8bd 	bl	800c7fc <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800b682:	4620      	mov	r0, r4
}
 800b684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (uint8_t)USBD_OK;
 800b686:	4618      	mov	r0, r3
}
 800b688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800b68a:	2003      	movs	r0, #3
}
 800b68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b68e:	bf00      	nop

0800b690 <USBD_CDC_Setup>:
{
 800b690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t ifalt = 0U;
 800b694:	2300      	movs	r3, #0
{
 800b696:	b082      	sub	sp, #8
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b698:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800b69c:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800b6a0:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800b6a4:	2f00      	cmp	r7, #0
 800b6a6:	d067      	beq.n	800b778 <USBD_CDC_Setup+0xe8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6a8:	780e      	ldrb	r6, [r1, #0]
 800b6aa:	4680      	mov	r8, r0
 800b6ac:	460c      	mov	r4, r1
 800b6ae:	f016 0560 	ands.w	r5, r6, #96	; 0x60
 800b6b2:	d01e      	beq.n	800b6f2 <USBD_CDC_Setup+0x62>
 800b6b4:	2d20      	cmp	r5, #32
 800b6b6:	d008      	beq.n	800b6ca <USBD_CDC_Setup+0x3a>
          ret = USBD_FAIL;
 800b6b8:	2503      	movs	r5, #3
          USBD_CtlError(pdev, req);
 800b6ba:	4621      	mov	r1, r4
 800b6bc:	4640      	mov	r0, r8
 800b6be:	f000 fd4f 	bl	800c160 <USBD_CtlError>
}
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	b002      	add	sp, #8
 800b6c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (req->wLength != 0U)
 800b6ca:	88ca      	ldrh	r2, [r1, #6]
 800b6cc:	b382      	cbz	r2, 800b730 <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800b6ce:	0631      	lsls	r1, r6, #24
 800b6d0:	d557      	bpl.n	800b782 <USBD_CDC_Setup+0xf2>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b6d2:	f8d0 52c0 	ldr.w	r5, [r0, #704]	; 0x2c0
 800b6d6:	4639      	mov	r1, r7
 800b6d8:	7860      	ldrb	r0, [r4, #1]
 800b6da:	68ae      	ldr	r6, [r5, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6dc:	461d      	mov	r5, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b6de:	47b0      	blx	r6
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b6e0:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b6e2:	4639      	mov	r1, r7
 800b6e4:	4640      	mov	r0, r8
 800b6e6:	2a07      	cmp	r2, #7
 800b6e8:	bf28      	it	cs
 800b6ea:	2207      	movcs	r2, #7
 800b6ec:	f000 fd6a 	bl	800c1c4 <USBD_CtlSendData>
 800b6f0:	e7e7      	b.n	800b6c2 <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800b6f2:	784b      	ldrb	r3, [r1, #1]
 800b6f4:	2b0b      	cmp	r3, #11
 800b6f6:	d8df      	bhi.n	800b6b8 <USBD_CDC_Setup+0x28>
 800b6f8:	a201      	add	r2, pc, #4	; (adr r2, 800b700 <USBD_CDC_Setup+0x70>)
 800b6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6fe:	bf00      	nop
 800b700:	0800b763 	.word	0x0800b763
 800b704:	0800b6c3 	.word	0x0800b6c3
 800b708:	0800b6b9 	.word	0x0800b6b9
 800b70c:	0800b6b9 	.word	0x0800b6b9
 800b710:	0800b6b9 	.word	0x0800b6b9
 800b714:	0800b6b9 	.word	0x0800b6b9
 800b718:	0800b6b9 	.word	0x0800b6b9
 800b71c:	0800b6b9 	.word	0x0800b6b9
 800b720:	0800b6b9 	.word	0x0800b6b9
 800b724:	0800b6b9 	.word	0x0800b6b9
 800b728:	0800b74f 	.word	0x0800b74f
 800b72c:	0800b745 	.word	0x0800b745
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b730:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800b734:	4615      	mov	r5, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b736:	7848      	ldrb	r0, [r1, #1]
 800b738:	689b      	ldr	r3, [r3, #8]
 800b73a:	4798      	blx	r3
}
 800b73c:	4628      	mov	r0, r5
 800b73e:	b002      	add	sp, #8
 800b740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b744:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b748:	2b03      	cmp	r3, #3
 800b74a:	d0ba      	beq.n	800b6c2 <USBD_CDC_Setup+0x32>
 800b74c:	e7b4      	b.n	800b6b8 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b74e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b752:	2b03      	cmp	r3, #3
 800b754:	d1b0      	bne.n	800b6b8 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b756:	2201      	movs	r2, #1
 800b758:	f10d 0105 	add.w	r1, sp, #5
 800b75c:	f000 fd32 	bl	800c1c4 <USBD_CtlSendData>
 800b760:	e7af      	b.n	800b6c2 <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b762:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800b766:	2a03      	cmp	r2, #3
 800b768:	d1a6      	bne.n	800b6b8 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b76a:	2202      	movs	r2, #2
 800b76c:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800b770:	461d      	mov	r5, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b772:	f000 fd27 	bl	800c1c4 <USBD_CtlSendData>
 800b776:	e7a4      	b.n	800b6c2 <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800b778:	2503      	movs	r5, #3
}
 800b77a:	4628      	mov	r0, r5
 800b77c:	b002      	add	sp, #8
 800b77e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          hcdc->CmdOpCode = req->bRequest;
 800b782:	7864      	ldrb	r4, [r4, #1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b784:	4639      	mov	r1, r7
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b786:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800b78a:	461d      	mov	r5, r3
          hcdc->CmdOpCode = req->bRequest;
 800b78c:	f887 4200 	strb.w	r4, [r7, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b790:	f000 fd30 	bl	800c1f4 <USBD_CtlPrepareRx>
 800b794:	e795      	b.n	800b6c2 <USBD_CDC_Setup+0x32>
 800b796:	bf00      	nop

0800b798 <USBD_CDC_DeInit>:
{
 800b798:	b538      	push	{r3, r4, r5, lr}
 800b79a:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b79c:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b79e:	2181      	movs	r1, #129	; 0x81
 800b7a0:	f000 ffe0 	bl	800c764 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b7a4:	2101      	movs	r1, #1
 800b7a6:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b7a8:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b7aa:	f000 ffdb 	bl	800c764 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b7b2:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b7b6:	f000 ffd5 	bl	800c764 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800b7ba:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b7be:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800b7c0:	b14b      	cbz	r3, 800b7d6 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b7c2:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b7ca:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800b7ce:	f001 f839 	bl	800c844 <USBD_static_free>
    pdev->pClassData = NULL;
 800b7d2:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800b7d6:	2000      	movs	r0, #0
 800b7d8:	bd38      	pop	{r3, r4, r5, pc}
 800b7da:	bf00      	nop

0800b7dc <USBD_CDC_Init>:
{
 800b7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e0:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b7e2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b7e6:	f001 f829 	bl	800c83c <USBD_static_malloc>
  if (hcdc == NULL)
 800b7ea:	4605      	mov	r5, r0
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d04d      	beq.n	800b88c <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7f0:	7c23      	ldrb	r3, [r4, #16]
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b7f2:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800b7f4:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b7f8:	b38b      	cbz	r3, 800b85e <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b7fa:	2340      	movs	r3, #64	; 0x40
 800b7fc:	2181      	movs	r1, #129	; 0x81
 800b7fe:	2202      	movs	r2, #2
 800b800:	4620      	mov	r0, r4
 800b802:	f000 ff9d 	bl	800c740 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b806:	4631      	mov	r1, r6
 800b808:	2340      	movs	r3, #64	; 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b80a:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b80c:	2202      	movs	r2, #2
 800b80e:	4620      	mov	r0, r4
 800b810:	f000 ff96 	bl	800c740 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b814:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b816:	2203      	movs	r2, #3
 800b818:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b81a:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b81e:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b820:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b824:	2308      	movs	r3, #8
 800b826:	f000 ff8b 	bl	800c740 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b82a:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b82e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800b832:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b834:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	4798      	blx	r3
  hcdc->TxState = 0U;
 800b83c:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800b840:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b844:	7c26      	ldrb	r6, [r4, #16]
 800b846:	b9b6      	cbnz	r6, 800b876 <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b848:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800b84c:	4641      	mov	r1, r8
 800b84e:	4620      	mov	r0, r4
 800b850:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b854:	f000 ffe0 	bl	800c818 <USBD_LL_PrepareReceive>
}
 800b858:	4630      	mov	r0, r6
 800b85a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b85e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b862:	2181      	movs	r1, #129	; 0x81
 800b864:	2202      	movs	r2, #2
 800b866:	4620      	mov	r0, r4
 800b868:	f000 ff6a 	bl	800c740 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b86c:	4631      	mov	r1, r6
 800b86e:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b872:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b874:	e7ca      	b.n	800b80c <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 800b876:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b878:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800b87c:	4641      	mov	r1, r8
 800b87e:	4620      	mov	r0, r4
 800b880:	2340      	movs	r3, #64	; 0x40
 800b882:	f000 ffc9 	bl	800c818 <USBD_LL_PrepareReceive>
}
 800b886:	4630      	mov	r0, r6
 800b888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800b88c:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800b88e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800b892:	4630      	mov	r0, r6
 800b894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b898 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800b898:	b119      	cbz	r1, 800b8a2 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800b89a:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b89e:	2000      	movs	r0, #0
 800b8a0:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b8a2:	2003      	movs	r0, #3
}
 800b8a4:	4770      	bx	lr
 800b8a6:	bf00      	nop

0800b8a8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8a8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b8ac:	b12b      	cbz	r3, 800b8ba <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800b8ae:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800b8b0:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b8b4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800b8b8:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b8ba:	2003      	movs	r0, #3
}
 800b8bc:	4770      	bx	lr
 800b8be:	bf00      	nop

0800b8c0 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8c0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b8c4:	b11b      	cbz	r3, 800b8ce <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800b8c6:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800b8c8:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800b8cc:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b8ce:	2003      	movs	r0, #3
}
 800b8d0:	4770      	bx	lr
 800b8d2:	bf00      	nop

0800b8d4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b8d4:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b8d6:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800b8da:	b18d      	cbz	r5, 800b900 <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800b8dc:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800b8e0:	b10c      	cbz	r4, 800b8e6 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b8e2:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800b8e4:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b8e6:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    hcdc->TxState = 1U;
 800b8ea:	2101      	movs	r1, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b8ec:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
    hcdc->TxState = 1U;
 800b8f0:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b8f4:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b8f6:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b8f8:	f000 ff80 	bl	800c7fc <USBD_LL_Transmit>
    ret = USBD_OK;
 800b8fc:	4620      	mov	r0, r4
}
 800b8fe:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800b900:	2003      	movs	r0, #3
}
 800b902:	bd38      	pop	{r3, r4, r5, pc}

0800b904 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b904:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800b908:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800b90a:	b18a      	cbz	r2, 800b930 <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b90c:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b90e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b912:	b134      	cbz	r4, 800b922 <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b914:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b916:	2340      	movs	r3, #64	; 0x40
 800b918:	2101      	movs	r1, #1
 800b91a:	f000 ff7d 	bl	800c818 <USBD_LL_PrepareReceive>
}
 800b91e:	4620      	mov	r0, r4
 800b920:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b922:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b926:	2101      	movs	r1, #1
 800b928:	f000 ff76 	bl	800c818 <USBD_LL_PrepareReceive>
}
 800b92c:	4620      	mov	r0, r4
 800b92e:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800b930:	2403      	movs	r4, #3
}
 800b932:	4620      	mov	r0, r4
 800b934:	bd10      	pop	{r4, pc}
 800b936:	bf00      	nop

0800b938 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b938:	b178      	cbz	r0, 800b95a <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b93a:	2300      	movs	r3, #0
 800b93c:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b940:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b944:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b948:	b109      	cbz	r1, 800b94e <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800b94a:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b94e:	2301      	movs	r3, #1
  pdev->id = id;
 800b950:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b952:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b956:	f000 beb1 	b.w	800c6bc <USBD_LL_Init>

  return ret;
}
 800b95a:	2003      	movs	r0, #3
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop

0800b960 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b960:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800b962:	2400      	movs	r4, #0
{
 800b964:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800b966:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800b96a:	b181      	cbz	r1, 800b98e <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b96c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800b96e:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800b970:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b974:	b143      	cbz	r3, 800b988 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b976:	f10d 0006 	add.w	r0, sp, #6
 800b97a:	4798      	blx	r3
 800b97c:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b97e:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b980:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800b984:	b003      	add	sp, #12
 800b986:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800b988:	4618      	mov	r0, r3
}
 800b98a:	b003      	add	sp, #12
 800b98c:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800b98e:	2003      	movs	r0, #3
}
 800b990:	b003      	add	sp, #12
 800b992:	bd30      	pop	{r4, r5, pc}

0800b994 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b994:	f000 bec6 	b.w	800c724 <USBD_LL_Start>

0800b998 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800b998:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b99c:	b10b      	cbz	r3, 800b9a2 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	4718      	bx	r3
  }

  return ret;
}
 800b9a2:	2003      	movs	r0, #3
 800b9a4:	4770      	bx	lr
 800b9a6:	bf00      	nop

0800b9a8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b9a8:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b9aa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b9ae:	b10b      	cbz	r3, 800b9b4 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	4798      	blx	r3
  }

  return USBD_OK;
}
 800b9b4:	2000      	movs	r0, #0
 800b9b6:	bd08      	pop	{r3, pc}

0800b9b8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b9b8:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b9ba:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800b9be:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b9c0:	4628      	mov	r0, r5
 800b9c2:	f000 fbb9 	bl	800c138 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800b9c6:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800b9ca:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800b9cc:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 800b9d0:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800b9d4:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800b9d8:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800b9da:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800b9de:	d009      	beq.n	800b9f4 <USBD_LL_SetupStage+0x3c>
 800b9e0:	2b02      	cmp	r3, #2
 800b9e2:	d013      	beq.n	800ba0c <USBD_LL_SetupStage+0x54>
 800b9e4:	b163      	cbz	r3, 800ba00 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800b9ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b9f0:	f000 bec6 	b.w	800c780 <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b9f4:	4629      	mov	r1, r5
 800b9f6:	4620      	mov	r0, r4
}
 800b9f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b9fc:	f000 bac8 	b.w	800bf90 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ba00:	4629      	mov	r1, r5
 800ba02:	4620      	mov	r0, r4
}
 800ba04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ba08:	f000 b924 	b.w	800bc54 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ba0c:	4629      	mov	r1, r5
 800ba0e:	4620      	mov	r0, r4
}
 800ba10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ba14:	f000 baf4 	b.w	800c000 <USBD_StdEPReq>

0800ba18 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ba18:	b570      	push	{r4, r5, r6, lr}
 800ba1a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ba1c:	b929      	cbnz	r1, 800ba2a <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ba1e:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800ba22:	2b03      	cmp	r3, #3
 800ba24:	d00d      	beq.n	800ba42 <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800ba26:	2000      	movs	r0, #0
 800ba28:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba2a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba2e:	2b03      	cmp	r3, #3
 800ba30:	d1f9      	bne.n	800ba26 <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800ba32:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ba36:	699b      	ldr	r3, [r3, #24]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d0f4      	beq.n	800ba26 <USBD_LL_DataOutStage+0xe>
}
 800ba3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800ba40:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800ba42:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800ba46:	42ab      	cmp	r3, r5
 800ba48:	d808      	bhi.n	800ba5c <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba4a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba4e:	2b03      	cmp	r3, #3
 800ba50:	d00f      	beq.n	800ba72 <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800ba52:	4620      	mov	r0, r4
 800ba54:	f000 fbe6 	bl	800c224 <USBD_CtlSendStatus>
}
 800ba58:	2000      	movs	r0, #0
 800ba5a:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800ba5c:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ba5e:	4611      	mov	r1, r2
 800ba60:	462a      	mov	r2, r5
 800ba62:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800ba64:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ba68:	bf28      	it	cs
 800ba6a:	461a      	movcs	r2, r3
 800ba6c:	f000 fbd0 	bl	800c210 <USBD_CtlContinueRx>
 800ba70:	e7d9      	b.n	800ba26 <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800ba72:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800ba76:	691b      	ldr	r3, [r3, #16]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d0ea      	beq.n	800ba52 <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800ba7c:	4798      	blx	r3
 800ba7e:	e7e8      	b.n	800ba52 <USBD_LL_DataOutStage+0x3a>

0800ba80 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ba80:	b570      	push	{r4, r5, r6, lr}
 800ba82:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ba84:	b949      	cbnz	r1, 800ba9a <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ba86:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800ba8a:	2b02      	cmp	r3, #2
 800ba8c:	d011      	beq.n	800bab2 <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ba8e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d022      	beq.n	800badc <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800ba96:	2000      	movs	r0, #0
 800ba98:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba9a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800ba9e:	2b03      	cmp	r3, #3
 800baa0:	d1f9      	bne.n	800ba96 <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800baa2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800baa6:	695b      	ldr	r3, [r3, #20]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d0f4      	beq.n	800ba96 <USBD_LL_DataInStage+0x16>
}
 800baac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800bab0:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800bab2:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800bab6:	460d      	mov	r5, r1
 800bab8:	42b3      	cmp	r3, r6
 800baba:	d814      	bhi.n	800bae6 <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800babc:	d020      	beq.n	800bb00 <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800babe:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800bac2:	2b03      	cmp	r3, #3
 800bac4:	d029      	beq.n	800bb1a <USBD_LL_DataInStage+0x9a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bac6:	2180      	movs	r1, #128	; 0x80
 800bac8:	4620      	mov	r0, r4
 800baca:	f000 fe59 	bl	800c780 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bace:	4620      	mov	r0, r4
 800bad0:	f000 fbb4 	bl	800c23c <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800bad4:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d1dc      	bne.n	800ba96 <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800badc:	2300      	movs	r3, #0
}
 800bade:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800bae0:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800bae4:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800bae6:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800bae8:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800baea:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800baec:	461a      	mov	r2, r3
 800baee:	f000 fb77 	bl	800c1e0 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800baf2:	462b      	mov	r3, r5
 800baf4:	462a      	mov	r2, r5
 800baf6:	4629      	mov	r1, r5
 800baf8:	4620      	mov	r0, r4
 800bafa:	f000 fe8d 	bl	800c818 <USBD_LL_PrepareReceive>
 800bafe:	e7c6      	b.n	800ba8e <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800bb00:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d8db      	bhi.n	800babe <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800bb06:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800bb0a:	429a      	cmp	r2, r3
 800bb0c:	d2d7      	bcs.n	800babe <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bb0e:	460a      	mov	r2, r1
 800bb10:	f000 fb66 	bl	800c1e0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bb14:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800bb18:	e7eb      	b.n	800baf2 <USBD_LL_DataInStage+0x72>
            if (pdev->pClass->EP0_TxSent != NULL)
 800bb1a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800bb1e:	68db      	ldr	r3, [r3, #12]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d0d0      	beq.n	800bac6 <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800bb24:	4620      	mov	r0, r4
 800bb26:	4798      	blx	r3
 800bb28:	e7cd      	b.n	800bac6 <USBD_LL_DataInStage+0x46>
 800bb2a:	bf00      	nop

0800bb2c <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800bb2c:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb2e:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800bb30:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb34:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800bb38:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800bb3a:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800bb3e:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800bb42:	b1eb      	cbz	r3, 800bb80 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800bb44:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800bb48:	b570      	push	{r4, r5, r6, lr}
 800bb4a:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800bb4c:	b112      	cbz	r2, 800bb54 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	b103      	cbz	r3, 800bb54 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bb52:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb54:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb56:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bb58:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb5a:	4620      	mov	r0, r4
 800bb5c:	462b      	mov	r3, r5
 800bb5e:	4611      	mov	r1, r2
 800bb60:	f000 fdee 	bl	800c740 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb64:	462b      	mov	r3, r5
 800bb66:	2200      	movs	r2, #0
 800bb68:	2180      	movs	r1, #128	; 0x80
 800bb6a:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bb6c:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb70:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb74:	f000 fde4 	bl	800c740 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800bb78:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bb7a:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb7c:	6225      	str	r5, [r4, #32]
}
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800bb80:	2003      	movs	r0, #3
}
 800bb82:	4770      	bx	lr

0800bb84 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bb84:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800bb86:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800bb88:	7419      	strb	r1, [r3, #16]
}
 800bb8a:	4770      	bx	lr

0800bb8c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bb8c:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bb8e:	2104      	movs	r1, #4

  return USBD_OK;
}
 800bb90:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800bb92:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800bb96:	b2d2      	uxtb	r2, r2
 800bb98:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bb9c:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800bba0:	4770      	bx	lr
 800bba2:	bf00      	nop

0800bba4 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bba4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bba8:	2b04      	cmp	r3, #4
 800bbaa:	d104      	bne.n	800bbb6 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bbac:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800bbb0:	b2db      	uxtb	r3, r3
 800bbb2:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800bbb6:	2000      	movs	r0, #0
 800bbb8:	4770      	bx	lr
 800bbba:	bf00      	nop

0800bbbc <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800bbbc:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bbc0:	b15a      	cbz	r2, 800bbda <USBD_LL_SOF+0x1e>
{
 800bbc2:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbc4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bbc8:	2b03      	cmp	r3, #3
 800bbca:	d001      	beq.n	800bbd0 <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800bbcc:	2000      	movs	r0, #0
}
 800bbce:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800bbd0:	69d3      	ldr	r3, [r2, #28]
 800bbd2:	b123      	cbz	r3, 800bbde <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800bbd4:	4798      	blx	r3
  return USBD_OK;
 800bbd6:	2000      	movs	r0, #0
}
 800bbd8:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bbda:	2003      	movs	r0, #3
}
 800bbdc:	4770      	bx	lr
  return USBD_OK;
 800bbde:	4618      	mov	r0, r3
}
 800bbe0:	bd08      	pop	{r3, pc}
 800bbe2:	bf00      	nop

0800bbe4 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800bbe4:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bbe8:	b15a      	cbz	r2, 800bc02 <USBD_LL_IsoINIncomplete+0x1e>
{
 800bbea:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbec:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bbf0:	2b03      	cmp	r3, #3
 800bbf2:	d001      	beq.n	800bbf8 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800bbf4:	2000      	movs	r0, #0
}
 800bbf6:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800bbf8:	6a13      	ldr	r3, [r2, #32]
 800bbfa:	b123      	cbz	r3, 800bc06 <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800bbfc:	4798      	blx	r3
  return USBD_OK;
 800bbfe:	2000      	movs	r0, #0
}
 800bc00:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bc02:	2003      	movs	r0, #3
}
 800bc04:	4770      	bx	lr
  return USBD_OK;
 800bc06:	4618      	mov	r0, r3
}
 800bc08:	bd08      	pop	{r3, pc}
 800bc0a:	bf00      	nop

0800bc0c <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800bc0c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800bc10:	b15a      	cbz	r2, 800bc2a <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800bc12:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc14:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bc18:	2b03      	cmp	r3, #3
 800bc1a:	d001      	beq.n	800bc20 <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800bc1c:	2000      	movs	r0, #0
}
 800bc1e:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800bc20:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800bc22:	b123      	cbz	r3, 800bc2e <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800bc24:	4798      	blx	r3
  return USBD_OK;
 800bc26:	2000      	movs	r0, #0
}
 800bc28:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800bc2a:	2003      	movs	r0, #3
}
 800bc2c:	4770      	bx	lr
  return USBD_OK;
 800bc2e:	4618      	mov	r0, r3
}
 800bc30:	bd08      	pop	{r3, pc}
 800bc32:	bf00      	nop

0800bc34 <USBD_LL_DevConnected>:
 800bc34:	2000      	movs	r0, #0
 800bc36:	4770      	bx	lr

0800bc38 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc38:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800bc3a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bc3e:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800bc42:	b12a      	cbz	r2, 800bc50 <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bc44:	6852      	ldr	r2, [r2, #4]
 800bc46:	7901      	ldrb	r1, [r0, #4]
{
 800bc48:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bc4a:	4790      	blx	r2
  }

  return USBD_OK;
}
 800bc4c:	2000      	movs	r0, #0
 800bc4e:	bd08      	pop	{r3, pc}
 800bc50:	2000      	movs	r0, #0
 800bc52:	4770      	bx	lr

0800bc54 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc54:	b570      	push	{r4, r5, r6, lr}
 800bc56:	780c      	ldrb	r4, [r1, #0]
 800bc58:	b082      	sub	sp, #8
 800bc5a:	460e      	mov	r6, r1
 800bc5c:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc5e:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800bc62:	2c20      	cmp	r4, #32
 800bc64:	d00e      	beq.n	800bc84 <USBD_StdDevReq+0x30>
 800bc66:	2c40      	cmp	r4, #64	; 0x40
 800bc68:	d00c      	beq.n	800bc84 <USBD_StdDevReq+0x30>
 800bc6a:	b1ac      	cbz	r4, 800bc98 <USBD_StdDevReq+0x44>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bc6c:	2180      	movs	r1, #128	; 0x80
 800bc6e:	4628      	mov	r0, r5
 800bc70:	f000 fd86 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bc74:	2100      	movs	r1, #0
 800bc76:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800bc78:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800bc7a:	f000 fd81 	bl	800c780 <USBD_LL_StallEP>
}
 800bc7e:	4620      	mov	r0, r4
 800bc80:	b002      	add	sp, #8
 800bc82:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bc84:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800bc88:	4631      	mov	r1, r6
 800bc8a:	4628      	mov	r0, r5
 800bc8c:	689b      	ldr	r3, [r3, #8]
 800bc8e:	4798      	blx	r3
 800bc90:	4604      	mov	r4, r0
}
 800bc92:	4620      	mov	r0, r4
 800bc94:	b002      	add	sp, #8
 800bc96:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800bc98:	784b      	ldrb	r3, [r1, #1]
 800bc9a:	2b09      	cmp	r3, #9
 800bc9c:	d8e6      	bhi.n	800bc6c <USBD_StdDevReq+0x18>
 800bc9e:	a201      	add	r2, pc, #4	; (adr r2, 800bca4 <USBD_StdDevReq+0x50>)
 800bca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca4:	0800bd05 	.word	0x0800bd05
 800bca8:	0800bd33 	.word	0x0800bd33
 800bcac:	0800bc6d 	.word	0x0800bc6d
 800bcb0:	0800bd4f 	.word	0x0800bd4f
 800bcb4:	0800bc6d 	.word	0x0800bc6d
 800bcb8:	0800bd61 	.word	0x0800bd61
 800bcbc:	0800bd99 	.word	0x0800bd99
 800bcc0:	0800bc6d 	.word	0x0800bc6d
 800bcc4:	0800bdb5 	.word	0x0800bdb5
 800bcc8:	0800bccd 	.word	0x0800bccd
  cfgidx = (uint8_t)(req->wValue);
 800bccc:	7889      	ldrb	r1, [r1, #2]
 800bcce:	4eaf      	ldr	r6, [pc, #700]	; (800bf8c <USBD_StdDevReq+0x338>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bcd0:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800bcd2:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bcd4:	f200 813d 	bhi.w	800bf52 <USBD_StdDevReq+0x2fe>
  switch (pdev->dev_state)
 800bcd8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bcdc:	2b02      	cmp	r3, #2
 800bcde:	b2da      	uxtb	r2, r3
 800bce0:	f000 8125 	beq.w	800bf2e <USBD_StdDevReq+0x2da>
 800bce4:	2a03      	cmp	r2, #3
 800bce6:	f000 80ff 	beq.w	800bee8 <USBD_StdDevReq+0x294>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bcea:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800bcec:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bcee:	f000 fd47 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bcf2:	2100      	movs	r1, #0
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	f000 fd43 	bl	800c780 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bcfa:	7831      	ldrb	r1, [r6, #0]
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	f7ff fe53 	bl	800b9a8 <USBD_ClrClassConfig>
      break;
 800bd02:	e7bc      	b.n	800bc7e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800bd04:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800bd08:	3a01      	subs	r2, #1
 800bd0a:	2a02      	cmp	r2, #2
 800bd0c:	d86a      	bhi.n	800bde4 <USBD_StdDevReq+0x190>
      if (req->wLength != 0x2U)
 800bd0e:	88ca      	ldrh	r2, [r1, #6]
 800bd10:	2a02      	cmp	r2, #2
 800bd12:	d167      	bne.n	800bde4 <USBD_StdDevReq+0x190>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd14:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800bd16:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bd1a:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800bd1c:	b10a      	cbz	r2, 800bd22 <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bd1e:	2203      	movs	r2, #3
 800bd20:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd22:	2202      	movs	r2, #2
 800bd24:	f105 010c 	add.w	r1, r5, #12
 800bd28:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800bd2a:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bd2c:	f000 fa4a 	bl	800c1c4 <USBD_CtlSendData>
      break;
 800bd30:	e7a5      	b.n	800bc7e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800bd32:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bd36:	3b01      	subs	r3, #1
 800bd38:	2b02      	cmp	r3, #2
 800bd3a:	d853      	bhi.n	800bde4 <USBD_StdDevReq+0x190>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd3c:	884b      	ldrh	r3, [r1, #2]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d19d      	bne.n	800bc7e <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800bd42:	2300      	movs	r3, #0
 800bd44:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bd48:	f000 fa6c 	bl	800c224 <USBD_CtlSendStatus>
 800bd4c:	e797      	b.n	800bc7e <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bd4e:	884b      	ldrh	r3, [r1, #2]
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d194      	bne.n	800bc7e <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800bd54:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bd58:	4628      	mov	r0, r5
 800bd5a:	f000 fa63 	bl	800c224 <USBD_CtlSendStatus>
 800bd5e:	e78e      	b.n	800bc7e <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bd60:	888b      	ldrh	r3, [r1, #4]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d13e      	bne.n	800bde4 <USBD_StdDevReq+0x190>
 800bd66:	88cb      	ldrh	r3, [r1, #6]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d13b      	bne.n	800bde4 <USBD_StdDevReq+0x190>
 800bd6c:	884e      	ldrh	r6, [r1, #2]
 800bd6e:	2e7f      	cmp	r6, #127	; 0x7f
 800bd70:	d838      	bhi.n	800bde4 <USBD_StdDevReq+0x190>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd72:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bd76:	2b03      	cmp	r3, #3
 800bd78:	d034      	beq.n	800bde4 <USBD_StdDevReq+0x190>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd7a:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800bd7c:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd80:	f000 fd2e 	bl	800c7e0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bd84:	4628      	mov	r0, r5
 800bd86:	f000 fa4d 	bl	800c224 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800bd8a:	2e00      	cmp	r6, #0
 800bd8c:	f040 80cb 	bne.w	800bf26 <USBD_StdDevReq+0x2d2>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bd90:	2301      	movs	r3, #1
 800bd92:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800bd96:	e772      	b.n	800bc7e <USBD_StdDevReq+0x2a>
          USBD_GetDescriptor(pdev, req);
 800bd98:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800bd9a:	2100      	movs	r1, #0
 800bd9c:	0a13      	lsrs	r3, r2, #8
 800bd9e:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800bda2:	3b01      	subs	r3, #1
 800bda4:	2b06      	cmp	r3, #6
 800bda6:	d81d      	bhi.n	800bde4 <USBD_StdDevReq+0x190>
 800bda8:	e8df f003 	tbb	[pc, r3]
 800bdac:	1c4d606d 	.word	0x1c4d606d
 800bdb0:	431c      	.short	0x431c
 800bdb2:	27          	.byte	0x27
 800bdb3:	00          	.byte	0x00
  if (req->wLength != 1U)
 800bdb4:	88ca      	ldrh	r2, [r1, #6]
 800bdb6:	2a01      	cmp	r2, #1
 800bdb8:	d114      	bne.n	800bde4 <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800bdba:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800bdbe:	2902      	cmp	r1, #2
 800bdc0:	b2cb      	uxtb	r3, r1
 800bdc2:	f200 808a 	bhi.w	800beda <USBD_StdDevReq+0x286>
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	f43f af50 	beq.w	800bc6c <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	4601      	mov	r1, r0
 800bdd0:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bdd4:	f000 f9f6 	bl	800c1c4 <USBD_CtlSendData>
        break;
 800bdd8:	e751      	b.n	800bc7e <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bdda:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d15d      	bne.n	800bea0 <USBD_StdDevReq+0x24c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bde4:	2180      	movs	r1, #128	; 0x80
 800bde6:	4628      	mov	r0, r5
 800bde8:	f000 fcca 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bdec:	4628      	mov	r0, r5
 800bdee:	2100      	movs	r1, #0
 800bdf0:	f000 fcc6 	bl	800c780 <USBD_LL_StallEP>
}
 800bdf4:	4620      	mov	r0, r4
 800bdf6:	b002      	add	sp, #8
 800bdf8:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bdfa:	7c03      	ldrb	r3, [r0, #16]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1f1      	bne.n	800bde4 <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800be00:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800be04:	f10d 0006 	add.w	r0, sp, #6
 800be08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be0a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800be0c:	2307      	movs	r3, #7
 800be0e:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800be10:	88f2      	ldrh	r2, [r6, #6]
 800be12:	2a00      	cmp	r2, #0
 800be14:	d0a0      	beq.n	800bd58 <USBD_StdDevReq+0x104>
    if (len != 0U)
 800be16:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d0e2      	beq.n	800bde4 <USBD_StdDevReq+0x190>
      len = MIN(len, req->wLength);
 800be1e:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800be20:	4601      	mov	r1, r0
 800be22:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800be24:	bf28      	it	cs
 800be26:	461a      	movcs	r2, r3
 800be28:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800be2c:	f000 f9ca 	bl	800c1c4 <USBD_CtlSendData>
 800be30:	e725      	b.n	800bc7e <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be32:	7c03      	ldrb	r3, [r0, #16]
 800be34:	2b00      	cmp	r3, #0
 800be36:	d1d5      	bne.n	800bde4 <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800be38:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800be3c:	f10d 0006 	add.w	r0, sp, #6
 800be40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be42:	4798      	blx	r3
  if (err != 0U)
 800be44:	e7e4      	b.n	800be10 <USBD_StdDevReq+0x1bc>
      switch ((uint8_t)(req->wValue))
 800be46:	b2d2      	uxtb	r2, r2
 800be48:	2a05      	cmp	r2, #5
 800be4a:	d8cb      	bhi.n	800bde4 <USBD_StdDevReq+0x190>
 800be4c:	a301      	add	r3, pc, #4	; (adr r3, 800be54 <USBD_StdDevReq+0x200>)
 800be4e:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800be52:	bf00      	nop
 800be54:	0800bddb 	.word	0x0800bddb
 800be58:	0800becf 	.word	0x0800becf
 800be5c:	0800bec3 	.word	0x0800bec3
 800be60:	0800beb7 	.word	0x0800beb7
 800be64:	0800beab 	.word	0x0800beab
 800be68:	0800be97 	.word	0x0800be97
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be6c:	7c03      	ldrb	r3, [r0, #16]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f040 8083 	bne.w	800bf7a <USBD_StdDevReq+0x326>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800be74:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800be78:	f10d 0006 	add.w	r0, sp, #6
 800be7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be7e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800be80:	2302      	movs	r3, #2
 800be82:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800be84:	e7c4      	b.n	800be10 <USBD_StdDevReq+0x1bc>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800be86:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800be8a:	f10d 0106 	add.w	r1, sp, #6
 800be8e:	7c00      	ldrb	r0, [r0, #16]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	4798      	blx	r3
  if (err != 0U)
 800be94:	e7bc      	b.n	800be10 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800be96:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800be9a:	699b      	ldr	r3, [r3, #24]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d0a1      	beq.n	800bde4 <USBD_StdDevReq+0x190>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bea0:	f10d 0106 	add.w	r1, sp, #6
 800bea4:	7c28      	ldrb	r0, [r5, #16]
 800bea6:	4798      	blx	r3
  if (err != 0U)
 800bea8:	e7b2      	b.n	800be10 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800beaa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800beae:	695b      	ldr	r3, [r3, #20]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d1f5      	bne.n	800bea0 <USBD_StdDevReq+0x24c>
 800beb4:	e796      	b.n	800bde4 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800beb6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800beba:	691b      	ldr	r3, [r3, #16]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d1ef      	bne.n	800bea0 <USBD_StdDevReq+0x24c>
 800bec0:	e790      	b.n	800bde4 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bec2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bec6:	68db      	ldr	r3, [r3, #12]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d1e9      	bne.n	800bea0 <USBD_StdDevReq+0x24c>
 800becc:	e78a      	b.n	800bde4 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bece:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800bed2:	689b      	ldr	r3, [r3, #8]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d1e3      	bne.n	800bea0 <USBD_StdDevReq+0x24c>
 800bed8:	e784      	b.n	800bde4 <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800beda:	2b03      	cmp	r3, #3
 800bedc:	f47f aec6 	bne.w	800bc6c <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bee0:	1d01      	adds	r1, r0, #4
 800bee2:	f000 f96f 	bl	800c1c4 <USBD_CtlSendData>
        break;
 800bee6:	e6ca      	b.n	800bc7e <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800bee8:	2900      	cmp	r1, #0
 800beea:	d03b      	beq.n	800bf64 <USBD_StdDevReq+0x310>
      else if (cfgidx != pdev->dev_config)
 800beec:	6841      	ldr	r1, [r0, #4]
 800beee:	2901      	cmp	r1, #1
 800bef0:	f43f af32 	beq.w	800bd58 <USBD_StdDevReq+0x104>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bef4:	b2c9      	uxtb	r1, r1
 800bef6:	f7ff fd57 	bl	800b9a8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800befa:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800befc:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800befe:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf00:	f7ff fd4a 	bl	800b998 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800bf04:	4606      	mov	r6, r0
 800bf06:	2800      	cmp	r0, #0
 800bf08:	f43f af26 	beq.w	800bd58 <USBD_StdDevReq+0x104>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf0c:	2180      	movs	r1, #128	; 0x80
 800bf0e:	4628      	mov	r0, r5
 800bf10:	f000 fc36 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf14:	2100      	movs	r1, #0
 800bf16:	4628      	mov	r0, r5
 800bf18:	4634      	mov	r4, r6
 800bf1a:	f000 fc31 	bl	800c780 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf1e:	7929      	ldrb	r1, [r5, #4]
 800bf20:	4628      	mov	r0, r5
 800bf22:	f7ff fd41 	bl	800b9a8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf26:	2302      	movs	r3, #2
 800bf28:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800bf2c:	e6a7      	b.n	800bc7e <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800bf2e:	2900      	cmp	r1, #0
 800bf30:	f43f af12 	beq.w	800bd58 <USBD_StdDevReq+0x104>
        pdev->dev_config = cfgidx;
 800bf34:	2101      	movs	r1, #1
 800bf36:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf38:	f7ff fd2e 	bl	800b998 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800bf3c:	4604      	mov	r4, r0
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	f47f af50 	bne.w	800bde4 <USBD_StdDevReq+0x190>
          (void)USBD_CtlSendStatus(pdev);
 800bf44:	4628      	mov	r0, r5
 800bf46:	f000 f96d 	bl	800c224 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bf4a:	2303      	movs	r3, #3
 800bf4c:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800bf50:	e695      	b.n	800bc7e <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf52:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800bf54:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf56:	f000 fc13 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	2100      	movs	r1, #0
 800bf5e:	f000 fc0f 	bl	800c780 <USBD_LL_StallEP>
    return USBD_FAIL;
 800bf62:	e68c      	b.n	800bc7e <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf64:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800bf66:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf68:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf6a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bf6e:	f7ff fd1b 	bl	800b9a8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bf72:	4628      	mov	r0, r5
 800bf74:	f000 f956 	bl	800c224 <USBD_CtlSendStatus>
 800bf78:	e681      	b.n	800bc7e <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bf7a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800bf7e:	f10d 0006 	add.w	r0, sp, #6
 800bf82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf84:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bf86:	2302      	movs	r3, #2
 800bf88:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800bf8a:	e741      	b.n	800be10 <USBD_StdDevReq+0x1bc>
 800bf8c:	24000678 	.word	0x24000678

0800bf90 <USBD_StdItfReq>:
{
 800bf90:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bf92:	780b      	ldrb	r3, [r1, #0]
{
 800bf94:	460d      	mov	r5, r1
 800bf96:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bf98:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800bf9c:	2a40      	cmp	r2, #64	; 0x40
 800bf9e:	d00b      	beq.n	800bfb8 <USBD_StdItfReq+0x28>
 800bfa0:	065b      	lsls	r3, r3, #25
 800bfa2:	d509      	bpl.n	800bfb8 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800bfa4:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfa6:	2180      	movs	r1, #128	; 0x80
 800bfa8:	f000 fbea 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bfac:	4620      	mov	r0, r4
 800bfae:	4629      	mov	r1, r5
 800bfb0:	f000 fbe6 	bl	800c780 <USBD_LL_StallEP>
}
 800bfb4:	4628      	mov	r0, r5
 800bfb6:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800bfb8:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800bfbc:	3b01      	subs	r3, #1
 800bfbe:	2b02      	cmp	r3, #2
 800bfc0:	d812      	bhi.n	800bfe8 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bfc2:	792b      	ldrb	r3, [r5, #4]
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d80f      	bhi.n	800bfe8 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bfc8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800bfcc:	4629      	mov	r1, r5
 800bfce:	4620      	mov	r0, r4
 800bfd0:	689b      	ldr	r3, [r3, #8]
 800bfd2:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bfd4:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bfd6:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d1eb      	bne.n	800bfb4 <USBD_StdItfReq+0x24>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d1e9      	bne.n	800bfb4 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800bfe0:	4620      	mov	r0, r4
 800bfe2:	f000 f91f 	bl	800c224 <USBD_CtlSendStatus>
 800bfe6:	e7e5      	b.n	800bfb4 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfe8:	2180      	movs	r1, #128	; 0x80
 800bfea:	4620      	mov	r0, r4
 800bfec:	f000 fbc8 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bff0:	2100      	movs	r1, #0
 800bff2:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800bff4:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800bff6:	f000 fbc3 	bl	800c780 <USBD_LL_StallEP>
}
 800bffa:	4628      	mov	r0, r5
 800bffc:	bd38      	pop	{r3, r4, r5, pc}
 800bffe:	bf00      	nop

0800c000 <USBD_StdEPReq>:
{
 800c000:	b570      	push	{r4, r5, r6, lr}
 800c002:	780b      	ldrb	r3, [r1, #0]
 800c004:	460d      	mov	r5, r1
 800c006:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c008:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c00c:	2b20      	cmp	r3, #32
 800c00e:	d01b      	beq.n	800c048 <USBD_StdEPReq+0x48>
 800c010:	2b40      	cmp	r3, #64	; 0x40
 800c012:	d019      	beq.n	800c048 <USBD_StdEPReq+0x48>
 800c014:	b303      	cbz	r3, 800c058 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c016:	2180      	movs	r1, #128	; 0x80
 800c018:	4620      	mov	r0, r4
 800c01a:	f000 fbb1 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c01e:	4620      	mov	r0, r4
 800c020:	2100      	movs	r1, #0
 800c022:	f000 fbad 	bl	800c780 <USBD_LL_StallEP>
}
 800c026:	2000      	movs	r0, #0
 800c028:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800c02a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c02e:	2b02      	cmp	r3, #2
 800c030:	b2da      	uxtb	r2, r3
 800c032:	d04e      	beq.n	800c0d2 <USBD_StdEPReq+0xd2>
 800c034:	2a03      	cmp	r2, #3
 800c036:	d1ee      	bne.n	800c016 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c038:	886b      	ldrh	r3, [r5, #2]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d1f3      	bne.n	800c026 <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800c03e:	064e      	lsls	r6, r1, #25
 800c040:	d172      	bne.n	800c128 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800c042:	4620      	mov	r0, r4
 800c044:	f000 f8ee 	bl	800c224 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c048:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c04c:	4629      	mov	r1, r5
 800c04e:	4620      	mov	r0, r4
 800c050:	689b      	ldr	r3, [r3, #8]
}
 800c052:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c056:	4718      	bx	r3
      switch (req->bRequest)
 800c058:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800c05a:	888a      	ldrh	r2, [r1, #4]
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800c060:	d0e3      	beq.n	800c02a <USBD_StdEPReq+0x2a>
 800c062:	2b03      	cmp	r3, #3
 800c064:	d024      	beq.n	800c0b0 <USBD_StdEPReq+0xb0>
 800c066:	2b00      	cmp	r3, #0
 800c068:	d1d5      	bne.n	800c016 <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800c06a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c06e:	2b02      	cmp	r3, #2
 800c070:	b2d8      	uxtb	r0, r3
 800c072:	d037      	beq.n	800c0e4 <USBD_StdEPReq+0xe4>
 800c074:	2803      	cmp	r0, #3
 800c076:	d1ce      	bne.n	800c016 <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c078:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800c07c:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c07e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800c082:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800c086:	d43e      	bmi.n	800c106 <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c088:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d0c2      	beq.n	800c016 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c090:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c094:	2514      	movs	r5, #20
 800c096:	fb05 4503 	mla	r5, r5, r3, r4
 800c09a:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d13c      	bne.n	800c11c <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800c0a2:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0a4:	4629      	mov	r1, r5
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	2202      	movs	r2, #2
 800c0aa:	f000 f88b 	bl	800c1c4 <USBD_CtlSendData>
              break;
 800c0ae:	e7ba      	b.n	800c026 <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800c0b0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c0b4:	2b02      	cmp	r3, #2
 800c0b6:	b2da      	uxtb	r2, r3
 800c0b8:	d00b      	beq.n	800c0d2 <USBD_StdEPReq+0xd2>
 800c0ba:	2a03      	cmp	r2, #3
 800c0bc:	d1ab      	bne.n	800c016 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c0be:	886b      	ldrh	r3, [r5, #2]
 800c0c0:	b91b      	cbnz	r3, 800c0ca <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c0c2:	064a      	lsls	r2, r1, #25
 800c0c4:	d001      	beq.n	800c0ca <USBD_StdEPReq+0xca>
 800c0c6:	88eb      	ldrh	r3, [r5, #6]
 800c0c8:	b39b      	cbz	r3, 800c132 <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800c0ca:	4620      	mov	r0, r4
 800c0cc:	f000 f8aa 	bl	800c224 <USBD_CtlSendStatus>
              break;
 800c0d0:	e7a9      	b.n	800c026 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c0d2:	064b      	lsls	r3, r1, #25
 800c0d4:	d09f      	beq.n	800c016 <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c0d6:	f000 fb53 	bl	800c780 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c0da:	4620      	mov	r0, r4
 800c0dc:	2180      	movs	r1, #128	; 0x80
 800c0de:	f000 fb4f 	bl	800c780 <USBD_LL_StallEP>
 800c0e2:	e7a0      	b.n	800c026 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c0e4:	0648      	lsls	r0, r1, #25
 800c0e6:	d196      	bne.n	800c016 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0e8:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800c0ea:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c0ee:	4620      	mov	r0, r4
 800c0f0:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0f4:	bf4c      	ite	mi
 800c0f6:	f104 0114 	addmi.w	r1, r4, #20
 800c0fa:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800c0fe:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c100:	f000 f860 	bl	800c1c4 <USBD_CtlSendData>
              break;
 800c104:	e78f      	b.n	800c026 <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c106:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d084      	beq.n	800c016 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c10c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800c110:	1c5d      	adds	r5, r3, #1
 800c112:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800c116:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800c11a:	e7c0      	b.n	800c09e <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c11c:	4620      	mov	r0, r4
 800c11e:	f000 fb4b 	bl	800c7b8 <USBD_LL_IsStallEP>
 800c122:	b120      	cbz	r0, 800c12e <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800c124:	2301      	movs	r3, #1
 800c126:	e7bc      	b.n	800c0a2 <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c128:	f000 fb38 	bl	800c79c <USBD_LL_ClearStallEP>
 800c12c:	e789      	b.n	800c042 <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800c12e:	6028      	str	r0, [r5, #0]
 800c130:	e7b8      	b.n	800c0a4 <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c132:	f000 fb25 	bl	800c780 <USBD_LL_StallEP>
 800c136:	e7c8      	b.n	800c0ca <USBD_StdEPReq+0xca>

0800c138 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800c138:	780b      	ldrb	r3, [r1, #0]
 800c13a:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800c13c:	784b      	ldrb	r3, [r1, #1]
 800c13e:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c140:	78ca      	ldrb	r2, [r1, #3]
 800c142:	788b      	ldrb	r3, [r1, #2]
 800c144:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800c148:	8043      	strh	r3, [r0, #2]
 800c14a:	794a      	ldrb	r2, [r1, #5]
 800c14c:	790b      	ldrb	r3, [r1, #4]
 800c14e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800c152:	8083      	strh	r3, [r0, #4]
 800c154:	79ca      	ldrb	r2, [r1, #7]
 800c156:	798b      	ldrb	r3, [r1, #6]
 800c158:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800c15c:	80c3      	strh	r3, [r0, #6]
}
 800c15e:	4770      	bx	lr

0800c160 <USBD_CtlError>:
{
 800c160:	b510      	push	{r4, lr}
 800c162:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c164:	2180      	movs	r1, #128	; 0x80
 800c166:	f000 fb0b 	bl	800c780 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c16a:	2100      	movs	r1, #0
 800c16c:	4620      	mov	r0, r4
}
 800c16e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800c172:	f000 bb05 	b.w	800c780 <USBD_LL_StallEP>
 800c176:	bf00      	nop

0800c178 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800c178:	b308      	cbz	r0, 800c1be <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800c17a:	7803      	ldrb	r3, [r0, #0]
{
 800c17c:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 800c17e:	b1fb      	cbz	r3, 800c1c0 <USBD_GetString+0x48>
 800c180:	4604      	mov	r4, r0
 800c182:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 800c186:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 800c188:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	2d00      	cmp	r5, #0
 800c190:	d1f9      	bne.n	800c186 <USBD_GetString+0xe>
 800c192:	3301      	adds	r3, #1
 800c194:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c196:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c198:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800c19a:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c19c:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800c19e:	7804      	ldrb	r4, [r0, #0]
 800c1a0:	b15c      	cbz	r4, 800c1ba <USBD_GetString+0x42>
  idx++;
 800c1a2:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800c1a4:	2500      	movs	r5, #0
    idx++;
 800c1a6:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800c1a8:	54cc      	strb	r4, [r1, r3]
    idx++;
 800c1aa:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800c1ac:	b2d2      	uxtb	r2, r2
    idx++;
 800c1ae:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800c1b0:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800c1b2:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800c1b6:	2c00      	cmp	r4, #0
 800c1b8:	d1f5      	bne.n	800c1a6 <USBD_GetString+0x2e>
}
 800c1ba:	bc70      	pop	{r4, r5, r6}
 800c1bc:	4770      	bx	lr
 800c1be:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800c1c0:	2302      	movs	r3, #2
 800c1c2:	e7e8      	b.n	800c196 <USBD_GetString+0x1e>

0800c1c4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c1c4:	b538      	push	{r3, r4, r5, lr}
 800c1c6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1c8:	2502      	movs	r5, #2
{
 800c1ca:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1cc:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1ce:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800c1d2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1d6:	f000 fb11 	bl	800c7fc <USBD_LL_Transmit>

  return USBD_OK;
}
 800c1da:	2000      	movs	r0, #0
 800c1dc:	bd38      	pop	{r3, r4, r5, pc}
 800c1de:	bf00      	nop

0800c1e0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c1e0:	b510      	push	{r4, lr}
 800c1e2:	460c      	mov	r4, r1
 800c1e4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1e6:	2100      	movs	r1, #0
 800c1e8:	4622      	mov	r2, r4
 800c1ea:	f000 fb07 	bl	800c7fc <USBD_LL_Transmit>

  return USBD_OK;
}
 800c1ee:	2000      	movs	r0, #0
 800c1f0:	bd10      	pop	{r4, pc}
 800c1f2:	bf00      	nop

0800c1f4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c1f4:	b538      	push	{r3, r4, r5, lr}
 800c1f6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c1f8:	2503      	movs	r5, #3
{
 800c1fa:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c1fc:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c1fe:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800c202:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c206:	f000 fb07 	bl	800c818 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c20a:	2000      	movs	r0, #0
 800c20c:	bd38      	pop	{r3, r4, r5, pc}
 800c20e:	bf00      	nop

0800c210 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c210:	b510      	push	{r4, lr}
 800c212:	460c      	mov	r4, r1
 800c214:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c216:	2100      	movs	r1, #0
 800c218:	4622      	mov	r2, r4
 800c21a:	f000 fafd 	bl	800c818 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c21e:	2000      	movs	r0, #0
 800c220:	bd10      	pop	{r4, pc}
 800c222:	bf00      	nop

0800c224 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c224:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c226:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c228:	2504      	movs	r5, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c22a:	461a      	mov	r2, r3
 800c22c:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c22e:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c232:	f000 fae3 	bl	800c7fc <USBD_LL_Transmit>

  return USBD_OK;
}
 800c236:	2000      	movs	r0, #0
 800c238:	bd38      	pop	{r3, r4, r5, pc}
 800c23a:	bf00      	nop

0800c23c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c23c:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c23e:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c240:	2505      	movs	r5, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c242:	461a      	mov	r2, r3
 800c244:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c246:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c24a:	f000 fae5 	bl	800c818 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800c24e:	2000      	movs	r0, #0
 800c250:	bd38      	pop	{r3, r4, r5, pc}
 800c252:	bf00      	nop

0800c254 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c254:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c256:	2200      	movs	r2, #0
 800c258:	4919      	ldr	r1, [pc, #100]	; (800c2c0 <MX_USB_DEVICE_Init+0x6c>)
 800c25a:	481a      	ldr	r0, [pc, #104]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c25c:	f7ff fb6c 	bl	800b938 <USBD_Init>
 800c260:	b988      	cbnz	r0, 800c286 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c262:	4919      	ldr	r1, [pc, #100]	; (800c2c8 <MX_USB_DEVICE_Init+0x74>)
 800c264:	4817      	ldr	r0, [pc, #92]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c266:	f7ff fb7b 	bl	800b960 <USBD_RegisterClass>
 800c26a:	b9a0      	cbnz	r0, 800c296 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c26c:	4917      	ldr	r1, [pc, #92]	; (800c2cc <MX_USB_DEVICE_Init+0x78>)
 800c26e:	4815      	ldr	r0, [pc, #84]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c270:	f7ff fb12 	bl	800b898 <USBD_CDC_RegisterInterface>
 800c274:	b9b8      	cbnz	r0, 800c2a6 <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c276:	4813      	ldr	r0, [pc, #76]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c278:	f7ff fb8c 	bl	800b994 <USBD_Start>
 800c27c:	b9d0      	cbnz	r0, 800c2b4 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c27e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800c282:	f7fb ba59 	b.w	8007738 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800c286:	f7f6 fbad 	bl	80029e4 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c28a:	490f      	ldr	r1, [pc, #60]	; (800c2c8 <MX_USB_DEVICE_Init+0x74>)
 800c28c:	480d      	ldr	r0, [pc, #52]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c28e:	f7ff fb67 	bl	800b960 <USBD_RegisterClass>
 800c292:	2800      	cmp	r0, #0
 800c294:	d0ea      	beq.n	800c26c <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800c296:	f7f6 fba5 	bl	80029e4 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c29a:	490c      	ldr	r1, [pc, #48]	; (800c2cc <MX_USB_DEVICE_Init+0x78>)
 800c29c:	4809      	ldr	r0, [pc, #36]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c29e:	f7ff fafb 	bl	800b898 <USBD_CDC_RegisterInterface>
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	d0e7      	beq.n	800c276 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800c2a6:	f7f6 fb9d 	bl	80029e4 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c2aa:	4806      	ldr	r0, [pc, #24]	; (800c2c4 <MX_USB_DEVICE_Init+0x70>)
 800c2ac:	f7ff fb72 	bl	800b994 <USBD_Start>
 800c2b0:	2800      	cmp	r0, #0
 800c2b2:	d0e4      	beq.n	800c27e <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800c2b4:	f7f6 fb96 	bl	80029e4 <Error_Handler>
}
 800c2b8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800c2bc:	f7fb ba3c 	b.w	8007738 <HAL_PWREx_EnableUSBVoltageDetector>
 800c2c0:	24000330 	.word	0x24000330
 800c2c4:	2400f164 	.word	0x2400f164
 800c2c8:	24000204 	.word	0x24000204
 800c2cc:	24000314 	.word	0x24000314

0800c2d0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800c2d0:	2000      	movs	r0, #0
 800c2d2:	4770      	bx	lr

0800c2d4 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800c2d4:	2000      	movs	r0, #0
 800c2d6:	4770      	bx	lr

0800c2d8 <CDC_Receive_FS>:
{
 800c2d8:	b570      	push	{r4, r5, r6, lr}
 800c2da:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2dc:	4e08      	ldr	r6, [pc, #32]	; (800c300 <CDC_Receive_FS+0x28>)
{
 800c2de:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	4621      	mov	r1, r4
 800c2e4:	f7ff faec 	bl	800b8c0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800c2e8:	4630      	mov	r0, r6
 800c2ea:	f7ff fb0b 	bl	800b904 <USBD_CDC_ReceivePacket>
 800c2ee:	682a      	ldr	r2, [r5, #0]
 800c2f0:	4b04      	ldr	r3, [pc, #16]	; (800c304 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	4804      	ldr	r0, [pc, #16]	; (800c308 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800c2f6:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800c2f8:	f001 fbfa 	bl	800daf0 <memcpy>
}
 800c2fc:	2000      	movs	r0, #0
 800c2fe:	bd70      	pop	{r4, r5, r6, pc}
 800c300:	2400f164 	.word	0x2400f164
 800c304:	240009a4 	.word	0x240009a4
 800c308:	240008a4 	.word	0x240008a4

0800c30c <CDC_Init_FS>:
{
 800c30c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c30e:	4c06      	ldr	r4, [pc, #24]	; (800c328 <CDC_Init_FS+0x1c>)
 800c310:	2200      	movs	r2, #0
 800c312:	4906      	ldr	r1, [pc, #24]	; (800c32c <CDC_Init_FS+0x20>)
 800c314:	4620      	mov	r0, r4
 800c316:	f7ff fac7 	bl	800b8a8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c31a:	4620      	mov	r0, r4
 800c31c:	4904      	ldr	r1, [pc, #16]	; (800c330 <CDC_Init_FS+0x24>)
 800c31e:	f7ff facf 	bl	800b8c0 <USBD_CDC_SetRxBuffer>
}
 800c322:	2000      	movs	r0, #0
 800c324:	bd10      	pop	{r4, pc}
 800c326:	bf00      	nop
 800c328:	2400f164 	.word	0x2400f164
 800c32c:	2400fc34 	.word	0x2400fc34
 800c330:	2400f434 	.word	0x2400f434

0800c334 <CDC_Control_FS>:
  switch(cmd)
 800c334:	2820      	cmp	r0, #32
 800c336:	d00a      	beq.n	800c34e <CDC_Control_FS+0x1a>
 800c338:	2821      	cmp	r0, #33	; 0x21
 800c33a:	d106      	bne.n	800c34a <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800c33c:	4b0a      	ldr	r3, [pc, #40]	; (800c368 <CDC_Control_FS+0x34>)
 800c33e:	6818      	ldr	r0, [r3, #0]
 800c340:	889a      	ldrh	r2, [r3, #4]
 800c342:	799b      	ldrb	r3, [r3, #6]
 800c344:	6008      	str	r0, [r1, #0]
 800c346:	808a      	strh	r2, [r1, #4]
 800c348:	718b      	strb	r3, [r1, #6]
}
 800c34a:	2000      	movs	r0, #0
 800c34c:	4770      	bx	lr
{
 800c34e:	b410      	push	{r4}
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800c350:	4b05      	ldr	r3, [pc, #20]	; (800c368 <CDC_Control_FS+0x34>)
 800c352:	6808      	ldr	r0, [r1, #0]
 800c354:	888c      	ldrh	r4, [r1, #4]
 800c356:	798a      	ldrb	r2, [r1, #6]
 800c358:	6018      	str	r0, [r3, #0]
}
 800c35a:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800c35c:	809c      	strh	r4, [r3, #4]
 800c35e:	719a      	strb	r2, [r3, #6]
}
 800c360:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	24000328 	.word	0x24000328

0800c36c <CDC_Transmit_FS>:
{
 800c36c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c36e:	4c09      	ldr	r4, [pc, #36]	; (800c394 <CDC_Transmit_FS+0x28>)
 800c370:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800c374:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c378:	b10b      	cbz	r3, 800c37e <CDC_Transmit_FS+0x12>
}
 800c37a:	2001      	movs	r0, #1
 800c37c:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c37e:	460a      	mov	r2, r1
 800c380:	4601      	mov	r1, r0
 800c382:	4620      	mov	r0, r4
 800c384:	f7ff fa90 	bl	800b8a8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c388:	4620      	mov	r0, r4
}
 800c38a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c38e:	f7ff baa1 	b.w	800b8d4 <USBD_CDC_TransmitPacket>
 800c392:	bf00      	nop
 800c394:	2400f164 	.word	0x2400f164

0800c398 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c398:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800c39a:	4801      	ldr	r0, [pc, #4]	; (800c3a0 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800c39c:	800b      	strh	r3, [r1, #0]
}
 800c39e:	4770      	bx	lr
 800c3a0:	2400034c 	.word	0x2400034c

0800c3a4 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c3a4:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800c3a6:	4801      	ldr	r0, [pc, #4]	; (800c3ac <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800c3a8:	800b      	strh	r3, [r1, #0]
}
 800c3aa:	4770      	bx	lr
 800c3ac:	24000360 	.word	0x24000360

0800c3b0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3b0:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3b2:	4c04      	ldr	r4, [pc, #16]	; (800c3c4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800c3b4:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c3b6:	4804      	ldr	r0, [pc, #16]	; (800c3c8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800c3b8:	4621      	mov	r1, r4
 800c3ba:	f7ff fedd 	bl	800c178 <USBD_GetString>
  return USBD_StrDesc;
}
 800c3be:	4620      	mov	r0, r4
 800c3c0:	bd10      	pop	{r4, pc}
 800c3c2:	bf00      	nop
 800c3c4:	24010434 	.word	0x24010434
 800c3c8:	08017bf4 	.word	0x08017bf4

0800c3cc <USBD_FS_ProductStrDescriptor>:
{
 800c3cc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3ce:	4c04      	ldr	r4, [pc, #16]	; (800c3e0 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800c3d0:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3d2:	4804      	ldr	r0, [pc, #16]	; (800c3e4 <USBD_FS_ProductStrDescriptor+0x18>)
 800c3d4:	4621      	mov	r1, r4
 800c3d6:	f7ff fecf 	bl	800c178 <USBD_GetString>
}
 800c3da:	4620      	mov	r0, r4
 800c3dc:	bd10      	pop	{r4, pc}
 800c3de:	bf00      	nop
 800c3e0:	24010434 	.word	0x24010434
 800c3e4:	08017c08 	.word	0x08017c08

0800c3e8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3e8:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c3ea:	4c04      	ldr	r4, [pc, #16]	; (800c3fc <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800c3ec:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c3ee:	4804      	ldr	r0, [pc, #16]	; (800c400 <USBD_FS_ConfigStrDescriptor+0x18>)
 800c3f0:	4621      	mov	r1, r4
 800c3f2:	f7ff fec1 	bl	800c178 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	bd10      	pop	{r4, pc}
 800c3fa:	bf00      	nop
 800c3fc:	24010434 	.word	0x24010434
 800c400:	08017c20 	.word	0x08017c20

0800c404 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c404:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c406:	4c04      	ldr	r4, [pc, #16]	; (800c418 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800c408:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c40a:	4804      	ldr	r0, [pc, #16]	; (800c41c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800c40c:	4621      	mov	r1, r4
 800c40e:	f7ff feb3 	bl	800c178 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800c412:	4620      	mov	r0, r4
 800c414:	bd10      	pop	{r4, pc}
 800c416:	bf00      	nop
 800c418:	24010434 	.word	0x24010434
 800c41c:	08017c2c 	.word	0x08017c2c

0800c420 <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c420:	4a42      	ldr	r2, [pc, #264]	; (800c52c <USBD_FS_SerialStrDescriptor+0x10c>)
  *length = USB_SIZ_STRING_SERIAL;
 800c422:	201a      	movs	r0, #26
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c424:	4b42      	ldr	r3, [pc, #264]	; (800c530 <USBD_FS_SerialStrDescriptor+0x110>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c426:	6812      	ldr	r2, [r2, #0]

  deviceserial0 += deviceserial2;
 800c428:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 800c42a:	8008      	strh	r0, [r1, #0]

  if (deviceserial0 != 0)
 800c42c:	18d3      	adds	r3, r2, r3
 800c42e:	d101      	bne.n	800c434 <USBD_FS_SerialStrDescriptor+0x14>
}
 800c430:	4840      	ldr	r0, [pc, #256]	; (800c534 <USBD_FS_SerialStrDescriptor+0x114>)
 800c432:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800c434:	0f1a      	lsrs	r2, r3, #28
 800c436:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c43a:	493f      	ldr	r1, [pc, #252]	; (800c538 <USBD_FS_SerialStrDescriptor+0x118>)
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c43c:	bf2c      	ite	cs
 800c43e:	f102 0037 	addcs.w	r0, r2, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c442:	f102 0030 	addcc.w	r0, r2, #48	; 0x30
 800c446:	4a3b      	ldr	r2, [pc, #236]	; (800c534 <USBD_FS_SerialStrDescriptor+0x114>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c448:	6809      	ldr	r1, [r1, #0]
{
 800c44a:	b410      	push	{r4}
      pbuf[2 * idx] = (value >> 28) + '0';
 800c44c:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800c44e:	f3c3 6003 	ubfx	r0, r3, #24, #4
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800c452:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800c454:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800c456:	70d4      	strb	r4, [r2, #3]
 800c458:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c45c:	bf8c      	ite	hi
 800c45e:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c460:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c462:	7154      	strb	r4, [r2, #5]
 800c464:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c466:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800c468:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800c46c:	71d4      	strb	r4, [r2, #7]
 800c46e:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800c470:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800c472:	7254      	strb	r4, [r2, #9]
 800c474:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c478:	bf8c      	ite	hi
 800c47a:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c47c:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c47e:	72d4      	strb	r4, [r2, #11]
 800c480:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c482:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800c484:	f3c3 4003 	ubfx	r0, r3, #16, #4
    pbuf[2 * idx + 1] = 0;
 800c488:	7354      	strb	r4, [r2, #13]
    if (((value >> 28)) < 0xA)
 800c48a:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c48c:	bf8c      	ite	hi
 800c48e:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c490:	3030      	addls	r0, #48	; 0x30
 800c492:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800c494:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800c498:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c49a:	bf8c      	ite	hi
 800c49c:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c49e:	3030      	addls	r0, #48	; 0x30
 800c4a0:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800c4a2:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800c4a6:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4a8:	bf8c      	ite	hi
 800c4aa:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4ac:	3030      	addls	r0, #48	; 0x30
 800c4ae:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800c4b0:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800c4b4:	f003 030f 	and.w	r3, r3, #15
 800c4b8:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4ba:	bf8c      	ite	hi
 800c4bc:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4be:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800c4c0:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4c2:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800c4c4:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4c8:	bf94      	ite	ls
 800c4ca:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4cc:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800c4ce:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800c4d2:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4d4:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800c4d6:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800c4da:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4de:	bf2c      	ite	cs
 800c4e0:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4e2:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800c4e4:	7450      	strb	r0, [r2, #17]
 800c4e6:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4e8:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800c4ea:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800c4ee:	74d0      	strb	r0, [r2, #19]
 800c4f0:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800c4f2:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800c4f4:	7550      	strb	r0, [r2, #21]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c4f6:	bf8c      	ite	hi
 800c4f8:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4fa:	3330      	addls	r3, #48	; 0x30
}
 800c4fc:	480d      	ldr	r0, [pc, #52]	; (800c534 <USBD_FS_SerialStrDescriptor+0x114>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800c4fe:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800c500:	f3c1 5303 	ubfx	r3, r1, #20, #4
 800c504:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c506:	bf8c      	ite	hi
 800c508:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800c50a:	3330      	addls	r3, #48	; 0x30
 800c50c:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800c50e:	f3c1 4303 	ubfx	r3, r1, #16, #4
    pbuf[2 * idx + 1] = 0;
 800c512:	2100      	movs	r1, #0
    if (((value >> 28)) < 0xA)
 800c514:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800c516:	75d1      	strb	r1, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800c518:	bf94      	ite	ls
 800c51a:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c51c:	3337      	addhi	r3, #55	; 0x37
 800c51e:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800c520:	2300      	movs	r3, #0
 800c522:	7653      	strb	r3, [r2, #25]
}
 800c524:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c528:	4770      	bx	lr
 800c52a:	bf00      	nop
 800c52c:	1ff1e800 	.word	0x1ff1e800
 800c530:	1ff1e808 	.word	0x1ff1e808
 800c534:	24000364 	.word	0x24000364
 800c538:	1ff1e804 	.word	0x1ff1e804

0800c53c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c53c:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800c540:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c542:	2100      	movs	r1, #0
{
 800c544:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c546:	22bc      	movs	r2, #188	; 0xbc
 800c548:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c54a:	9106      	str	r1, [sp, #24]
 800c54c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800c550:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c554:	f001 fada 	bl	800db0c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c558:	6822      	ldr	r2, [r4, #0]
 800c55a:	4b25      	ldr	r3, [pc, #148]	; (800c5f0 <HAL_PCD_MspInit+0xb4>)
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d002      	beq.n	800c566 <HAL_PCD_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c560:	b036      	add	sp, #216	; 0xd8
 800c562:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c566:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c56a:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c56e:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c570:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c572:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c574:	f7fc f850 	bl	8008618 <HAL_RCCEx_PeriphCLKConfig>
 800c578:	bbb0      	cbnz	r0, 800c5e8 <HAL_PCD_MspInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c57a:	4c1e      	ldr	r4, [pc, #120]	; (800c5f4 <HAL_PCD_MspInit+0xb8>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800c57c:	f7fb f8dc 	bl	8007738 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c580:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c584:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c586:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c58a:	2702      	movs	r7, #2
 800c58c:	f04f 0800 	mov.w	r8, #0
 800c590:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c594:	f043 0301 	orr.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c598:	a902      	add	r1, sp, #8
 800c59a:	4817      	ldr	r0, [pc, #92]	; (800c5f8 <HAL_PCD_MspInit+0xbc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c59c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800c5a0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c5a4:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c5a6:	f003 0301 	and.w	r3, r3, #1
 800c5aa:	9300      	str	r3, [sp, #0]
 800c5ac:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c5ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c5b2:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5b6:	f7fa f971 	bl	800689c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5ba:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5be:	2200      	movs	r2, #0
 800c5c0:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5c6:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c5c8:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800c5cc:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800c5d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c5d4:	9301      	str	r3, [sp, #4]
 800c5d6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c5d8:	f7f8 fc40 	bl	8004e5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c5dc:	2065      	movs	r0, #101	; 0x65
 800c5de:	f7f8 fc77 	bl	8004ed0 <HAL_NVIC_EnableIRQ>
}
 800c5e2:	b036      	add	sp, #216	; 0xd8
 800c5e4:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
      Error_Handler();
 800c5e8:	f7f6 f9fc 	bl	80029e4 <Error_Handler>
 800c5ec:	e7c5      	b.n	800c57a <HAL_PCD_MspInit+0x3e>
 800c5ee:	bf00      	nop
 800c5f0:	40080000 	.word	0x40080000
 800c5f4:	58024400 	.word	0x58024400
 800c5f8:	58020000 	.word	0x58020000

0800c5fc <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c5fc:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800c600:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c604:	f7ff b9d8 	b.w	800b9b8 <USBD_LL_SetupStage>

0800c608 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c608:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800c60c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c610:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c614:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800c618:	f7ff b9fe 	b.w	800ba18 <USBD_LL_DataOutStage>

0800c61c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c61c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800c620:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c624:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c628:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c62a:	f7ff ba29 	b.w	800ba80 <USBD_LL_DataInStage>
 800c62e:	bf00      	nop

0800c630 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c630:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c634:	f7ff bac2 	b.w	800bbbc <USBD_LL_SOF>

0800c638 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c638:	68c1      	ldr	r1, [r0, #12]
{
 800c63a:	b510      	push	{r4, lr}
 800c63c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c63e:	b111      	cbz	r1, 800c646 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c640:	2902      	cmp	r1, #2
 800c642:	d10a      	bne.n	800c65a <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800c644:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c646:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800c64a:	f7ff fa9b 	bl	800bb84 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c64e:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800c652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c656:	f7ff ba69 	b.w	800bb2c <USBD_LL_Reset>
    Error_Handler();
 800c65a:	f7f6 f9c3 	bl	80029e4 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c65e:	2101      	movs	r1, #1
 800c660:	e7f1      	b.n	800c646 <HAL_PCD_ResetCallback+0xe>
 800c662:	bf00      	nop

0800c664 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c664:	b510      	push	{r4, lr}
 800c666:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c668:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c66c:	f7ff fa8e 	bl	800bb8c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c670:	6822      	ldr	r2, [r4, #0]
 800c672:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800c676:	f043 0301 	orr.w	r3, r3, #1
 800c67a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c67e:	6a23      	ldr	r3, [r4, #32]
 800c680:	b123      	cbz	r3, 800c68c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c682:	4a03      	ldr	r2, [pc, #12]	; (800c690 <HAL_PCD_SuspendCallback+0x2c>)
 800c684:	6913      	ldr	r3, [r2, #16]
 800c686:	f043 0306 	orr.w	r3, r3, #6
 800c68a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c68c:	bd10      	pop	{r4, pc}
 800c68e:	bf00      	nop
 800c690:	e000ed00 	.word	0xe000ed00

0800c694 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c694:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c698:	f7ff ba84 	b.w	800bba4 <USBD_LL_Resume>

0800c69c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c69c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6a0:	f7ff bab4 	b.w	800bc0c <USBD_LL_IsoOUTIncomplete>

0800c6a4 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c6a4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6a8:	f7ff ba9c 	b.w	800bbe4 <USBD_LL_IsoINIncomplete>

0800c6ac <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6ac:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6b0:	f7ff bac0 	b.w	800bc34 <USBD_LL_DevConnected>

0800c6b4 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c6b4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800c6b8:	f7ff babe 	b.w	800bc38 <USBD_LL_DevDisconnected>

0800c6bc <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c6bc:	7802      	ldrb	r2, [r0, #0]
 800c6be:	b10a      	cbz	r2, 800c6c4 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800c6c0:	2000      	movs	r0, #0
 800c6c2:	4770      	bx	lr
{
 800c6c4:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 800c6c6:	4b15      	ldr	r3, [pc, #84]	; (800c71c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c6c8:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c6ca:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c6cc:	4d14      	ldr	r5, [pc, #80]	; (800c720 <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 800c6ce:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800c6d2:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c6d6:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c6d8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c6da:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c6dc:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c6de:	e9c3 2207 	strd	r2, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800c6e2:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c6e6:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c6ea:	e9c3 5400 	strd	r5, r4, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c6ee:	f7fa fa81 	bl	8006bf4 <HAL_PCD_Init>
 800c6f2:	b978      	cbnz	r0, 800c714 <USBD_LL_Init+0x58>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c6f4:	2180      	movs	r1, #128	; 0x80
 800c6f6:	4809      	ldr	r0, [pc, #36]	; (800c71c <USBD_LL_Init+0x60>)
 800c6f8:	f7fa ffda 	bl	80076b0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c6fc:	2240      	movs	r2, #64	; 0x40
 800c6fe:	2100      	movs	r1, #0
 800c700:	4806      	ldr	r0, [pc, #24]	; (800c71c <USBD_LL_Init+0x60>)
 800c702:	f7fa ffb1 	bl	8007668 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c706:	2280      	movs	r2, #128	; 0x80
 800c708:	2101      	movs	r1, #1
 800c70a:	4804      	ldr	r0, [pc, #16]	; (800c71c <USBD_LL_Init+0x60>)
 800c70c:	f7fa ffac 	bl	8007668 <HAL_PCDEx_SetTxFiFo>
}
 800c710:	2000      	movs	r0, #0
 800c712:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800c714:	f7f6 f966 	bl	80029e4 <Error_Handler>
 800c718:	e7ec      	b.n	800c6f4 <USBD_LL_Init+0x38>
 800c71a:	bf00      	nop
 800c71c:	24010634 	.word	0x24010634
 800c720:	40080000 	.word	0x40080000

0800c724 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800c724:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c728:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c72a:	f7fa faf9 	bl	8006d20 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800c72e:	2803      	cmp	r0, #3
 800c730:	d802      	bhi.n	800c738 <USBD_LL_Start+0x14>
 800c732:	4b02      	ldr	r3, [pc, #8]	; (800c73c <USBD_LL_Start+0x18>)
 800c734:	5c18      	ldrb	r0, [r3, r0]
}
 800c736:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c738:	2003      	movs	r0, #3
}
 800c73a:	bd08      	pop	{r3, pc}
 800c73c:	08017c3c 	.word	0x08017c3c

0800c740 <USBD_LL_OpenEP>:
{
 800c740:	b510      	push	{r4, lr}
 800c742:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c744:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c748:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c74a:	4623      	mov	r3, r4
 800c74c:	f7fa fe48 	bl	80073e0 <HAL_PCD_EP_Open>
  switch (hal_status)
 800c750:	2803      	cmp	r0, #3
 800c752:	d802      	bhi.n	800c75a <USBD_LL_OpenEP+0x1a>
 800c754:	4b02      	ldr	r3, [pc, #8]	; (800c760 <USBD_LL_OpenEP+0x20>)
 800c756:	5c18      	ldrb	r0, [r3, r0]
}
 800c758:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c75a:	2003      	movs	r0, #3
}
 800c75c:	bd10      	pop	{r4, pc}
 800c75e:	bf00      	nop
 800c760:	08017c3c 	.word	0x08017c3c

0800c764 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c764:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c768:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c76a:	f7fa fe73 	bl	8007454 <HAL_PCD_EP_Close>
  switch (hal_status)
 800c76e:	2803      	cmp	r0, #3
 800c770:	d802      	bhi.n	800c778 <USBD_LL_CloseEP+0x14>
 800c772:	4b02      	ldr	r3, [pc, #8]	; (800c77c <USBD_LL_CloseEP+0x18>)
 800c774:	5c18      	ldrb	r0, [r3, r0]
}
 800c776:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c778:	2003      	movs	r0, #3
}
 800c77a:	bd08      	pop	{r3, pc}
 800c77c:	08017c3c 	.word	0x08017c3c

0800c780 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c780:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c784:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c786:	f7fa feef 	bl	8007568 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800c78a:	2803      	cmp	r0, #3
 800c78c:	d802      	bhi.n	800c794 <USBD_LL_StallEP+0x14>
 800c78e:	4b02      	ldr	r3, [pc, #8]	; (800c798 <USBD_LL_StallEP+0x18>)
 800c790:	5c18      	ldrb	r0, [r3, r0]
}
 800c792:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c794:	2003      	movs	r0, #3
}
 800c796:	bd08      	pop	{r3, pc}
 800c798:	08017c3c 	.word	0x08017c3c

0800c79c <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c79c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c7a0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7a2:	f7fa ff25 	bl	80075f0 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800c7a6:	2803      	cmp	r0, #3
 800c7a8:	d802      	bhi.n	800c7b0 <USBD_LL_ClearStallEP+0x14>
 800c7aa:	4b02      	ldr	r3, [pc, #8]	; (800c7b4 <USBD_LL_ClearStallEP+0x18>)
 800c7ac:	5c18      	ldrb	r0, [r3, r0]
}
 800c7ae:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c7b0:	2003      	movs	r0, #3
}
 800c7b2:	bd08      	pop	{r3, pc}
 800c7b4:	08017c3c 	.word	0x08017c3c

0800c7b8 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800c7b8:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c7ba:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800c7be:	d406      	bmi.n	800c7ce <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c7c0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c7c4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c7c8:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800c7cc:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c7ce:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800c7d2:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c7d6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c7da:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800c7de:	4770      	bx	lr

0800c7e0 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c7e0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c7e4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c7e6:	f7fa fde7 	bl	80073b8 <HAL_PCD_SetAddress>
  switch (hal_status)
 800c7ea:	2803      	cmp	r0, #3
 800c7ec:	d802      	bhi.n	800c7f4 <USBD_LL_SetUSBAddress+0x14>
 800c7ee:	4b02      	ldr	r3, [pc, #8]	; (800c7f8 <USBD_LL_SetUSBAddress+0x18>)
 800c7f0:	5c18      	ldrb	r0, [r3, r0]
}
 800c7f2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c7f4:	2003      	movs	r0, #3
}
 800c7f6:	bd08      	pop	{r3, pc}
 800c7f8:	08017c3c 	.word	0x08017c3c

0800c7fc <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c7fc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c800:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c802:	f7fa fe8d 	bl	8007520 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800c806:	2803      	cmp	r0, #3
 800c808:	d802      	bhi.n	800c810 <USBD_LL_Transmit+0x14>
 800c80a:	4b02      	ldr	r3, [pc, #8]	; (800c814 <USBD_LL_Transmit+0x18>)
 800c80c:	5c18      	ldrb	r0, [r3, r0]
}
 800c80e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c810:	2003      	movs	r0, #3
}
 800c812:	bd08      	pop	{r3, pc}
 800c814:	08017c3c 	.word	0x08017c3c

0800c818 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c818:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c81c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c81e:	f7fa fe4d 	bl	80074bc <HAL_PCD_EP_Receive>
  switch (hal_status)
 800c822:	2803      	cmp	r0, #3
 800c824:	d802      	bhi.n	800c82c <USBD_LL_PrepareReceive+0x14>
 800c826:	4b02      	ldr	r3, [pc, #8]	; (800c830 <USBD_LL_PrepareReceive+0x18>)
 800c828:	5c18      	ldrb	r0, [r3, r0]
}
 800c82a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c82c:	2003      	movs	r0, #3
}
 800c82e:	bd08      	pop	{r3, pc}
 800c830:	08017c3c 	.word	0x08017c3c

0800c834 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c834:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c838:	f7fa be68 	b.w	800750c <HAL_PCD_EP_GetRxCount>

0800c83c <USBD_static_malloc>:
}
 800c83c:	4800      	ldr	r0, [pc, #0]	; (800c840 <USBD_static_malloc+0x4>)
 800c83e:	4770      	bx	lr
 800c840:	2400067c 	.word	0x2400067c

0800c844 <USBD_static_free>:
}
 800c844:	4770      	bx	lr
 800c846:	bf00      	nop

0800c848 <arm_cfft_radix8by2_f32>:
 800c848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c84c:	4607      	mov	r7, r0
 800c84e:	4608      	mov	r0, r1
 800c850:	ed2d 8b06 	vpush	{d8-d10}
 800c854:	f8b7 c000 	ldrh.w	ip, [r7]
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800c85e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800c862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c866:	f000 80ac 	beq.w	800c9c2 <arm_cfft_radix8by2_f32+0x17a>
 800c86a:	008c      	lsls	r4, r1, #2
 800c86c:	f100 0310 	add.w	r3, r0, #16
 800c870:	3210      	adds	r2, #16
 800c872:	f108 0610 	add.w	r6, r8, #16
 800c876:	3410      	adds	r4, #16
 800c878:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800c87c:	1905      	adds	r5, r0, r4
 800c87e:	4444      	add	r4, r8
 800c880:	ed16 7a04 	vldr	s14, [r6, #-16]
 800c884:	3310      	adds	r3, #16
 800c886:	ed53 4a08 	vldr	s9, [r3, #-32]	; 0xffffffe0
 800c88a:	3510      	adds	r5, #16
 800c88c:	ed56 0a03 	vldr	s1, [r6, #-12]
 800c890:	3210      	adds	r2, #16
 800c892:	ee74 9a87 	vadd.f32	s19, s9, s14
 800c896:	ed56 7a02 	vldr	s15, [r6, #-8]
 800c89a:	ed56 2a01 	vldr	s5, [r6, #-4]
 800c89e:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800c8a2:	ed54 5a04 	vldr	s11, [r4, #-16]
 800c8a6:	3610      	adds	r6, #16
 800c8a8:	ed14 5a03 	vldr	s10, [r4, #-12]
 800c8ac:	3410      	adds	r4, #16
 800c8ae:	ed14 3a06 	vldr	s6, [r4, #-24]	; 0xffffffe8
 800c8b2:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 800c8b6:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800c8ba:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800c8be:	ed15 4a05 	vldr	s8, [r5, #-20]	; 0xffffffec
 800c8c2:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800c8c6:	ed14 6a05 	vldr	s12, [r4, #-20]	; 0xffffffec
 800c8ca:	ee33 8a83 	vadd.f32	s16, s7, s6
 800c8ce:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800c8d2:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800c8d6:	ed53 1a06 	vldr	s3, [r3, #-24]	; 0xffffffe8
 800c8da:	ee34 0a06 	vadd.f32	s0, s8, s12
 800c8de:	ed15 1a07 	vldr	s2, [r5, #-28]	; 0xffffffe4
 800c8e2:	ee77 aa20 	vadd.f32	s21, s14, s1
 800c8e6:	ed43 9a08 	vstr	s19, [r3, #-32]	; 0xffffffe0
 800c8ea:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800c8ee:	ee72 9a22 	vadd.f32	s19, s4, s5
 800c8f2:	ee71 8a05 	vadd.f32	s17, s2, s10
 800c8f6:	ed43 aa07 	vstr	s21, [r3, #-28]	; 0xffffffe4
 800c8fa:	ee37 7a60 	vsub.f32	s14, s14, s1
 800c8fe:	ed03 aa06 	vstr	s20, [r3, #-24]	; 0xffffffe8
 800c902:	ee35 5a41 	vsub.f32	s10, s10, s2
 800c906:	ed43 9a05 	vstr	s19, [r3, #-20]	; 0xffffffec
 800c90a:	ee36 6a44 	vsub.f32	s12, s12, s8
 800c90e:	ed05 9a08 	vstr	s18, [r5, #-32]	; 0xffffffe0
 800c912:	ed45 8a07 	vstr	s17, [r5, #-28]	; 0xffffffe4
 800c916:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800c91a:	ed05 8a06 	vstr	s16, [r5, #-24]	; 0xffffffe8
 800c91e:	ee72 7a62 	vsub.f32	s15, s4, s5
 800c922:	ed05 0a05 	vstr	s0, [r5, #-20]	; 0xffffffec
 800c926:	ee73 2a63 	vsub.f32	s5, s6, s7
 800c92a:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800c92e:	4563      	cmp	r3, ip
 800c930:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800c934:	ee24 3a84 	vmul.f32	s6, s9, s8
 800c938:	ee27 2a26 	vmul.f32	s4, s14, s13
 800c93c:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800c940:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800c944:	ee27 7a04 	vmul.f32	s14, s14, s8
 800c948:	ee65 5a84 	vmul.f32	s11, s11, s8
 800c94c:	ee65 6a26 	vmul.f32	s13, s10, s13
 800c950:	ee25 5a04 	vmul.f32	s10, s10, s8
 800c954:	ee37 7a64 	vsub.f32	s14, s14, s9
 800c958:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800c95c:	ee33 4a02 	vadd.f32	s8, s6, s4
 800c960:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800c964:	ed06 7a07 	vstr	s14, [r6, #-28]	; 0xffffffe4
 800c968:	ed06 4a08 	vstr	s8, [r6, #-32]	; 0xffffffe0
 800c96c:	ed04 5a08 	vstr	s10, [r4, #-32]	; 0xffffffe0
 800c970:	ed44 6a07 	vstr	s13, [r4, #-28]	; 0xffffffe4
 800c974:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800c978:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800c97c:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800c980:	ee27 4a87 	vmul.f32	s8, s15, s14
 800c984:	ee61 5a87 	vmul.f32	s11, s3, s14
 800c988:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c98c:	ee22 5a87 	vmul.f32	s10, s5, s14
 800c990:	ee26 7a07 	vmul.f32	s14, s12, s14
 800c994:	ee26 6a26 	vmul.f32	s12, s12, s13
 800c998:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800c99c:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c9a0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c9a4:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c9a8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c9ac:	ed46 4a06 	vstr	s9, [r6, #-24]	; 0xffffffe8
 800c9b0:	ed46 7a05 	vstr	s15, [r6, #-20]	; 0xffffffec
 800c9b4:	ed04 6a06 	vstr	s12, [r4, #-24]	; 0xffffffe8
 800c9b8:	ed04 7a05 	vstr	s14, [r4, #-20]	; 0xffffffec
 800c9bc:	f47f af60 	bne.w	800c880 <arm_cfft_radix8by2_f32+0x38>
 800c9c0:	687a      	ldr	r2, [r7, #4]
 800c9c2:	b28c      	uxth	r4, r1
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	4621      	mov	r1, r4
 800c9c8:	f000 fda6 	bl	800d518 <arm_radix8_butterfly_f32>
 800c9cc:	4621      	mov	r1, r4
 800c9ce:	687a      	ldr	r2, [r7, #4]
 800c9d0:	4640      	mov	r0, r8
 800c9d2:	2302      	movs	r3, #2
 800c9d4:	ecbd 8b06 	vpop	{d8-d10}
 800c9d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9dc:	f000 bd9c 	b.w	800d518 <arm_radix8_butterfly_f32>

0800c9e0 <arm_cfft_radix8by4_f32>:
 800c9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9e4:	ed2d 8b04 	vpush	{d8-d9}
 800c9e8:	8804      	ldrh	r4, [r0, #0]
 800c9ea:	b08d      	sub	sp, #52	; 0x34
 800c9ec:	6842      	ldr	r2, [r0, #4]
 800c9ee:	460d      	mov	r5, r1
 800c9f0:	0864      	lsrs	r4, r4, #1
 800c9f2:	edd1 7a00 	vldr	s15, [r1]
 800c9f6:	edd1 5a01 	vldr	s11, [r1, #4]
 800c9fa:	00a3      	lsls	r3, r4, #2
 800c9fc:	18ce      	adds	r6, r1, r3
 800c9fe:	18f7      	adds	r7, r6, r3
 800ca00:	ed96 7a00 	vldr	s14, [r6]
 800ca04:	ed96 4a01 	vldr	s8, [r6, #4]
 800ca08:	ed97 6a00 	vldr	s12, [r7]
 800ca0c:	edd7 4a01 	vldr	s9, [r7, #4]
 800ca10:	ee77 6a86 	vadd.f32	s13, s15, s12
 800ca14:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ca18:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800ca1c:	ee77 2a26 	vadd.f32	s5, s14, s13
 800ca20:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800ca24:	ee74 3a27 	vadd.f32	s7, s8, s15
 800ca28:	ee76 4a44 	vsub.f32	s9, s12, s8
 800ca2c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800ca30:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ca34:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800ca38:	ee37 7a25 	vadd.f32	s14, s14, s11
 800ca3c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ca40:	0860      	lsrs	r0, r4, #1
 800ca42:	f102 0408 	add.w	r4, r2, #8
 800ca46:	9405      	str	r4, [sp, #20]
 800ca48:	f102 0410 	add.w	r4, r2, #16
 800ca4c:	9009      	str	r0, [sp, #36]	; 0x24
 800ca4e:	f1a0 0902 	sub.w	r9, r0, #2
 800ca52:	9403      	str	r4, [sp, #12]
 800ca54:	18fc      	adds	r4, r7, r3
 800ca56:	f102 0018 	add.w	r0, r2, #24
 800ca5a:	ed94 5a00 	vldr	s10, [r4]
 800ca5e:	ed94 3a01 	vldr	s6, [r4, #4]
 800ca62:	ee72 2a85 	vadd.f32	s5, s5, s10
 800ca66:	9004      	str	r0, [sp, #16]
 800ca68:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ca6c:	4620      	mov	r0, r4
 800ca6e:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800ca72:	9408      	str	r4, [sp, #32]
 800ca74:	ee12 ca90 	vmov	ip, s5
 800ca78:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800ca7c:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ca80:	f845 cb08 	str.w	ip, [r5], #8
 800ca84:	ee13 ca90 	vmov	ip, s7
 800ca88:	ed96 2a01 	vldr	s4, [r6, #4]
 800ca8c:	ee74 4a05 	vadd.f32	s9, s8, s10
 800ca90:	edd4 2a01 	vldr	s5, [r4, #4]
 800ca94:	ee37 7a45 	vsub.f32	s14, s14, s10
 800ca98:	ee36 6a02 	vadd.f32	s12, s12, s4
 800ca9c:	9500      	str	r5, [sp, #0]
 800ca9e:	460d      	mov	r5, r1
 800caa0:	ee36 6a22 	vadd.f32	s12, s12, s5
 800caa4:	ed81 6a01 	vstr	s12, [r1, #4]
 800caa8:	4631      	mov	r1, r6
 800caaa:	f841 cb08 	str.w	ip, [r1], #8
 800caae:	ee16 ca90 	vmov	ip, s13
 800cab2:	9106      	str	r1, [sp, #24]
 800cab4:	4639      	mov	r1, r7
 800cab6:	edc6 4a01 	vstr	s9, [r6, #4]
 800caba:	f841 cb08 	str.w	ip, [r1], #8
 800cabe:	9102      	str	r1, [sp, #8]
 800cac0:	ee17 1a90 	vmov	r1, s15
 800cac4:	edc7 5a01 	vstr	s11, [r7, #4]
 800cac8:	f840 1b08 	str.w	r1, [r0], #8
 800cacc:	ea5f 0159 	movs.w	r1, r9, lsr #1
 800cad0:	9001      	str	r0, [sp, #4]
 800cad2:	ed84 7a01 	vstr	s14, [r4, #4]
 800cad6:	9107      	str	r1, [sp, #28]
 800cad8:	f000 8135 	beq.w	800cd46 <arm_cfft_radix8by4_f32+0x366>
 800cadc:	3b0c      	subs	r3, #12
 800cade:	f102 0920 	add.w	r9, r2, #32
 800cae2:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800cae6:	4622      	mov	r2, r4
 800cae8:	468b      	mov	fp, r1
 800caea:	f105 0e10 	add.w	lr, r5, #16
 800caee:	4423      	add	r3, r4
 800caf0:	f1a6 0c0c 	sub.w	ip, r6, #12
 800caf4:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800caf8:	f106 0010 	add.w	r0, r6, #16
 800cafc:	f1a7 010c 	sub.w	r1, r7, #12
 800cb00:	f107 0510 	add.w	r5, r7, #16
 800cb04:	3c0c      	subs	r4, #12
 800cb06:	3210      	adds	r2, #16
 800cb08:	ed15 7a02 	vldr	s14, [r5, #-8]
 800cb0c:	f1bb 0b01 	subs.w	fp, fp, #1
 800cb10:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800cb14:	f1ac 0c08 	sub.w	ip, ip, #8
 800cb18:	ed50 6a02 	vldr	s13, [r0, #-8]
 800cb1c:	f10e 0e08 	add.w	lr, lr, #8
 800cb20:	ee77 1a87 	vadd.f32	s3, s15, s14
 800cb24:	ed52 4a02 	vldr	s9, [r2, #-8]
 800cb28:	ed55 5a01 	vldr	s11, [r5, #-4]
 800cb2c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb30:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800cb34:	f10a 0a08 	add.w	sl, sl, #8
 800cb38:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800cb3c:	ed10 3a01 	vldr	s6, [r0, #-4]
 800cb40:	ee37 4a25 	vadd.f32	s8, s14, s11
 800cb44:	ed52 3a01 	vldr	s7, [r2, #-4]
 800cb48:	ee37 7a65 	vsub.f32	s14, s14, s11
 800cb4c:	f100 0008 	add.w	r0, r0, #8
 800cb50:	ee36 6a24 	vadd.f32	s12, s12, s9
 800cb54:	f1a1 0108 	sub.w	r1, r1, #8
 800cb58:	ee73 2a27 	vadd.f32	s5, s6, s15
 800cb5c:	f109 0910 	add.w	r9, r9, #16
 800cb60:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800cb64:	f105 0508 	add.w	r5, r5, #8
 800cb68:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800cb6c:	ee37 5a66 	vsub.f32	s10, s14, s13
 800cb70:	ed50 5a03 	vldr	s11, [r0, #-12]
 800cb74:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800cb78:	ed12 6a01 	vldr	s12, [r2, #-4]
 800cb7c:	ee36 7a87 	vadd.f32	s14, s13, s14
 800cb80:	ee74 5a25 	vadd.f32	s11, s8, s11
 800cb84:	f1a4 0408 	sub.w	r4, r4, #8
 800cb88:	ee34 4a43 	vsub.f32	s8, s8, s6
 800cb8c:	f108 0818 	add.w	r8, r8, #24
 800cb90:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800cb94:	f102 0208 	add.w	r2, r2, #8
 800cb98:	ee75 5a86 	vadd.f32	s11, s11, s12
 800cb9c:	f1a3 0308 	sub.w	r3, r3, #8
 800cba0:	ee34 6a63 	vsub.f32	s12, s8, s7
 800cba4:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800cba8:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800cbac:	ee35 5a24 	vadd.f32	s10, s10, s9
 800cbb0:	ed94 4a04 	vldr	s8, [r4, #16]
 800cbb4:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800cbb8:	ed9c 3a04 	vldr	s6, [ip, #16]
 800cbbc:	ee37 7a64 	vsub.f32	s14, s14, s9
 800cbc0:	edd1 7a04 	vldr	s15, [r1, #16]
 800cbc4:	ee73 6a04 	vadd.f32	s13, s6, s8
 800cbc8:	ed93 8a04 	vldr	s16, [r3, #16]
 800cbcc:	edd4 5a03 	vldr	s11, [r4, #12]
 800cbd0:	ee33 3a44 	vsub.f32	s6, s6, s8
 800cbd4:	ed9c 2a03 	vldr	s4, [ip, #12]
 800cbd8:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800cbdc:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800cbe0:	ed91 1a03 	vldr	s2, [r1, #12]
 800cbe4:	ee32 4a25 	vadd.f32	s8, s4, s11
 800cbe8:	edd3 2a03 	vldr	s5, [r3, #12]
 800cbec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cbf0:	ee70 0a88 	vadd.f32	s1, s1, s16
 800cbf4:	ee73 4a41 	vsub.f32	s9, s6, s2
 800cbf8:	ee32 2a65 	vsub.f32	s4, s4, s11
 800cbfc:	edcc 0a04 	vstr	s1, [ip, #16]
 800cc00:	ee74 0a41 	vsub.f32	s1, s8, s2
 800cc04:	edd1 6a03 	vldr	s13, [r1, #12]
 800cc08:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800cc0c:	ed93 9a03 	vldr	s18, [r3, #12]
 800cc10:	ee78 5a82 	vadd.f32	s11, s17, s4
 800cc14:	ee34 4a26 	vadd.f32	s8, s8, s13
 800cc18:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800cc1c:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800cc20:	ee34 4a09 	vadd.f32	s8, s8, s18
 800cc24:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800cc28:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800cc2c:	ed8c 4a03 	vstr	s8, [ip, #12]
 800cc30:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800cc34:	ed1a 1a03 	vldr	s2, [sl, #-12]
 800cc38:	ed1a 4a04 	vldr	s8, [sl, #-16]
 800cc3c:	ee60 2a01 	vmul.f32	s5, s0, s2
 800cc40:	ee64 6a81 	vmul.f32	s13, s9, s2
 800cc44:	ee20 8a04 	vmul.f32	s16, s0, s8
 800cc48:	ee64 4a84 	vmul.f32	s9, s9, s8
 800cc4c:	ee25 0a01 	vmul.f32	s0, s10, s2
 800cc50:	ee25 5a04 	vmul.f32	s10, s10, s8
 800cc54:	ee25 4a84 	vmul.f32	s8, s11, s8
 800cc58:	ee65 5a81 	vmul.f32	s11, s11, s2
 800cc5c:	ee35 5a62 	vsub.f32	s10, s10, s5
 800cc60:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800cc64:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800cc68:	ee38 1a00 	vadd.f32	s2, s16, s0
 800cc6c:	ed00 5a03 	vstr	s10, [r0, #-12]
 800cc70:	ed00 1a04 	vstr	s2, [r0, #-16]
 800cc74:	ed81 4a04 	vstr	s8, [r1, #16]
 800cc78:	edc1 5a03 	vstr	s11, [r1, #12]
 800cc7c:	ed19 5a08 	vldr	s10, [r9, #-32]	; 0xffffffe0
 800cc80:	ed59 5a07 	vldr	s11, [r9, #-28]	; 0xffffffe4
 800cc84:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800cc88:	ee66 2a25 	vmul.f32	s5, s12, s11
 800cc8c:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800cc90:	ee21 4a85 	vmul.f32	s8, s3, s10
 800cc94:	ee60 7a85 	vmul.f32	s15, s1, s10
 800cc98:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800cc9c:	ee26 6a05 	vmul.f32	s12, s12, s10
 800cca0:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800cca4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cca8:	ee34 5a22 	vadd.f32	s10, s8, s5
 800ccac:	ee36 6a61 	vsub.f32	s12, s12, s3
 800ccb0:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800ccb4:	ed05 5a04 	vstr	s10, [r5, #-16]
 800ccb8:	ed05 6a03 	vstr	s12, [r5, #-12]
 800ccbc:	edc4 5a04 	vstr	s11, [r4, #16]
 800ccc0:	edc4 6a03 	vstr	s13, [r4, #12]
 800ccc4:	ed58 2a0c 	vldr	s5, [r8, #-48]	; 0xffffffd0
 800ccc8:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
 800cccc:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800ccd0:	ee67 5a27 	vmul.f32	s11, s14, s15
 800ccd4:	ee63 6a27 	vmul.f32	s13, s6, s15
 800ccd8:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800ccdc:	ee27 7a22 	vmul.f32	s14, s14, s5
 800cce0:	ee62 7a27 	vmul.f32	s15, s4, s15
 800cce4:	ee23 3a22 	vmul.f32	s6, s6, s5
 800cce8:	ee22 2a22 	vmul.f32	s4, s4, s5
 800ccec:	ee36 6a25 	vadd.f32	s12, s12, s11
 800ccf0:	ee37 7a63 	vsub.f32	s14, s14, s7
 800ccf4:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800ccf8:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ccfc:	ed02 6a04 	vstr	s12, [r2, #-16]
 800cd00:	ed02 7a03 	vstr	s14, [r2, #-12]
 800cd04:	ed83 2a04 	vstr	s4, [r3, #16]
 800cd08:	edc3 7a03 	vstr	s15, [r3, #12]
 800cd0c:	f47f aefc 	bne.w	800cb08 <arm_cfft_radix8by4_f32+0x128>
 800cd10:	9907      	ldr	r1, [sp, #28]
 800cd12:	9803      	ldr	r0, [sp, #12]
 800cd14:	00cb      	lsls	r3, r1, #3
 800cd16:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800cd1a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800cd1e:	9103      	str	r1, [sp, #12]
 800cd20:	9900      	ldr	r1, [sp, #0]
 800cd22:	4419      	add	r1, r3
 800cd24:	9100      	str	r1, [sp, #0]
 800cd26:	9905      	ldr	r1, [sp, #20]
 800cd28:	4419      	add	r1, r3
 800cd2a:	9105      	str	r1, [sp, #20]
 800cd2c:	9906      	ldr	r1, [sp, #24]
 800cd2e:	4419      	add	r1, r3
 800cd30:	9106      	str	r1, [sp, #24]
 800cd32:	9902      	ldr	r1, [sp, #8]
 800cd34:	4419      	add	r1, r3
 800cd36:	9102      	str	r1, [sp, #8]
 800cd38:	9901      	ldr	r1, [sp, #4]
 800cd3a:	4419      	add	r1, r3
 800cd3c:	9b04      	ldr	r3, [sp, #16]
 800cd3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd42:	9101      	str	r1, [sp, #4]
 800cd44:	9304      	str	r3, [sp, #16]
 800cd46:	9b00      	ldr	r3, [sp, #0]
 800cd48:	9902      	ldr	r1, [sp, #8]
 800cd4a:	ed93 7a00 	vldr	s14, [r3]
 800cd4e:	edd1 7a00 	vldr	s15, [r1]
 800cd52:	9a06      	ldr	r2, [sp, #24]
 800cd54:	ee37 6a27 	vadd.f32	s12, s14, s15
 800cd58:	9d01      	ldr	r5, [sp, #4]
 800cd5a:	edd2 6a00 	vldr	s13, [r2]
 800cd5e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cd62:	9b02      	ldr	r3, [sp, #8]
 800cd64:	ee76 3a86 	vadd.f32	s7, s13, s12
 800cd68:	ed95 3a00 	vldr	s6, [r5]
 800cd6c:	ed93 5a01 	vldr	s10, [r3, #4]
 800cd70:	ee36 6a66 	vsub.f32	s12, s12, s13
 800cd74:	9b00      	ldr	r3, [sp, #0]
 800cd76:	ee73 3a83 	vadd.f32	s7, s7, s6
 800cd7a:	edd5 2a01 	vldr	s5, [r5, #4]
 800cd7e:	ed93 4a01 	vldr	s8, [r3, #4]
 800cd82:	ee36 6a43 	vsub.f32	s12, s12, s6
 800cd86:	9b00      	ldr	r3, [sp, #0]
 800cd88:	ee74 5a05 	vadd.f32	s11, s8, s10
 800cd8c:	edd2 7a01 	vldr	s15, [r2, #4]
 800cd90:	edc3 3a00 	vstr	s7, [r3]
 800cd94:	ee34 4a45 	vsub.f32	s8, s8, s10
 800cd98:	edd2 3a01 	vldr	s7, [r2, #4]
 800cd9c:	ee77 4a87 	vadd.f32	s9, s15, s14
 800cda0:	ed95 2a01 	vldr	s4, [r5, #4]
 800cda4:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800cda8:	9d05      	ldr	r5, [sp, #20]
 800cdaa:	ee34 5a66 	vsub.f32	s10, s8, s13
 800cdae:	9b00      	ldr	r3, [sp, #0]
 800cdb0:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800cdb4:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800cdb8:	ee73 3a82 	vadd.f32	s7, s7, s4
 800cdbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800cdbe:	ee35 5a03 	vadd.f32	s10, s10, s6
 800cdc2:	4621      	mov	r1, r4
 800cdc4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800cdc8:	edc3 3a01 	vstr	s7, [r3, #4]
 800cdcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdd0:	edd5 3a00 	vldr	s7, [r5]
 800cdd4:	ee76 6a84 	vadd.f32	s13, s13, s8
 800cdd8:	ed95 7a01 	vldr	s14, [r5, #4]
 800cddc:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800cde0:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800cde4:	2304      	movs	r3, #4
 800cde6:	ee64 4a87 	vmul.f32	s9, s9, s14
 800cdea:	ee25 7a07 	vmul.f32	s14, s10, s14
 800cdee:	ee25 5a23 	vmul.f32	s10, s10, s7
 800cdf2:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800cdf6:	ee34 7a07 	vadd.f32	s14, s8, s14
 800cdfa:	ee35 5a64 	vsub.f32	s10, s10, s9
 800cdfe:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ce02:	ed82 7a00 	vstr	s14, [r2]
 800ce06:	ed82 5a01 	vstr	s10, [r2, #4]
 800ce0a:	9a03      	ldr	r2, [sp, #12]
 800ce0c:	edd2 4a01 	vldr	s9, [r2, #4]
 800ce10:	ed92 7a00 	vldr	s14, [r2]
 800ce14:	9a02      	ldr	r2, [sp, #8]
 800ce16:	ee26 5a07 	vmul.f32	s10, s12, s14
 800ce1a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ce1e:	ee25 7a87 	vmul.f32	s14, s11, s14
 800ce22:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800ce26:	ee37 6a46 	vsub.f32	s12, s14, s12
 800ce2a:	ee75 5a25 	vadd.f32	s11, s10, s11
 800ce2e:	edc2 5a00 	vstr	s11, [r2]
 800ce32:	ed82 6a01 	vstr	s12, [r2, #4]
 800ce36:	9a04      	ldr	r2, [sp, #16]
 800ce38:	9d01      	ldr	r5, [sp, #4]
 800ce3a:	edd2 5a01 	vldr	s11, [r2, #4]
 800ce3e:	ed92 7a00 	vldr	s14, [r2]
 800ce42:	ee27 6a87 	vmul.f32	s12, s15, s14
 800ce46:	ee26 7a87 	vmul.f32	s14, s13, s14
 800ce4a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ce4e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ce52:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce56:	ee76 6a26 	vadd.f32	s13, s12, s13
 800ce5a:	edc5 7a01 	vstr	s15, [r5, #4]
 800ce5e:	edc5 6a00 	vstr	s13, [r5]
 800ce62:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ce64:	686a      	ldr	r2, [r5, #4]
 800ce66:	f000 fb57 	bl	800d518 <arm_radix8_butterfly_f32>
 800ce6a:	4630      	mov	r0, r6
 800ce6c:	4621      	mov	r1, r4
 800ce6e:	686a      	ldr	r2, [r5, #4]
 800ce70:	2304      	movs	r3, #4
 800ce72:	f000 fb51 	bl	800d518 <arm_radix8_butterfly_f32>
 800ce76:	4638      	mov	r0, r7
 800ce78:	4621      	mov	r1, r4
 800ce7a:	686a      	ldr	r2, [r5, #4]
 800ce7c:	2304      	movs	r3, #4
 800ce7e:	f000 fb4b 	bl	800d518 <arm_radix8_butterfly_f32>
 800ce82:	4621      	mov	r1, r4
 800ce84:	686a      	ldr	r2, [r5, #4]
 800ce86:	2304      	movs	r3, #4
 800ce88:	9808      	ldr	r0, [sp, #32]
 800ce8a:	b00d      	add	sp, #52	; 0x34
 800ce8c:	ecbd 8b04 	vpop	{d8-d9}
 800ce90:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce94:	f000 bb40 	b.w	800d518 <arm_radix8_butterfly_f32>

0800ce98 <arm_cfft_f32>:
 800ce98:	2a01      	cmp	r2, #1
 800ce9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce9e:	4606      	mov	r6, r0
 800cea0:	4617      	mov	r7, r2
 800cea2:	460c      	mov	r4, r1
 800cea4:	4698      	mov	r8, r3
 800cea6:	8805      	ldrh	r5, [r0, #0]
 800cea8:	d055      	beq.n	800cf56 <arm_cfft_f32+0xbe>
 800ceaa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800ceae:	d061      	beq.n	800cf74 <arm_cfft_f32+0xdc>
 800ceb0:	d916      	bls.n	800cee0 <arm_cfft_f32+0x48>
 800ceb2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800ceb6:	d01a      	beq.n	800ceee <arm_cfft_f32+0x56>
 800ceb8:	d946      	bls.n	800cf48 <arm_cfft_f32+0xb0>
 800ceba:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800cebe:	d059      	beq.n	800cf74 <arm_cfft_f32+0xdc>
 800cec0:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800cec4:	d105      	bne.n	800ced2 <arm_cfft_f32+0x3a>
 800cec6:	2301      	movs	r3, #1
 800cec8:	6872      	ldr	r2, [r6, #4]
 800ceca:	4629      	mov	r1, r5
 800cecc:	4620      	mov	r0, r4
 800cece:	f000 fb23 	bl	800d518 <arm_radix8_butterfly_f32>
 800ced2:	f1b8 0f00 	cmp.w	r8, #0
 800ced6:	d111      	bne.n	800cefc <arm_cfft_f32+0x64>
 800ced8:	2f01      	cmp	r7, #1
 800ceda:	d016      	beq.n	800cf0a <arm_cfft_f32+0x72>
 800cedc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cee0:	2d20      	cmp	r5, #32
 800cee2:	d047      	beq.n	800cf74 <arm_cfft_f32+0xdc>
 800cee4:	d934      	bls.n	800cf50 <arm_cfft_f32+0xb8>
 800cee6:	2d40      	cmp	r5, #64	; 0x40
 800cee8:	d0ed      	beq.n	800cec6 <arm_cfft_f32+0x2e>
 800ceea:	2d80      	cmp	r5, #128	; 0x80
 800ceec:	d1f1      	bne.n	800ced2 <arm_cfft_f32+0x3a>
 800ceee:	4621      	mov	r1, r4
 800cef0:	4630      	mov	r0, r6
 800cef2:	f7ff fca9 	bl	800c848 <arm_cfft_radix8by2_f32>
 800cef6:	f1b8 0f00 	cmp.w	r8, #0
 800cefa:	d0ed      	beq.n	800ced8 <arm_cfft_f32+0x40>
 800cefc:	68b2      	ldr	r2, [r6, #8]
 800cefe:	4620      	mov	r0, r4
 800cf00:	89b1      	ldrh	r1, [r6, #12]
 800cf02:	f000 f83f 	bl	800cf84 <arm_bitreversal_32>
 800cf06:	2f01      	cmp	r7, #1
 800cf08:	d1e8      	bne.n	800cedc <arm_cfft_f32+0x44>
 800cf0a:	ee07 5a90 	vmov	s15, r5
 800cf0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf16:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800cf1a:	2d00      	cmp	r5, #0
 800cf1c:	d0de      	beq.n	800cedc <arm_cfft_f32+0x44>
 800cf1e:	f104 0108 	add.w	r1, r4, #8
 800cf22:	2300      	movs	r3, #0
 800cf24:	ed11 7a02 	vldr	s14, [r1, #-8]
 800cf28:	3301      	adds	r3, #1
 800cf2a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800cf2e:	3108      	adds	r1, #8
 800cf30:	429d      	cmp	r5, r3
 800cf32:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cf36:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cf3a:	ed01 7a04 	vstr	s14, [r1, #-16]
 800cf3e:	ed41 7a03 	vstr	s15, [r1, #-12]
 800cf42:	d1ef      	bne.n	800cf24 <arm_cfft_f32+0x8c>
 800cf44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf48:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800cf4c:	d0bb      	beq.n	800cec6 <arm_cfft_f32+0x2e>
 800cf4e:	e7c0      	b.n	800ced2 <arm_cfft_f32+0x3a>
 800cf50:	2d10      	cmp	r5, #16
 800cf52:	d0cc      	beq.n	800ceee <arm_cfft_f32+0x56>
 800cf54:	e7bd      	b.n	800ced2 <arm_cfft_f32+0x3a>
 800cf56:	b195      	cbz	r5, 800cf7e <arm_cfft_f32+0xe6>
 800cf58:	f101 030c 	add.w	r3, r1, #12
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	ed53 7a02 	vldr	s15, [r3, #-8]
 800cf62:	3201      	adds	r2, #1
 800cf64:	3308      	adds	r3, #8
 800cf66:	eef1 7a67 	vneg.f32	s15, s15
 800cf6a:	4295      	cmp	r5, r2
 800cf6c:	ed43 7a04 	vstr	s15, [r3, #-16]
 800cf70:	d1f5      	bne.n	800cf5e <arm_cfft_f32+0xc6>
 800cf72:	e79a      	b.n	800ceaa <arm_cfft_f32+0x12>
 800cf74:	4621      	mov	r1, r4
 800cf76:	4630      	mov	r0, r6
 800cf78:	f7ff fd32 	bl	800c9e0 <arm_cfft_radix8by4_f32>
 800cf7c:	e7a9      	b.n	800ced2 <arm_cfft_f32+0x3a>
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d0ac      	beq.n	800cedc <arm_cfft_f32+0x44>
 800cf82:	e7bb      	b.n	800cefc <arm_cfft_f32+0x64>

0800cf84 <arm_bitreversal_32>:
 800cf84:	b321      	cbz	r1, 800cfd0 <arm_bitreversal_32+0x4c>
 800cf86:	f102 0c02 	add.w	ip, r2, #2
 800cf8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf8e:	4690      	mov	r8, r2
 800cf90:	2500      	movs	r5, #0
 800cf92:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800cf96:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800cf9a:	3502      	adds	r5, #2
 800cf9c:	08a4      	lsrs	r4, r4, #2
 800cf9e:	089b      	lsrs	r3, r3, #2
 800cfa0:	428d      	cmp	r5, r1
 800cfa2:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800cfa6:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800cfaa:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800cfae:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800cfb2:	f107 0704 	add.w	r7, r7, #4
 800cfb6:	f106 0604 	add.w	r6, r6, #4
 800cfba:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800cfbe:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800cfc2:	59c4      	ldr	r4, [r0, r7]
 800cfc4:	5983      	ldr	r3, [r0, r6]
 800cfc6:	51c3      	str	r3, [r0, r7]
 800cfc8:	5184      	str	r4, [r0, r6]
 800cfca:	d3e2      	bcc.n	800cf92 <arm_bitreversal_32+0xe>
 800cfcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfd0:	4770      	bx	lr
 800cfd2:	bf00      	nop

0800cfd4 <arm_fir_decimate_init_f32>:
 800cfd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfd8:	e9dd 8c06 	ldrd	r8, ip, [sp, #24]
 800cfdc:	fbbc f4f2 	udiv	r4, ip, r2
 800cfe0:	fb02 c414 	mls	r4, r2, r4, ip
 800cfe4:	b99c      	cbnz	r4, 800d00e <arm_fir_decimate_init_f32+0x3a>
 800cfe6:	460f      	mov	r7, r1
 800cfe8:	4616      	mov	r6, r2
 800cfea:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800cfee:	4605      	mov	r5, r0
 800cff0:	443a      	add	r2, r7
 800cff2:	8069      	strh	r1, [r5, #2]
 800cff4:	6043      	str	r3, [r0, #4]
 800cff6:	4621      	mov	r1, r4
 800cff8:	4462      	add	r2, ip
 800cffa:	4640      	mov	r0, r8
 800cffc:	0092      	lsls	r2, r2, #2
 800cffe:	f000 fd85 	bl	800db0c <memset>
 800d002:	4620      	mov	r0, r4
 800d004:	f8c5 8008 	str.w	r8, [r5, #8]
 800d008:	702e      	strb	r6, [r5, #0]
 800d00a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d00e:	f06f 0001 	mvn.w	r0, #1
 800d012:	e7fa      	b.n	800d00a <arm_fir_decimate_init_f32+0x36>

0800d014 <arm_fir_decimate_f32>:
 800d014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d018:	4605      	mov	r5, r0
 800d01a:	b08d      	sub	sp, #52	; 0x34
 800d01c:	4694      	mov	ip, r2
 800d01e:	782c      	ldrb	r4, [r5, #0]
 800d020:	886f      	ldrh	r7, [r5, #2]
 800d022:	9001      	str	r0, [sp, #4]
 800d024:	f06f 4040 	mvn.w	r0, #3221225472	; 0xc0000000
 800d028:	68ae      	ldr	r6, [r5, #8]
 800d02a:	4438      	add	r0, r7
 800d02c:	686d      	ldr	r5, [r5, #4]
 800d02e:	9207      	str	r2, [sp, #28]
 800d030:	970a      	str	r7, [sp, #40]	; 0x28
 800d032:	eb06 0b80 	add.w	fp, r6, r0, lsl #2
 800d036:	9508      	str	r5, [sp, #32]
 800d038:	fbb3 f3f4 	udiv	r3, r3, r4
 800d03c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d03e:	089b      	lsrs	r3, r3, #2
 800d040:	9309      	str	r3, [sp, #36]	; 0x24
 800d042:	f000 80ef 	beq.w	800d224 <arm_fir_decimate_f32+0x210>
 800d046:	08ba      	lsrs	r2, r7, #2
 800d048:	462b      	mov	r3, r5
 800d04a:	3510      	adds	r5, #16
 800d04c:	f007 0703 	and.w	r7, r7, #3
 800d050:	9205      	str	r2, [sp, #20]
 800d052:	0112      	lsls	r2, r2, #4
 800d054:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d056:	f10c 0910 	add.w	r9, ip, #16
 800d05a:	4413      	add	r3, r2
 800d05c:	9100      	str	r1, [sp, #0]
 800d05e:	eb05 0e02 	add.w	lr, r5, r2
 800d062:	4611      	mov	r1, r2
 800d064:	9503      	str	r5, [sp, #12]
 800d066:	9704      	str	r7, [sp, #16]
 800d068:	9002      	str	r0, [sp, #8]
 800d06a:	9306      	str	r3, [sp, #24]
 800d06c:	00a4      	lsls	r4, r4, #2
 800d06e:	4658      	mov	r0, fp
 800d070:	9a00      	ldr	r2, [sp, #0]
 800d072:	4623      	mov	r3, r4
 800d074:	f852 5b04 	ldr.w	r5, [r2], #4
 800d078:	3b01      	subs	r3, #1
 800d07a:	f840 5b04 	str.w	r5, [r0], #4
 800d07e:	d1f9      	bne.n	800d074 <arm_fir_decimate_f32+0x60>
 800d080:	9b01      	ldr	r3, [sp, #4]
 800d082:	00a4      	lsls	r4, r4, #2
 800d084:	eddf 0abe 	vldr	s1, [pc, #760]	; 800d380 <arm_fir_decimate_f32+0x36c>
 800d088:	f893 8000 	ldrb.w	r8, [r3]
 800d08c:	44a3      	add	fp, r4
 800d08e:	9b00      	ldr	r3, [sp, #0]
 800d090:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800d094:	4423      	add	r3, r4
 800d096:	eb06 0708 	add.w	r7, r6, r8
 800d09a:	9300      	str	r3, [sp, #0]
 800d09c:	eb07 0c08 	add.w	ip, r7, r8
 800d0a0:	9b05      	ldr	r3, [sp, #20]
 800d0a2:	eb0c 0a08 	add.w	sl, ip, r8
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	f000 815c 	beq.w	800d364 <arm_fir_decimate_f32+0x350>
 800d0ac:	eef0 4a60 	vmov.f32	s9, s1
 800d0b0:	9b03      	ldr	r3, [sp, #12]
 800d0b2:	eef0 7a60 	vmov.f32	s15, s1
 800d0b6:	f106 0510 	add.w	r5, r6, #16
 800d0ba:	eeb0 7a60 	vmov.f32	s14, s1
 800d0be:	f107 0410 	add.w	r4, r7, #16
 800d0c2:	f10c 0010 	add.w	r0, ip, #16
 800d0c6:	f10a 0210 	add.w	r2, sl, #16
 800d0ca:	ed53 5a04 	vldr	s11, [r3, #-16]
 800d0ce:	3310      	adds	r3, #16
 800d0d0:	ed12 5a04 	vldr	s10, [r2, #-16]
 800d0d4:	3510      	adds	r5, #16
 800d0d6:	ed55 6a08 	vldr	s13, [r5, #-32]	; 0xffffffe0
 800d0da:	3410      	adds	r4, #16
 800d0dc:	ed14 1a08 	vldr	s2, [r4, #-32]	; 0xffffffe0
 800d0e0:	3010      	adds	r0, #16
 800d0e2:	ed50 3a08 	vldr	s7, [r0, #-32]	; 0xffffffe0
 800d0e6:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800d0ea:	ee25 1a81 	vmul.f32	s2, s11, s2
 800d0ee:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800d0f2:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800d0f6:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 800d0fa:	ee65 5a85 	vmul.f32	s11, s11, s10
 800d0fe:	ed15 2a07 	vldr	s4, [r5, #-28]	; 0xffffffe4
 800d102:	ed12 5a03 	vldr	s10, [r2, #-12]
 800d106:	ee36 7a87 	vadd.f32	s14, s13, s14
 800d10a:	ed10 3a07 	vldr	s6, [r0, #-28]	; 0xffffffe4
 800d10e:	ee73 1aa4 	vadd.f32	s3, s7, s9
 800d112:	ee26 2a02 	vmul.f32	s4, s12, s4
 800d116:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800d11a:	ee31 1a27 	vadd.f32	s2, s2, s15
 800d11e:	ed55 3a06 	vldr	s7, [r5, #-24]	; 0xffffffe8
 800d122:	ee66 7a22 	vmul.f32	s15, s12, s5
 800d126:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800d12a:	ee26 3a03 	vmul.f32	s6, s12, s6
 800d12e:	ed50 4a06 	vldr	s9, [r0, #-24]	; 0xffffffe8
 800d132:	ee75 5aa0 	vadd.f32	s11, s11, s1
 800d136:	ed52 0a02 	vldr	s1, [r2, #-8]
 800d13a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d13e:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800d142:	ee72 2a07 	vadd.f32	s5, s4, s14
 800d146:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 800d14a:	ee77 7a81 	vadd.f32	s15, s15, s2
 800d14e:	ed10 2a05 	vldr	s4, [r0, #-20]	; 0xffffffec
 800d152:	ee33 3a21 	vadd.f32	s6, s6, s3
 800d156:	ed14 1a05 	vldr	s2, [r4, #-20]	; 0xffffffec
 800d15a:	ee66 3aa3 	vmul.f32	s7, s13, s7
 800d15e:	ed52 1a01 	vldr	s3, [r2, #-4]
 800d162:	ee26 4a84 	vmul.f32	s8, s13, s8
 800d166:	459e      	cmp	lr, r3
 800d168:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800d16c:	f102 0210 	add.w	r2, r2, #16
 800d170:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800d174:	ee36 6a25 	vadd.f32	s12, s12, s11
 800d178:	ee25 7a07 	vmul.f32	s14, s10, s14
 800d17c:	ee34 4a27 	vadd.f32	s8, s8, s15
 800d180:	ee74 4a83 	vadd.f32	s9, s9, s6
 800d184:	ee65 7a01 	vmul.f32	s15, s10, s2
 800d188:	ee25 3a02 	vmul.f32	s6, s10, s4
 800d18c:	ee73 3aa2 	vadd.f32	s7, s7, s5
 800d190:	ee76 6a86 	vadd.f32	s13, s13, s12
 800d194:	ee25 5a21 	vmul.f32	s10, s10, s3
 800d198:	ee37 7a23 	vadd.f32	s14, s14, s7
 800d19c:	ee77 7a84 	vadd.f32	s15, s15, s8
 800d1a0:	ee73 4a24 	vadd.f32	s9, s6, s9
 800d1a4:	ee75 0a26 	vadd.f32	s1, s10, s13
 800d1a8:	d18f      	bne.n	800d0ca <arm_fir_decimate_f32+0xb6>
 800d1aa:	440e      	add	r6, r1
 800d1ac:	440f      	add	r7, r1
 800d1ae:	448c      	add	ip, r1
 800d1b0:	eb0a 0001 	add.w	r0, sl, r1
 800d1b4:	9a06      	ldr	r2, [sp, #24]
 800d1b6:	9b04      	ldr	r3, [sp, #16]
 800d1b8:	b1db      	cbz	r3, 800d1f2 <arm_fir_decimate_f32+0x1de>
 800d1ba:	ecb2 5a01 	vldmia	r2!, {s10}
 800d1be:	3b01      	subs	r3, #1
 800d1c0:	ecf6 2a01 	vldmia	r6!, {s5}
 800d1c4:	ecf7 3a01 	vldmia	r7!, {s7}
 800d1c8:	ecbc 4a01 	vldmia	ip!, {s8}
 800d1cc:	ee65 2a22 	vmul.f32	s5, s10, s5
 800d1d0:	ecf0 6a01 	vldmia	r0!, {s13}
 800d1d4:	ee65 3a23 	vmul.f32	s7, s10, s7
 800d1d8:	ee25 4a04 	vmul.f32	s8, s10, s8
 800d1dc:	ee25 5a26 	vmul.f32	s10, s10, s13
 800d1e0:	ee37 7a22 	vadd.f32	s14, s14, s5
 800d1e4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800d1e8:	ee74 4a84 	vadd.f32	s9, s9, s8
 800d1ec:	ee70 0a85 	vadd.f32	s1, s1, s10
 800d1f0:	d1e3      	bne.n	800d1ba <arm_fir_decimate_f32+0x1a6>
 800d1f2:	9b02      	ldr	r3, [sp, #8]
 800d1f4:	eb0a 0608 	add.w	r6, sl, r8
 800d1f8:	ed09 7a04 	vstr	s14, [r9, #-16]
 800d1fc:	f109 0910 	add.w	r9, r9, #16
 800d200:	3b01      	subs	r3, #1
 800d202:	ed49 7a07 	vstr	s15, [r9, #-28]	; 0xffffffe4
 800d206:	ed49 4a06 	vstr	s9, [r9, #-24]	; 0xffffffe8
 800d20a:	ed49 0a05 	vstr	s1, [r9, #-20]	; 0xffffffec
 800d20e:	9302      	str	r3, [sp, #8]
 800d210:	d002      	beq.n	800d218 <arm_fir_decimate_f32+0x204>
 800d212:	9b01      	ldr	r3, [sp, #4]
 800d214:	781c      	ldrb	r4, [r3, #0]
 800d216:	e729      	b.n	800d06c <arm_fir_decimate_f32+0x58>
 800d218:	9b07      	ldr	r3, [sp, #28]
 800d21a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d21c:	9900      	ldr	r1, [sp, #0]
 800d21e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800d222:	9307      	str	r3, [sp, #28]
 800d224:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d226:	f013 0803 	ands.w	r8, r3, #3
 800d22a:	d067      	beq.n	800d2fc <arm_fir_decimate_f32+0x2e8>
 800d22c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d22e:	9808      	ldr	r0, [sp, #32]
 800d230:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 800d234:	9d07      	ldr	r5, [sp, #28]
 800d236:	4602      	mov	r2, r0
 800d238:	f003 0703 	and.w	r7, r3, #3
 800d23c:	ea4f 1c0e 	mov.w	ip, lr, lsl #4
 800d240:	f8cd e000 	str.w	lr, [sp]
 800d244:	3210      	adds	r2, #16
 800d246:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 800d24a:	eb00 090c 	add.w	r9, r0, ip
 800d24e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d252:	eb02 040c 	add.w	r4, r2, ip
 800d256:	46aa      	mov	sl, r5
 800d258:	9203      	str	r2, [sp, #12]
 800d25a:	f89e 5000 	ldrb.w	r5, [lr]
 800d25e:	4658      	mov	r0, fp
 800d260:	460a      	mov	r2, r1
 800d262:	462b      	mov	r3, r5
 800d264:	ecf2 7a01 	vldmia	r2!, {s15}
 800d268:	3b01      	subs	r3, #1
 800d26a:	ece0 7a01 	vstmia	r0!, {s15}
 800d26e:	d1f9      	bne.n	800d264 <arm_fir_decimate_f32+0x250>
 800d270:	00ad      	lsls	r5, r5, #2
 800d272:	9b00      	ldr	r3, [sp, #0]
 800d274:	4429      	add	r1, r5
 800d276:	44ab      	add	fp, r5
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d07c      	beq.n	800d376 <arm_fir_decimate_f32+0x362>
 800d27c:	9b03      	ldr	r3, [sp, #12]
 800d27e:	f106 0210 	add.w	r2, r6, #16
 800d282:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800d380 <arm_fir_decimate_f32+0x36c>
 800d286:	ed13 7a04 	vldr	s14, [r3, #-16]
 800d28a:	3310      	adds	r3, #16
 800d28c:	ed52 6a04 	vldr	s13, [r2, #-16]
 800d290:	3210      	adds	r2, #16
 800d292:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 800d296:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d29a:	ed52 5a07 	vldr	s11, [r2, #-28]	; 0xffffffe4
 800d29e:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 800d2a2:	ee26 6a25 	vmul.f32	s12, s12, s11
 800d2a6:	ed12 5a06 	vldr	s10, [r2, #-24]	; 0xffffffe8
 800d2aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2ae:	ed53 5a05 	vldr	s11, [r3, #-20]	; 0xffffffec
 800d2b2:	ee26 7a85 	vmul.f32	s14, s13, s10
 800d2b6:	ed52 6a05 	vldr	s13, [r2, #-20]	; 0xffffffec
 800d2ba:	429c      	cmp	r4, r3
 800d2bc:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d2c0:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800d2c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2cc:	d1db      	bne.n	800d286 <arm_fir_decimate_f32+0x272>
 800d2ce:	eb06 000c 	add.w	r0, r6, ip
 800d2d2:	464a      	mov	r2, r9
 800d2d4:	b157      	cbz	r7, 800d2ec <arm_fir_decimate_f32+0x2d8>
 800d2d6:	463b      	mov	r3, r7
 800d2d8:	ecb2 7a01 	vldmia	r2!, {s14}
 800d2dc:	3b01      	subs	r3, #1
 800d2de:	ecf0 6a01 	vldmia	r0!, {s13}
 800d2e2:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d2e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d2ea:	d1f5      	bne.n	800d2d8 <arm_fir_decimate_f32+0x2c4>
 800d2ec:	f89e 3000 	ldrb.w	r3, [lr]
 800d2f0:	ecea 7a01 	vstmia	sl!, {s15}
 800d2f4:	45c2      	cmp	sl, r8
 800d2f6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800d2fa:	d1ae      	bne.n	800d25a <arm_fir_decimate_f32+0x246>
 800d2fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2fe:	1e5c      	subs	r4, r3, #1
 800d300:	9b01      	ldr	r3, [sp, #4]
 800d302:	08a5      	lsrs	r5, r4, #2
 800d304:	689f      	ldr	r7, [r3, #8]
 800d306:	d01d      	beq.n	800d344 <arm_fir_decimate_f32+0x330>
 800d308:	f106 0210 	add.w	r2, r6, #16
 800d30c:	f107 0310 	add.w	r3, r7, #16
 800d310:	4629      	mov	r1, r5
 800d312:	f852 0c10 	ldr.w	r0, [r2, #-16]
 800d316:	3901      	subs	r1, #1
 800d318:	f102 0210 	add.w	r2, r2, #16
 800d31c:	f103 0310 	add.w	r3, r3, #16
 800d320:	f843 0c20 	str.w	r0, [r3, #-32]
 800d324:	f852 0c1c 	ldr.w	r0, [r2, #-28]
 800d328:	f843 0c1c 	str.w	r0, [r3, #-28]
 800d32c:	f852 0c18 	ldr.w	r0, [r2, #-24]
 800d330:	f843 0c18 	str.w	r0, [r3, #-24]
 800d334:	f852 0c14 	ldr.w	r0, [r2, #-20]
 800d338:	f843 0c14 	str.w	r0, [r3, #-20]
 800d33c:	d1e9      	bne.n	800d312 <arm_fir_decimate_f32+0x2fe>
 800d33e:	012d      	lsls	r5, r5, #4
 800d340:	442e      	add	r6, r5
 800d342:	442f      	add	r7, r5
 800d344:	f014 0403 	ands.w	r4, r4, #3
 800d348:	d009      	beq.n	800d35e <arm_fir_decimate_f32+0x34a>
 800d34a:	6833      	ldr	r3, [r6, #0]
 800d34c:	3c01      	subs	r4, #1
 800d34e:	603b      	str	r3, [r7, #0]
 800d350:	d005      	beq.n	800d35e <arm_fir_decimate_f32+0x34a>
 800d352:	6873      	ldr	r3, [r6, #4]
 800d354:	2c01      	cmp	r4, #1
 800d356:	607b      	str	r3, [r7, #4]
 800d358:	d001      	beq.n	800d35e <arm_fir_decimate_f32+0x34a>
 800d35a:	68b3      	ldr	r3, [r6, #8]
 800d35c:	60bb      	str	r3, [r7, #8]
 800d35e:	b00d      	add	sp, #52	; 0x34
 800d360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d364:	4650      	mov	r0, sl
 800d366:	9a08      	ldr	r2, [sp, #32]
 800d368:	eef0 4a60 	vmov.f32	s9, s1
 800d36c:	eef0 7a60 	vmov.f32	s15, s1
 800d370:	eeb0 7a60 	vmov.f32	s14, s1
 800d374:	e71f      	b.n	800d1b6 <arm_fir_decimate_f32+0x1a2>
 800d376:	9a08      	ldr	r2, [sp, #32]
 800d378:	4630      	mov	r0, r6
 800d37a:	eddf 7a01 	vldr	s15, [pc, #4]	; 800d380 <arm_fir_decimate_f32+0x36c>
 800d37e:	e7a9      	b.n	800d2d4 <arm_fir_decimate_f32+0x2c0>
 800d380:	00000000 	.word	0x00000000

0800d384 <arm_cmplx_mult_cmplx_f32>:
 800d384:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800d388:	b4f0      	push	{r4, r5, r6, r7}
 800d38a:	d073      	beq.n	800d474 <arm_cmplx_mult_cmplx_f32+0xf0>
 800d38c:	f100 0620 	add.w	r6, r0, #32
 800d390:	f101 0520 	add.w	r5, r1, #32
 800d394:	f102 0420 	add.w	r4, r2, #32
 800d398:	4667      	mov	r7, ip
 800d39a:	ed55 5a07 	vldr	s11, [r5, #-28]	; 0xffffffe4
 800d39e:	3f01      	subs	r7, #1
 800d3a0:	ed56 7a08 	vldr	s15, [r6, #-32]	; 0xffffffe0
 800d3a4:	f105 0520 	add.w	r5, r5, #32
 800d3a8:	ed15 7a10 	vldr	s14, [r5, #-64]	; 0xffffffc0
 800d3ac:	f106 0620 	add.w	r6, r6, #32
 800d3b0:	ed56 6a0f 	vldr	s13, [r6, #-60]	; 0xffffffc4
 800d3b4:	f104 0420 	add.w	r4, r4, #32
 800d3b8:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d3bc:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d3c0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d3c4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d3c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d3cc:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d3d0:	ed44 7a0f 	vstr	s15, [r4, #-60]	; 0xffffffc4
 800d3d4:	ed44 6a10 	vstr	s13, [r4, #-64]	; 0xffffffc0
 800d3d8:	ed55 5a0d 	vldr	s11, [r5, #-52]	; 0xffffffcc
 800d3dc:	ed56 7a0e 	vldr	s15, [r6, #-56]	; 0xffffffc8
 800d3e0:	ed15 7a0e 	vldr	s14, [r5, #-56]	; 0xffffffc8
 800d3e4:	ed56 6a0d 	vldr	s13, [r6, #-52]	; 0xffffffcc
 800d3e8:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d3ec:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d3f0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d3f4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d3f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d3fc:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d400:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800d404:	ed44 6a0e 	vstr	s13, [r4, #-56]	; 0xffffffc8
 800d408:	ed55 5a0b 	vldr	s11, [r5, #-44]	; 0xffffffd4
 800d40c:	ed56 7a0c 	vldr	s15, [r6, #-48]	; 0xffffffd0
 800d410:	ed15 7a0c 	vldr	s14, [r5, #-48]	; 0xffffffd0
 800d414:	ed56 6a0b 	vldr	s13, [r6, #-44]	; 0xffffffd4
 800d418:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d41c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d420:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d424:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d428:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d42c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d430:	ed44 7a0b 	vstr	s15, [r4, #-44]	; 0xffffffd4
 800d434:	ed44 6a0c 	vstr	s13, [r4, #-48]	; 0xffffffd0
 800d438:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800d43c:	ed15 7a0a 	vldr	s14, [r5, #-40]	; 0xffffffd8
 800d440:	ed56 6a09 	vldr	s13, [r6, #-36]	; 0xffffffdc
 800d444:	ed55 5a09 	vldr	s11, [r5, #-36]	; 0xffffffdc
 800d448:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d44c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d450:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d454:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d458:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d45c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d460:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800d464:	ed44 6a0a 	vstr	s13, [r4, #-40]	; 0xffffffd8
 800d468:	d197      	bne.n	800d39a <arm_cmplx_mult_cmplx_f32+0x16>
 800d46a:	ea4f 144c 	mov.w	r4, ip, lsl #5
 800d46e:	4420      	add	r0, r4
 800d470:	4421      	add	r1, r4
 800d472:	4422      	add	r2, r4
 800d474:	f013 0303 	ands.w	r3, r3, #3
 800d478:	d04b      	beq.n	800d512 <arm_cmplx_mult_cmplx_f32+0x18e>
 800d47a:	edd0 5a00 	vldr	s11, [r0]
 800d47e:	3b01      	subs	r3, #1
 800d480:	edd1 7a00 	vldr	s15, [r1]
 800d484:	edd0 6a01 	vldr	s13, [r0, #4]
 800d488:	ed91 7a01 	vldr	s14, [r1, #4]
 800d48c:	ee27 6aa5 	vmul.f32	s12, s15, s11
 800d490:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d494:	ee67 6a26 	vmul.f32	s13, s14, s13
 800d498:	ee27 7a25 	vmul.f32	s14, s14, s11
 800d49c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d4a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d4a4:	edc2 6a00 	vstr	s13, [r2]
 800d4a8:	edc2 7a01 	vstr	s15, [r2, #4]
 800d4ac:	d031      	beq.n	800d512 <arm_cmplx_mult_cmplx_f32+0x18e>
 800d4ae:	edd0 7a02 	vldr	s15, [r0, #8]
 800d4b2:	2b01      	cmp	r3, #1
 800d4b4:	ed91 7a02 	vldr	s14, [r1, #8]
 800d4b8:	edd0 6a03 	vldr	s13, [r0, #12]
 800d4bc:	edd1 5a03 	vldr	s11, [r1, #12]
 800d4c0:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d4c4:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d4c8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d4cc:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d4d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d4d4:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d4d8:	edc2 7a03 	vstr	s15, [r2, #12]
 800d4dc:	edc2 6a02 	vstr	s13, [r2, #8]
 800d4e0:	d017      	beq.n	800d512 <arm_cmplx_mult_cmplx_f32+0x18e>
 800d4e2:	edd0 7a04 	vldr	s15, [r0, #16]
 800d4e6:	ed91 7a04 	vldr	s14, [r1, #16]
 800d4ea:	edd0 6a05 	vldr	s13, [r0, #20]
 800d4ee:	edd1 5a05 	vldr	s11, [r1, #20]
 800d4f2:	ee27 6a87 	vmul.f32	s12, s15, s14
 800d4f6:	ee26 7a87 	vmul.f32	s14, s13, s14
 800d4fa:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d4fe:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d502:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d506:	ee76 6a66 	vsub.f32	s13, s12, s13
 800d50a:	edc2 7a05 	vstr	s15, [r2, #20]
 800d50e:	edc2 6a04 	vstr	s13, [r2, #16]
 800d512:	bcf0      	pop	{r4, r5, r6, r7}
 800d514:	4770      	bx	lr
 800d516:	bf00      	nop

0800d518 <arm_radix8_butterfly_f32>:
 800d518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d51c:	ed2d 8b10 	vpush	{d8-d15}
 800d520:	b095      	sub	sp, #84	; 0x54
 800d522:	468a      	mov	sl, r1
 800d524:	468b      	mov	fp, r1
 800d526:	eddf 8abb 	vldr	s17, [pc, #748]	; 800d814 <arm_radix8_butterfly_f32+0x2fc>
 800d52a:	9012      	str	r0, [sp, #72]	; 0x48
 800d52c:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800d530:	4603      	mov	r3, r0
 800d532:	3304      	adds	r3, #4
 800d534:	9313      	str	r3, [sp, #76]	; 0x4c
 800d536:	ea4f 02db 	mov.w	r2, fp, lsr #3
 800d53a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800d53c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800d540:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800d544:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800d548:	920f      	str	r2, [sp, #60]	; 0x3c
 800d54a:	9303      	str	r3, [sp, #12]
 800d54c:	0153      	lsls	r3, r2, #5
 800d54e:	0114      	lsls	r4, r2, #4
 800d550:	eba9 0002 	sub.w	r0, r9, r2
 800d554:	18ce      	adds	r6, r1, r3
 800d556:	9302      	str	r3, [sp, #8]
 800d558:	0097      	lsls	r7, r2, #2
 800d55a:	4613      	mov	r3, r2
 800d55c:	eb06 0509 	add.w	r5, r6, r9
 800d560:	9004      	str	r0, [sp, #16]
 800d562:	eb03 0843 	add.w	r8, r3, r3, lsl #1
 800d566:	1bd2      	subs	r2, r2, r7
 800d568:	eb05 0109 	add.w	r1, r5, r9
 800d56c:	441f      	add	r7, r3
 800d56e:	9405      	str	r4, [sp, #20]
 800d570:	f109 0004 	add.w	r0, r9, #4
 800d574:	9101      	str	r1, [sp, #4]
 800d576:	1d21      	adds	r1, r4, #4
 800d578:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d57a:	f04f 0e00 	mov.w	lr, #0
 800d57e:	9c01      	ldr	r4, [sp, #4]
 800d580:	4418      	add	r0, r3
 800d582:	4419      	add	r1, r3
 800d584:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800d588:	9b02      	ldr	r3, [sp, #8]
 800d58a:	00fc      	lsls	r4, r7, #3
 800d58c:	18d7      	adds	r7, r2, r3
 800d58e:	9b04      	ldr	r3, [sp, #16]
 800d590:	9406      	str	r4, [sp, #24]
 800d592:	00db      	lsls	r3, r3, #3
 800d594:	9c01      	ldr	r4, [sp, #4]
 800d596:	9307      	str	r3, [sp, #28]
 800d598:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800d59c:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800d5a0:	9304      	str	r3, [sp, #16]
 800d5a2:	9b03      	ldr	r3, [sp, #12]
 800d5a4:	edd6 6a00 	vldr	s13, [r6]
 800d5a8:	44de      	add	lr, fp
 800d5aa:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800d5ae:	ed94 7a00 	vldr	s14, [r4]
 800d5b2:	45f2      	cmp	sl, lr
 800d5b4:	ed10 6a01 	vldr	s12, [r0, #-4]
 800d5b8:	ee37 2aa6 	vadd.f32	s4, s15, s13
 800d5bc:	edd5 2a00 	vldr	s5, [r5]
 800d5c0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d5c4:	edd7 3a00 	vldr	s7, [r7]
 800d5c8:	ed11 5a01 	vldr	s10, [r1, #-4]
 800d5cc:	ee36 3a22 	vadd.f32	s6, s12, s5
 800d5d0:	edd2 6a00 	vldr	s13, [r2]
 800d5d4:	ee75 5a07 	vadd.f32	s11, s10, s14
 800d5d8:	ee36 4aa3 	vadd.f32	s8, s13, s7
 800d5dc:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800d5e0:	ee72 4a25 	vadd.f32	s9, s4, s11
 800d5e4:	ee73 3a04 	vadd.f32	s7, s6, s8
 800d5e8:	ee35 5a47 	vsub.f32	s10, s10, s14
 800d5ec:	ee36 7a62 	vsub.f32	s14, s12, s5
 800d5f0:	ee32 2a65 	vsub.f32	s4, s4, s11
 800d5f4:	ee74 5aa3 	vadd.f32	s11, s9, s7
 800d5f8:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800d5fc:	ee37 6a66 	vsub.f32	s12, s14, s13
 800d600:	ed4c 5a01 	vstr	s11, [ip, #-4]
 800d604:	ee33 3a44 	vsub.f32	s6, s6, s8
 800d608:	edc6 4a00 	vstr	s9, [r6]
 800d60c:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d610:	ed97 4a01 	vldr	s8, [r7, #4]
 800d614:	ee66 6a28 	vmul.f32	s13, s12, s17
 800d618:	edd0 5a00 	vldr	s11, [r0]
 800d61c:	ed95 6a01 	vldr	s12, [r5, #4]
 800d620:	ee27 7a28 	vmul.f32	s14, s14, s17
 800d624:	edd2 3a01 	vldr	s7, [r2, #4]
 800d628:	ee77 2aa6 	vadd.f32	s5, s15, s13
 800d62c:	ee75 4ac6 	vsub.f32	s9, s11, s12
 800d630:	ed96 1a01 	vldr	s2, [r6, #4]
 800d634:	ee33 0ac4 	vsub.f32	s0, s7, s8
 800d638:	edd4 0a01 	vldr	s1, [r4, #4]
 800d63c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d640:	eddc 6a00 	vldr	s13, [ip]
 800d644:	ee75 5a86 	vadd.f32	s11, s11, s12
 800d648:	ed91 6a00 	vldr	s12, [r1]
 800d64c:	ee73 3a84 	vadd.f32	s7, s7, s8
 800d650:	ee74 1a80 	vadd.f32	s3, s9, s0
 800d654:	ee36 4a81 	vadd.f32	s8, s13, s2
 800d658:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800d65c:	ee76 6ac1 	vsub.f32	s13, s13, s2
 800d660:	ee36 1a20 	vadd.f32	s2, s12, s1
 800d664:	ee61 1aa8 	vmul.f32	s3, s3, s17
 800d668:	ee36 6a60 	vsub.f32	s12, s12, s1
 800d66c:	ee64 4aa8 	vmul.f32	s9, s9, s17
 800d670:	ee75 0aa3 	vadd.f32	s1, s11, s7
 800d674:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800d678:	ee74 3a01 	vadd.f32	s7, s8, s2
 800d67c:	ee34 4a41 	vsub.f32	s8, s8, s2
 800d680:	ee36 1a21 	vadd.f32	s2, s12, s3
 800d684:	ee33 0aa0 	vadd.f32	s0, s7, s1
 800d688:	ee36 6a61 	vsub.f32	s12, s12, s3
 800d68c:	ee73 3ae0 	vsub.f32	s7, s7, s1
 800d690:	ee76 1aa4 	vadd.f32	s3, s13, s9
 800d694:	ed8c 0a00 	vstr	s0, [ip]
 800d698:	ee76 6ae4 	vsub.f32	s13, s13, s9
 800d69c:	449c      	add	ip, r3
 800d69e:	ee75 4a07 	vadd.f32	s9, s10, s14
 800d6a2:	edc6 3a01 	vstr	s7, [r6, #4]
 800d6a6:	ee35 7a47 	vsub.f32	s14, s10, s14
 800d6aa:	441e      	add	r6, r3
 800d6ac:	ee32 5a25 	vadd.f32	s10, s4, s11
 800d6b0:	ee72 5a65 	vsub.f32	s11, s4, s11
 800d6b4:	ee72 3a81 	vadd.f32	s7, s5, s2
 800d6b8:	ed01 5a01 	vstr	s10, [r1, #-4]
 800d6bc:	ee34 2a43 	vsub.f32	s4, s8, s6
 800d6c0:	edc4 5a00 	vstr	s11, [r4]
 800d6c4:	ee37 5a86 	vadd.f32	s10, s15, s12
 800d6c8:	ee71 5ae4 	vsub.f32	s11, s3, s9
 800d6cc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800d6d0:	ed81 2a00 	vstr	s4, [r1]
 800d6d4:	ee36 6ac7 	vsub.f32	s12, s13, s14
 800d6d8:	4419      	add	r1, r3
 800d6da:	ee33 4a04 	vadd.f32	s8, s6, s8
 800d6de:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800d6e2:	ee74 4aa1 	vadd.f32	s9, s9, s3
 800d6e6:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d6ea:	ed84 4a01 	vstr	s8, [r4, #4]
 800d6ee:	ed40 3a01 	vstr	s7, [r0, #-4]
 800d6f2:	441c      	add	r4, r3
 800d6f4:	edc7 2a00 	vstr	s5, [r7]
 800d6f8:	ed85 5a00 	vstr	s10, [r5]
 800d6fc:	edc2 7a00 	vstr	s15, [r2]
 800d700:	edc0 5a00 	vstr	s11, [r0]
 800d704:	4418      	add	r0, r3
 800d706:	edc7 4a01 	vstr	s9, [r7, #4]
 800d70a:	441f      	add	r7, r3
 800d70c:	ed85 6a01 	vstr	s12, [r5, #4]
 800d710:	441d      	add	r5, r3
 800d712:	ed82 7a01 	vstr	s14, [r2, #4]
 800d716:	441a      	add	r2, r3
 800d718:	f63f af44 	bhi.w	800d5a4 <arm_radix8_butterfly_f32+0x8c>
 800d71c:	469c      	mov	ip, r3
 800d71e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d720:	2b07      	cmp	r3, #7
 800d722:	f240 81b6 	bls.w	800da92 <arm_radix8_butterfly_f32+0x57a>
 800d726:	9a02      	ldr	r2, [sp, #8]
 800d728:	f109 0608 	add.w	r6, r9, #8
 800d72c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d72e:	f108 0408 	add.w	r4, r8, #8
 800d732:	3208      	adds	r2, #8
 800d734:	9f06      	ldr	r7, [sp, #24]
 800d736:	9d04      	ldr	r5, [sp, #16]
 800d738:	189a      	adds	r2, r3, r2
 800d73a:	3708      	adds	r7, #8
 800d73c:	3508      	adds	r5, #8
 800d73e:	9807      	ldr	r0, [sp, #28]
 800d740:	920c      	str	r2, [sp, #48]	; 0x30
 800d742:	199a      	adds	r2, r3, r6
 800d744:	9905      	ldr	r1, [sp, #20]
 800d746:	3008      	adds	r0, #8
 800d748:	920b      	str	r2, [sp, #44]	; 0x2c
 800d74a:	19da      	adds	r2, r3, r7
 800d74c:	310c      	adds	r1, #12
 800d74e:	920a      	str	r2, [sp, #40]	; 0x28
 800d750:	195a      	adds	r2, r3, r5
 800d752:	9209      	str	r2, [sp, #36]	; 0x24
 800d754:	191a      	adds	r2, r3, r4
 800d756:	9208      	str	r2, [sp, #32]
 800d758:	181a      	adds	r2, r3, r0
 800d75a:	9207      	str	r2, [sp, #28]
 800d75c:	185a      	adds	r2, r3, r1
 800d75e:	330c      	adds	r3, #12
 800d760:	9205      	str	r2, [sp, #20]
 800d762:	9306      	str	r3, [sp, #24]
 800d764:	2301      	movs	r3, #1
 800d766:	9304      	str	r3, [sp, #16]
 800d768:	2300      	movs	r3, #0
 800d76a:	930d      	str	r3, [sp, #52]	; 0x34
 800d76c:	4663      	mov	r3, ip
 800d76e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d770:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d772:	f8dd c014 	ldr.w	ip, [sp, #20]
 800d776:	440a      	add	r2, r1
 800d778:	9f06      	ldr	r7, [sp, #24]
 800d77a:	9e07      	ldr	r6, [sp, #28]
 800d77c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800d780:	920d      	str	r2, [sp, #52]	; 0x34
 800d782:	eba2 0e82 	sub.w	lr, r2, r2, lsl #2
 800d786:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d788:	9d08      	ldr	r5, [sp, #32]
 800d78a:	4442      	add	r2, r8
 800d78c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d78e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d790:	eb02 0108 	add.w	r1, r2, r8
 800d794:	ed92 ea00 	vldr	s28, [r2]
 800d798:	eb01 0208 	add.w	r2, r1, r8
 800d79c:	edd1 da00 	vldr	s27, [r1]
 800d7a0:	eb02 0108 	add.w	r1, r2, r8
 800d7a4:	ed92 da00 	vldr	s26, [r2]
 800d7a8:	eb01 0208 	add.w	r2, r1, r8
 800d7ac:	edd1 ca00 	vldr	s25, [r1]
 800d7b0:	eb02 0108 	add.w	r1, r2, r8
 800d7b4:	ed92 ca00 	vldr	s24, [r2]
 800d7b8:	eb01 0208 	add.w	r2, r1, r8
 800d7bc:	edd1 ba00 	vldr	s23, [r1]
 800d7c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d7c2:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 800d7c6:	ed92 ba00 	vldr	s22, [r2]
 800d7ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7cc:	eb0e 0908 	add.w	r9, lr, r8
 800d7d0:	910e      	str	r1, [sp, #56]	; 0x38
 800d7d2:	9201      	str	r2, [sp, #4]
 800d7d4:	eb09 0208 	add.w	r2, r9, r8
 800d7d8:	ed99 aa01 	vldr	s20, [r9, #4]
 800d7dc:	edde aa01 	vldr	s21, [lr, #4]
 800d7e0:	eb02 0908 	add.w	r9, r2, r8
 800d7e4:	edd2 9a01 	vldr	s19, [r2, #4]
 800d7e8:	f8dd e010 	ldr.w	lr, [sp, #16]
 800d7ec:	eb09 0208 	add.w	r2, r9, r8
 800d7f0:	ed99 9a01 	vldr	s18, [r9, #4]
 800d7f4:	eb02 0908 	add.w	r9, r2, r8
 800d7f8:	ed92 8a01 	vldr	s16, [r2, #4]
 800d7fc:	9a01      	ldr	r2, [sp, #4]
 800d7fe:	edd9 7a01 	vldr	s15, [r9, #4]
 800d802:	44c8      	add	r8, r9
 800d804:	edcd 7a02 	vstr	s15, [sp, #8]
 800d808:	edd8 7a01 	vldr	s15, [r8, #4]
 800d80c:	edcd 7a03 	vstr	s15, [sp, #12]
 800d810:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d812:	e001      	b.n	800d818 <arm_radix8_butterfly_f32+0x300>
 800d814:	3f3504f3 	.word	0x3f3504f3
 800d818:	ed92 7a00 	vldr	s14, [r2]
 800d81c:	44de      	add	lr, fp
 800d81e:	ed17 1a01 	vldr	s2, [r7, #-4]
 800d822:	ed90 5a00 	vldr	s10, [r0]
 800d826:	45f2      	cmp	sl, lr
 800d828:	ed1c fa01 	vldr	s30, [ip, #-4]
 800d82c:	ee31 3a07 	vadd.f32	s6, s2, s14
 800d830:	edd6 5a00 	vldr	s11, [r6]
 800d834:	ee31 1a47 	vsub.f32	s2, s2, s14
 800d838:	edd4 7a00 	vldr	s15, [r4]
 800d83c:	ed95 7a00 	vldr	s14, [r5]
 800d840:	ed91 4a00 	vldr	s8, [r1]
 800d844:	ee3f 6a27 	vadd.f32	s12, s30, s15
 800d848:	ee77 6a25 	vadd.f32	s13, s14, s11
 800d84c:	edd7 ea00 	vldr	s29, [r7]
 800d850:	ee74 fa05 	vadd.f32	s31, s8, s10
 800d854:	ee73 1a06 	vadd.f32	s3, s6, s12
 800d858:	ee34 4a45 	vsub.f32	s8, s8, s10
 800d85c:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 800d860:	ee37 7a65 	vsub.f32	s14, s14, s11
 800d864:	ee33 3a46 	vsub.f32	s6, s6, s12
 800d868:	ee31 6a85 	vadd.f32	s12, s3, s10
 800d86c:	ee7f 7a67 	vsub.f32	s15, s30, s15
 800d870:	ee34 fa07 	vadd.f32	s30, s8, s14
 800d874:	ed07 6a01 	vstr	s12, [r7, #-4]
 800d878:	ee34 4a47 	vsub.f32	s8, s8, s14
 800d87c:	edd5 3a01 	vldr	s7, [r5, #4]
 800d880:	ee7f fae6 	vsub.f32	s31, s31, s13
 800d884:	ed90 7a01 	vldr	s14, [r0, #4]
 800d888:	ee2f fa28 	vmul.f32	s30, s30, s17
 800d88c:	edd1 5a01 	vldr	s11, [r1, #4]
 800d890:	ee24 4a28 	vmul.f32	s8, s8, s17
 800d894:	ed96 6a01 	vldr	s12, [r6, #4]
 800d898:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800d89c:	ee75 0ac7 	vsub.f32	s1, s11, s14
 800d8a0:	edd2 6a01 	vldr	s13, [r2, #4]
 800d8a4:	ee73 2ac6 	vsub.f32	s5, s7, s12
 800d8a8:	edd4 4a01 	vldr	s9, [r4, #4]
 800d8ac:	ee75 5a87 	vadd.f32	s11, s11, s14
 800d8b0:	ed9c 7a00 	vldr	s14, [ip]
 800d8b4:	ee37 2a8f 	vadd.f32	s4, s15, s30
 800d8b8:	ee33 6a86 	vadd.f32	s12, s7, s12
 800d8bc:	ee37 facf 	vsub.f32	s30, s15, s30
 800d8c0:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 800d8c4:	ee70 7ae2 	vsub.f32	s15, s1, s5
 800d8c8:	ee7e eae6 	vsub.f32	s29, s29, s13
 800d8cc:	ee70 2aa2 	vadd.f32	s5, s1, s5
 800d8d0:	ee77 6a24 	vadd.f32	s13, s14, s9
 800d8d4:	ee75 0a86 	vadd.f32	s1, s11, s12
 800d8d8:	ee37 7a64 	vsub.f32	s14, s14, s9
 800d8dc:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800d8e0:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800d8e4:	ee62 2aa8 	vmul.f32	s5, s5, s17
 800d8e8:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800d8ec:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800d8f0:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 800d8f4:	ee77 4a22 	vadd.f32	s9, s14, s5
 800d8f8:	ee7e eae7 	vsub.f32	s29, s29, s15
 800d8fc:	ee77 7a62 	vsub.f32	s15, s14, s5
 800d900:	ee71 2a04 	vadd.f32	s5, s2, s8
 800d904:	ee31 7a44 	vsub.f32	s14, s2, s8
 800d908:	ee30 1a60 	vsub.f32	s2, s0, s1
 800d90c:	ee73 1a06 	vadd.f32	s3, s6, s12
 800d910:	ee33 6a46 	vsub.f32	s12, s6, s12
 800d914:	ee33 3aef 	vsub.f32	s6, s7, s31
 800d918:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 800d91c:	ee3e 4acf 	vsub.f32	s8, s29, s30
 800d920:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800d924:	ee72 5a25 	vadd.f32	s11, s4, s11
 800d928:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800d92c:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800d930:	ee77 2a27 	vadd.f32	s5, s14, s15
 800d934:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d938:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 800d93c:	ee2c fa85 	vmul.f32	s30, s25, s10
 800d940:	ee69 ea01 	vmul.f32	s29, s18, s2
 800d944:	ee29 5a05 	vmul.f32	s10, s18, s10
 800d948:	ee2c 1a81 	vmul.f32	s2, s25, s2
 800d94c:	ee6d faa1 	vmul.f32	s31, s27, s3
 800d950:	ee70 0a20 	vadd.f32	s1, s0, s1
 800d954:	ee6a 1a21 	vmul.f32	s3, s20, s3
 800d958:	ee2a 0a03 	vmul.f32	s0, s20, s6
 800d95c:	ee2d 3a83 	vmul.f32	s6, s27, s6
 800d960:	edc7 0a00 	vstr	s1, [r7]
 800d964:	ee7f ea2e 	vadd.f32	s29, s30, s29
 800d968:	441f      	add	r7, r3
 800d96a:	ee2a faa3 	vmul.f32	s30, s21, s7
 800d96e:	ee31 5a45 	vsub.f32	s10, s2, s10
 800d972:	ee6e 3a23 	vmul.f32	s7, s28, s7
 800d976:	edc2 ea00 	vstr	s29, [r2]
 800d97a:	ee3f 0a80 	vadd.f32	s0, s31, s0
 800d97e:	ee33 3a61 	vsub.f32	s6, s6, s3
 800d982:	ed82 5a01 	vstr	s10, [r2, #4]
 800d986:	ee6e 0a02 	vmul.f32	s1, s28, s4
 800d98a:	edcd 3a01 	vstr	s7, [sp, #4]
 800d98e:	ed9d 5a03 	vldr	s10, [sp, #12]
 800d992:	ee6b ea86 	vmul.f32	s29, s23, s12
 800d996:	eddd 3a02 	vldr	s7, [sp, #8]
 800d99a:	ee6b fa24 	vmul.f32	s31, s22, s9
 800d99e:	ed0c 0a01 	vstr	s0, [ip, #-4]
 800d9a2:	ee65 4a24 	vmul.f32	s9, s10, s9
 800d9a6:	ed8c 3a00 	vstr	s6, [ip]
 800d9aa:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800d9ae:	ee23 6a86 	vmul.f32	s12, s7, s12
 800d9b2:	eddd 3a01 	vldr	s7, [sp, #4]
 800d9b6:	ee25 5a25 	vmul.f32	s10, s10, s11
 800d9ba:	441a      	add	r2, r3
 800d9bc:	ee2c 0a22 	vmul.f32	s0, s24, s5
 800d9c0:	449c      	add	ip, r3
 800d9c2:	ee68 1a04 	vmul.f32	s3, s16, s8
 800d9c6:	ee70 0a8f 	vadd.f32	s1, s1, s30
 800d9ca:	ee2d 3a07 	vmul.f32	s6, s26, s14
 800d9ce:	ee29 faa7 	vmul.f32	s30, s19, s15
 800d9d2:	ee2a 2a82 	vmul.f32	s4, s21, s4
 800d9d6:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 800d9da:	ee6b 5a25 	vmul.f32	s11, s22, s11
 800d9de:	ee68 2a22 	vmul.f32	s5, s16, s5
 800d9e2:	ee2c 4a04 	vmul.f32	s8, s24, s8
 800d9e6:	ee29 7a87 	vmul.f32	s14, s19, s14
 800d9ea:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800d9ee:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800d9f2:	ee7e ea81 	vadd.f32	s29, s29, s2
 800d9f6:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800d9fa:	ee3f 5a85 	vadd.f32	s10, s31, s10
 800d9fe:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800da02:	edc4 ea00 	vstr	s29, [r4]
 800da06:	ee30 0a21 	vadd.f32	s0, s0, s3
 800da0a:	ed84 6a01 	vstr	s12, [r4, #4]
 800da0e:	ee74 2a62 	vsub.f32	s5, s8, s5
 800da12:	edc1 0a00 	vstr	s1, [r1]
 800da16:	ee33 3a0f 	vadd.f32	s6, s6, s30
 800da1a:	edc1 3a01 	vstr	s7, [r1, #4]
 800da1e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800da22:	ed86 5a00 	vstr	s10, [r6]
 800da26:	edc6 4a01 	vstr	s9, [r6, #4]
 800da2a:	4419      	add	r1, r3
 800da2c:	ed80 0a00 	vstr	s0, [r0]
 800da30:	441c      	add	r4, r3
 800da32:	edc0 2a01 	vstr	s5, [r0, #4]
 800da36:	441e      	add	r6, r3
 800da38:	ed85 3a00 	vstr	s6, [r5]
 800da3c:	4418      	add	r0, r3
 800da3e:	ed85 7a01 	vstr	s14, [r5, #4]
 800da42:	441d      	add	r5, r3
 800da44:	f63f aee8 	bhi.w	800d818 <arm_radix8_butterfly_f32+0x300>
 800da48:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da4a:	9a04      	ldr	r2, [sp, #16]
 800da4c:	3108      	adds	r1, #8
 800da4e:	3201      	adds	r2, #1
 800da50:	910c      	str	r1, [sp, #48]	; 0x30
 800da52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800da54:	9204      	str	r2, [sp, #16]
 800da56:	3108      	adds	r1, #8
 800da58:	910b      	str	r1, [sp, #44]	; 0x2c
 800da5a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800da5c:	3108      	adds	r1, #8
 800da5e:	910a      	str	r1, [sp, #40]	; 0x28
 800da60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da62:	3108      	adds	r1, #8
 800da64:	9109      	str	r1, [sp, #36]	; 0x24
 800da66:	9908      	ldr	r1, [sp, #32]
 800da68:	3108      	adds	r1, #8
 800da6a:	9108      	str	r1, [sp, #32]
 800da6c:	9907      	ldr	r1, [sp, #28]
 800da6e:	3108      	adds	r1, #8
 800da70:	9107      	str	r1, [sp, #28]
 800da72:	9906      	ldr	r1, [sp, #24]
 800da74:	3108      	adds	r1, #8
 800da76:	9106      	str	r1, [sp, #24]
 800da78:	9905      	ldr	r1, [sp, #20]
 800da7a:	3108      	adds	r1, #8
 800da7c:	9105      	str	r1, [sp, #20]
 800da7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800da80:	4291      	cmp	r1, r2
 800da82:	f47f ae74 	bne.w	800d76e <arm_radix8_butterfly_f32+0x256>
 800da86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800da88:	468b      	mov	fp, r1
 800da8a:	00db      	lsls	r3, r3, #3
 800da8c:	b29b      	uxth	r3, r3
 800da8e:	9310      	str	r3, [sp, #64]	; 0x40
 800da90:	e551      	b.n	800d536 <arm_radix8_butterfly_f32+0x1e>
 800da92:	b015      	add	sp, #84	; 0x54
 800da94:	ecbd 8b10 	vpop	{d8-d15}
 800da98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800da9c <__errno>:
 800da9c:	4b01      	ldr	r3, [pc, #4]	; (800daa4 <__errno+0x8>)
 800da9e:	6818      	ldr	r0, [r3, #0]
 800daa0:	4770      	bx	lr
 800daa2:	bf00      	nop
 800daa4:	24000380 	.word	0x24000380

0800daa8 <__libc_init_array>:
 800daa8:	b570      	push	{r4, r5, r6, lr}
 800daaa:	4d0d      	ldr	r5, [pc, #52]	; (800dae0 <__libc_init_array+0x38>)
 800daac:	4c0d      	ldr	r4, [pc, #52]	; (800dae4 <__libc_init_array+0x3c>)
 800daae:	1b64      	subs	r4, r4, r5
 800dab0:	10a4      	asrs	r4, r4, #2
 800dab2:	2600      	movs	r6, #0
 800dab4:	42a6      	cmp	r6, r4
 800dab6:	d109      	bne.n	800dacc <__libc_init_array+0x24>
 800dab8:	4d0b      	ldr	r5, [pc, #44]	; (800dae8 <__libc_init_array+0x40>)
 800daba:	4c0c      	ldr	r4, [pc, #48]	; (800daec <__libc_init_array+0x44>)
 800dabc:	f003 ffa2 	bl	8011a04 <_init>
 800dac0:	1b64      	subs	r4, r4, r5
 800dac2:	10a4      	asrs	r4, r4, #2
 800dac4:	2600      	movs	r6, #0
 800dac6:	42a6      	cmp	r6, r4
 800dac8:	d105      	bne.n	800dad6 <__libc_init_array+0x2e>
 800daca:	bd70      	pop	{r4, r5, r6, pc}
 800dacc:	f855 3b04 	ldr.w	r3, [r5], #4
 800dad0:	4798      	blx	r3
 800dad2:	3601      	adds	r6, #1
 800dad4:	e7ee      	b.n	800dab4 <__libc_init_array+0xc>
 800dad6:	f855 3b04 	ldr.w	r3, [r5], #4
 800dada:	4798      	blx	r3
 800dadc:	3601      	adds	r6, #1
 800dade:	e7f2      	b.n	800dac6 <__libc_init_array+0x1e>
 800dae0:	0801c128 	.word	0x0801c128
 800dae4:	0801c128 	.word	0x0801c128
 800dae8:	0801c128 	.word	0x0801c128
 800daec:	0801c12c 	.word	0x0801c12c

0800daf0 <memcpy>:
 800daf0:	440a      	add	r2, r1
 800daf2:	4291      	cmp	r1, r2
 800daf4:	f100 33ff 	add.w	r3, r0, #4294967295
 800daf8:	d100      	bne.n	800dafc <memcpy+0xc>
 800dafa:	4770      	bx	lr
 800dafc:	b510      	push	{r4, lr}
 800dafe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db06:	4291      	cmp	r1, r2
 800db08:	d1f9      	bne.n	800dafe <memcpy+0xe>
 800db0a:	bd10      	pop	{r4, pc}

0800db0c <memset>:
 800db0c:	4402      	add	r2, r0
 800db0e:	4603      	mov	r3, r0
 800db10:	4293      	cmp	r3, r2
 800db12:	d100      	bne.n	800db16 <memset+0xa>
 800db14:	4770      	bx	lr
 800db16:	f803 1b01 	strb.w	r1, [r3], #1
 800db1a:	e7f9      	b.n	800db10 <memset+0x4>

0800db1c <__cvt>:
 800db1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db1e:	ed2d 8b02 	vpush	{d8}
 800db22:	eeb0 8b40 	vmov.f64	d8, d0
 800db26:	b085      	sub	sp, #20
 800db28:	4617      	mov	r7, r2
 800db2a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800db2c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800db2e:	ee18 2a90 	vmov	r2, s17
 800db32:	f025 0520 	bic.w	r5, r5, #32
 800db36:	2a00      	cmp	r2, #0
 800db38:	bfb6      	itet	lt
 800db3a:	222d      	movlt	r2, #45	; 0x2d
 800db3c:	2200      	movge	r2, #0
 800db3e:	eeb1 8b40 	vneglt.f64	d8, d0
 800db42:	2d46      	cmp	r5, #70	; 0x46
 800db44:	460c      	mov	r4, r1
 800db46:	701a      	strb	r2, [r3, #0]
 800db48:	d004      	beq.n	800db54 <__cvt+0x38>
 800db4a:	2d45      	cmp	r5, #69	; 0x45
 800db4c:	d100      	bne.n	800db50 <__cvt+0x34>
 800db4e:	3401      	adds	r4, #1
 800db50:	2102      	movs	r1, #2
 800db52:	e000      	b.n	800db56 <__cvt+0x3a>
 800db54:	2103      	movs	r1, #3
 800db56:	ab03      	add	r3, sp, #12
 800db58:	9301      	str	r3, [sp, #4]
 800db5a:	ab02      	add	r3, sp, #8
 800db5c:	9300      	str	r3, [sp, #0]
 800db5e:	4622      	mov	r2, r4
 800db60:	4633      	mov	r3, r6
 800db62:	eeb0 0b48 	vmov.f64	d0, d8
 800db66:	f000 fceb 	bl	800e540 <_dtoa_r>
 800db6a:	2d47      	cmp	r5, #71	; 0x47
 800db6c:	d109      	bne.n	800db82 <__cvt+0x66>
 800db6e:	07fb      	lsls	r3, r7, #31
 800db70:	d407      	bmi.n	800db82 <__cvt+0x66>
 800db72:	9b03      	ldr	r3, [sp, #12]
 800db74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db76:	1a1b      	subs	r3, r3, r0
 800db78:	6013      	str	r3, [r2, #0]
 800db7a:	b005      	add	sp, #20
 800db7c:	ecbd 8b02 	vpop	{d8}
 800db80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db82:	2d46      	cmp	r5, #70	; 0x46
 800db84:	eb00 0204 	add.w	r2, r0, r4
 800db88:	d10c      	bne.n	800dba4 <__cvt+0x88>
 800db8a:	7803      	ldrb	r3, [r0, #0]
 800db8c:	2b30      	cmp	r3, #48	; 0x30
 800db8e:	d107      	bne.n	800dba0 <__cvt+0x84>
 800db90:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800db94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db98:	bf1c      	itt	ne
 800db9a:	f1c4 0401 	rsbne	r4, r4, #1
 800db9e:	6034      	strne	r4, [r6, #0]
 800dba0:	6833      	ldr	r3, [r6, #0]
 800dba2:	441a      	add	r2, r3
 800dba4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbac:	bf08      	it	eq
 800dbae:	9203      	streq	r2, [sp, #12]
 800dbb0:	2130      	movs	r1, #48	; 0x30
 800dbb2:	9b03      	ldr	r3, [sp, #12]
 800dbb4:	4293      	cmp	r3, r2
 800dbb6:	d2dc      	bcs.n	800db72 <__cvt+0x56>
 800dbb8:	1c5c      	adds	r4, r3, #1
 800dbba:	9403      	str	r4, [sp, #12]
 800dbbc:	7019      	strb	r1, [r3, #0]
 800dbbe:	e7f8      	b.n	800dbb2 <__cvt+0x96>

0800dbc0 <__exponent>:
 800dbc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	2900      	cmp	r1, #0
 800dbc6:	bfb8      	it	lt
 800dbc8:	4249      	neglt	r1, r1
 800dbca:	f803 2b02 	strb.w	r2, [r3], #2
 800dbce:	bfb4      	ite	lt
 800dbd0:	222d      	movlt	r2, #45	; 0x2d
 800dbd2:	222b      	movge	r2, #43	; 0x2b
 800dbd4:	2909      	cmp	r1, #9
 800dbd6:	7042      	strb	r2, [r0, #1]
 800dbd8:	dd2a      	ble.n	800dc30 <__exponent+0x70>
 800dbda:	f10d 0407 	add.w	r4, sp, #7
 800dbde:	46a4      	mov	ip, r4
 800dbe0:	270a      	movs	r7, #10
 800dbe2:	46a6      	mov	lr, r4
 800dbe4:	460a      	mov	r2, r1
 800dbe6:	fb91 f6f7 	sdiv	r6, r1, r7
 800dbea:	fb07 1516 	mls	r5, r7, r6, r1
 800dbee:	3530      	adds	r5, #48	; 0x30
 800dbf0:	2a63      	cmp	r2, #99	; 0x63
 800dbf2:	f104 34ff 	add.w	r4, r4, #4294967295
 800dbf6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dbfa:	4631      	mov	r1, r6
 800dbfc:	dcf1      	bgt.n	800dbe2 <__exponent+0x22>
 800dbfe:	3130      	adds	r1, #48	; 0x30
 800dc00:	f1ae 0502 	sub.w	r5, lr, #2
 800dc04:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dc08:	1c44      	adds	r4, r0, #1
 800dc0a:	4629      	mov	r1, r5
 800dc0c:	4561      	cmp	r1, ip
 800dc0e:	d30a      	bcc.n	800dc26 <__exponent+0x66>
 800dc10:	f10d 0209 	add.w	r2, sp, #9
 800dc14:	eba2 020e 	sub.w	r2, r2, lr
 800dc18:	4565      	cmp	r5, ip
 800dc1a:	bf88      	it	hi
 800dc1c:	2200      	movhi	r2, #0
 800dc1e:	4413      	add	r3, r2
 800dc20:	1a18      	subs	r0, r3, r0
 800dc22:	b003      	add	sp, #12
 800dc24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc26:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc2a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dc2e:	e7ed      	b.n	800dc0c <__exponent+0x4c>
 800dc30:	2330      	movs	r3, #48	; 0x30
 800dc32:	3130      	adds	r1, #48	; 0x30
 800dc34:	7083      	strb	r3, [r0, #2]
 800dc36:	70c1      	strb	r1, [r0, #3]
 800dc38:	1d03      	adds	r3, r0, #4
 800dc3a:	e7f1      	b.n	800dc20 <__exponent+0x60>
 800dc3c:	0000      	movs	r0, r0
	...

0800dc40 <_printf_float>:
 800dc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc44:	b08b      	sub	sp, #44	; 0x2c
 800dc46:	460c      	mov	r4, r1
 800dc48:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800dc4c:	4616      	mov	r6, r2
 800dc4e:	461f      	mov	r7, r3
 800dc50:	4605      	mov	r5, r0
 800dc52:	f001 f9f7 	bl	800f044 <_localeconv_r>
 800dc56:	f8d0 b000 	ldr.w	fp, [r0]
 800dc5a:	4658      	mov	r0, fp
 800dc5c:	f7f2 fb40 	bl	80002e0 <strlen>
 800dc60:	2300      	movs	r3, #0
 800dc62:	9308      	str	r3, [sp, #32]
 800dc64:	f8d8 3000 	ldr.w	r3, [r8]
 800dc68:	f894 9018 	ldrb.w	r9, [r4, #24]
 800dc6c:	6822      	ldr	r2, [r4, #0]
 800dc6e:	3307      	adds	r3, #7
 800dc70:	f023 0307 	bic.w	r3, r3, #7
 800dc74:	f103 0108 	add.w	r1, r3, #8
 800dc78:	f8c8 1000 	str.w	r1, [r8]
 800dc7c:	4682      	mov	sl, r0
 800dc7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dc82:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800dc86:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800dee8 <_printf_float+0x2a8>
 800dc8a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800dc8e:	eeb0 6bc0 	vabs.f64	d6, d0
 800dc92:	eeb4 6b47 	vcmp.f64	d6, d7
 800dc96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc9a:	dd24      	ble.n	800dce6 <_printf_float+0xa6>
 800dc9c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca4:	d502      	bpl.n	800dcac <_printf_float+0x6c>
 800dca6:	232d      	movs	r3, #45	; 0x2d
 800dca8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcac:	4b90      	ldr	r3, [pc, #576]	; (800def0 <_printf_float+0x2b0>)
 800dcae:	4891      	ldr	r0, [pc, #580]	; (800def4 <_printf_float+0x2b4>)
 800dcb0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800dcb4:	bf94      	ite	ls
 800dcb6:	4698      	movls	r8, r3
 800dcb8:	4680      	movhi	r8, r0
 800dcba:	2303      	movs	r3, #3
 800dcbc:	6123      	str	r3, [r4, #16]
 800dcbe:	f022 0204 	bic.w	r2, r2, #4
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	6022      	str	r2, [r4, #0]
 800dcc6:	9304      	str	r3, [sp, #16]
 800dcc8:	9700      	str	r7, [sp, #0]
 800dcca:	4633      	mov	r3, r6
 800dccc:	aa09      	add	r2, sp, #36	; 0x24
 800dcce:	4621      	mov	r1, r4
 800dcd0:	4628      	mov	r0, r5
 800dcd2:	f000 f9d3 	bl	800e07c <_printf_common>
 800dcd6:	3001      	adds	r0, #1
 800dcd8:	f040 808a 	bne.w	800ddf0 <_printf_float+0x1b0>
 800dcdc:	f04f 30ff 	mov.w	r0, #4294967295
 800dce0:	b00b      	add	sp, #44	; 0x2c
 800dce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dce6:	eeb4 0b40 	vcmp.f64	d0, d0
 800dcea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcee:	d709      	bvc.n	800dd04 <_printf_float+0xc4>
 800dcf0:	ee10 3a90 	vmov	r3, s1
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	bfbc      	itt	lt
 800dcf8:	232d      	movlt	r3, #45	; 0x2d
 800dcfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dcfe:	487e      	ldr	r0, [pc, #504]	; (800def8 <_printf_float+0x2b8>)
 800dd00:	4b7e      	ldr	r3, [pc, #504]	; (800defc <_printf_float+0x2bc>)
 800dd02:	e7d5      	b.n	800dcb0 <_printf_float+0x70>
 800dd04:	6863      	ldr	r3, [r4, #4]
 800dd06:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800dd0a:	9104      	str	r1, [sp, #16]
 800dd0c:	1c59      	adds	r1, r3, #1
 800dd0e:	d13c      	bne.n	800dd8a <_printf_float+0x14a>
 800dd10:	2306      	movs	r3, #6
 800dd12:	6063      	str	r3, [r4, #4]
 800dd14:	2300      	movs	r3, #0
 800dd16:	9303      	str	r3, [sp, #12]
 800dd18:	ab08      	add	r3, sp, #32
 800dd1a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800dd1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dd22:	ab07      	add	r3, sp, #28
 800dd24:	6861      	ldr	r1, [r4, #4]
 800dd26:	9300      	str	r3, [sp, #0]
 800dd28:	6022      	str	r2, [r4, #0]
 800dd2a:	f10d 031b 	add.w	r3, sp, #27
 800dd2e:	4628      	mov	r0, r5
 800dd30:	f7ff fef4 	bl	800db1c <__cvt>
 800dd34:	9b04      	ldr	r3, [sp, #16]
 800dd36:	9907      	ldr	r1, [sp, #28]
 800dd38:	2b47      	cmp	r3, #71	; 0x47
 800dd3a:	4680      	mov	r8, r0
 800dd3c:	d108      	bne.n	800dd50 <_printf_float+0x110>
 800dd3e:	1cc8      	adds	r0, r1, #3
 800dd40:	db02      	blt.n	800dd48 <_printf_float+0x108>
 800dd42:	6863      	ldr	r3, [r4, #4]
 800dd44:	4299      	cmp	r1, r3
 800dd46:	dd41      	ble.n	800ddcc <_printf_float+0x18c>
 800dd48:	f1a9 0902 	sub.w	r9, r9, #2
 800dd4c:	fa5f f989 	uxtb.w	r9, r9
 800dd50:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800dd54:	d820      	bhi.n	800dd98 <_printf_float+0x158>
 800dd56:	3901      	subs	r1, #1
 800dd58:	464a      	mov	r2, r9
 800dd5a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800dd5e:	9107      	str	r1, [sp, #28]
 800dd60:	f7ff ff2e 	bl	800dbc0 <__exponent>
 800dd64:	9a08      	ldr	r2, [sp, #32]
 800dd66:	9004      	str	r0, [sp, #16]
 800dd68:	1813      	adds	r3, r2, r0
 800dd6a:	2a01      	cmp	r2, #1
 800dd6c:	6123      	str	r3, [r4, #16]
 800dd6e:	dc02      	bgt.n	800dd76 <_printf_float+0x136>
 800dd70:	6822      	ldr	r2, [r4, #0]
 800dd72:	07d2      	lsls	r2, r2, #31
 800dd74:	d501      	bpl.n	800dd7a <_printf_float+0x13a>
 800dd76:	3301      	adds	r3, #1
 800dd78:	6123      	str	r3, [r4, #16]
 800dd7a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d0a2      	beq.n	800dcc8 <_printf_float+0x88>
 800dd82:	232d      	movs	r3, #45	; 0x2d
 800dd84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd88:	e79e      	b.n	800dcc8 <_printf_float+0x88>
 800dd8a:	9904      	ldr	r1, [sp, #16]
 800dd8c:	2947      	cmp	r1, #71	; 0x47
 800dd8e:	d1c1      	bne.n	800dd14 <_printf_float+0xd4>
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d1bf      	bne.n	800dd14 <_printf_float+0xd4>
 800dd94:	2301      	movs	r3, #1
 800dd96:	e7bc      	b.n	800dd12 <_printf_float+0xd2>
 800dd98:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800dd9c:	d118      	bne.n	800ddd0 <_printf_float+0x190>
 800dd9e:	2900      	cmp	r1, #0
 800dda0:	6863      	ldr	r3, [r4, #4]
 800dda2:	dd0b      	ble.n	800ddbc <_printf_float+0x17c>
 800dda4:	6121      	str	r1, [r4, #16]
 800dda6:	b913      	cbnz	r3, 800ddae <_printf_float+0x16e>
 800dda8:	6822      	ldr	r2, [r4, #0]
 800ddaa:	07d0      	lsls	r0, r2, #31
 800ddac:	d502      	bpl.n	800ddb4 <_printf_float+0x174>
 800ddae:	3301      	adds	r3, #1
 800ddb0:	440b      	add	r3, r1
 800ddb2:	6123      	str	r3, [r4, #16]
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	65a1      	str	r1, [r4, #88]	; 0x58
 800ddb8:	9304      	str	r3, [sp, #16]
 800ddba:	e7de      	b.n	800dd7a <_printf_float+0x13a>
 800ddbc:	b913      	cbnz	r3, 800ddc4 <_printf_float+0x184>
 800ddbe:	6822      	ldr	r2, [r4, #0]
 800ddc0:	07d2      	lsls	r2, r2, #31
 800ddc2:	d501      	bpl.n	800ddc8 <_printf_float+0x188>
 800ddc4:	3302      	adds	r3, #2
 800ddc6:	e7f4      	b.n	800ddb2 <_printf_float+0x172>
 800ddc8:	2301      	movs	r3, #1
 800ddca:	e7f2      	b.n	800ddb2 <_printf_float+0x172>
 800ddcc:	f04f 0967 	mov.w	r9, #103	; 0x67
 800ddd0:	9b08      	ldr	r3, [sp, #32]
 800ddd2:	4299      	cmp	r1, r3
 800ddd4:	db05      	blt.n	800dde2 <_printf_float+0x1a2>
 800ddd6:	6823      	ldr	r3, [r4, #0]
 800ddd8:	6121      	str	r1, [r4, #16]
 800ddda:	07d8      	lsls	r0, r3, #31
 800dddc:	d5ea      	bpl.n	800ddb4 <_printf_float+0x174>
 800ddde:	1c4b      	adds	r3, r1, #1
 800dde0:	e7e7      	b.n	800ddb2 <_printf_float+0x172>
 800dde2:	2900      	cmp	r1, #0
 800dde4:	bfd4      	ite	le
 800dde6:	f1c1 0202 	rsble	r2, r1, #2
 800ddea:	2201      	movgt	r2, #1
 800ddec:	4413      	add	r3, r2
 800ddee:	e7e0      	b.n	800ddb2 <_printf_float+0x172>
 800ddf0:	6823      	ldr	r3, [r4, #0]
 800ddf2:	055a      	lsls	r2, r3, #21
 800ddf4:	d407      	bmi.n	800de06 <_printf_float+0x1c6>
 800ddf6:	6923      	ldr	r3, [r4, #16]
 800ddf8:	4642      	mov	r2, r8
 800ddfa:	4631      	mov	r1, r6
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	47b8      	blx	r7
 800de00:	3001      	adds	r0, #1
 800de02:	d12a      	bne.n	800de5a <_printf_float+0x21a>
 800de04:	e76a      	b.n	800dcdc <_printf_float+0x9c>
 800de06:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800de0a:	f240 80e2 	bls.w	800dfd2 <_printf_float+0x392>
 800de0e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800de12:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800de16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de1a:	d133      	bne.n	800de84 <_printf_float+0x244>
 800de1c:	4a38      	ldr	r2, [pc, #224]	; (800df00 <_printf_float+0x2c0>)
 800de1e:	2301      	movs	r3, #1
 800de20:	4631      	mov	r1, r6
 800de22:	4628      	mov	r0, r5
 800de24:	47b8      	blx	r7
 800de26:	3001      	adds	r0, #1
 800de28:	f43f af58 	beq.w	800dcdc <_printf_float+0x9c>
 800de2c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800de30:	429a      	cmp	r2, r3
 800de32:	db02      	blt.n	800de3a <_printf_float+0x1fa>
 800de34:	6823      	ldr	r3, [r4, #0]
 800de36:	07d8      	lsls	r0, r3, #31
 800de38:	d50f      	bpl.n	800de5a <_printf_float+0x21a>
 800de3a:	4653      	mov	r3, sl
 800de3c:	465a      	mov	r2, fp
 800de3e:	4631      	mov	r1, r6
 800de40:	4628      	mov	r0, r5
 800de42:	47b8      	blx	r7
 800de44:	3001      	adds	r0, #1
 800de46:	f43f af49 	beq.w	800dcdc <_printf_float+0x9c>
 800de4a:	f04f 0800 	mov.w	r8, #0
 800de4e:	f104 091a 	add.w	r9, r4, #26
 800de52:	9b08      	ldr	r3, [sp, #32]
 800de54:	3b01      	subs	r3, #1
 800de56:	4543      	cmp	r3, r8
 800de58:	dc09      	bgt.n	800de6e <_printf_float+0x22e>
 800de5a:	6823      	ldr	r3, [r4, #0]
 800de5c:	079b      	lsls	r3, r3, #30
 800de5e:	f100 8108 	bmi.w	800e072 <_printf_float+0x432>
 800de62:	68e0      	ldr	r0, [r4, #12]
 800de64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de66:	4298      	cmp	r0, r3
 800de68:	bfb8      	it	lt
 800de6a:	4618      	movlt	r0, r3
 800de6c:	e738      	b.n	800dce0 <_printf_float+0xa0>
 800de6e:	2301      	movs	r3, #1
 800de70:	464a      	mov	r2, r9
 800de72:	4631      	mov	r1, r6
 800de74:	4628      	mov	r0, r5
 800de76:	47b8      	blx	r7
 800de78:	3001      	adds	r0, #1
 800de7a:	f43f af2f 	beq.w	800dcdc <_printf_float+0x9c>
 800de7e:	f108 0801 	add.w	r8, r8, #1
 800de82:	e7e6      	b.n	800de52 <_printf_float+0x212>
 800de84:	9b07      	ldr	r3, [sp, #28]
 800de86:	2b00      	cmp	r3, #0
 800de88:	dc3c      	bgt.n	800df04 <_printf_float+0x2c4>
 800de8a:	4a1d      	ldr	r2, [pc, #116]	; (800df00 <_printf_float+0x2c0>)
 800de8c:	2301      	movs	r3, #1
 800de8e:	4631      	mov	r1, r6
 800de90:	4628      	mov	r0, r5
 800de92:	47b8      	blx	r7
 800de94:	3001      	adds	r0, #1
 800de96:	f43f af21 	beq.w	800dcdc <_printf_float+0x9c>
 800de9a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800de9e:	4313      	orrs	r3, r2
 800dea0:	d102      	bne.n	800dea8 <_printf_float+0x268>
 800dea2:	6823      	ldr	r3, [r4, #0]
 800dea4:	07d9      	lsls	r1, r3, #31
 800dea6:	d5d8      	bpl.n	800de5a <_printf_float+0x21a>
 800dea8:	4653      	mov	r3, sl
 800deaa:	465a      	mov	r2, fp
 800deac:	4631      	mov	r1, r6
 800deae:	4628      	mov	r0, r5
 800deb0:	47b8      	blx	r7
 800deb2:	3001      	adds	r0, #1
 800deb4:	f43f af12 	beq.w	800dcdc <_printf_float+0x9c>
 800deb8:	f04f 0900 	mov.w	r9, #0
 800debc:	f104 0a1a 	add.w	sl, r4, #26
 800dec0:	9b07      	ldr	r3, [sp, #28]
 800dec2:	425b      	negs	r3, r3
 800dec4:	454b      	cmp	r3, r9
 800dec6:	dc01      	bgt.n	800decc <_printf_float+0x28c>
 800dec8:	9b08      	ldr	r3, [sp, #32]
 800deca:	e795      	b.n	800ddf8 <_printf_float+0x1b8>
 800decc:	2301      	movs	r3, #1
 800dece:	4652      	mov	r2, sl
 800ded0:	4631      	mov	r1, r6
 800ded2:	4628      	mov	r0, r5
 800ded4:	47b8      	blx	r7
 800ded6:	3001      	adds	r0, #1
 800ded8:	f43f af00 	beq.w	800dcdc <_printf_float+0x9c>
 800dedc:	f109 0901 	add.w	r9, r9, #1
 800dee0:	e7ee      	b.n	800dec0 <_printf_float+0x280>
 800dee2:	bf00      	nop
 800dee4:	f3af 8000 	nop.w
 800dee8:	ffffffff 	.word	0xffffffff
 800deec:	7fefffff 	.word	0x7fefffff
 800def0:	0801aa64 	.word	0x0801aa64
 800def4:	0801aa68 	.word	0x0801aa68
 800def8:	0801aa70 	.word	0x0801aa70
 800defc:	0801aa6c 	.word	0x0801aa6c
 800df00:	0801aa74 	.word	0x0801aa74
 800df04:	9a08      	ldr	r2, [sp, #32]
 800df06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df08:	429a      	cmp	r2, r3
 800df0a:	bfa8      	it	ge
 800df0c:	461a      	movge	r2, r3
 800df0e:	2a00      	cmp	r2, #0
 800df10:	4691      	mov	r9, r2
 800df12:	dc38      	bgt.n	800df86 <_printf_float+0x346>
 800df14:	2300      	movs	r3, #0
 800df16:	9305      	str	r3, [sp, #20]
 800df18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df1c:	f104 021a 	add.w	r2, r4, #26
 800df20:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800df22:	9905      	ldr	r1, [sp, #20]
 800df24:	9304      	str	r3, [sp, #16]
 800df26:	eba3 0309 	sub.w	r3, r3, r9
 800df2a:	428b      	cmp	r3, r1
 800df2c:	dc33      	bgt.n	800df96 <_printf_float+0x356>
 800df2e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800df32:	429a      	cmp	r2, r3
 800df34:	db3c      	blt.n	800dfb0 <_printf_float+0x370>
 800df36:	6823      	ldr	r3, [r4, #0]
 800df38:	07da      	lsls	r2, r3, #31
 800df3a:	d439      	bmi.n	800dfb0 <_printf_float+0x370>
 800df3c:	9a08      	ldr	r2, [sp, #32]
 800df3e:	9b04      	ldr	r3, [sp, #16]
 800df40:	9907      	ldr	r1, [sp, #28]
 800df42:	1ad3      	subs	r3, r2, r3
 800df44:	eba2 0901 	sub.w	r9, r2, r1
 800df48:	4599      	cmp	r9, r3
 800df4a:	bfa8      	it	ge
 800df4c:	4699      	movge	r9, r3
 800df4e:	f1b9 0f00 	cmp.w	r9, #0
 800df52:	dc35      	bgt.n	800dfc0 <_printf_float+0x380>
 800df54:	f04f 0800 	mov.w	r8, #0
 800df58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df5c:	f104 0a1a 	add.w	sl, r4, #26
 800df60:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800df64:	1a9b      	subs	r3, r3, r2
 800df66:	eba3 0309 	sub.w	r3, r3, r9
 800df6a:	4543      	cmp	r3, r8
 800df6c:	f77f af75 	ble.w	800de5a <_printf_float+0x21a>
 800df70:	2301      	movs	r3, #1
 800df72:	4652      	mov	r2, sl
 800df74:	4631      	mov	r1, r6
 800df76:	4628      	mov	r0, r5
 800df78:	47b8      	blx	r7
 800df7a:	3001      	adds	r0, #1
 800df7c:	f43f aeae 	beq.w	800dcdc <_printf_float+0x9c>
 800df80:	f108 0801 	add.w	r8, r8, #1
 800df84:	e7ec      	b.n	800df60 <_printf_float+0x320>
 800df86:	4613      	mov	r3, r2
 800df88:	4631      	mov	r1, r6
 800df8a:	4642      	mov	r2, r8
 800df8c:	4628      	mov	r0, r5
 800df8e:	47b8      	blx	r7
 800df90:	3001      	adds	r0, #1
 800df92:	d1bf      	bne.n	800df14 <_printf_float+0x2d4>
 800df94:	e6a2      	b.n	800dcdc <_printf_float+0x9c>
 800df96:	2301      	movs	r3, #1
 800df98:	4631      	mov	r1, r6
 800df9a:	4628      	mov	r0, r5
 800df9c:	9204      	str	r2, [sp, #16]
 800df9e:	47b8      	blx	r7
 800dfa0:	3001      	adds	r0, #1
 800dfa2:	f43f ae9b 	beq.w	800dcdc <_printf_float+0x9c>
 800dfa6:	9b05      	ldr	r3, [sp, #20]
 800dfa8:	9a04      	ldr	r2, [sp, #16]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	9305      	str	r3, [sp, #20]
 800dfae:	e7b7      	b.n	800df20 <_printf_float+0x2e0>
 800dfb0:	4653      	mov	r3, sl
 800dfb2:	465a      	mov	r2, fp
 800dfb4:	4631      	mov	r1, r6
 800dfb6:	4628      	mov	r0, r5
 800dfb8:	47b8      	blx	r7
 800dfba:	3001      	adds	r0, #1
 800dfbc:	d1be      	bne.n	800df3c <_printf_float+0x2fc>
 800dfbe:	e68d      	b.n	800dcdc <_printf_float+0x9c>
 800dfc0:	9a04      	ldr	r2, [sp, #16]
 800dfc2:	464b      	mov	r3, r9
 800dfc4:	4442      	add	r2, r8
 800dfc6:	4631      	mov	r1, r6
 800dfc8:	4628      	mov	r0, r5
 800dfca:	47b8      	blx	r7
 800dfcc:	3001      	adds	r0, #1
 800dfce:	d1c1      	bne.n	800df54 <_printf_float+0x314>
 800dfd0:	e684      	b.n	800dcdc <_printf_float+0x9c>
 800dfd2:	9a08      	ldr	r2, [sp, #32]
 800dfd4:	2a01      	cmp	r2, #1
 800dfd6:	dc01      	bgt.n	800dfdc <_printf_float+0x39c>
 800dfd8:	07db      	lsls	r3, r3, #31
 800dfda:	d537      	bpl.n	800e04c <_printf_float+0x40c>
 800dfdc:	2301      	movs	r3, #1
 800dfde:	4642      	mov	r2, r8
 800dfe0:	4631      	mov	r1, r6
 800dfe2:	4628      	mov	r0, r5
 800dfe4:	47b8      	blx	r7
 800dfe6:	3001      	adds	r0, #1
 800dfe8:	f43f ae78 	beq.w	800dcdc <_printf_float+0x9c>
 800dfec:	4653      	mov	r3, sl
 800dfee:	465a      	mov	r2, fp
 800dff0:	4631      	mov	r1, r6
 800dff2:	4628      	mov	r0, r5
 800dff4:	47b8      	blx	r7
 800dff6:	3001      	adds	r0, #1
 800dff8:	f43f ae70 	beq.w	800dcdc <_printf_float+0x9c>
 800dffc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e000:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e008:	d01b      	beq.n	800e042 <_printf_float+0x402>
 800e00a:	9b08      	ldr	r3, [sp, #32]
 800e00c:	f108 0201 	add.w	r2, r8, #1
 800e010:	3b01      	subs	r3, #1
 800e012:	4631      	mov	r1, r6
 800e014:	4628      	mov	r0, r5
 800e016:	47b8      	blx	r7
 800e018:	3001      	adds	r0, #1
 800e01a:	d10e      	bne.n	800e03a <_printf_float+0x3fa>
 800e01c:	e65e      	b.n	800dcdc <_printf_float+0x9c>
 800e01e:	2301      	movs	r3, #1
 800e020:	464a      	mov	r2, r9
 800e022:	4631      	mov	r1, r6
 800e024:	4628      	mov	r0, r5
 800e026:	47b8      	blx	r7
 800e028:	3001      	adds	r0, #1
 800e02a:	f43f ae57 	beq.w	800dcdc <_printf_float+0x9c>
 800e02e:	f108 0801 	add.w	r8, r8, #1
 800e032:	9b08      	ldr	r3, [sp, #32]
 800e034:	3b01      	subs	r3, #1
 800e036:	4543      	cmp	r3, r8
 800e038:	dcf1      	bgt.n	800e01e <_printf_float+0x3de>
 800e03a:	9b04      	ldr	r3, [sp, #16]
 800e03c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e040:	e6db      	b.n	800ddfa <_printf_float+0x1ba>
 800e042:	f04f 0800 	mov.w	r8, #0
 800e046:	f104 091a 	add.w	r9, r4, #26
 800e04a:	e7f2      	b.n	800e032 <_printf_float+0x3f2>
 800e04c:	2301      	movs	r3, #1
 800e04e:	4642      	mov	r2, r8
 800e050:	e7df      	b.n	800e012 <_printf_float+0x3d2>
 800e052:	2301      	movs	r3, #1
 800e054:	464a      	mov	r2, r9
 800e056:	4631      	mov	r1, r6
 800e058:	4628      	mov	r0, r5
 800e05a:	47b8      	blx	r7
 800e05c:	3001      	adds	r0, #1
 800e05e:	f43f ae3d 	beq.w	800dcdc <_printf_float+0x9c>
 800e062:	f108 0801 	add.w	r8, r8, #1
 800e066:	68e3      	ldr	r3, [r4, #12]
 800e068:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e06a:	1a5b      	subs	r3, r3, r1
 800e06c:	4543      	cmp	r3, r8
 800e06e:	dcf0      	bgt.n	800e052 <_printf_float+0x412>
 800e070:	e6f7      	b.n	800de62 <_printf_float+0x222>
 800e072:	f04f 0800 	mov.w	r8, #0
 800e076:	f104 0919 	add.w	r9, r4, #25
 800e07a:	e7f4      	b.n	800e066 <_printf_float+0x426>

0800e07c <_printf_common>:
 800e07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e080:	4616      	mov	r6, r2
 800e082:	4699      	mov	r9, r3
 800e084:	688a      	ldr	r2, [r1, #8]
 800e086:	690b      	ldr	r3, [r1, #16]
 800e088:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e08c:	4293      	cmp	r3, r2
 800e08e:	bfb8      	it	lt
 800e090:	4613      	movlt	r3, r2
 800e092:	6033      	str	r3, [r6, #0]
 800e094:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e098:	4607      	mov	r7, r0
 800e09a:	460c      	mov	r4, r1
 800e09c:	b10a      	cbz	r2, 800e0a2 <_printf_common+0x26>
 800e09e:	3301      	adds	r3, #1
 800e0a0:	6033      	str	r3, [r6, #0]
 800e0a2:	6823      	ldr	r3, [r4, #0]
 800e0a4:	0699      	lsls	r1, r3, #26
 800e0a6:	bf42      	ittt	mi
 800e0a8:	6833      	ldrmi	r3, [r6, #0]
 800e0aa:	3302      	addmi	r3, #2
 800e0ac:	6033      	strmi	r3, [r6, #0]
 800e0ae:	6825      	ldr	r5, [r4, #0]
 800e0b0:	f015 0506 	ands.w	r5, r5, #6
 800e0b4:	d106      	bne.n	800e0c4 <_printf_common+0x48>
 800e0b6:	f104 0a19 	add.w	sl, r4, #25
 800e0ba:	68e3      	ldr	r3, [r4, #12]
 800e0bc:	6832      	ldr	r2, [r6, #0]
 800e0be:	1a9b      	subs	r3, r3, r2
 800e0c0:	42ab      	cmp	r3, r5
 800e0c2:	dc26      	bgt.n	800e112 <_printf_common+0x96>
 800e0c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e0c8:	1e13      	subs	r3, r2, #0
 800e0ca:	6822      	ldr	r2, [r4, #0]
 800e0cc:	bf18      	it	ne
 800e0ce:	2301      	movne	r3, #1
 800e0d0:	0692      	lsls	r2, r2, #26
 800e0d2:	d42b      	bmi.n	800e12c <_printf_common+0xb0>
 800e0d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e0d8:	4649      	mov	r1, r9
 800e0da:	4638      	mov	r0, r7
 800e0dc:	47c0      	blx	r8
 800e0de:	3001      	adds	r0, #1
 800e0e0:	d01e      	beq.n	800e120 <_printf_common+0xa4>
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	68e5      	ldr	r5, [r4, #12]
 800e0e6:	6832      	ldr	r2, [r6, #0]
 800e0e8:	f003 0306 	and.w	r3, r3, #6
 800e0ec:	2b04      	cmp	r3, #4
 800e0ee:	bf08      	it	eq
 800e0f0:	1aad      	subeq	r5, r5, r2
 800e0f2:	68a3      	ldr	r3, [r4, #8]
 800e0f4:	6922      	ldr	r2, [r4, #16]
 800e0f6:	bf0c      	ite	eq
 800e0f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e0fc:	2500      	movne	r5, #0
 800e0fe:	4293      	cmp	r3, r2
 800e100:	bfc4      	itt	gt
 800e102:	1a9b      	subgt	r3, r3, r2
 800e104:	18ed      	addgt	r5, r5, r3
 800e106:	2600      	movs	r6, #0
 800e108:	341a      	adds	r4, #26
 800e10a:	42b5      	cmp	r5, r6
 800e10c:	d11a      	bne.n	800e144 <_printf_common+0xc8>
 800e10e:	2000      	movs	r0, #0
 800e110:	e008      	b.n	800e124 <_printf_common+0xa8>
 800e112:	2301      	movs	r3, #1
 800e114:	4652      	mov	r2, sl
 800e116:	4649      	mov	r1, r9
 800e118:	4638      	mov	r0, r7
 800e11a:	47c0      	blx	r8
 800e11c:	3001      	adds	r0, #1
 800e11e:	d103      	bne.n	800e128 <_printf_common+0xac>
 800e120:	f04f 30ff 	mov.w	r0, #4294967295
 800e124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e128:	3501      	adds	r5, #1
 800e12a:	e7c6      	b.n	800e0ba <_printf_common+0x3e>
 800e12c:	18e1      	adds	r1, r4, r3
 800e12e:	1c5a      	adds	r2, r3, #1
 800e130:	2030      	movs	r0, #48	; 0x30
 800e132:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e136:	4422      	add	r2, r4
 800e138:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e13c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e140:	3302      	adds	r3, #2
 800e142:	e7c7      	b.n	800e0d4 <_printf_common+0x58>
 800e144:	2301      	movs	r3, #1
 800e146:	4622      	mov	r2, r4
 800e148:	4649      	mov	r1, r9
 800e14a:	4638      	mov	r0, r7
 800e14c:	47c0      	blx	r8
 800e14e:	3001      	adds	r0, #1
 800e150:	d0e6      	beq.n	800e120 <_printf_common+0xa4>
 800e152:	3601      	adds	r6, #1
 800e154:	e7d9      	b.n	800e10a <_printf_common+0x8e>
	...

0800e158 <_printf_i>:
 800e158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e15c:	460c      	mov	r4, r1
 800e15e:	4691      	mov	r9, r2
 800e160:	7e27      	ldrb	r7, [r4, #24]
 800e162:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e164:	2f78      	cmp	r7, #120	; 0x78
 800e166:	4680      	mov	r8, r0
 800e168:	469a      	mov	sl, r3
 800e16a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e16e:	d807      	bhi.n	800e180 <_printf_i+0x28>
 800e170:	2f62      	cmp	r7, #98	; 0x62
 800e172:	d80a      	bhi.n	800e18a <_printf_i+0x32>
 800e174:	2f00      	cmp	r7, #0
 800e176:	f000 80d8 	beq.w	800e32a <_printf_i+0x1d2>
 800e17a:	2f58      	cmp	r7, #88	; 0x58
 800e17c:	f000 80a3 	beq.w	800e2c6 <_printf_i+0x16e>
 800e180:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e184:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e188:	e03a      	b.n	800e200 <_printf_i+0xa8>
 800e18a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e18e:	2b15      	cmp	r3, #21
 800e190:	d8f6      	bhi.n	800e180 <_printf_i+0x28>
 800e192:	a001      	add	r0, pc, #4	; (adr r0, 800e198 <_printf_i+0x40>)
 800e194:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e198:	0800e1f1 	.word	0x0800e1f1
 800e19c:	0800e205 	.word	0x0800e205
 800e1a0:	0800e181 	.word	0x0800e181
 800e1a4:	0800e181 	.word	0x0800e181
 800e1a8:	0800e181 	.word	0x0800e181
 800e1ac:	0800e181 	.word	0x0800e181
 800e1b0:	0800e205 	.word	0x0800e205
 800e1b4:	0800e181 	.word	0x0800e181
 800e1b8:	0800e181 	.word	0x0800e181
 800e1bc:	0800e181 	.word	0x0800e181
 800e1c0:	0800e181 	.word	0x0800e181
 800e1c4:	0800e311 	.word	0x0800e311
 800e1c8:	0800e235 	.word	0x0800e235
 800e1cc:	0800e2f3 	.word	0x0800e2f3
 800e1d0:	0800e181 	.word	0x0800e181
 800e1d4:	0800e181 	.word	0x0800e181
 800e1d8:	0800e333 	.word	0x0800e333
 800e1dc:	0800e181 	.word	0x0800e181
 800e1e0:	0800e235 	.word	0x0800e235
 800e1e4:	0800e181 	.word	0x0800e181
 800e1e8:	0800e181 	.word	0x0800e181
 800e1ec:	0800e2fb 	.word	0x0800e2fb
 800e1f0:	680b      	ldr	r3, [r1, #0]
 800e1f2:	1d1a      	adds	r2, r3, #4
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	600a      	str	r2, [r1, #0]
 800e1f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e1fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e200:	2301      	movs	r3, #1
 800e202:	e0a3      	b.n	800e34c <_printf_i+0x1f4>
 800e204:	6825      	ldr	r5, [r4, #0]
 800e206:	6808      	ldr	r0, [r1, #0]
 800e208:	062e      	lsls	r6, r5, #24
 800e20a:	f100 0304 	add.w	r3, r0, #4
 800e20e:	d50a      	bpl.n	800e226 <_printf_i+0xce>
 800e210:	6805      	ldr	r5, [r0, #0]
 800e212:	600b      	str	r3, [r1, #0]
 800e214:	2d00      	cmp	r5, #0
 800e216:	da03      	bge.n	800e220 <_printf_i+0xc8>
 800e218:	232d      	movs	r3, #45	; 0x2d
 800e21a:	426d      	negs	r5, r5
 800e21c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e220:	485e      	ldr	r0, [pc, #376]	; (800e39c <_printf_i+0x244>)
 800e222:	230a      	movs	r3, #10
 800e224:	e019      	b.n	800e25a <_printf_i+0x102>
 800e226:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e22a:	6805      	ldr	r5, [r0, #0]
 800e22c:	600b      	str	r3, [r1, #0]
 800e22e:	bf18      	it	ne
 800e230:	b22d      	sxthne	r5, r5
 800e232:	e7ef      	b.n	800e214 <_printf_i+0xbc>
 800e234:	680b      	ldr	r3, [r1, #0]
 800e236:	6825      	ldr	r5, [r4, #0]
 800e238:	1d18      	adds	r0, r3, #4
 800e23a:	6008      	str	r0, [r1, #0]
 800e23c:	0628      	lsls	r0, r5, #24
 800e23e:	d501      	bpl.n	800e244 <_printf_i+0xec>
 800e240:	681d      	ldr	r5, [r3, #0]
 800e242:	e002      	b.n	800e24a <_printf_i+0xf2>
 800e244:	0669      	lsls	r1, r5, #25
 800e246:	d5fb      	bpl.n	800e240 <_printf_i+0xe8>
 800e248:	881d      	ldrh	r5, [r3, #0]
 800e24a:	4854      	ldr	r0, [pc, #336]	; (800e39c <_printf_i+0x244>)
 800e24c:	2f6f      	cmp	r7, #111	; 0x6f
 800e24e:	bf0c      	ite	eq
 800e250:	2308      	moveq	r3, #8
 800e252:	230a      	movne	r3, #10
 800e254:	2100      	movs	r1, #0
 800e256:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e25a:	6866      	ldr	r6, [r4, #4]
 800e25c:	60a6      	str	r6, [r4, #8]
 800e25e:	2e00      	cmp	r6, #0
 800e260:	bfa2      	ittt	ge
 800e262:	6821      	ldrge	r1, [r4, #0]
 800e264:	f021 0104 	bicge.w	r1, r1, #4
 800e268:	6021      	strge	r1, [r4, #0]
 800e26a:	b90d      	cbnz	r5, 800e270 <_printf_i+0x118>
 800e26c:	2e00      	cmp	r6, #0
 800e26e:	d04d      	beq.n	800e30c <_printf_i+0x1b4>
 800e270:	4616      	mov	r6, r2
 800e272:	fbb5 f1f3 	udiv	r1, r5, r3
 800e276:	fb03 5711 	mls	r7, r3, r1, r5
 800e27a:	5dc7      	ldrb	r7, [r0, r7]
 800e27c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e280:	462f      	mov	r7, r5
 800e282:	42bb      	cmp	r3, r7
 800e284:	460d      	mov	r5, r1
 800e286:	d9f4      	bls.n	800e272 <_printf_i+0x11a>
 800e288:	2b08      	cmp	r3, #8
 800e28a:	d10b      	bne.n	800e2a4 <_printf_i+0x14c>
 800e28c:	6823      	ldr	r3, [r4, #0]
 800e28e:	07df      	lsls	r7, r3, #31
 800e290:	d508      	bpl.n	800e2a4 <_printf_i+0x14c>
 800e292:	6923      	ldr	r3, [r4, #16]
 800e294:	6861      	ldr	r1, [r4, #4]
 800e296:	4299      	cmp	r1, r3
 800e298:	bfde      	ittt	le
 800e29a:	2330      	movle	r3, #48	; 0x30
 800e29c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e2a0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e2a4:	1b92      	subs	r2, r2, r6
 800e2a6:	6122      	str	r2, [r4, #16]
 800e2a8:	f8cd a000 	str.w	sl, [sp]
 800e2ac:	464b      	mov	r3, r9
 800e2ae:	aa03      	add	r2, sp, #12
 800e2b0:	4621      	mov	r1, r4
 800e2b2:	4640      	mov	r0, r8
 800e2b4:	f7ff fee2 	bl	800e07c <_printf_common>
 800e2b8:	3001      	adds	r0, #1
 800e2ba:	d14c      	bne.n	800e356 <_printf_i+0x1fe>
 800e2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2c0:	b004      	add	sp, #16
 800e2c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2c6:	4835      	ldr	r0, [pc, #212]	; (800e39c <_printf_i+0x244>)
 800e2c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e2cc:	6823      	ldr	r3, [r4, #0]
 800e2ce:	680e      	ldr	r6, [r1, #0]
 800e2d0:	061f      	lsls	r7, r3, #24
 800e2d2:	f856 5b04 	ldr.w	r5, [r6], #4
 800e2d6:	600e      	str	r6, [r1, #0]
 800e2d8:	d514      	bpl.n	800e304 <_printf_i+0x1ac>
 800e2da:	07d9      	lsls	r1, r3, #31
 800e2dc:	bf44      	itt	mi
 800e2de:	f043 0320 	orrmi.w	r3, r3, #32
 800e2e2:	6023      	strmi	r3, [r4, #0]
 800e2e4:	b91d      	cbnz	r5, 800e2ee <_printf_i+0x196>
 800e2e6:	6823      	ldr	r3, [r4, #0]
 800e2e8:	f023 0320 	bic.w	r3, r3, #32
 800e2ec:	6023      	str	r3, [r4, #0]
 800e2ee:	2310      	movs	r3, #16
 800e2f0:	e7b0      	b.n	800e254 <_printf_i+0xfc>
 800e2f2:	6823      	ldr	r3, [r4, #0]
 800e2f4:	f043 0320 	orr.w	r3, r3, #32
 800e2f8:	6023      	str	r3, [r4, #0]
 800e2fa:	2378      	movs	r3, #120	; 0x78
 800e2fc:	4828      	ldr	r0, [pc, #160]	; (800e3a0 <_printf_i+0x248>)
 800e2fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e302:	e7e3      	b.n	800e2cc <_printf_i+0x174>
 800e304:	065e      	lsls	r6, r3, #25
 800e306:	bf48      	it	mi
 800e308:	b2ad      	uxthmi	r5, r5
 800e30a:	e7e6      	b.n	800e2da <_printf_i+0x182>
 800e30c:	4616      	mov	r6, r2
 800e30e:	e7bb      	b.n	800e288 <_printf_i+0x130>
 800e310:	680b      	ldr	r3, [r1, #0]
 800e312:	6826      	ldr	r6, [r4, #0]
 800e314:	6960      	ldr	r0, [r4, #20]
 800e316:	1d1d      	adds	r5, r3, #4
 800e318:	600d      	str	r5, [r1, #0]
 800e31a:	0635      	lsls	r5, r6, #24
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	d501      	bpl.n	800e324 <_printf_i+0x1cc>
 800e320:	6018      	str	r0, [r3, #0]
 800e322:	e002      	b.n	800e32a <_printf_i+0x1d2>
 800e324:	0671      	lsls	r1, r6, #25
 800e326:	d5fb      	bpl.n	800e320 <_printf_i+0x1c8>
 800e328:	8018      	strh	r0, [r3, #0]
 800e32a:	2300      	movs	r3, #0
 800e32c:	6123      	str	r3, [r4, #16]
 800e32e:	4616      	mov	r6, r2
 800e330:	e7ba      	b.n	800e2a8 <_printf_i+0x150>
 800e332:	680b      	ldr	r3, [r1, #0]
 800e334:	1d1a      	adds	r2, r3, #4
 800e336:	600a      	str	r2, [r1, #0]
 800e338:	681e      	ldr	r6, [r3, #0]
 800e33a:	6862      	ldr	r2, [r4, #4]
 800e33c:	2100      	movs	r1, #0
 800e33e:	4630      	mov	r0, r6
 800e340:	f7f1 ffd6 	bl	80002f0 <memchr>
 800e344:	b108      	cbz	r0, 800e34a <_printf_i+0x1f2>
 800e346:	1b80      	subs	r0, r0, r6
 800e348:	6060      	str	r0, [r4, #4]
 800e34a:	6863      	ldr	r3, [r4, #4]
 800e34c:	6123      	str	r3, [r4, #16]
 800e34e:	2300      	movs	r3, #0
 800e350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e354:	e7a8      	b.n	800e2a8 <_printf_i+0x150>
 800e356:	6923      	ldr	r3, [r4, #16]
 800e358:	4632      	mov	r2, r6
 800e35a:	4649      	mov	r1, r9
 800e35c:	4640      	mov	r0, r8
 800e35e:	47d0      	blx	sl
 800e360:	3001      	adds	r0, #1
 800e362:	d0ab      	beq.n	800e2bc <_printf_i+0x164>
 800e364:	6823      	ldr	r3, [r4, #0]
 800e366:	079b      	lsls	r3, r3, #30
 800e368:	d413      	bmi.n	800e392 <_printf_i+0x23a>
 800e36a:	68e0      	ldr	r0, [r4, #12]
 800e36c:	9b03      	ldr	r3, [sp, #12]
 800e36e:	4298      	cmp	r0, r3
 800e370:	bfb8      	it	lt
 800e372:	4618      	movlt	r0, r3
 800e374:	e7a4      	b.n	800e2c0 <_printf_i+0x168>
 800e376:	2301      	movs	r3, #1
 800e378:	4632      	mov	r2, r6
 800e37a:	4649      	mov	r1, r9
 800e37c:	4640      	mov	r0, r8
 800e37e:	47d0      	blx	sl
 800e380:	3001      	adds	r0, #1
 800e382:	d09b      	beq.n	800e2bc <_printf_i+0x164>
 800e384:	3501      	adds	r5, #1
 800e386:	68e3      	ldr	r3, [r4, #12]
 800e388:	9903      	ldr	r1, [sp, #12]
 800e38a:	1a5b      	subs	r3, r3, r1
 800e38c:	42ab      	cmp	r3, r5
 800e38e:	dcf2      	bgt.n	800e376 <_printf_i+0x21e>
 800e390:	e7eb      	b.n	800e36a <_printf_i+0x212>
 800e392:	2500      	movs	r5, #0
 800e394:	f104 0619 	add.w	r6, r4, #25
 800e398:	e7f5      	b.n	800e386 <_printf_i+0x22e>
 800e39a:	bf00      	nop
 800e39c:	0801aa76 	.word	0x0801aa76
 800e3a0:	0801aa87 	.word	0x0801aa87

0800e3a4 <siprintf>:
 800e3a4:	b40e      	push	{r1, r2, r3}
 800e3a6:	b500      	push	{lr}
 800e3a8:	b09c      	sub	sp, #112	; 0x70
 800e3aa:	ab1d      	add	r3, sp, #116	; 0x74
 800e3ac:	9002      	str	r0, [sp, #8]
 800e3ae:	9006      	str	r0, [sp, #24]
 800e3b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e3b4:	4809      	ldr	r0, [pc, #36]	; (800e3dc <siprintf+0x38>)
 800e3b6:	9107      	str	r1, [sp, #28]
 800e3b8:	9104      	str	r1, [sp, #16]
 800e3ba:	4909      	ldr	r1, [pc, #36]	; (800e3e0 <siprintf+0x3c>)
 800e3bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3c0:	9105      	str	r1, [sp, #20]
 800e3c2:	6800      	ldr	r0, [r0, #0]
 800e3c4:	9301      	str	r3, [sp, #4]
 800e3c6:	a902      	add	r1, sp, #8
 800e3c8:	f001 fadc 	bl	800f984 <_svfiprintf_r>
 800e3cc:	9b02      	ldr	r3, [sp, #8]
 800e3ce:	2200      	movs	r2, #0
 800e3d0:	701a      	strb	r2, [r3, #0]
 800e3d2:	b01c      	add	sp, #112	; 0x70
 800e3d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3d8:	b003      	add	sp, #12
 800e3da:	4770      	bx	lr
 800e3dc:	24000380 	.word	0x24000380
 800e3e0:	ffff0208 	.word	0xffff0208

0800e3e4 <stpcpy>:
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f803 2b01 	strb.w	r2, [r3], #1
 800e3f0:	2a00      	cmp	r2, #0
 800e3f2:	d1f8      	bne.n	800e3e6 <stpcpy+0x2>
 800e3f4:	4770      	bx	lr

0800e3f6 <strcat>:
 800e3f6:	b510      	push	{r4, lr}
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	7814      	ldrb	r4, [r2, #0]
 800e3fc:	4613      	mov	r3, r2
 800e3fe:	3201      	adds	r2, #1
 800e400:	2c00      	cmp	r4, #0
 800e402:	d1fa      	bne.n	800e3fa <strcat+0x4>
 800e404:	3b01      	subs	r3, #1
 800e406:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e40a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e40e:	2a00      	cmp	r2, #0
 800e410:	d1f9      	bne.n	800e406 <strcat+0x10>
 800e412:	bd10      	pop	{r4, pc}

0800e414 <strcpy>:
 800e414:	4603      	mov	r3, r0
 800e416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e41a:	f803 2b01 	strb.w	r2, [r3], #1
 800e41e:	2a00      	cmp	r2, #0
 800e420:	d1f9      	bne.n	800e416 <strcpy+0x2>
 800e422:	4770      	bx	lr

0800e424 <quorem>:
 800e424:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e428:	6903      	ldr	r3, [r0, #16]
 800e42a:	690c      	ldr	r4, [r1, #16]
 800e42c:	42a3      	cmp	r3, r4
 800e42e:	4607      	mov	r7, r0
 800e430:	f2c0 8081 	blt.w	800e536 <quorem+0x112>
 800e434:	3c01      	subs	r4, #1
 800e436:	f101 0814 	add.w	r8, r1, #20
 800e43a:	f100 0514 	add.w	r5, r0, #20
 800e43e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e442:	9301      	str	r3, [sp, #4]
 800e444:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e448:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e44c:	3301      	adds	r3, #1
 800e44e:	429a      	cmp	r2, r3
 800e450:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e454:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e458:	fbb2 f6f3 	udiv	r6, r2, r3
 800e45c:	d331      	bcc.n	800e4c2 <quorem+0x9e>
 800e45e:	f04f 0e00 	mov.w	lr, #0
 800e462:	4640      	mov	r0, r8
 800e464:	46ac      	mov	ip, r5
 800e466:	46f2      	mov	sl, lr
 800e468:	f850 2b04 	ldr.w	r2, [r0], #4
 800e46c:	b293      	uxth	r3, r2
 800e46e:	fb06 e303 	mla	r3, r6, r3, lr
 800e472:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e476:	b29b      	uxth	r3, r3
 800e478:	ebaa 0303 	sub.w	r3, sl, r3
 800e47c:	0c12      	lsrs	r2, r2, #16
 800e47e:	f8dc a000 	ldr.w	sl, [ip]
 800e482:	fb06 e202 	mla	r2, r6, r2, lr
 800e486:	fa13 f38a 	uxtah	r3, r3, sl
 800e48a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e48e:	fa1f fa82 	uxth.w	sl, r2
 800e492:	f8dc 2000 	ldr.w	r2, [ip]
 800e496:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800e49a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e49e:	b29b      	uxth	r3, r3
 800e4a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4a4:	4581      	cmp	r9, r0
 800e4a6:	f84c 3b04 	str.w	r3, [ip], #4
 800e4aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e4ae:	d2db      	bcs.n	800e468 <quorem+0x44>
 800e4b0:	f855 300b 	ldr.w	r3, [r5, fp]
 800e4b4:	b92b      	cbnz	r3, 800e4c2 <quorem+0x9e>
 800e4b6:	9b01      	ldr	r3, [sp, #4]
 800e4b8:	3b04      	subs	r3, #4
 800e4ba:	429d      	cmp	r5, r3
 800e4bc:	461a      	mov	r2, r3
 800e4be:	d32e      	bcc.n	800e51e <quorem+0xfa>
 800e4c0:	613c      	str	r4, [r7, #16]
 800e4c2:	4638      	mov	r0, r7
 800e4c4:	f001 f848 	bl	800f558 <__mcmp>
 800e4c8:	2800      	cmp	r0, #0
 800e4ca:	db24      	blt.n	800e516 <quorem+0xf2>
 800e4cc:	3601      	adds	r6, #1
 800e4ce:	4628      	mov	r0, r5
 800e4d0:	f04f 0c00 	mov.w	ip, #0
 800e4d4:	f858 2b04 	ldr.w	r2, [r8], #4
 800e4d8:	f8d0 e000 	ldr.w	lr, [r0]
 800e4dc:	b293      	uxth	r3, r2
 800e4de:	ebac 0303 	sub.w	r3, ip, r3
 800e4e2:	0c12      	lsrs	r2, r2, #16
 800e4e4:	fa13 f38e 	uxtah	r3, r3, lr
 800e4e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e4ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e4f0:	b29b      	uxth	r3, r3
 800e4f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e4f6:	45c1      	cmp	r9, r8
 800e4f8:	f840 3b04 	str.w	r3, [r0], #4
 800e4fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e500:	d2e8      	bcs.n	800e4d4 <quorem+0xb0>
 800e502:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e506:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e50a:	b922      	cbnz	r2, 800e516 <quorem+0xf2>
 800e50c:	3b04      	subs	r3, #4
 800e50e:	429d      	cmp	r5, r3
 800e510:	461a      	mov	r2, r3
 800e512:	d30a      	bcc.n	800e52a <quorem+0x106>
 800e514:	613c      	str	r4, [r7, #16]
 800e516:	4630      	mov	r0, r6
 800e518:	b003      	add	sp, #12
 800e51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e51e:	6812      	ldr	r2, [r2, #0]
 800e520:	3b04      	subs	r3, #4
 800e522:	2a00      	cmp	r2, #0
 800e524:	d1cc      	bne.n	800e4c0 <quorem+0x9c>
 800e526:	3c01      	subs	r4, #1
 800e528:	e7c7      	b.n	800e4ba <quorem+0x96>
 800e52a:	6812      	ldr	r2, [r2, #0]
 800e52c:	3b04      	subs	r3, #4
 800e52e:	2a00      	cmp	r2, #0
 800e530:	d1f0      	bne.n	800e514 <quorem+0xf0>
 800e532:	3c01      	subs	r4, #1
 800e534:	e7eb      	b.n	800e50e <quorem+0xea>
 800e536:	2000      	movs	r0, #0
 800e538:	e7ee      	b.n	800e518 <quorem+0xf4>
 800e53a:	0000      	movs	r0, r0
 800e53c:	0000      	movs	r0, r0
	...

0800e540 <_dtoa_r>:
 800e540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e544:	ec59 8b10 	vmov	r8, r9, d0
 800e548:	b095      	sub	sp, #84	; 0x54
 800e54a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e54c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800e54e:	9107      	str	r1, [sp, #28]
 800e550:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e554:	4606      	mov	r6, r0
 800e556:	9209      	str	r2, [sp, #36]	; 0x24
 800e558:	9310      	str	r3, [sp, #64]	; 0x40
 800e55a:	b975      	cbnz	r5, 800e57a <_dtoa_r+0x3a>
 800e55c:	2010      	movs	r0, #16
 800e55e:	f000 fd75 	bl	800f04c <malloc>
 800e562:	4602      	mov	r2, r0
 800e564:	6270      	str	r0, [r6, #36]	; 0x24
 800e566:	b920      	cbnz	r0, 800e572 <_dtoa_r+0x32>
 800e568:	4bab      	ldr	r3, [pc, #684]	; (800e818 <_dtoa_r+0x2d8>)
 800e56a:	21ea      	movs	r1, #234	; 0xea
 800e56c:	48ab      	ldr	r0, [pc, #684]	; (800e81c <_dtoa_r+0x2dc>)
 800e56e:	f001 fb19 	bl	800fba4 <__assert_func>
 800e572:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e576:	6005      	str	r5, [r0, #0]
 800e578:	60c5      	str	r5, [r0, #12]
 800e57a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e57c:	6819      	ldr	r1, [r3, #0]
 800e57e:	b151      	cbz	r1, 800e596 <_dtoa_r+0x56>
 800e580:	685a      	ldr	r2, [r3, #4]
 800e582:	604a      	str	r2, [r1, #4]
 800e584:	2301      	movs	r3, #1
 800e586:	4093      	lsls	r3, r2
 800e588:	608b      	str	r3, [r1, #8]
 800e58a:	4630      	mov	r0, r6
 800e58c:	f000 fda6 	bl	800f0dc <_Bfree>
 800e590:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e592:	2200      	movs	r2, #0
 800e594:	601a      	str	r2, [r3, #0]
 800e596:	f1b9 0300 	subs.w	r3, r9, #0
 800e59a:	bfbb      	ittet	lt
 800e59c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800e5a0:	9303      	strlt	r3, [sp, #12]
 800e5a2:	2300      	movge	r3, #0
 800e5a4:	2201      	movlt	r2, #1
 800e5a6:	bfac      	ite	ge
 800e5a8:	6023      	strge	r3, [r4, #0]
 800e5aa:	6022      	strlt	r2, [r4, #0]
 800e5ac:	4b9c      	ldr	r3, [pc, #624]	; (800e820 <_dtoa_r+0x2e0>)
 800e5ae:	9c03      	ldr	r4, [sp, #12]
 800e5b0:	43a3      	bics	r3, r4
 800e5b2:	d11a      	bne.n	800e5ea <_dtoa_r+0xaa>
 800e5b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e5b6:	f242 730f 	movw	r3, #9999	; 0x270f
 800e5ba:	6013      	str	r3, [r2, #0]
 800e5bc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800e5c0:	ea53 0308 	orrs.w	r3, r3, r8
 800e5c4:	f000 8512 	beq.w	800efec <_dtoa_r+0xaac>
 800e5c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e5ca:	b953      	cbnz	r3, 800e5e2 <_dtoa_r+0xa2>
 800e5cc:	4b95      	ldr	r3, [pc, #596]	; (800e824 <_dtoa_r+0x2e4>)
 800e5ce:	e01f      	b.n	800e610 <_dtoa_r+0xd0>
 800e5d0:	4b95      	ldr	r3, [pc, #596]	; (800e828 <_dtoa_r+0x2e8>)
 800e5d2:	9300      	str	r3, [sp, #0]
 800e5d4:	3308      	adds	r3, #8
 800e5d6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e5d8:	6013      	str	r3, [r2, #0]
 800e5da:	9800      	ldr	r0, [sp, #0]
 800e5dc:	b015      	add	sp, #84	; 0x54
 800e5de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5e2:	4b90      	ldr	r3, [pc, #576]	; (800e824 <_dtoa_r+0x2e4>)
 800e5e4:	9300      	str	r3, [sp, #0]
 800e5e6:	3303      	adds	r3, #3
 800e5e8:	e7f5      	b.n	800e5d6 <_dtoa_r+0x96>
 800e5ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e5ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e5f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5f6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800e5fa:	d10b      	bne.n	800e614 <_dtoa_r+0xd4>
 800e5fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e5fe:	2301      	movs	r3, #1
 800e600:	6013      	str	r3, [r2, #0]
 800e602:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e604:	2b00      	cmp	r3, #0
 800e606:	f000 84ee 	beq.w	800efe6 <_dtoa_r+0xaa6>
 800e60a:	4888      	ldr	r0, [pc, #544]	; (800e82c <_dtoa_r+0x2ec>)
 800e60c:	6018      	str	r0, [r3, #0]
 800e60e:	1e43      	subs	r3, r0, #1
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	e7e2      	b.n	800e5da <_dtoa_r+0x9a>
 800e614:	a913      	add	r1, sp, #76	; 0x4c
 800e616:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800e61a:	aa12      	add	r2, sp, #72	; 0x48
 800e61c:	4630      	mov	r0, r6
 800e61e:	f001 f83f 	bl	800f6a0 <__d2b>
 800e622:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800e626:	4605      	mov	r5, r0
 800e628:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e62a:	2900      	cmp	r1, #0
 800e62c:	d047      	beq.n	800e6be <_dtoa_r+0x17e>
 800e62e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e630:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e634:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e638:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800e63c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e640:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e644:	2400      	movs	r4, #0
 800e646:	ec43 2b16 	vmov	d6, r2, r3
 800e64a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800e64e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800e800 <_dtoa_r+0x2c0>
 800e652:	ee36 7b47 	vsub.f64	d7, d6, d7
 800e656:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800e808 <_dtoa_r+0x2c8>
 800e65a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800e65e:	eeb0 7b46 	vmov.f64	d7, d6
 800e662:	ee06 1a90 	vmov	s13, r1
 800e666:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800e66a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800e810 <_dtoa_r+0x2d0>
 800e66e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e672:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800e676:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800e67a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e67e:	ee16 ba90 	vmov	fp, s13
 800e682:	9411      	str	r4, [sp, #68]	; 0x44
 800e684:	d508      	bpl.n	800e698 <_dtoa_r+0x158>
 800e686:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800e68a:	eeb4 6b47 	vcmp.f64	d6, d7
 800e68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e692:	bf18      	it	ne
 800e694:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800e698:	f1bb 0f16 	cmp.w	fp, #22
 800e69c:	d832      	bhi.n	800e704 <_dtoa_r+0x1c4>
 800e69e:	4b64      	ldr	r3, [pc, #400]	; (800e830 <_dtoa_r+0x2f0>)
 800e6a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e6a4:	ed93 7b00 	vldr	d7, [r3]
 800e6a8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800e6ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e6b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6b4:	d501      	bpl.n	800e6ba <_dtoa_r+0x17a>
 800e6b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	e023      	b.n	800e706 <_dtoa_r+0x1c6>
 800e6be:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800e6c0:	4401      	add	r1, r0
 800e6c2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800e6c6:	2b20      	cmp	r3, #32
 800e6c8:	bfc3      	ittte	gt
 800e6ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e6ce:	fa04 f303 	lslgt.w	r3, r4, r3
 800e6d2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800e6d6:	f1c3 0320 	rsble	r3, r3, #32
 800e6da:	bfc6      	itte	gt
 800e6dc:	fa28 f804 	lsrgt.w	r8, r8, r4
 800e6e0:	ea43 0308 	orrgt.w	r3, r3, r8
 800e6e4:	fa08 f303 	lslle.w	r3, r8, r3
 800e6e8:	ee07 3a90 	vmov	s15, r3
 800e6ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e6f0:	3901      	subs	r1, #1
 800e6f2:	ed8d 7b00 	vstr	d7, [sp]
 800e6f6:	9c01      	ldr	r4, [sp, #4]
 800e6f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6fc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800e700:	2401      	movs	r4, #1
 800e702:	e7a0      	b.n	800e646 <_dtoa_r+0x106>
 800e704:	2301      	movs	r3, #1
 800e706:	930f      	str	r3, [sp, #60]	; 0x3c
 800e708:	1a43      	subs	r3, r0, r1
 800e70a:	1e5a      	subs	r2, r3, #1
 800e70c:	bf45      	ittet	mi
 800e70e:	f1c3 0301 	rsbmi	r3, r3, #1
 800e712:	9305      	strmi	r3, [sp, #20]
 800e714:	2300      	movpl	r3, #0
 800e716:	2300      	movmi	r3, #0
 800e718:	9206      	str	r2, [sp, #24]
 800e71a:	bf54      	ite	pl
 800e71c:	9305      	strpl	r3, [sp, #20]
 800e71e:	9306      	strmi	r3, [sp, #24]
 800e720:	f1bb 0f00 	cmp.w	fp, #0
 800e724:	db18      	blt.n	800e758 <_dtoa_r+0x218>
 800e726:	9b06      	ldr	r3, [sp, #24]
 800e728:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800e72c:	445b      	add	r3, fp
 800e72e:	9306      	str	r3, [sp, #24]
 800e730:	2300      	movs	r3, #0
 800e732:	9a07      	ldr	r2, [sp, #28]
 800e734:	2a09      	cmp	r2, #9
 800e736:	d849      	bhi.n	800e7cc <_dtoa_r+0x28c>
 800e738:	2a05      	cmp	r2, #5
 800e73a:	bfc4      	itt	gt
 800e73c:	3a04      	subgt	r2, #4
 800e73e:	9207      	strgt	r2, [sp, #28]
 800e740:	9a07      	ldr	r2, [sp, #28]
 800e742:	f1a2 0202 	sub.w	r2, r2, #2
 800e746:	bfcc      	ite	gt
 800e748:	2400      	movgt	r4, #0
 800e74a:	2401      	movle	r4, #1
 800e74c:	2a03      	cmp	r2, #3
 800e74e:	d848      	bhi.n	800e7e2 <_dtoa_r+0x2a2>
 800e750:	e8df f002 	tbb	[pc, r2]
 800e754:	3a2c2e0b 	.word	0x3a2c2e0b
 800e758:	9b05      	ldr	r3, [sp, #20]
 800e75a:	2200      	movs	r2, #0
 800e75c:	eba3 030b 	sub.w	r3, r3, fp
 800e760:	9305      	str	r3, [sp, #20]
 800e762:	920e      	str	r2, [sp, #56]	; 0x38
 800e764:	f1cb 0300 	rsb	r3, fp, #0
 800e768:	e7e3      	b.n	800e732 <_dtoa_r+0x1f2>
 800e76a:	2200      	movs	r2, #0
 800e76c:	9208      	str	r2, [sp, #32]
 800e76e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e770:	2a00      	cmp	r2, #0
 800e772:	dc39      	bgt.n	800e7e8 <_dtoa_r+0x2a8>
 800e774:	f04f 0a01 	mov.w	sl, #1
 800e778:	46d1      	mov	r9, sl
 800e77a:	4652      	mov	r2, sl
 800e77c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e780:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800e782:	2100      	movs	r1, #0
 800e784:	6079      	str	r1, [r7, #4]
 800e786:	2004      	movs	r0, #4
 800e788:	f100 0c14 	add.w	ip, r0, #20
 800e78c:	4594      	cmp	ip, r2
 800e78e:	6879      	ldr	r1, [r7, #4]
 800e790:	d92f      	bls.n	800e7f2 <_dtoa_r+0x2b2>
 800e792:	4630      	mov	r0, r6
 800e794:	930c      	str	r3, [sp, #48]	; 0x30
 800e796:	f000 fc61 	bl	800f05c <_Balloc>
 800e79a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e79c:	9000      	str	r0, [sp, #0]
 800e79e:	4602      	mov	r2, r0
 800e7a0:	2800      	cmp	r0, #0
 800e7a2:	d149      	bne.n	800e838 <_dtoa_r+0x2f8>
 800e7a4:	4b23      	ldr	r3, [pc, #140]	; (800e834 <_dtoa_r+0x2f4>)
 800e7a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e7aa:	e6df      	b.n	800e56c <_dtoa_r+0x2c>
 800e7ac:	2201      	movs	r2, #1
 800e7ae:	e7dd      	b.n	800e76c <_dtoa_r+0x22c>
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	9208      	str	r2, [sp, #32]
 800e7b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7b6:	eb0b 0a02 	add.w	sl, fp, r2
 800e7ba:	f10a 0901 	add.w	r9, sl, #1
 800e7be:	464a      	mov	r2, r9
 800e7c0:	2a01      	cmp	r2, #1
 800e7c2:	bfb8      	it	lt
 800e7c4:	2201      	movlt	r2, #1
 800e7c6:	e7db      	b.n	800e780 <_dtoa_r+0x240>
 800e7c8:	2201      	movs	r2, #1
 800e7ca:	e7f2      	b.n	800e7b2 <_dtoa_r+0x272>
 800e7cc:	2401      	movs	r4, #1
 800e7ce:	2200      	movs	r2, #0
 800e7d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e7d4:	f04f 3aff 	mov.w	sl, #4294967295
 800e7d8:	2100      	movs	r1, #0
 800e7da:	46d1      	mov	r9, sl
 800e7dc:	2212      	movs	r2, #18
 800e7de:	9109      	str	r1, [sp, #36]	; 0x24
 800e7e0:	e7ce      	b.n	800e780 <_dtoa_r+0x240>
 800e7e2:	2201      	movs	r2, #1
 800e7e4:	9208      	str	r2, [sp, #32]
 800e7e6:	e7f5      	b.n	800e7d4 <_dtoa_r+0x294>
 800e7e8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e7ec:	46d1      	mov	r9, sl
 800e7ee:	4652      	mov	r2, sl
 800e7f0:	e7c6      	b.n	800e780 <_dtoa_r+0x240>
 800e7f2:	3101      	adds	r1, #1
 800e7f4:	6079      	str	r1, [r7, #4]
 800e7f6:	0040      	lsls	r0, r0, #1
 800e7f8:	e7c6      	b.n	800e788 <_dtoa_r+0x248>
 800e7fa:	bf00      	nop
 800e7fc:	f3af 8000 	nop.w
 800e800:	636f4361 	.word	0x636f4361
 800e804:	3fd287a7 	.word	0x3fd287a7
 800e808:	8b60c8b3 	.word	0x8b60c8b3
 800e80c:	3fc68a28 	.word	0x3fc68a28
 800e810:	509f79fb 	.word	0x509f79fb
 800e814:	3fd34413 	.word	0x3fd34413
 800e818:	0801aaa5 	.word	0x0801aaa5
 800e81c:	0801aabc 	.word	0x0801aabc
 800e820:	7ff00000 	.word	0x7ff00000
 800e824:	0801aaa1 	.word	0x0801aaa1
 800e828:	0801aa98 	.word	0x0801aa98
 800e82c:	0801aa75 	.word	0x0801aa75
 800e830:	0801abb8 	.word	0x0801abb8
 800e834:	0801ab1b 	.word	0x0801ab1b
 800e838:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800e83a:	9900      	ldr	r1, [sp, #0]
 800e83c:	6011      	str	r1, [r2, #0]
 800e83e:	f1b9 0f0e 	cmp.w	r9, #14
 800e842:	d872      	bhi.n	800e92a <_dtoa_r+0x3ea>
 800e844:	2c00      	cmp	r4, #0
 800e846:	d070      	beq.n	800e92a <_dtoa_r+0x3ea>
 800e848:	f1bb 0f00 	cmp.w	fp, #0
 800e84c:	f340 80a6 	ble.w	800e99c <_dtoa_r+0x45c>
 800e850:	49ca      	ldr	r1, [pc, #808]	; (800eb7c <_dtoa_r+0x63c>)
 800e852:	f00b 020f 	and.w	r2, fp, #15
 800e856:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e85a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800e85e:	ed92 7b00 	vldr	d7, [r2]
 800e862:	ea4f 112b 	mov.w	r1, fp, asr #4
 800e866:	f000 808d 	beq.w	800e984 <_dtoa_r+0x444>
 800e86a:	4ac5      	ldr	r2, [pc, #788]	; (800eb80 <_dtoa_r+0x640>)
 800e86c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800e870:	ed92 6b08 	vldr	d6, [r2, #32]
 800e874:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800e878:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e87c:	f001 010f 	and.w	r1, r1, #15
 800e880:	2203      	movs	r2, #3
 800e882:	48bf      	ldr	r0, [pc, #764]	; (800eb80 <_dtoa_r+0x640>)
 800e884:	2900      	cmp	r1, #0
 800e886:	d17f      	bne.n	800e988 <_dtoa_r+0x448>
 800e888:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e88c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e890:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e894:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e896:	2900      	cmp	r1, #0
 800e898:	f000 80b2 	beq.w	800ea00 <_dtoa_r+0x4c0>
 800e89c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800e8a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e8a4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e8a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8ac:	f140 80a8 	bpl.w	800ea00 <_dtoa_r+0x4c0>
 800e8b0:	f1b9 0f00 	cmp.w	r9, #0
 800e8b4:	f000 80a4 	beq.w	800ea00 <_dtoa_r+0x4c0>
 800e8b8:	f1ba 0f00 	cmp.w	sl, #0
 800e8bc:	dd31      	ble.n	800e922 <_dtoa_r+0x3e2>
 800e8be:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800e8c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e8c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e8ca:	f10b 37ff 	add.w	r7, fp, #4294967295
 800e8ce:	3201      	adds	r2, #1
 800e8d0:	4650      	mov	r0, sl
 800e8d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e8d6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800e8da:	ee07 2a90 	vmov	s15, r2
 800e8de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e8e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e8e6:	ed8d 5b02 	vstr	d5, [sp, #8]
 800e8ea:	9c03      	ldr	r4, [sp, #12]
 800e8ec:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e8f0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800e8f4:	2800      	cmp	r0, #0
 800e8f6:	f040 8086 	bne.w	800ea06 <_dtoa_r+0x4c6>
 800e8fa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e8fe:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e902:	ec42 1b17 	vmov	d7, r1, r2
 800e906:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e90a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e90e:	f300 8272 	bgt.w	800edf6 <_dtoa_r+0x8b6>
 800e912:	eeb1 7b47 	vneg.f64	d7, d7
 800e916:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e91a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e91e:	f100 8267 	bmi.w	800edf0 <_dtoa_r+0x8b0>
 800e922:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800e926:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e92a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e92c:	2a00      	cmp	r2, #0
 800e92e:	f2c0 8129 	blt.w	800eb84 <_dtoa_r+0x644>
 800e932:	f1bb 0f0e 	cmp.w	fp, #14
 800e936:	f300 8125 	bgt.w	800eb84 <_dtoa_r+0x644>
 800e93a:	4b90      	ldr	r3, [pc, #576]	; (800eb7c <_dtoa_r+0x63c>)
 800e93c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e940:	ed93 6b00 	vldr	d6, [r3]
 800e944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e946:	2b00      	cmp	r3, #0
 800e948:	f280 80c3 	bge.w	800ead2 <_dtoa_r+0x592>
 800e94c:	f1b9 0f00 	cmp.w	r9, #0
 800e950:	f300 80bf 	bgt.w	800ead2 <_dtoa_r+0x592>
 800e954:	f040 824c 	bne.w	800edf0 <_dtoa_r+0x8b0>
 800e958:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e95c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e960:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e964:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e96c:	464c      	mov	r4, r9
 800e96e:	464f      	mov	r7, r9
 800e970:	f280 8222 	bge.w	800edb8 <_dtoa_r+0x878>
 800e974:	f8dd 8000 	ldr.w	r8, [sp]
 800e978:	2331      	movs	r3, #49	; 0x31
 800e97a:	f808 3b01 	strb.w	r3, [r8], #1
 800e97e:	f10b 0b01 	add.w	fp, fp, #1
 800e982:	e21e      	b.n	800edc2 <_dtoa_r+0x882>
 800e984:	2202      	movs	r2, #2
 800e986:	e77c      	b.n	800e882 <_dtoa_r+0x342>
 800e988:	07cc      	lsls	r4, r1, #31
 800e98a:	d504      	bpl.n	800e996 <_dtoa_r+0x456>
 800e98c:	ed90 6b00 	vldr	d6, [r0]
 800e990:	3201      	adds	r2, #1
 800e992:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e996:	1049      	asrs	r1, r1, #1
 800e998:	3008      	adds	r0, #8
 800e99a:	e773      	b.n	800e884 <_dtoa_r+0x344>
 800e99c:	d02e      	beq.n	800e9fc <_dtoa_r+0x4bc>
 800e99e:	f1cb 0100 	rsb	r1, fp, #0
 800e9a2:	4a76      	ldr	r2, [pc, #472]	; (800eb7c <_dtoa_r+0x63c>)
 800e9a4:	f001 000f 	and.w	r0, r1, #15
 800e9a8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e9ac:	ed92 7b00 	vldr	d7, [r2]
 800e9b0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800e9b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e9b8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800e9bc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800e9c0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800e9c4:	486e      	ldr	r0, [pc, #440]	; (800eb80 <_dtoa_r+0x640>)
 800e9c6:	1109      	asrs	r1, r1, #4
 800e9c8:	2400      	movs	r4, #0
 800e9ca:	2202      	movs	r2, #2
 800e9cc:	b939      	cbnz	r1, 800e9de <_dtoa_r+0x49e>
 800e9ce:	2c00      	cmp	r4, #0
 800e9d0:	f43f af60 	beq.w	800e894 <_dtoa_r+0x354>
 800e9d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e9d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9dc:	e75a      	b.n	800e894 <_dtoa_r+0x354>
 800e9de:	07cf      	lsls	r7, r1, #31
 800e9e0:	d509      	bpl.n	800e9f6 <_dtoa_r+0x4b6>
 800e9e2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800e9e6:	ed90 7b00 	vldr	d7, [r0]
 800e9ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e9ee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800e9f2:	3201      	adds	r2, #1
 800e9f4:	2401      	movs	r4, #1
 800e9f6:	1049      	asrs	r1, r1, #1
 800e9f8:	3008      	adds	r0, #8
 800e9fa:	e7e7      	b.n	800e9cc <_dtoa_r+0x48c>
 800e9fc:	2202      	movs	r2, #2
 800e9fe:	e749      	b.n	800e894 <_dtoa_r+0x354>
 800ea00:	465f      	mov	r7, fp
 800ea02:	4648      	mov	r0, r9
 800ea04:	e765      	b.n	800e8d2 <_dtoa_r+0x392>
 800ea06:	ec42 1b17 	vmov	d7, r1, r2
 800ea0a:	4a5c      	ldr	r2, [pc, #368]	; (800eb7c <_dtoa_r+0x63c>)
 800ea0c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ea10:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ea14:	9a00      	ldr	r2, [sp, #0]
 800ea16:	1814      	adds	r4, r2, r0
 800ea18:	9a08      	ldr	r2, [sp, #32]
 800ea1a:	b352      	cbz	r2, 800ea72 <_dtoa_r+0x532>
 800ea1c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ea20:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ea24:	f8dd 8000 	ldr.w	r8, [sp]
 800ea28:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ea2c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea30:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ea34:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea38:	ee14 2a90 	vmov	r2, s9
 800ea3c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea40:	3230      	adds	r2, #48	; 0x30
 800ea42:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea46:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ea4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea4e:	f808 2b01 	strb.w	r2, [r8], #1
 800ea52:	d439      	bmi.n	800eac8 <_dtoa_r+0x588>
 800ea54:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ea58:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ea5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea60:	d472      	bmi.n	800eb48 <_dtoa_r+0x608>
 800ea62:	45a0      	cmp	r8, r4
 800ea64:	f43f af5d 	beq.w	800e922 <_dtoa_r+0x3e2>
 800ea68:	ee27 7b03 	vmul.f64	d7, d7, d3
 800ea6c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ea70:	e7e0      	b.n	800ea34 <_dtoa_r+0x4f4>
 800ea72:	f8dd 8000 	ldr.w	r8, [sp]
 800ea76:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ea7a:	4621      	mov	r1, r4
 800ea7c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ea80:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ea84:	ee14 2a90 	vmov	r2, s9
 800ea88:	3230      	adds	r2, #48	; 0x30
 800ea8a:	f808 2b01 	strb.w	r2, [r8], #1
 800ea8e:	45a0      	cmp	r8, r4
 800ea90:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ea94:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ea98:	d118      	bne.n	800eacc <_dtoa_r+0x58c>
 800ea9a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800ea9e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800eaa2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800eaa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eaaa:	dc4d      	bgt.n	800eb48 <_dtoa_r+0x608>
 800eaac:	ee35 7b47 	vsub.f64	d7, d5, d7
 800eab0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eab8:	f57f af33 	bpl.w	800e922 <_dtoa_r+0x3e2>
 800eabc:	4688      	mov	r8, r1
 800eabe:	3901      	subs	r1, #1
 800eac0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800eac4:	2b30      	cmp	r3, #48	; 0x30
 800eac6:	d0f9      	beq.n	800eabc <_dtoa_r+0x57c>
 800eac8:	46bb      	mov	fp, r7
 800eaca:	e02a      	b.n	800eb22 <_dtoa_r+0x5e2>
 800eacc:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ead0:	e7d6      	b.n	800ea80 <_dtoa_r+0x540>
 800ead2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ead6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800eada:	f8dd 8000 	ldr.w	r8, [sp]
 800eade:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800eae2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800eae6:	ee15 3a10 	vmov	r3, s10
 800eaea:	3330      	adds	r3, #48	; 0x30
 800eaec:	f808 3b01 	strb.w	r3, [r8], #1
 800eaf0:	9b00      	ldr	r3, [sp, #0]
 800eaf2:	eba8 0303 	sub.w	r3, r8, r3
 800eaf6:	4599      	cmp	r9, r3
 800eaf8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800eafc:	eea3 7b46 	vfms.f64	d7, d3, d6
 800eb00:	d133      	bne.n	800eb6a <_dtoa_r+0x62a>
 800eb02:	ee37 7b07 	vadd.f64	d7, d7, d7
 800eb06:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eb0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb0e:	dc1a      	bgt.n	800eb46 <_dtoa_r+0x606>
 800eb10:	eeb4 7b46 	vcmp.f64	d7, d6
 800eb14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb18:	d103      	bne.n	800eb22 <_dtoa_r+0x5e2>
 800eb1a:	ee15 3a10 	vmov	r3, s10
 800eb1e:	07d9      	lsls	r1, r3, #31
 800eb20:	d411      	bmi.n	800eb46 <_dtoa_r+0x606>
 800eb22:	4629      	mov	r1, r5
 800eb24:	4630      	mov	r0, r6
 800eb26:	f000 fad9 	bl	800f0dc <_Bfree>
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800eb2e:	f888 3000 	strb.w	r3, [r8]
 800eb32:	f10b 0301 	add.w	r3, fp, #1
 800eb36:	6013      	str	r3, [r2, #0]
 800eb38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	f43f ad4d 	beq.w	800e5da <_dtoa_r+0x9a>
 800eb40:	f8c3 8000 	str.w	r8, [r3]
 800eb44:	e549      	b.n	800e5da <_dtoa_r+0x9a>
 800eb46:	465f      	mov	r7, fp
 800eb48:	4643      	mov	r3, r8
 800eb4a:	4698      	mov	r8, r3
 800eb4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb50:	2a39      	cmp	r2, #57	; 0x39
 800eb52:	d106      	bne.n	800eb62 <_dtoa_r+0x622>
 800eb54:	9a00      	ldr	r2, [sp, #0]
 800eb56:	429a      	cmp	r2, r3
 800eb58:	d1f7      	bne.n	800eb4a <_dtoa_r+0x60a>
 800eb5a:	9900      	ldr	r1, [sp, #0]
 800eb5c:	2230      	movs	r2, #48	; 0x30
 800eb5e:	3701      	adds	r7, #1
 800eb60:	700a      	strb	r2, [r1, #0]
 800eb62:	781a      	ldrb	r2, [r3, #0]
 800eb64:	3201      	adds	r2, #1
 800eb66:	701a      	strb	r2, [r3, #0]
 800eb68:	e7ae      	b.n	800eac8 <_dtoa_r+0x588>
 800eb6a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800eb6e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800eb72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb76:	d1b2      	bne.n	800eade <_dtoa_r+0x59e>
 800eb78:	e7d3      	b.n	800eb22 <_dtoa_r+0x5e2>
 800eb7a:	bf00      	nop
 800eb7c:	0801abb8 	.word	0x0801abb8
 800eb80:	0801ab90 	.word	0x0801ab90
 800eb84:	9908      	ldr	r1, [sp, #32]
 800eb86:	2900      	cmp	r1, #0
 800eb88:	f000 80d1 	beq.w	800ed2e <_dtoa_r+0x7ee>
 800eb8c:	9907      	ldr	r1, [sp, #28]
 800eb8e:	2901      	cmp	r1, #1
 800eb90:	f300 80b4 	bgt.w	800ecfc <_dtoa_r+0x7bc>
 800eb94:	9911      	ldr	r1, [sp, #68]	; 0x44
 800eb96:	2900      	cmp	r1, #0
 800eb98:	f000 80ac 	beq.w	800ecf4 <_dtoa_r+0x7b4>
 800eb9c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800eba0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800eba4:	461c      	mov	r4, r3
 800eba6:	930a      	str	r3, [sp, #40]	; 0x28
 800eba8:	9b05      	ldr	r3, [sp, #20]
 800ebaa:	4413      	add	r3, r2
 800ebac:	9305      	str	r3, [sp, #20]
 800ebae:	9b06      	ldr	r3, [sp, #24]
 800ebb0:	2101      	movs	r1, #1
 800ebb2:	4413      	add	r3, r2
 800ebb4:	4630      	mov	r0, r6
 800ebb6:	9306      	str	r3, [sp, #24]
 800ebb8:	f000 fb4c 	bl	800f254 <__i2b>
 800ebbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebbe:	4607      	mov	r7, r0
 800ebc0:	f1b8 0f00 	cmp.w	r8, #0
 800ebc4:	dd0d      	ble.n	800ebe2 <_dtoa_r+0x6a2>
 800ebc6:	9a06      	ldr	r2, [sp, #24]
 800ebc8:	2a00      	cmp	r2, #0
 800ebca:	dd0a      	ble.n	800ebe2 <_dtoa_r+0x6a2>
 800ebcc:	4542      	cmp	r2, r8
 800ebce:	9905      	ldr	r1, [sp, #20]
 800ebd0:	bfa8      	it	ge
 800ebd2:	4642      	movge	r2, r8
 800ebd4:	1a89      	subs	r1, r1, r2
 800ebd6:	9105      	str	r1, [sp, #20]
 800ebd8:	9906      	ldr	r1, [sp, #24]
 800ebda:	eba8 0802 	sub.w	r8, r8, r2
 800ebde:	1a8a      	subs	r2, r1, r2
 800ebe0:	9206      	str	r2, [sp, #24]
 800ebe2:	b303      	cbz	r3, 800ec26 <_dtoa_r+0x6e6>
 800ebe4:	9a08      	ldr	r2, [sp, #32]
 800ebe6:	2a00      	cmp	r2, #0
 800ebe8:	f000 80a6 	beq.w	800ed38 <_dtoa_r+0x7f8>
 800ebec:	2c00      	cmp	r4, #0
 800ebee:	dd13      	ble.n	800ec18 <_dtoa_r+0x6d8>
 800ebf0:	4639      	mov	r1, r7
 800ebf2:	4622      	mov	r2, r4
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	930c      	str	r3, [sp, #48]	; 0x30
 800ebf8:	f000 fbe8 	bl	800f3cc <__pow5mult>
 800ebfc:	462a      	mov	r2, r5
 800ebfe:	4601      	mov	r1, r0
 800ec00:	4607      	mov	r7, r0
 800ec02:	4630      	mov	r0, r6
 800ec04:	f000 fb3c 	bl	800f280 <__multiply>
 800ec08:	4629      	mov	r1, r5
 800ec0a:	900a      	str	r0, [sp, #40]	; 0x28
 800ec0c:	4630      	mov	r0, r6
 800ec0e:	f000 fa65 	bl	800f0dc <_Bfree>
 800ec12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec16:	4615      	mov	r5, r2
 800ec18:	1b1a      	subs	r2, r3, r4
 800ec1a:	d004      	beq.n	800ec26 <_dtoa_r+0x6e6>
 800ec1c:	4629      	mov	r1, r5
 800ec1e:	4630      	mov	r0, r6
 800ec20:	f000 fbd4 	bl	800f3cc <__pow5mult>
 800ec24:	4605      	mov	r5, r0
 800ec26:	2101      	movs	r1, #1
 800ec28:	4630      	mov	r0, r6
 800ec2a:	f000 fb13 	bl	800f254 <__i2b>
 800ec2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	4604      	mov	r4, r0
 800ec34:	f340 8082 	ble.w	800ed3c <_dtoa_r+0x7fc>
 800ec38:	461a      	mov	r2, r3
 800ec3a:	4601      	mov	r1, r0
 800ec3c:	4630      	mov	r0, r6
 800ec3e:	f000 fbc5 	bl	800f3cc <__pow5mult>
 800ec42:	9b07      	ldr	r3, [sp, #28]
 800ec44:	2b01      	cmp	r3, #1
 800ec46:	4604      	mov	r4, r0
 800ec48:	dd7b      	ble.n	800ed42 <_dtoa_r+0x802>
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	930a      	str	r3, [sp, #40]	; 0x28
 800ec4e:	6922      	ldr	r2, [r4, #16]
 800ec50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ec54:	6910      	ldr	r0, [r2, #16]
 800ec56:	f000 faad 	bl	800f1b4 <__hi0bits>
 800ec5a:	f1c0 0020 	rsb	r0, r0, #32
 800ec5e:	9b06      	ldr	r3, [sp, #24]
 800ec60:	4418      	add	r0, r3
 800ec62:	f010 001f 	ands.w	r0, r0, #31
 800ec66:	f000 808d 	beq.w	800ed84 <_dtoa_r+0x844>
 800ec6a:	f1c0 0220 	rsb	r2, r0, #32
 800ec6e:	2a04      	cmp	r2, #4
 800ec70:	f340 8086 	ble.w	800ed80 <_dtoa_r+0x840>
 800ec74:	f1c0 001c 	rsb	r0, r0, #28
 800ec78:	9b05      	ldr	r3, [sp, #20]
 800ec7a:	4403      	add	r3, r0
 800ec7c:	9305      	str	r3, [sp, #20]
 800ec7e:	9b06      	ldr	r3, [sp, #24]
 800ec80:	4403      	add	r3, r0
 800ec82:	4480      	add	r8, r0
 800ec84:	9306      	str	r3, [sp, #24]
 800ec86:	9b05      	ldr	r3, [sp, #20]
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	dd05      	ble.n	800ec98 <_dtoa_r+0x758>
 800ec8c:	4629      	mov	r1, r5
 800ec8e:	461a      	mov	r2, r3
 800ec90:	4630      	mov	r0, r6
 800ec92:	f000 fbf5 	bl	800f480 <__lshift>
 800ec96:	4605      	mov	r5, r0
 800ec98:	9b06      	ldr	r3, [sp, #24]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	dd05      	ble.n	800ecaa <_dtoa_r+0x76a>
 800ec9e:	4621      	mov	r1, r4
 800eca0:	461a      	mov	r2, r3
 800eca2:	4630      	mov	r0, r6
 800eca4:	f000 fbec 	bl	800f480 <__lshift>
 800eca8:	4604      	mov	r4, r0
 800ecaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	d06b      	beq.n	800ed88 <_dtoa_r+0x848>
 800ecb0:	4621      	mov	r1, r4
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	f000 fc50 	bl	800f558 <__mcmp>
 800ecb8:	2800      	cmp	r0, #0
 800ecba:	da65      	bge.n	800ed88 <_dtoa_r+0x848>
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	4629      	mov	r1, r5
 800ecc0:	220a      	movs	r2, #10
 800ecc2:	4630      	mov	r0, r6
 800ecc4:	f000 fa2c 	bl	800f120 <__multadd>
 800ecc8:	9b08      	ldr	r3, [sp, #32]
 800ecca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ecce:	4605      	mov	r5, r0
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	f000 8192 	beq.w	800effa <_dtoa_r+0xaba>
 800ecd6:	4639      	mov	r1, r7
 800ecd8:	2300      	movs	r3, #0
 800ecda:	220a      	movs	r2, #10
 800ecdc:	4630      	mov	r0, r6
 800ecde:	f000 fa1f 	bl	800f120 <__multadd>
 800ece2:	f1ba 0f00 	cmp.w	sl, #0
 800ece6:	4607      	mov	r7, r0
 800ece8:	f300 808e 	bgt.w	800ee08 <_dtoa_r+0x8c8>
 800ecec:	9b07      	ldr	r3, [sp, #28]
 800ecee:	2b02      	cmp	r3, #2
 800ecf0:	dc51      	bgt.n	800ed96 <_dtoa_r+0x856>
 800ecf2:	e089      	b.n	800ee08 <_dtoa_r+0x8c8>
 800ecf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ecf6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ecfa:	e751      	b.n	800eba0 <_dtoa_r+0x660>
 800ecfc:	f109 34ff 	add.w	r4, r9, #4294967295
 800ed00:	42a3      	cmp	r3, r4
 800ed02:	bfbf      	itttt	lt
 800ed04:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800ed06:	1ae3      	sublt	r3, r4, r3
 800ed08:	18d2      	addlt	r2, r2, r3
 800ed0a:	4613      	movlt	r3, r2
 800ed0c:	bfb7      	itett	lt
 800ed0e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ed10:	1b1c      	subge	r4, r3, r4
 800ed12:	4623      	movlt	r3, r4
 800ed14:	2400      	movlt	r4, #0
 800ed16:	f1b9 0f00 	cmp.w	r9, #0
 800ed1a:	bfb5      	itete	lt
 800ed1c:	9a05      	ldrlt	r2, [sp, #20]
 800ed1e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800ed22:	eba2 0809 	sublt.w	r8, r2, r9
 800ed26:	464a      	movge	r2, r9
 800ed28:	bfb8      	it	lt
 800ed2a:	2200      	movlt	r2, #0
 800ed2c:	e73b      	b.n	800eba6 <_dtoa_r+0x666>
 800ed2e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ed32:	9f08      	ldr	r7, [sp, #32]
 800ed34:	461c      	mov	r4, r3
 800ed36:	e743      	b.n	800ebc0 <_dtoa_r+0x680>
 800ed38:	461a      	mov	r2, r3
 800ed3a:	e76f      	b.n	800ec1c <_dtoa_r+0x6dc>
 800ed3c:	9b07      	ldr	r3, [sp, #28]
 800ed3e:	2b01      	cmp	r3, #1
 800ed40:	dc18      	bgt.n	800ed74 <_dtoa_r+0x834>
 800ed42:	9b02      	ldr	r3, [sp, #8]
 800ed44:	b9b3      	cbnz	r3, 800ed74 <_dtoa_r+0x834>
 800ed46:	9b03      	ldr	r3, [sp, #12]
 800ed48:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ed4c:	b9a2      	cbnz	r2, 800ed78 <_dtoa_r+0x838>
 800ed4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ed52:	0d12      	lsrs	r2, r2, #20
 800ed54:	0512      	lsls	r2, r2, #20
 800ed56:	b18a      	cbz	r2, 800ed7c <_dtoa_r+0x83c>
 800ed58:	9b05      	ldr	r3, [sp, #20]
 800ed5a:	3301      	adds	r3, #1
 800ed5c:	9305      	str	r3, [sp, #20]
 800ed5e:	9b06      	ldr	r3, [sp, #24]
 800ed60:	3301      	adds	r3, #1
 800ed62:	9306      	str	r3, [sp, #24]
 800ed64:	2301      	movs	r3, #1
 800ed66:	930a      	str	r3, [sp, #40]	; 0x28
 800ed68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	f47f af6f 	bne.w	800ec4e <_dtoa_r+0x70e>
 800ed70:	2001      	movs	r0, #1
 800ed72:	e774      	b.n	800ec5e <_dtoa_r+0x71e>
 800ed74:	2300      	movs	r3, #0
 800ed76:	e7f6      	b.n	800ed66 <_dtoa_r+0x826>
 800ed78:	9b02      	ldr	r3, [sp, #8]
 800ed7a:	e7f4      	b.n	800ed66 <_dtoa_r+0x826>
 800ed7c:	920a      	str	r2, [sp, #40]	; 0x28
 800ed7e:	e7f3      	b.n	800ed68 <_dtoa_r+0x828>
 800ed80:	d081      	beq.n	800ec86 <_dtoa_r+0x746>
 800ed82:	4610      	mov	r0, r2
 800ed84:	301c      	adds	r0, #28
 800ed86:	e777      	b.n	800ec78 <_dtoa_r+0x738>
 800ed88:	f1b9 0f00 	cmp.w	r9, #0
 800ed8c:	dc37      	bgt.n	800edfe <_dtoa_r+0x8be>
 800ed8e:	9b07      	ldr	r3, [sp, #28]
 800ed90:	2b02      	cmp	r3, #2
 800ed92:	dd34      	ble.n	800edfe <_dtoa_r+0x8be>
 800ed94:	46ca      	mov	sl, r9
 800ed96:	f1ba 0f00 	cmp.w	sl, #0
 800ed9a:	d10d      	bne.n	800edb8 <_dtoa_r+0x878>
 800ed9c:	4621      	mov	r1, r4
 800ed9e:	4653      	mov	r3, sl
 800eda0:	2205      	movs	r2, #5
 800eda2:	4630      	mov	r0, r6
 800eda4:	f000 f9bc 	bl	800f120 <__multadd>
 800eda8:	4601      	mov	r1, r0
 800edaa:	4604      	mov	r4, r0
 800edac:	4628      	mov	r0, r5
 800edae:	f000 fbd3 	bl	800f558 <__mcmp>
 800edb2:	2800      	cmp	r0, #0
 800edb4:	f73f adde 	bgt.w	800e974 <_dtoa_r+0x434>
 800edb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edba:	f8dd 8000 	ldr.w	r8, [sp]
 800edbe:	ea6f 0b03 	mvn.w	fp, r3
 800edc2:	f04f 0900 	mov.w	r9, #0
 800edc6:	4621      	mov	r1, r4
 800edc8:	4630      	mov	r0, r6
 800edca:	f000 f987 	bl	800f0dc <_Bfree>
 800edce:	2f00      	cmp	r7, #0
 800edd0:	f43f aea7 	beq.w	800eb22 <_dtoa_r+0x5e2>
 800edd4:	f1b9 0f00 	cmp.w	r9, #0
 800edd8:	d005      	beq.n	800ede6 <_dtoa_r+0x8a6>
 800edda:	45b9      	cmp	r9, r7
 800eddc:	d003      	beq.n	800ede6 <_dtoa_r+0x8a6>
 800edde:	4649      	mov	r1, r9
 800ede0:	4630      	mov	r0, r6
 800ede2:	f000 f97b 	bl	800f0dc <_Bfree>
 800ede6:	4639      	mov	r1, r7
 800ede8:	4630      	mov	r0, r6
 800edea:	f000 f977 	bl	800f0dc <_Bfree>
 800edee:	e698      	b.n	800eb22 <_dtoa_r+0x5e2>
 800edf0:	2400      	movs	r4, #0
 800edf2:	4627      	mov	r7, r4
 800edf4:	e7e0      	b.n	800edb8 <_dtoa_r+0x878>
 800edf6:	46bb      	mov	fp, r7
 800edf8:	4604      	mov	r4, r0
 800edfa:	4607      	mov	r7, r0
 800edfc:	e5ba      	b.n	800e974 <_dtoa_r+0x434>
 800edfe:	9b08      	ldr	r3, [sp, #32]
 800ee00:	46ca      	mov	sl, r9
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	f000 8100 	beq.w	800f008 <_dtoa_r+0xac8>
 800ee08:	f1b8 0f00 	cmp.w	r8, #0
 800ee0c:	dd05      	ble.n	800ee1a <_dtoa_r+0x8da>
 800ee0e:	4639      	mov	r1, r7
 800ee10:	4642      	mov	r2, r8
 800ee12:	4630      	mov	r0, r6
 800ee14:	f000 fb34 	bl	800f480 <__lshift>
 800ee18:	4607      	mov	r7, r0
 800ee1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d05d      	beq.n	800eedc <_dtoa_r+0x99c>
 800ee20:	6879      	ldr	r1, [r7, #4]
 800ee22:	4630      	mov	r0, r6
 800ee24:	f000 f91a 	bl	800f05c <_Balloc>
 800ee28:	4680      	mov	r8, r0
 800ee2a:	b928      	cbnz	r0, 800ee38 <_dtoa_r+0x8f8>
 800ee2c:	4b82      	ldr	r3, [pc, #520]	; (800f038 <_dtoa_r+0xaf8>)
 800ee2e:	4602      	mov	r2, r0
 800ee30:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ee34:	f7ff bb9a 	b.w	800e56c <_dtoa_r+0x2c>
 800ee38:	693a      	ldr	r2, [r7, #16]
 800ee3a:	3202      	adds	r2, #2
 800ee3c:	0092      	lsls	r2, r2, #2
 800ee3e:	f107 010c 	add.w	r1, r7, #12
 800ee42:	300c      	adds	r0, #12
 800ee44:	f7fe fe54 	bl	800daf0 <memcpy>
 800ee48:	2201      	movs	r2, #1
 800ee4a:	4641      	mov	r1, r8
 800ee4c:	4630      	mov	r0, r6
 800ee4e:	f000 fb17 	bl	800f480 <__lshift>
 800ee52:	9b00      	ldr	r3, [sp, #0]
 800ee54:	3301      	adds	r3, #1
 800ee56:	9305      	str	r3, [sp, #20]
 800ee58:	9b00      	ldr	r3, [sp, #0]
 800ee5a:	4453      	add	r3, sl
 800ee5c:	9309      	str	r3, [sp, #36]	; 0x24
 800ee5e:	9b02      	ldr	r3, [sp, #8]
 800ee60:	f003 0301 	and.w	r3, r3, #1
 800ee64:	46b9      	mov	r9, r7
 800ee66:	9308      	str	r3, [sp, #32]
 800ee68:	4607      	mov	r7, r0
 800ee6a:	9b05      	ldr	r3, [sp, #20]
 800ee6c:	4621      	mov	r1, r4
 800ee6e:	3b01      	subs	r3, #1
 800ee70:	4628      	mov	r0, r5
 800ee72:	9302      	str	r3, [sp, #8]
 800ee74:	f7ff fad6 	bl	800e424 <quorem>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	3330      	adds	r3, #48	; 0x30
 800ee7c:	9006      	str	r0, [sp, #24]
 800ee7e:	4649      	mov	r1, r9
 800ee80:	4628      	mov	r0, r5
 800ee82:	930a      	str	r3, [sp, #40]	; 0x28
 800ee84:	f000 fb68 	bl	800f558 <__mcmp>
 800ee88:	463a      	mov	r2, r7
 800ee8a:	4682      	mov	sl, r0
 800ee8c:	4621      	mov	r1, r4
 800ee8e:	4630      	mov	r0, r6
 800ee90:	f000 fb7e 	bl	800f590 <__mdiff>
 800ee94:	68c2      	ldr	r2, [r0, #12]
 800ee96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee98:	4680      	mov	r8, r0
 800ee9a:	bb0a      	cbnz	r2, 800eee0 <_dtoa_r+0x9a0>
 800ee9c:	4601      	mov	r1, r0
 800ee9e:	4628      	mov	r0, r5
 800eea0:	f000 fb5a 	bl	800f558 <__mcmp>
 800eea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eea6:	4602      	mov	r2, r0
 800eea8:	4641      	mov	r1, r8
 800eeaa:	4630      	mov	r0, r6
 800eeac:	920e      	str	r2, [sp, #56]	; 0x38
 800eeae:	930a      	str	r3, [sp, #40]	; 0x28
 800eeb0:	f000 f914 	bl	800f0dc <_Bfree>
 800eeb4:	9b07      	ldr	r3, [sp, #28]
 800eeb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eeb8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800eebc:	ea43 0102 	orr.w	r1, r3, r2
 800eec0:	9b08      	ldr	r3, [sp, #32]
 800eec2:	430b      	orrs	r3, r1
 800eec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eec6:	d10d      	bne.n	800eee4 <_dtoa_r+0x9a4>
 800eec8:	2b39      	cmp	r3, #57	; 0x39
 800eeca:	d029      	beq.n	800ef20 <_dtoa_r+0x9e0>
 800eecc:	f1ba 0f00 	cmp.w	sl, #0
 800eed0:	dd01      	ble.n	800eed6 <_dtoa_r+0x996>
 800eed2:	9b06      	ldr	r3, [sp, #24]
 800eed4:	3331      	adds	r3, #49	; 0x31
 800eed6:	9a02      	ldr	r2, [sp, #8]
 800eed8:	7013      	strb	r3, [r2, #0]
 800eeda:	e774      	b.n	800edc6 <_dtoa_r+0x886>
 800eedc:	4638      	mov	r0, r7
 800eede:	e7b8      	b.n	800ee52 <_dtoa_r+0x912>
 800eee0:	2201      	movs	r2, #1
 800eee2:	e7e1      	b.n	800eea8 <_dtoa_r+0x968>
 800eee4:	f1ba 0f00 	cmp.w	sl, #0
 800eee8:	db06      	blt.n	800eef8 <_dtoa_r+0x9b8>
 800eeea:	9907      	ldr	r1, [sp, #28]
 800eeec:	ea41 0a0a 	orr.w	sl, r1, sl
 800eef0:	9908      	ldr	r1, [sp, #32]
 800eef2:	ea5a 0101 	orrs.w	r1, sl, r1
 800eef6:	d120      	bne.n	800ef3a <_dtoa_r+0x9fa>
 800eef8:	2a00      	cmp	r2, #0
 800eefa:	ddec      	ble.n	800eed6 <_dtoa_r+0x996>
 800eefc:	4629      	mov	r1, r5
 800eefe:	2201      	movs	r2, #1
 800ef00:	4630      	mov	r0, r6
 800ef02:	9305      	str	r3, [sp, #20]
 800ef04:	f000 fabc 	bl	800f480 <__lshift>
 800ef08:	4621      	mov	r1, r4
 800ef0a:	4605      	mov	r5, r0
 800ef0c:	f000 fb24 	bl	800f558 <__mcmp>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	9b05      	ldr	r3, [sp, #20]
 800ef14:	dc02      	bgt.n	800ef1c <_dtoa_r+0x9dc>
 800ef16:	d1de      	bne.n	800eed6 <_dtoa_r+0x996>
 800ef18:	07da      	lsls	r2, r3, #31
 800ef1a:	d5dc      	bpl.n	800eed6 <_dtoa_r+0x996>
 800ef1c:	2b39      	cmp	r3, #57	; 0x39
 800ef1e:	d1d8      	bne.n	800eed2 <_dtoa_r+0x992>
 800ef20:	9a02      	ldr	r2, [sp, #8]
 800ef22:	2339      	movs	r3, #57	; 0x39
 800ef24:	7013      	strb	r3, [r2, #0]
 800ef26:	4643      	mov	r3, r8
 800ef28:	4698      	mov	r8, r3
 800ef2a:	3b01      	subs	r3, #1
 800ef2c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ef30:	2a39      	cmp	r2, #57	; 0x39
 800ef32:	d051      	beq.n	800efd8 <_dtoa_r+0xa98>
 800ef34:	3201      	adds	r2, #1
 800ef36:	701a      	strb	r2, [r3, #0]
 800ef38:	e745      	b.n	800edc6 <_dtoa_r+0x886>
 800ef3a:	2a00      	cmp	r2, #0
 800ef3c:	dd03      	ble.n	800ef46 <_dtoa_r+0xa06>
 800ef3e:	2b39      	cmp	r3, #57	; 0x39
 800ef40:	d0ee      	beq.n	800ef20 <_dtoa_r+0x9e0>
 800ef42:	3301      	adds	r3, #1
 800ef44:	e7c7      	b.n	800eed6 <_dtoa_r+0x996>
 800ef46:	9a05      	ldr	r2, [sp, #20]
 800ef48:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef4a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ef4e:	428a      	cmp	r2, r1
 800ef50:	d02b      	beq.n	800efaa <_dtoa_r+0xa6a>
 800ef52:	4629      	mov	r1, r5
 800ef54:	2300      	movs	r3, #0
 800ef56:	220a      	movs	r2, #10
 800ef58:	4630      	mov	r0, r6
 800ef5a:	f000 f8e1 	bl	800f120 <__multadd>
 800ef5e:	45b9      	cmp	r9, r7
 800ef60:	4605      	mov	r5, r0
 800ef62:	f04f 0300 	mov.w	r3, #0
 800ef66:	f04f 020a 	mov.w	r2, #10
 800ef6a:	4649      	mov	r1, r9
 800ef6c:	4630      	mov	r0, r6
 800ef6e:	d107      	bne.n	800ef80 <_dtoa_r+0xa40>
 800ef70:	f000 f8d6 	bl	800f120 <__multadd>
 800ef74:	4681      	mov	r9, r0
 800ef76:	4607      	mov	r7, r0
 800ef78:	9b05      	ldr	r3, [sp, #20]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	9305      	str	r3, [sp, #20]
 800ef7e:	e774      	b.n	800ee6a <_dtoa_r+0x92a>
 800ef80:	f000 f8ce 	bl	800f120 <__multadd>
 800ef84:	4639      	mov	r1, r7
 800ef86:	4681      	mov	r9, r0
 800ef88:	2300      	movs	r3, #0
 800ef8a:	220a      	movs	r2, #10
 800ef8c:	4630      	mov	r0, r6
 800ef8e:	f000 f8c7 	bl	800f120 <__multadd>
 800ef92:	4607      	mov	r7, r0
 800ef94:	e7f0      	b.n	800ef78 <_dtoa_r+0xa38>
 800ef96:	f1ba 0f00 	cmp.w	sl, #0
 800ef9a:	9a00      	ldr	r2, [sp, #0]
 800ef9c:	bfcc      	ite	gt
 800ef9e:	46d0      	movgt	r8, sl
 800efa0:	f04f 0801 	movle.w	r8, #1
 800efa4:	4490      	add	r8, r2
 800efa6:	f04f 0900 	mov.w	r9, #0
 800efaa:	4629      	mov	r1, r5
 800efac:	2201      	movs	r2, #1
 800efae:	4630      	mov	r0, r6
 800efb0:	9302      	str	r3, [sp, #8]
 800efb2:	f000 fa65 	bl	800f480 <__lshift>
 800efb6:	4621      	mov	r1, r4
 800efb8:	4605      	mov	r5, r0
 800efba:	f000 facd 	bl	800f558 <__mcmp>
 800efbe:	2800      	cmp	r0, #0
 800efc0:	dcb1      	bgt.n	800ef26 <_dtoa_r+0x9e6>
 800efc2:	d102      	bne.n	800efca <_dtoa_r+0xa8a>
 800efc4:	9b02      	ldr	r3, [sp, #8]
 800efc6:	07db      	lsls	r3, r3, #31
 800efc8:	d4ad      	bmi.n	800ef26 <_dtoa_r+0x9e6>
 800efca:	4643      	mov	r3, r8
 800efcc:	4698      	mov	r8, r3
 800efce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800efd2:	2a30      	cmp	r2, #48	; 0x30
 800efd4:	d0fa      	beq.n	800efcc <_dtoa_r+0xa8c>
 800efd6:	e6f6      	b.n	800edc6 <_dtoa_r+0x886>
 800efd8:	9a00      	ldr	r2, [sp, #0]
 800efda:	429a      	cmp	r2, r3
 800efdc:	d1a4      	bne.n	800ef28 <_dtoa_r+0x9e8>
 800efde:	f10b 0b01 	add.w	fp, fp, #1
 800efe2:	2331      	movs	r3, #49	; 0x31
 800efe4:	e778      	b.n	800eed8 <_dtoa_r+0x998>
 800efe6:	4b15      	ldr	r3, [pc, #84]	; (800f03c <_dtoa_r+0xafc>)
 800efe8:	f7ff bb12 	b.w	800e610 <_dtoa_r+0xd0>
 800efec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800efee:	2b00      	cmp	r3, #0
 800eff0:	f47f aaee 	bne.w	800e5d0 <_dtoa_r+0x90>
 800eff4:	4b12      	ldr	r3, [pc, #72]	; (800f040 <_dtoa_r+0xb00>)
 800eff6:	f7ff bb0b 	b.w	800e610 <_dtoa_r+0xd0>
 800effa:	f1ba 0f00 	cmp.w	sl, #0
 800effe:	dc03      	bgt.n	800f008 <_dtoa_r+0xac8>
 800f000:	9b07      	ldr	r3, [sp, #28]
 800f002:	2b02      	cmp	r3, #2
 800f004:	f73f aec7 	bgt.w	800ed96 <_dtoa_r+0x856>
 800f008:	f8dd 8000 	ldr.w	r8, [sp]
 800f00c:	4621      	mov	r1, r4
 800f00e:	4628      	mov	r0, r5
 800f010:	f7ff fa08 	bl	800e424 <quorem>
 800f014:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f018:	f808 3b01 	strb.w	r3, [r8], #1
 800f01c:	9a00      	ldr	r2, [sp, #0]
 800f01e:	eba8 0202 	sub.w	r2, r8, r2
 800f022:	4592      	cmp	sl, r2
 800f024:	ddb7      	ble.n	800ef96 <_dtoa_r+0xa56>
 800f026:	4629      	mov	r1, r5
 800f028:	2300      	movs	r3, #0
 800f02a:	220a      	movs	r2, #10
 800f02c:	4630      	mov	r0, r6
 800f02e:	f000 f877 	bl	800f120 <__multadd>
 800f032:	4605      	mov	r5, r0
 800f034:	e7ea      	b.n	800f00c <_dtoa_r+0xacc>
 800f036:	bf00      	nop
 800f038:	0801ab1b 	.word	0x0801ab1b
 800f03c:	0801aa74 	.word	0x0801aa74
 800f040:	0801aa98 	.word	0x0801aa98

0800f044 <_localeconv_r>:
 800f044:	4800      	ldr	r0, [pc, #0]	; (800f048 <_localeconv_r+0x4>)
 800f046:	4770      	bx	lr
 800f048:	240004d4 	.word	0x240004d4

0800f04c <malloc>:
 800f04c:	4b02      	ldr	r3, [pc, #8]	; (800f058 <malloc+0xc>)
 800f04e:	4601      	mov	r1, r0
 800f050:	6818      	ldr	r0, [r3, #0]
 800f052:	f000 bbe1 	b.w	800f818 <_malloc_r>
 800f056:	bf00      	nop
 800f058:	24000380 	.word	0x24000380

0800f05c <_Balloc>:
 800f05c:	b570      	push	{r4, r5, r6, lr}
 800f05e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f060:	4604      	mov	r4, r0
 800f062:	460d      	mov	r5, r1
 800f064:	b976      	cbnz	r6, 800f084 <_Balloc+0x28>
 800f066:	2010      	movs	r0, #16
 800f068:	f7ff fff0 	bl	800f04c <malloc>
 800f06c:	4602      	mov	r2, r0
 800f06e:	6260      	str	r0, [r4, #36]	; 0x24
 800f070:	b920      	cbnz	r0, 800f07c <_Balloc+0x20>
 800f072:	4b18      	ldr	r3, [pc, #96]	; (800f0d4 <_Balloc+0x78>)
 800f074:	4818      	ldr	r0, [pc, #96]	; (800f0d8 <_Balloc+0x7c>)
 800f076:	2166      	movs	r1, #102	; 0x66
 800f078:	f000 fd94 	bl	800fba4 <__assert_func>
 800f07c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f080:	6006      	str	r6, [r0, #0]
 800f082:	60c6      	str	r6, [r0, #12]
 800f084:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f086:	68f3      	ldr	r3, [r6, #12]
 800f088:	b183      	cbz	r3, 800f0ac <_Balloc+0x50>
 800f08a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f08c:	68db      	ldr	r3, [r3, #12]
 800f08e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f092:	b9b8      	cbnz	r0, 800f0c4 <_Balloc+0x68>
 800f094:	2101      	movs	r1, #1
 800f096:	fa01 f605 	lsl.w	r6, r1, r5
 800f09a:	1d72      	adds	r2, r6, #5
 800f09c:	0092      	lsls	r2, r2, #2
 800f09e:	4620      	mov	r0, r4
 800f0a0:	f000 fb5a 	bl	800f758 <_calloc_r>
 800f0a4:	b160      	cbz	r0, 800f0c0 <_Balloc+0x64>
 800f0a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f0aa:	e00e      	b.n	800f0ca <_Balloc+0x6e>
 800f0ac:	2221      	movs	r2, #33	; 0x21
 800f0ae:	2104      	movs	r1, #4
 800f0b0:	4620      	mov	r0, r4
 800f0b2:	f000 fb51 	bl	800f758 <_calloc_r>
 800f0b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f0b8:	60f0      	str	r0, [r6, #12]
 800f0ba:	68db      	ldr	r3, [r3, #12]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d1e4      	bne.n	800f08a <_Balloc+0x2e>
 800f0c0:	2000      	movs	r0, #0
 800f0c2:	bd70      	pop	{r4, r5, r6, pc}
 800f0c4:	6802      	ldr	r2, [r0, #0]
 800f0c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f0d0:	e7f7      	b.n	800f0c2 <_Balloc+0x66>
 800f0d2:	bf00      	nop
 800f0d4:	0801aaa5 	.word	0x0801aaa5
 800f0d8:	0801ab2c 	.word	0x0801ab2c

0800f0dc <_Bfree>:
 800f0dc:	b570      	push	{r4, r5, r6, lr}
 800f0de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f0e0:	4605      	mov	r5, r0
 800f0e2:	460c      	mov	r4, r1
 800f0e4:	b976      	cbnz	r6, 800f104 <_Bfree+0x28>
 800f0e6:	2010      	movs	r0, #16
 800f0e8:	f7ff ffb0 	bl	800f04c <malloc>
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	6268      	str	r0, [r5, #36]	; 0x24
 800f0f0:	b920      	cbnz	r0, 800f0fc <_Bfree+0x20>
 800f0f2:	4b09      	ldr	r3, [pc, #36]	; (800f118 <_Bfree+0x3c>)
 800f0f4:	4809      	ldr	r0, [pc, #36]	; (800f11c <_Bfree+0x40>)
 800f0f6:	218a      	movs	r1, #138	; 0x8a
 800f0f8:	f000 fd54 	bl	800fba4 <__assert_func>
 800f0fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f100:	6006      	str	r6, [r0, #0]
 800f102:	60c6      	str	r6, [r0, #12]
 800f104:	b13c      	cbz	r4, 800f116 <_Bfree+0x3a>
 800f106:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f108:	6862      	ldr	r2, [r4, #4]
 800f10a:	68db      	ldr	r3, [r3, #12]
 800f10c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f110:	6021      	str	r1, [r4, #0]
 800f112:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f116:	bd70      	pop	{r4, r5, r6, pc}
 800f118:	0801aaa5 	.word	0x0801aaa5
 800f11c:	0801ab2c 	.word	0x0801ab2c

0800f120 <__multadd>:
 800f120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f124:	690e      	ldr	r6, [r1, #16]
 800f126:	4607      	mov	r7, r0
 800f128:	4698      	mov	r8, r3
 800f12a:	460c      	mov	r4, r1
 800f12c:	f101 0014 	add.w	r0, r1, #20
 800f130:	2300      	movs	r3, #0
 800f132:	6805      	ldr	r5, [r0, #0]
 800f134:	b2a9      	uxth	r1, r5
 800f136:	fb02 8101 	mla	r1, r2, r1, r8
 800f13a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f13e:	0c2d      	lsrs	r5, r5, #16
 800f140:	fb02 c505 	mla	r5, r2, r5, ip
 800f144:	b289      	uxth	r1, r1
 800f146:	3301      	adds	r3, #1
 800f148:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f14c:	429e      	cmp	r6, r3
 800f14e:	f840 1b04 	str.w	r1, [r0], #4
 800f152:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f156:	dcec      	bgt.n	800f132 <__multadd+0x12>
 800f158:	f1b8 0f00 	cmp.w	r8, #0
 800f15c:	d022      	beq.n	800f1a4 <__multadd+0x84>
 800f15e:	68a3      	ldr	r3, [r4, #8]
 800f160:	42b3      	cmp	r3, r6
 800f162:	dc19      	bgt.n	800f198 <__multadd+0x78>
 800f164:	6861      	ldr	r1, [r4, #4]
 800f166:	4638      	mov	r0, r7
 800f168:	3101      	adds	r1, #1
 800f16a:	f7ff ff77 	bl	800f05c <_Balloc>
 800f16e:	4605      	mov	r5, r0
 800f170:	b928      	cbnz	r0, 800f17e <__multadd+0x5e>
 800f172:	4602      	mov	r2, r0
 800f174:	4b0d      	ldr	r3, [pc, #52]	; (800f1ac <__multadd+0x8c>)
 800f176:	480e      	ldr	r0, [pc, #56]	; (800f1b0 <__multadd+0x90>)
 800f178:	21b5      	movs	r1, #181	; 0xb5
 800f17a:	f000 fd13 	bl	800fba4 <__assert_func>
 800f17e:	6922      	ldr	r2, [r4, #16]
 800f180:	3202      	adds	r2, #2
 800f182:	f104 010c 	add.w	r1, r4, #12
 800f186:	0092      	lsls	r2, r2, #2
 800f188:	300c      	adds	r0, #12
 800f18a:	f7fe fcb1 	bl	800daf0 <memcpy>
 800f18e:	4621      	mov	r1, r4
 800f190:	4638      	mov	r0, r7
 800f192:	f7ff ffa3 	bl	800f0dc <_Bfree>
 800f196:	462c      	mov	r4, r5
 800f198:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f19c:	3601      	adds	r6, #1
 800f19e:	f8c3 8014 	str.w	r8, [r3, #20]
 800f1a2:	6126      	str	r6, [r4, #16]
 800f1a4:	4620      	mov	r0, r4
 800f1a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1aa:	bf00      	nop
 800f1ac:	0801ab1b 	.word	0x0801ab1b
 800f1b0:	0801ab2c 	.word	0x0801ab2c

0800f1b4 <__hi0bits>:
 800f1b4:	0c03      	lsrs	r3, r0, #16
 800f1b6:	041b      	lsls	r3, r3, #16
 800f1b8:	b9d3      	cbnz	r3, 800f1f0 <__hi0bits+0x3c>
 800f1ba:	0400      	lsls	r0, r0, #16
 800f1bc:	2310      	movs	r3, #16
 800f1be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f1c2:	bf04      	itt	eq
 800f1c4:	0200      	lsleq	r0, r0, #8
 800f1c6:	3308      	addeq	r3, #8
 800f1c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f1cc:	bf04      	itt	eq
 800f1ce:	0100      	lsleq	r0, r0, #4
 800f1d0:	3304      	addeq	r3, #4
 800f1d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f1d6:	bf04      	itt	eq
 800f1d8:	0080      	lsleq	r0, r0, #2
 800f1da:	3302      	addeq	r3, #2
 800f1dc:	2800      	cmp	r0, #0
 800f1de:	db05      	blt.n	800f1ec <__hi0bits+0x38>
 800f1e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f1e4:	f103 0301 	add.w	r3, r3, #1
 800f1e8:	bf08      	it	eq
 800f1ea:	2320      	moveq	r3, #32
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	4770      	bx	lr
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	e7e4      	b.n	800f1be <__hi0bits+0xa>

0800f1f4 <__lo0bits>:
 800f1f4:	6803      	ldr	r3, [r0, #0]
 800f1f6:	f013 0207 	ands.w	r2, r3, #7
 800f1fa:	4601      	mov	r1, r0
 800f1fc:	d00b      	beq.n	800f216 <__lo0bits+0x22>
 800f1fe:	07da      	lsls	r2, r3, #31
 800f200:	d424      	bmi.n	800f24c <__lo0bits+0x58>
 800f202:	0798      	lsls	r0, r3, #30
 800f204:	bf49      	itett	mi
 800f206:	085b      	lsrmi	r3, r3, #1
 800f208:	089b      	lsrpl	r3, r3, #2
 800f20a:	2001      	movmi	r0, #1
 800f20c:	600b      	strmi	r3, [r1, #0]
 800f20e:	bf5c      	itt	pl
 800f210:	600b      	strpl	r3, [r1, #0]
 800f212:	2002      	movpl	r0, #2
 800f214:	4770      	bx	lr
 800f216:	b298      	uxth	r0, r3
 800f218:	b9b0      	cbnz	r0, 800f248 <__lo0bits+0x54>
 800f21a:	0c1b      	lsrs	r3, r3, #16
 800f21c:	2010      	movs	r0, #16
 800f21e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f222:	bf04      	itt	eq
 800f224:	0a1b      	lsreq	r3, r3, #8
 800f226:	3008      	addeq	r0, #8
 800f228:	071a      	lsls	r2, r3, #28
 800f22a:	bf04      	itt	eq
 800f22c:	091b      	lsreq	r3, r3, #4
 800f22e:	3004      	addeq	r0, #4
 800f230:	079a      	lsls	r2, r3, #30
 800f232:	bf04      	itt	eq
 800f234:	089b      	lsreq	r3, r3, #2
 800f236:	3002      	addeq	r0, #2
 800f238:	07da      	lsls	r2, r3, #31
 800f23a:	d403      	bmi.n	800f244 <__lo0bits+0x50>
 800f23c:	085b      	lsrs	r3, r3, #1
 800f23e:	f100 0001 	add.w	r0, r0, #1
 800f242:	d005      	beq.n	800f250 <__lo0bits+0x5c>
 800f244:	600b      	str	r3, [r1, #0]
 800f246:	4770      	bx	lr
 800f248:	4610      	mov	r0, r2
 800f24a:	e7e8      	b.n	800f21e <__lo0bits+0x2a>
 800f24c:	2000      	movs	r0, #0
 800f24e:	4770      	bx	lr
 800f250:	2020      	movs	r0, #32
 800f252:	4770      	bx	lr

0800f254 <__i2b>:
 800f254:	b510      	push	{r4, lr}
 800f256:	460c      	mov	r4, r1
 800f258:	2101      	movs	r1, #1
 800f25a:	f7ff feff 	bl	800f05c <_Balloc>
 800f25e:	4602      	mov	r2, r0
 800f260:	b928      	cbnz	r0, 800f26e <__i2b+0x1a>
 800f262:	4b05      	ldr	r3, [pc, #20]	; (800f278 <__i2b+0x24>)
 800f264:	4805      	ldr	r0, [pc, #20]	; (800f27c <__i2b+0x28>)
 800f266:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f26a:	f000 fc9b 	bl	800fba4 <__assert_func>
 800f26e:	2301      	movs	r3, #1
 800f270:	6144      	str	r4, [r0, #20]
 800f272:	6103      	str	r3, [r0, #16]
 800f274:	bd10      	pop	{r4, pc}
 800f276:	bf00      	nop
 800f278:	0801ab1b 	.word	0x0801ab1b
 800f27c:	0801ab2c 	.word	0x0801ab2c

0800f280 <__multiply>:
 800f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f284:	4614      	mov	r4, r2
 800f286:	690a      	ldr	r2, [r1, #16]
 800f288:	6923      	ldr	r3, [r4, #16]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	bfb8      	it	lt
 800f28e:	460b      	movlt	r3, r1
 800f290:	460d      	mov	r5, r1
 800f292:	bfbc      	itt	lt
 800f294:	4625      	movlt	r5, r4
 800f296:	461c      	movlt	r4, r3
 800f298:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f29c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f2a0:	68ab      	ldr	r3, [r5, #8]
 800f2a2:	6869      	ldr	r1, [r5, #4]
 800f2a4:	eb0a 0709 	add.w	r7, sl, r9
 800f2a8:	42bb      	cmp	r3, r7
 800f2aa:	b085      	sub	sp, #20
 800f2ac:	bfb8      	it	lt
 800f2ae:	3101      	addlt	r1, #1
 800f2b0:	f7ff fed4 	bl	800f05c <_Balloc>
 800f2b4:	b930      	cbnz	r0, 800f2c4 <__multiply+0x44>
 800f2b6:	4602      	mov	r2, r0
 800f2b8:	4b42      	ldr	r3, [pc, #264]	; (800f3c4 <__multiply+0x144>)
 800f2ba:	4843      	ldr	r0, [pc, #268]	; (800f3c8 <__multiply+0x148>)
 800f2bc:	f240 115d 	movw	r1, #349	; 0x15d
 800f2c0:	f000 fc70 	bl	800fba4 <__assert_func>
 800f2c4:	f100 0614 	add.w	r6, r0, #20
 800f2c8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f2cc:	4633      	mov	r3, r6
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	4543      	cmp	r3, r8
 800f2d2:	d31e      	bcc.n	800f312 <__multiply+0x92>
 800f2d4:	f105 0c14 	add.w	ip, r5, #20
 800f2d8:	f104 0314 	add.w	r3, r4, #20
 800f2dc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f2e0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f2e4:	9202      	str	r2, [sp, #8]
 800f2e6:	ebac 0205 	sub.w	r2, ip, r5
 800f2ea:	3a15      	subs	r2, #21
 800f2ec:	f022 0203 	bic.w	r2, r2, #3
 800f2f0:	3204      	adds	r2, #4
 800f2f2:	f105 0115 	add.w	r1, r5, #21
 800f2f6:	458c      	cmp	ip, r1
 800f2f8:	bf38      	it	cc
 800f2fa:	2204      	movcc	r2, #4
 800f2fc:	9201      	str	r2, [sp, #4]
 800f2fe:	9a02      	ldr	r2, [sp, #8]
 800f300:	9303      	str	r3, [sp, #12]
 800f302:	429a      	cmp	r2, r3
 800f304:	d808      	bhi.n	800f318 <__multiply+0x98>
 800f306:	2f00      	cmp	r7, #0
 800f308:	dc55      	bgt.n	800f3b6 <__multiply+0x136>
 800f30a:	6107      	str	r7, [r0, #16]
 800f30c:	b005      	add	sp, #20
 800f30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f312:	f843 2b04 	str.w	r2, [r3], #4
 800f316:	e7db      	b.n	800f2d0 <__multiply+0x50>
 800f318:	f8b3 a000 	ldrh.w	sl, [r3]
 800f31c:	f1ba 0f00 	cmp.w	sl, #0
 800f320:	d020      	beq.n	800f364 <__multiply+0xe4>
 800f322:	f105 0e14 	add.w	lr, r5, #20
 800f326:	46b1      	mov	r9, r6
 800f328:	2200      	movs	r2, #0
 800f32a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f32e:	f8d9 b000 	ldr.w	fp, [r9]
 800f332:	b2a1      	uxth	r1, r4
 800f334:	fa1f fb8b 	uxth.w	fp, fp
 800f338:	fb0a b101 	mla	r1, sl, r1, fp
 800f33c:	4411      	add	r1, r2
 800f33e:	f8d9 2000 	ldr.w	r2, [r9]
 800f342:	0c24      	lsrs	r4, r4, #16
 800f344:	0c12      	lsrs	r2, r2, #16
 800f346:	fb0a 2404 	mla	r4, sl, r4, r2
 800f34a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f34e:	b289      	uxth	r1, r1
 800f350:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f354:	45f4      	cmp	ip, lr
 800f356:	f849 1b04 	str.w	r1, [r9], #4
 800f35a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f35e:	d8e4      	bhi.n	800f32a <__multiply+0xaa>
 800f360:	9901      	ldr	r1, [sp, #4]
 800f362:	5072      	str	r2, [r6, r1]
 800f364:	9a03      	ldr	r2, [sp, #12]
 800f366:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f36a:	3304      	adds	r3, #4
 800f36c:	f1b9 0f00 	cmp.w	r9, #0
 800f370:	d01f      	beq.n	800f3b2 <__multiply+0x132>
 800f372:	6834      	ldr	r4, [r6, #0]
 800f374:	f105 0114 	add.w	r1, r5, #20
 800f378:	46b6      	mov	lr, r6
 800f37a:	f04f 0a00 	mov.w	sl, #0
 800f37e:	880a      	ldrh	r2, [r1, #0]
 800f380:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f384:	fb09 b202 	mla	r2, r9, r2, fp
 800f388:	4492      	add	sl, r2
 800f38a:	b2a4      	uxth	r4, r4
 800f38c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f390:	f84e 4b04 	str.w	r4, [lr], #4
 800f394:	f851 4b04 	ldr.w	r4, [r1], #4
 800f398:	f8be 2000 	ldrh.w	r2, [lr]
 800f39c:	0c24      	lsrs	r4, r4, #16
 800f39e:	fb09 2404 	mla	r4, r9, r4, r2
 800f3a2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f3a6:	458c      	cmp	ip, r1
 800f3a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f3ac:	d8e7      	bhi.n	800f37e <__multiply+0xfe>
 800f3ae:	9a01      	ldr	r2, [sp, #4]
 800f3b0:	50b4      	str	r4, [r6, r2]
 800f3b2:	3604      	adds	r6, #4
 800f3b4:	e7a3      	b.n	800f2fe <__multiply+0x7e>
 800f3b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d1a5      	bne.n	800f30a <__multiply+0x8a>
 800f3be:	3f01      	subs	r7, #1
 800f3c0:	e7a1      	b.n	800f306 <__multiply+0x86>
 800f3c2:	bf00      	nop
 800f3c4:	0801ab1b 	.word	0x0801ab1b
 800f3c8:	0801ab2c 	.word	0x0801ab2c

0800f3cc <__pow5mult>:
 800f3cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3d0:	4615      	mov	r5, r2
 800f3d2:	f012 0203 	ands.w	r2, r2, #3
 800f3d6:	4606      	mov	r6, r0
 800f3d8:	460f      	mov	r7, r1
 800f3da:	d007      	beq.n	800f3ec <__pow5mult+0x20>
 800f3dc:	4c25      	ldr	r4, [pc, #148]	; (800f474 <__pow5mult+0xa8>)
 800f3de:	3a01      	subs	r2, #1
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f3e6:	f7ff fe9b 	bl	800f120 <__multadd>
 800f3ea:	4607      	mov	r7, r0
 800f3ec:	10ad      	asrs	r5, r5, #2
 800f3ee:	d03d      	beq.n	800f46c <__pow5mult+0xa0>
 800f3f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f3f2:	b97c      	cbnz	r4, 800f414 <__pow5mult+0x48>
 800f3f4:	2010      	movs	r0, #16
 800f3f6:	f7ff fe29 	bl	800f04c <malloc>
 800f3fa:	4602      	mov	r2, r0
 800f3fc:	6270      	str	r0, [r6, #36]	; 0x24
 800f3fe:	b928      	cbnz	r0, 800f40c <__pow5mult+0x40>
 800f400:	4b1d      	ldr	r3, [pc, #116]	; (800f478 <__pow5mult+0xac>)
 800f402:	481e      	ldr	r0, [pc, #120]	; (800f47c <__pow5mult+0xb0>)
 800f404:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f408:	f000 fbcc 	bl	800fba4 <__assert_func>
 800f40c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f410:	6004      	str	r4, [r0, #0]
 800f412:	60c4      	str	r4, [r0, #12]
 800f414:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f418:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f41c:	b94c      	cbnz	r4, 800f432 <__pow5mult+0x66>
 800f41e:	f240 2171 	movw	r1, #625	; 0x271
 800f422:	4630      	mov	r0, r6
 800f424:	f7ff ff16 	bl	800f254 <__i2b>
 800f428:	2300      	movs	r3, #0
 800f42a:	f8c8 0008 	str.w	r0, [r8, #8]
 800f42e:	4604      	mov	r4, r0
 800f430:	6003      	str	r3, [r0, #0]
 800f432:	f04f 0900 	mov.w	r9, #0
 800f436:	07eb      	lsls	r3, r5, #31
 800f438:	d50a      	bpl.n	800f450 <__pow5mult+0x84>
 800f43a:	4639      	mov	r1, r7
 800f43c:	4622      	mov	r2, r4
 800f43e:	4630      	mov	r0, r6
 800f440:	f7ff ff1e 	bl	800f280 <__multiply>
 800f444:	4639      	mov	r1, r7
 800f446:	4680      	mov	r8, r0
 800f448:	4630      	mov	r0, r6
 800f44a:	f7ff fe47 	bl	800f0dc <_Bfree>
 800f44e:	4647      	mov	r7, r8
 800f450:	106d      	asrs	r5, r5, #1
 800f452:	d00b      	beq.n	800f46c <__pow5mult+0xa0>
 800f454:	6820      	ldr	r0, [r4, #0]
 800f456:	b938      	cbnz	r0, 800f468 <__pow5mult+0x9c>
 800f458:	4622      	mov	r2, r4
 800f45a:	4621      	mov	r1, r4
 800f45c:	4630      	mov	r0, r6
 800f45e:	f7ff ff0f 	bl	800f280 <__multiply>
 800f462:	6020      	str	r0, [r4, #0]
 800f464:	f8c0 9000 	str.w	r9, [r0]
 800f468:	4604      	mov	r4, r0
 800f46a:	e7e4      	b.n	800f436 <__pow5mult+0x6a>
 800f46c:	4638      	mov	r0, r7
 800f46e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f472:	bf00      	nop
 800f474:	0801ac80 	.word	0x0801ac80
 800f478:	0801aaa5 	.word	0x0801aaa5
 800f47c:	0801ab2c 	.word	0x0801ab2c

0800f480 <__lshift>:
 800f480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f484:	460c      	mov	r4, r1
 800f486:	6849      	ldr	r1, [r1, #4]
 800f488:	6923      	ldr	r3, [r4, #16]
 800f48a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f48e:	68a3      	ldr	r3, [r4, #8]
 800f490:	4607      	mov	r7, r0
 800f492:	4691      	mov	r9, r2
 800f494:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f498:	f108 0601 	add.w	r6, r8, #1
 800f49c:	42b3      	cmp	r3, r6
 800f49e:	db0b      	blt.n	800f4b8 <__lshift+0x38>
 800f4a0:	4638      	mov	r0, r7
 800f4a2:	f7ff fddb 	bl	800f05c <_Balloc>
 800f4a6:	4605      	mov	r5, r0
 800f4a8:	b948      	cbnz	r0, 800f4be <__lshift+0x3e>
 800f4aa:	4602      	mov	r2, r0
 800f4ac:	4b28      	ldr	r3, [pc, #160]	; (800f550 <__lshift+0xd0>)
 800f4ae:	4829      	ldr	r0, [pc, #164]	; (800f554 <__lshift+0xd4>)
 800f4b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f4b4:	f000 fb76 	bl	800fba4 <__assert_func>
 800f4b8:	3101      	adds	r1, #1
 800f4ba:	005b      	lsls	r3, r3, #1
 800f4bc:	e7ee      	b.n	800f49c <__lshift+0x1c>
 800f4be:	2300      	movs	r3, #0
 800f4c0:	f100 0114 	add.w	r1, r0, #20
 800f4c4:	f100 0210 	add.w	r2, r0, #16
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	4553      	cmp	r3, sl
 800f4cc:	db33      	blt.n	800f536 <__lshift+0xb6>
 800f4ce:	6920      	ldr	r0, [r4, #16]
 800f4d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f4d4:	f104 0314 	add.w	r3, r4, #20
 800f4d8:	f019 091f 	ands.w	r9, r9, #31
 800f4dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f4e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f4e4:	d02b      	beq.n	800f53e <__lshift+0xbe>
 800f4e6:	f1c9 0e20 	rsb	lr, r9, #32
 800f4ea:	468a      	mov	sl, r1
 800f4ec:	2200      	movs	r2, #0
 800f4ee:	6818      	ldr	r0, [r3, #0]
 800f4f0:	fa00 f009 	lsl.w	r0, r0, r9
 800f4f4:	4302      	orrs	r2, r0
 800f4f6:	f84a 2b04 	str.w	r2, [sl], #4
 800f4fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4fe:	459c      	cmp	ip, r3
 800f500:	fa22 f20e 	lsr.w	r2, r2, lr
 800f504:	d8f3      	bhi.n	800f4ee <__lshift+0x6e>
 800f506:	ebac 0304 	sub.w	r3, ip, r4
 800f50a:	3b15      	subs	r3, #21
 800f50c:	f023 0303 	bic.w	r3, r3, #3
 800f510:	3304      	adds	r3, #4
 800f512:	f104 0015 	add.w	r0, r4, #21
 800f516:	4584      	cmp	ip, r0
 800f518:	bf38      	it	cc
 800f51a:	2304      	movcc	r3, #4
 800f51c:	50ca      	str	r2, [r1, r3]
 800f51e:	b10a      	cbz	r2, 800f524 <__lshift+0xa4>
 800f520:	f108 0602 	add.w	r6, r8, #2
 800f524:	3e01      	subs	r6, #1
 800f526:	4638      	mov	r0, r7
 800f528:	612e      	str	r6, [r5, #16]
 800f52a:	4621      	mov	r1, r4
 800f52c:	f7ff fdd6 	bl	800f0dc <_Bfree>
 800f530:	4628      	mov	r0, r5
 800f532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f536:	f842 0f04 	str.w	r0, [r2, #4]!
 800f53a:	3301      	adds	r3, #1
 800f53c:	e7c5      	b.n	800f4ca <__lshift+0x4a>
 800f53e:	3904      	subs	r1, #4
 800f540:	f853 2b04 	ldr.w	r2, [r3], #4
 800f544:	f841 2f04 	str.w	r2, [r1, #4]!
 800f548:	459c      	cmp	ip, r3
 800f54a:	d8f9      	bhi.n	800f540 <__lshift+0xc0>
 800f54c:	e7ea      	b.n	800f524 <__lshift+0xa4>
 800f54e:	bf00      	nop
 800f550:	0801ab1b 	.word	0x0801ab1b
 800f554:	0801ab2c 	.word	0x0801ab2c

0800f558 <__mcmp>:
 800f558:	b530      	push	{r4, r5, lr}
 800f55a:	6902      	ldr	r2, [r0, #16]
 800f55c:	690c      	ldr	r4, [r1, #16]
 800f55e:	1b12      	subs	r2, r2, r4
 800f560:	d10e      	bne.n	800f580 <__mcmp+0x28>
 800f562:	f100 0314 	add.w	r3, r0, #20
 800f566:	3114      	adds	r1, #20
 800f568:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f56c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f570:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f574:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f578:	42a5      	cmp	r5, r4
 800f57a:	d003      	beq.n	800f584 <__mcmp+0x2c>
 800f57c:	d305      	bcc.n	800f58a <__mcmp+0x32>
 800f57e:	2201      	movs	r2, #1
 800f580:	4610      	mov	r0, r2
 800f582:	bd30      	pop	{r4, r5, pc}
 800f584:	4283      	cmp	r3, r0
 800f586:	d3f3      	bcc.n	800f570 <__mcmp+0x18>
 800f588:	e7fa      	b.n	800f580 <__mcmp+0x28>
 800f58a:	f04f 32ff 	mov.w	r2, #4294967295
 800f58e:	e7f7      	b.n	800f580 <__mcmp+0x28>

0800f590 <__mdiff>:
 800f590:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f594:	460c      	mov	r4, r1
 800f596:	4606      	mov	r6, r0
 800f598:	4611      	mov	r1, r2
 800f59a:	4620      	mov	r0, r4
 800f59c:	4617      	mov	r7, r2
 800f59e:	f7ff ffdb 	bl	800f558 <__mcmp>
 800f5a2:	1e05      	subs	r5, r0, #0
 800f5a4:	d110      	bne.n	800f5c8 <__mdiff+0x38>
 800f5a6:	4629      	mov	r1, r5
 800f5a8:	4630      	mov	r0, r6
 800f5aa:	f7ff fd57 	bl	800f05c <_Balloc>
 800f5ae:	b930      	cbnz	r0, 800f5be <__mdiff+0x2e>
 800f5b0:	4b39      	ldr	r3, [pc, #228]	; (800f698 <__mdiff+0x108>)
 800f5b2:	4602      	mov	r2, r0
 800f5b4:	f240 2132 	movw	r1, #562	; 0x232
 800f5b8:	4838      	ldr	r0, [pc, #224]	; (800f69c <__mdiff+0x10c>)
 800f5ba:	f000 faf3 	bl	800fba4 <__assert_func>
 800f5be:	2301      	movs	r3, #1
 800f5c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f5c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5c8:	bfa4      	itt	ge
 800f5ca:	463b      	movge	r3, r7
 800f5cc:	4627      	movge	r7, r4
 800f5ce:	4630      	mov	r0, r6
 800f5d0:	6879      	ldr	r1, [r7, #4]
 800f5d2:	bfa6      	itte	ge
 800f5d4:	461c      	movge	r4, r3
 800f5d6:	2500      	movge	r5, #0
 800f5d8:	2501      	movlt	r5, #1
 800f5da:	f7ff fd3f 	bl	800f05c <_Balloc>
 800f5de:	b920      	cbnz	r0, 800f5ea <__mdiff+0x5a>
 800f5e0:	4b2d      	ldr	r3, [pc, #180]	; (800f698 <__mdiff+0x108>)
 800f5e2:	4602      	mov	r2, r0
 800f5e4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f5e8:	e7e6      	b.n	800f5b8 <__mdiff+0x28>
 800f5ea:	693e      	ldr	r6, [r7, #16]
 800f5ec:	60c5      	str	r5, [r0, #12]
 800f5ee:	6925      	ldr	r5, [r4, #16]
 800f5f0:	f107 0114 	add.w	r1, r7, #20
 800f5f4:	f104 0914 	add.w	r9, r4, #20
 800f5f8:	f100 0e14 	add.w	lr, r0, #20
 800f5fc:	f107 0210 	add.w	r2, r7, #16
 800f600:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f604:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f608:	46f2      	mov	sl, lr
 800f60a:	2700      	movs	r7, #0
 800f60c:	f859 3b04 	ldr.w	r3, [r9], #4
 800f610:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f614:	fa1f f883 	uxth.w	r8, r3
 800f618:	fa17 f78b 	uxtah	r7, r7, fp
 800f61c:	0c1b      	lsrs	r3, r3, #16
 800f61e:	eba7 0808 	sub.w	r8, r7, r8
 800f622:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f626:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f62a:	fa1f f888 	uxth.w	r8, r8
 800f62e:	141f      	asrs	r7, r3, #16
 800f630:	454d      	cmp	r5, r9
 800f632:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f636:	f84a 3b04 	str.w	r3, [sl], #4
 800f63a:	d8e7      	bhi.n	800f60c <__mdiff+0x7c>
 800f63c:	1b2b      	subs	r3, r5, r4
 800f63e:	3b15      	subs	r3, #21
 800f640:	f023 0303 	bic.w	r3, r3, #3
 800f644:	3304      	adds	r3, #4
 800f646:	3415      	adds	r4, #21
 800f648:	42a5      	cmp	r5, r4
 800f64a:	bf38      	it	cc
 800f64c:	2304      	movcc	r3, #4
 800f64e:	4419      	add	r1, r3
 800f650:	4473      	add	r3, lr
 800f652:	469e      	mov	lr, r3
 800f654:	460d      	mov	r5, r1
 800f656:	4565      	cmp	r5, ip
 800f658:	d30e      	bcc.n	800f678 <__mdiff+0xe8>
 800f65a:	f10c 0203 	add.w	r2, ip, #3
 800f65e:	1a52      	subs	r2, r2, r1
 800f660:	f022 0203 	bic.w	r2, r2, #3
 800f664:	3903      	subs	r1, #3
 800f666:	458c      	cmp	ip, r1
 800f668:	bf38      	it	cc
 800f66a:	2200      	movcc	r2, #0
 800f66c:	441a      	add	r2, r3
 800f66e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f672:	b17b      	cbz	r3, 800f694 <__mdiff+0x104>
 800f674:	6106      	str	r6, [r0, #16]
 800f676:	e7a5      	b.n	800f5c4 <__mdiff+0x34>
 800f678:	f855 8b04 	ldr.w	r8, [r5], #4
 800f67c:	fa17 f488 	uxtah	r4, r7, r8
 800f680:	1422      	asrs	r2, r4, #16
 800f682:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f686:	b2a4      	uxth	r4, r4
 800f688:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f68c:	f84e 4b04 	str.w	r4, [lr], #4
 800f690:	1417      	asrs	r7, r2, #16
 800f692:	e7e0      	b.n	800f656 <__mdiff+0xc6>
 800f694:	3e01      	subs	r6, #1
 800f696:	e7ea      	b.n	800f66e <__mdiff+0xde>
 800f698:	0801ab1b 	.word	0x0801ab1b
 800f69c:	0801ab2c 	.word	0x0801ab2c

0800f6a0 <__d2b>:
 800f6a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f6a4:	4689      	mov	r9, r1
 800f6a6:	2101      	movs	r1, #1
 800f6a8:	ec57 6b10 	vmov	r6, r7, d0
 800f6ac:	4690      	mov	r8, r2
 800f6ae:	f7ff fcd5 	bl	800f05c <_Balloc>
 800f6b2:	4604      	mov	r4, r0
 800f6b4:	b930      	cbnz	r0, 800f6c4 <__d2b+0x24>
 800f6b6:	4602      	mov	r2, r0
 800f6b8:	4b25      	ldr	r3, [pc, #148]	; (800f750 <__d2b+0xb0>)
 800f6ba:	4826      	ldr	r0, [pc, #152]	; (800f754 <__d2b+0xb4>)
 800f6bc:	f240 310a 	movw	r1, #778	; 0x30a
 800f6c0:	f000 fa70 	bl	800fba4 <__assert_func>
 800f6c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f6c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f6cc:	bb35      	cbnz	r5, 800f71c <__d2b+0x7c>
 800f6ce:	2e00      	cmp	r6, #0
 800f6d0:	9301      	str	r3, [sp, #4]
 800f6d2:	d028      	beq.n	800f726 <__d2b+0x86>
 800f6d4:	4668      	mov	r0, sp
 800f6d6:	9600      	str	r6, [sp, #0]
 800f6d8:	f7ff fd8c 	bl	800f1f4 <__lo0bits>
 800f6dc:	9900      	ldr	r1, [sp, #0]
 800f6de:	b300      	cbz	r0, 800f722 <__d2b+0x82>
 800f6e0:	9a01      	ldr	r2, [sp, #4]
 800f6e2:	f1c0 0320 	rsb	r3, r0, #32
 800f6e6:	fa02 f303 	lsl.w	r3, r2, r3
 800f6ea:	430b      	orrs	r3, r1
 800f6ec:	40c2      	lsrs	r2, r0
 800f6ee:	6163      	str	r3, [r4, #20]
 800f6f0:	9201      	str	r2, [sp, #4]
 800f6f2:	9b01      	ldr	r3, [sp, #4]
 800f6f4:	61a3      	str	r3, [r4, #24]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	bf14      	ite	ne
 800f6fa:	2202      	movne	r2, #2
 800f6fc:	2201      	moveq	r2, #1
 800f6fe:	6122      	str	r2, [r4, #16]
 800f700:	b1d5      	cbz	r5, 800f738 <__d2b+0x98>
 800f702:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f706:	4405      	add	r5, r0
 800f708:	f8c9 5000 	str.w	r5, [r9]
 800f70c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f710:	f8c8 0000 	str.w	r0, [r8]
 800f714:	4620      	mov	r0, r4
 800f716:	b003      	add	sp, #12
 800f718:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f71c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f720:	e7d5      	b.n	800f6ce <__d2b+0x2e>
 800f722:	6161      	str	r1, [r4, #20]
 800f724:	e7e5      	b.n	800f6f2 <__d2b+0x52>
 800f726:	a801      	add	r0, sp, #4
 800f728:	f7ff fd64 	bl	800f1f4 <__lo0bits>
 800f72c:	9b01      	ldr	r3, [sp, #4]
 800f72e:	6163      	str	r3, [r4, #20]
 800f730:	2201      	movs	r2, #1
 800f732:	6122      	str	r2, [r4, #16]
 800f734:	3020      	adds	r0, #32
 800f736:	e7e3      	b.n	800f700 <__d2b+0x60>
 800f738:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f73c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f740:	f8c9 0000 	str.w	r0, [r9]
 800f744:	6918      	ldr	r0, [r3, #16]
 800f746:	f7ff fd35 	bl	800f1b4 <__hi0bits>
 800f74a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f74e:	e7df      	b.n	800f710 <__d2b+0x70>
 800f750:	0801ab1b 	.word	0x0801ab1b
 800f754:	0801ab2c 	.word	0x0801ab2c

0800f758 <_calloc_r>:
 800f758:	b513      	push	{r0, r1, r4, lr}
 800f75a:	434a      	muls	r2, r1
 800f75c:	4611      	mov	r1, r2
 800f75e:	9201      	str	r2, [sp, #4]
 800f760:	f000 f85a 	bl	800f818 <_malloc_r>
 800f764:	4604      	mov	r4, r0
 800f766:	b118      	cbz	r0, 800f770 <_calloc_r+0x18>
 800f768:	9a01      	ldr	r2, [sp, #4]
 800f76a:	2100      	movs	r1, #0
 800f76c:	f7fe f9ce 	bl	800db0c <memset>
 800f770:	4620      	mov	r0, r4
 800f772:	b002      	add	sp, #8
 800f774:	bd10      	pop	{r4, pc}
	...

0800f778 <_free_r>:
 800f778:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f77a:	2900      	cmp	r1, #0
 800f77c:	d048      	beq.n	800f810 <_free_r+0x98>
 800f77e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f782:	9001      	str	r0, [sp, #4]
 800f784:	2b00      	cmp	r3, #0
 800f786:	f1a1 0404 	sub.w	r4, r1, #4
 800f78a:	bfb8      	it	lt
 800f78c:	18e4      	addlt	r4, r4, r3
 800f78e:	f000 fa65 	bl	800fc5c <__malloc_lock>
 800f792:	4a20      	ldr	r2, [pc, #128]	; (800f814 <_free_r+0x9c>)
 800f794:	9801      	ldr	r0, [sp, #4]
 800f796:	6813      	ldr	r3, [r2, #0]
 800f798:	4615      	mov	r5, r2
 800f79a:	b933      	cbnz	r3, 800f7aa <_free_r+0x32>
 800f79c:	6063      	str	r3, [r4, #4]
 800f79e:	6014      	str	r4, [r2, #0]
 800f7a0:	b003      	add	sp, #12
 800f7a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f7a6:	f000 ba5f 	b.w	800fc68 <__malloc_unlock>
 800f7aa:	42a3      	cmp	r3, r4
 800f7ac:	d90b      	bls.n	800f7c6 <_free_r+0x4e>
 800f7ae:	6821      	ldr	r1, [r4, #0]
 800f7b0:	1862      	adds	r2, r4, r1
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	bf04      	itt	eq
 800f7b6:	681a      	ldreq	r2, [r3, #0]
 800f7b8:	685b      	ldreq	r3, [r3, #4]
 800f7ba:	6063      	str	r3, [r4, #4]
 800f7bc:	bf04      	itt	eq
 800f7be:	1852      	addeq	r2, r2, r1
 800f7c0:	6022      	streq	r2, [r4, #0]
 800f7c2:	602c      	str	r4, [r5, #0]
 800f7c4:	e7ec      	b.n	800f7a0 <_free_r+0x28>
 800f7c6:	461a      	mov	r2, r3
 800f7c8:	685b      	ldr	r3, [r3, #4]
 800f7ca:	b10b      	cbz	r3, 800f7d0 <_free_r+0x58>
 800f7cc:	42a3      	cmp	r3, r4
 800f7ce:	d9fa      	bls.n	800f7c6 <_free_r+0x4e>
 800f7d0:	6811      	ldr	r1, [r2, #0]
 800f7d2:	1855      	adds	r5, r2, r1
 800f7d4:	42a5      	cmp	r5, r4
 800f7d6:	d10b      	bne.n	800f7f0 <_free_r+0x78>
 800f7d8:	6824      	ldr	r4, [r4, #0]
 800f7da:	4421      	add	r1, r4
 800f7dc:	1854      	adds	r4, r2, r1
 800f7de:	42a3      	cmp	r3, r4
 800f7e0:	6011      	str	r1, [r2, #0]
 800f7e2:	d1dd      	bne.n	800f7a0 <_free_r+0x28>
 800f7e4:	681c      	ldr	r4, [r3, #0]
 800f7e6:	685b      	ldr	r3, [r3, #4]
 800f7e8:	6053      	str	r3, [r2, #4]
 800f7ea:	4421      	add	r1, r4
 800f7ec:	6011      	str	r1, [r2, #0]
 800f7ee:	e7d7      	b.n	800f7a0 <_free_r+0x28>
 800f7f0:	d902      	bls.n	800f7f8 <_free_r+0x80>
 800f7f2:	230c      	movs	r3, #12
 800f7f4:	6003      	str	r3, [r0, #0]
 800f7f6:	e7d3      	b.n	800f7a0 <_free_r+0x28>
 800f7f8:	6825      	ldr	r5, [r4, #0]
 800f7fa:	1961      	adds	r1, r4, r5
 800f7fc:	428b      	cmp	r3, r1
 800f7fe:	bf04      	itt	eq
 800f800:	6819      	ldreq	r1, [r3, #0]
 800f802:	685b      	ldreq	r3, [r3, #4]
 800f804:	6063      	str	r3, [r4, #4]
 800f806:	bf04      	itt	eq
 800f808:	1949      	addeq	r1, r1, r5
 800f80a:	6021      	streq	r1, [r4, #0]
 800f80c:	6054      	str	r4, [r2, #4]
 800f80e:	e7c7      	b.n	800f7a0 <_free_r+0x28>
 800f810:	b003      	add	sp, #12
 800f812:	bd30      	pop	{r4, r5, pc}
 800f814:	2400089c 	.word	0x2400089c

0800f818 <_malloc_r>:
 800f818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f81a:	1ccd      	adds	r5, r1, #3
 800f81c:	f025 0503 	bic.w	r5, r5, #3
 800f820:	3508      	adds	r5, #8
 800f822:	2d0c      	cmp	r5, #12
 800f824:	bf38      	it	cc
 800f826:	250c      	movcc	r5, #12
 800f828:	2d00      	cmp	r5, #0
 800f82a:	4606      	mov	r6, r0
 800f82c:	db01      	blt.n	800f832 <_malloc_r+0x1a>
 800f82e:	42a9      	cmp	r1, r5
 800f830:	d903      	bls.n	800f83a <_malloc_r+0x22>
 800f832:	230c      	movs	r3, #12
 800f834:	6033      	str	r3, [r6, #0]
 800f836:	2000      	movs	r0, #0
 800f838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f83a:	f000 fa0f 	bl	800fc5c <__malloc_lock>
 800f83e:	4921      	ldr	r1, [pc, #132]	; (800f8c4 <_malloc_r+0xac>)
 800f840:	680a      	ldr	r2, [r1, #0]
 800f842:	4614      	mov	r4, r2
 800f844:	b99c      	cbnz	r4, 800f86e <_malloc_r+0x56>
 800f846:	4f20      	ldr	r7, [pc, #128]	; (800f8c8 <_malloc_r+0xb0>)
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	b923      	cbnz	r3, 800f856 <_malloc_r+0x3e>
 800f84c:	4621      	mov	r1, r4
 800f84e:	4630      	mov	r0, r6
 800f850:	f000 f998 	bl	800fb84 <_sbrk_r>
 800f854:	6038      	str	r0, [r7, #0]
 800f856:	4629      	mov	r1, r5
 800f858:	4630      	mov	r0, r6
 800f85a:	f000 f993 	bl	800fb84 <_sbrk_r>
 800f85e:	1c43      	adds	r3, r0, #1
 800f860:	d123      	bne.n	800f8aa <_malloc_r+0x92>
 800f862:	230c      	movs	r3, #12
 800f864:	6033      	str	r3, [r6, #0]
 800f866:	4630      	mov	r0, r6
 800f868:	f000 f9fe 	bl	800fc68 <__malloc_unlock>
 800f86c:	e7e3      	b.n	800f836 <_malloc_r+0x1e>
 800f86e:	6823      	ldr	r3, [r4, #0]
 800f870:	1b5b      	subs	r3, r3, r5
 800f872:	d417      	bmi.n	800f8a4 <_malloc_r+0x8c>
 800f874:	2b0b      	cmp	r3, #11
 800f876:	d903      	bls.n	800f880 <_malloc_r+0x68>
 800f878:	6023      	str	r3, [r4, #0]
 800f87a:	441c      	add	r4, r3
 800f87c:	6025      	str	r5, [r4, #0]
 800f87e:	e004      	b.n	800f88a <_malloc_r+0x72>
 800f880:	6863      	ldr	r3, [r4, #4]
 800f882:	42a2      	cmp	r2, r4
 800f884:	bf0c      	ite	eq
 800f886:	600b      	streq	r3, [r1, #0]
 800f888:	6053      	strne	r3, [r2, #4]
 800f88a:	4630      	mov	r0, r6
 800f88c:	f000 f9ec 	bl	800fc68 <__malloc_unlock>
 800f890:	f104 000b 	add.w	r0, r4, #11
 800f894:	1d23      	adds	r3, r4, #4
 800f896:	f020 0007 	bic.w	r0, r0, #7
 800f89a:	1ac2      	subs	r2, r0, r3
 800f89c:	d0cc      	beq.n	800f838 <_malloc_r+0x20>
 800f89e:	1a1b      	subs	r3, r3, r0
 800f8a0:	50a3      	str	r3, [r4, r2]
 800f8a2:	e7c9      	b.n	800f838 <_malloc_r+0x20>
 800f8a4:	4622      	mov	r2, r4
 800f8a6:	6864      	ldr	r4, [r4, #4]
 800f8a8:	e7cc      	b.n	800f844 <_malloc_r+0x2c>
 800f8aa:	1cc4      	adds	r4, r0, #3
 800f8ac:	f024 0403 	bic.w	r4, r4, #3
 800f8b0:	42a0      	cmp	r0, r4
 800f8b2:	d0e3      	beq.n	800f87c <_malloc_r+0x64>
 800f8b4:	1a21      	subs	r1, r4, r0
 800f8b6:	4630      	mov	r0, r6
 800f8b8:	f000 f964 	bl	800fb84 <_sbrk_r>
 800f8bc:	3001      	adds	r0, #1
 800f8be:	d1dd      	bne.n	800f87c <_malloc_r+0x64>
 800f8c0:	e7cf      	b.n	800f862 <_malloc_r+0x4a>
 800f8c2:	bf00      	nop
 800f8c4:	2400089c 	.word	0x2400089c
 800f8c8:	240008a0 	.word	0x240008a0

0800f8cc <__ssputs_r>:
 800f8cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8d0:	688e      	ldr	r6, [r1, #8]
 800f8d2:	429e      	cmp	r6, r3
 800f8d4:	4682      	mov	sl, r0
 800f8d6:	460c      	mov	r4, r1
 800f8d8:	4690      	mov	r8, r2
 800f8da:	461f      	mov	r7, r3
 800f8dc:	d838      	bhi.n	800f950 <__ssputs_r+0x84>
 800f8de:	898a      	ldrh	r2, [r1, #12]
 800f8e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f8e4:	d032      	beq.n	800f94c <__ssputs_r+0x80>
 800f8e6:	6825      	ldr	r5, [r4, #0]
 800f8e8:	6909      	ldr	r1, [r1, #16]
 800f8ea:	eba5 0901 	sub.w	r9, r5, r1
 800f8ee:	6965      	ldr	r5, [r4, #20]
 800f8f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f8f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f8f8:	3301      	adds	r3, #1
 800f8fa:	444b      	add	r3, r9
 800f8fc:	106d      	asrs	r5, r5, #1
 800f8fe:	429d      	cmp	r5, r3
 800f900:	bf38      	it	cc
 800f902:	461d      	movcc	r5, r3
 800f904:	0553      	lsls	r3, r2, #21
 800f906:	d531      	bpl.n	800f96c <__ssputs_r+0xa0>
 800f908:	4629      	mov	r1, r5
 800f90a:	f7ff ff85 	bl	800f818 <_malloc_r>
 800f90e:	4606      	mov	r6, r0
 800f910:	b950      	cbnz	r0, 800f928 <__ssputs_r+0x5c>
 800f912:	230c      	movs	r3, #12
 800f914:	f8ca 3000 	str.w	r3, [sl]
 800f918:	89a3      	ldrh	r3, [r4, #12]
 800f91a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f91e:	81a3      	strh	r3, [r4, #12]
 800f920:	f04f 30ff 	mov.w	r0, #4294967295
 800f924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f928:	6921      	ldr	r1, [r4, #16]
 800f92a:	464a      	mov	r2, r9
 800f92c:	f7fe f8e0 	bl	800daf0 <memcpy>
 800f930:	89a3      	ldrh	r3, [r4, #12]
 800f932:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f93a:	81a3      	strh	r3, [r4, #12]
 800f93c:	6126      	str	r6, [r4, #16]
 800f93e:	6165      	str	r5, [r4, #20]
 800f940:	444e      	add	r6, r9
 800f942:	eba5 0509 	sub.w	r5, r5, r9
 800f946:	6026      	str	r6, [r4, #0]
 800f948:	60a5      	str	r5, [r4, #8]
 800f94a:	463e      	mov	r6, r7
 800f94c:	42be      	cmp	r6, r7
 800f94e:	d900      	bls.n	800f952 <__ssputs_r+0x86>
 800f950:	463e      	mov	r6, r7
 800f952:	4632      	mov	r2, r6
 800f954:	6820      	ldr	r0, [r4, #0]
 800f956:	4641      	mov	r1, r8
 800f958:	f000 f966 	bl	800fc28 <memmove>
 800f95c:	68a3      	ldr	r3, [r4, #8]
 800f95e:	6822      	ldr	r2, [r4, #0]
 800f960:	1b9b      	subs	r3, r3, r6
 800f962:	4432      	add	r2, r6
 800f964:	60a3      	str	r3, [r4, #8]
 800f966:	6022      	str	r2, [r4, #0]
 800f968:	2000      	movs	r0, #0
 800f96a:	e7db      	b.n	800f924 <__ssputs_r+0x58>
 800f96c:	462a      	mov	r2, r5
 800f96e:	f000 f981 	bl	800fc74 <_realloc_r>
 800f972:	4606      	mov	r6, r0
 800f974:	2800      	cmp	r0, #0
 800f976:	d1e1      	bne.n	800f93c <__ssputs_r+0x70>
 800f978:	6921      	ldr	r1, [r4, #16]
 800f97a:	4650      	mov	r0, sl
 800f97c:	f7ff fefc 	bl	800f778 <_free_r>
 800f980:	e7c7      	b.n	800f912 <__ssputs_r+0x46>
	...

0800f984 <_svfiprintf_r>:
 800f984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f988:	4698      	mov	r8, r3
 800f98a:	898b      	ldrh	r3, [r1, #12]
 800f98c:	061b      	lsls	r3, r3, #24
 800f98e:	b09d      	sub	sp, #116	; 0x74
 800f990:	4607      	mov	r7, r0
 800f992:	460d      	mov	r5, r1
 800f994:	4614      	mov	r4, r2
 800f996:	d50e      	bpl.n	800f9b6 <_svfiprintf_r+0x32>
 800f998:	690b      	ldr	r3, [r1, #16]
 800f99a:	b963      	cbnz	r3, 800f9b6 <_svfiprintf_r+0x32>
 800f99c:	2140      	movs	r1, #64	; 0x40
 800f99e:	f7ff ff3b 	bl	800f818 <_malloc_r>
 800f9a2:	6028      	str	r0, [r5, #0]
 800f9a4:	6128      	str	r0, [r5, #16]
 800f9a6:	b920      	cbnz	r0, 800f9b2 <_svfiprintf_r+0x2e>
 800f9a8:	230c      	movs	r3, #12
 800f9aa:	603b      	str	r3, [r7, #0]
 800f9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800f9b0:	e0d1      	b.n	800fb56 <_svfiprintf_r+0x1d2>
 800f9b2:	2340      	movs	r3, #64	; 0x40
 800f9b4:	616b      	str	r3, [r5, #20]
 800f9b6:	2300      	movs	r3, #0
 800f9b8:	9309      	str	r3, [sp, #36]	; 0x24
 800f9ba:	2320      	movs	r3, #32
 800f9bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f9c0:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9c4:	2330      	movs	r3, #48	; 0x30
 800f9c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fb70 <_svfiprintf_r+0x1ec>
 800f9ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f9ce:	f04f 0901 	mov.w	r9, #1
 800f9d2:	4623      	mov	r3, r4
 800f9d4:	469a      	mov	sl, r3
 800f9d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9da:	b10a      	cbz	r2, 800f9e0 <_svfiprintf_r+0x5c>
 800f9dc:	2a25      	cmp	r2, #37	; 0x25
 800f9de:	d1f9      	bne.n	800f9d4 <_svfiprintf_r+0x50>
 800f9e0:	ebba 0b04 	subs.w	fp, sl, r4
 800f9e4:	d00b      	beq.n	800f9fe <_svfiprintf_r+0x7a>
 800f9e6:	465b      	mov	r3, fp
 800f9e8:	4622      	mov	r2, r4
 800f9ea:	4629      	mov	r1, r5
 800f9ec:	4638      	mov	r0, r7
 800f9ee:	f7ff ff6d 	bl	800f8cc <__ssputs_r>
 800f9f2:	3001      	adds	r0, #1
 800f9f4:	f000 80aa 	beq.w	800fb4c <_svfiprintf_r+0x1c8>
 800f9f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9fa:	445a      	add	r2, fp
 800f9fc:	9209      	str	r2, [sp, #36]	; 0x24
 800f9fe:	f89a 3000 	ldrb.w	r3, [sl]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	f000 80a2 	beq.w	800fb4c <_svfiprintf_r+0x1c8>
 800fa08:	2300      	movs	r3, #0
 800fa0a:	f04f 32ff 	mov.w	r2, #4294967295
 800fa0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fa12:	f10a 0a01 	add.w	sl, sl, #1
 800fa16:	9304      	str	r3, [sp, #16]
 800fa18:	9307      	str	r3, [sp, #28]
 800fa1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fa1e:	931a      	str	r3, [sp, #104]	; 0x68
 800fa20:	4654      	mov	r4, sl
 800fa22:	2205      	movs	r2, #5
 800fa24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa28:	4851      	ldr	r0, [pc, #324]	; (800fb70 <_svfiprintf_r+0x1ec>)
 800fa2a:	f7f0 fc61 	bl	80002f0 <memchr>
 800fa2e:	9a04      	ldr	r2, [sp, #16]
 800fa30:	b9d8      	cbnz	r0, 800fa6a <_svfiprintf_r+0xe6>
 800fa32:	06d0      	lsls	r0, r2, #27
 800fa34:	bf44      	itt	mi
 800fa36:	2320      	movmi	r3, #32
 800fa38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa3c:	0711      	lsls	r1, r2, #28
 800fa3e:	bf44      	itt	mi
 800fa40:	232b      	movmi	r3, #43	; 0x2b
 800fa42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa46:	f89a 3000 	ldrb.w	r3, [sl]
 800fa4a:	2b2a      	cmp	r3, #42	; 0x2a
 800fa4c:	d015      	beq.n	800fa7a <_svfiprintf_r+0xf6>
 800fa4e:	9a07      	ldr	r2, [sp, #28]
 800fa50:	4654      	mov	r4, sl
 800fa52:	2000      	movs	r0, #0
 800fa54:	f04f 0c0a 	mov.w	ip, #10
 800fa58:	4621      	mov	r1, r4
 800fa5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa5e:	3b30      	subs	r3, #48	; 0x30
 800fa60:	2b09      	cmp	r3, #9
 800fa62:	d94e      	bls.n	800fb02 <_svfiprintf_r+0x17e>
 800fa64:	b1b0      	cbz	r0, 800fa94 <_svfiprintf_r+0x110>
 800fa66:	9207      	str	r2, [sp, #28]
 800fa68:	e014      	b.n	800fa94 <_svfiprintf_r+0x110>
 800fa6a:	eba0 0308 	sub.w	r3, r0, r8
 800fa6e:	fa09 f303 	lsl.w	r3, r9, r3
 800fa72:	4313      	orrs	r3, r2
 800fa74:	9304      	str	r3, [sp, #16]
 800fa76:	46a2      	mov	sl, r4
 800fa78:	e7d2      	b.n	800fa20 <_svfiprintf_r+0x9c>
 800fa7a:	9b03      	ldr	r3, [sp, #12]
 800fa7c:	1d19      	adds	r1, r3, #4
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	9103      	str	r1, [sp, #12]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	bfbb      	ittet	lt
 800fa86:	425b      	neglt	r3, r3
 800fa88:	f042 0202 	orrlt.w	r2, r2, #2
 800fa8c:	9307      	strge	r3, [sp, #28]
 800fa8e:	9307      	strlt	r3, [sp, #28]
 800fa90:	bfb8      	it	lt
 800fa92:	9204      	strlt	r2, [sp, #16]
 800fa94:	7823      	ldrb	r3, [r4, #0]
 800fa96:	2b2e      	cmp	r3, #46	; 0x2e
 800fa98:	d10c      	bne.n	800fab4 <_svfiprintf_r+0x130>
 800fa9a:	7863      	ldrb	r3, [r4, #1]
 800fa9c:	2b2a      	cmp	r3, #42	; 0x2a
 800fa9e:	d135      	bne.n	800fb0c <_svfiprintf_r+0x188>
 800faa0:	9b03      	ldr	r3, [sp, #12]
 800faa2:	1d1a      	adds	r2, r3, #4
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	9203      	str	r2, [sp, #12]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	bfb8      	it	lt
 800faac:	f04f 33ff 	movlt.w	r3, #4294967295
 800fab0:	3402      	adds	r4, #2
 800fab2:	9305      	str	r3, [sp, #20]
 800fab4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800fb80 <_svfiprintf_r+0x1fc>
 800fab8:	7821      	ldrb	r1, [r4, #0]
 800faba:	2203      	movs	r2, #3
 800fabc:	4650      	mov	r0, sl
 800fabe:	f7f0 fc17 	bl	80002f0 <memchr>
 800fac2:	b140      	cbz	r0, 800fad6 <_svfiprintf_r+0x152>
 800fac4:	2340      	movs	r3, #64	; 0x40
 800fac6:	eba0 000a 	sub.w	r0, r0, sl
 800faca:	fa03 f000 	lsl.w	r0, r3, r0
 800face:	9b04      	ldr	r3, [sp, #16]
 800fad0:	4303      	orrs	r3, r0
 800fad2:	3401      	adds	r4, #1
 800fad4:	9304      	str	r3, [sp, #16]
 800fad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fada:	4826      	ldr	r0, [pc, #152]	; (800fb74 <_svfiprintf_r+0x1f0>)
 800fadc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fae0:	2206      	movs	r2, #6
 800fae2:	f7f0 fc05 	bl	80002f0 <memchr>
 800fae6:	2800      	cmp	r0, #0
 800fae8:	d038      	beq.n	800fb5c <_svfiprintf_r+0x1d8>
 800faea:	4b23      	ldr	r3, [pc, #140]	; (800fb78 <_svfiprintf_r+0x1f4>)
 800faec:	bb1b      	cbnz	r3, 800fb36 <_svfiprintf_r+0x1b2>
 800faee:	9b03      	ldr	r3, [sp, #12]
 800faf0:	3307      	adds	r3, #7
 800faf2:	f023 0307 	bic.w	r3, r3, #7
 800faf6:	3308      	adds	r3, #8
 800faf8:	9303      	str	r3, [sp, #12]
 800fafa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fafc:	4433      	add	r3, r6
 800fafe:	9309      	str	r3, [sp, #36]	; 0x24
 800fb00:	e767      	b.n	800f9d2 <_svfiprintf_r+0x4e>
 800fb02:	fb0c 3202 	mla	r2, ip, r2, r3
 800fb06:	460c      	mov	r4, r1
 800fb08:	2001      	movs	r0, #1
 800fb0a:	e7a5      	b.n	800fa58 <_svfiprintf_r+0xd4>
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	3401      	adds	r4, #1
 800fb10:	9305      	str	r3, [sp, #20]
 800fb12:	4619      	mov	r1, r3
 800fb14:	f04f 0c0a 	mov.w	ip, #10
 800fb18:	4620      	mov	r0, r4
 800fb1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fb1e:	3a30      	subs	r2, #48	; 0x30
 800fb20:	2a09      	cmp	r2, #9
 800fb22:	d903      	bls.n	800fb2c <_svfiprintf_r+0x1a8>
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d0c5      	beq.n	800fab4 <_svfiprintf_r+0x130>
 800fb28:	9105      	str	r1, [sp, #20]
 800fb2a:	e7c3      	b.n	800fab4 <_svfiprintf_r+0x130>
 800fb2c:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb30:	4604      	mov	r4, r0
 800fb32:	2301      	movs	r3, #1
 800fb34:	e7f0      	b.n	800fb18 <_svfiprintf_r+0x194>
 800fb36:	ab03      	add	r3, sp, #12
 800fb38:	9300      	str	r3, [sp, #0]
 800fb3a:	462a      	mov	r2, r5
 800fb3c:	4b0f      	ldr	r3, [pc, #60]	; (800fb7c <_svfiprintf_r+0x1f8>)
 800fb3e:	a904      	add	r1, sp, #16
 800fb40:	4638      	mov	r0, r7
 800fb42:	f7fe f87d 	bl	800dc40 <_printf_float>
 800fb46:	1c42      	adds	r2, r0, #1
 800fb48:	4606      	mov	r6, r0
 800fb4a:	d1d6      	bne.n	800fafa <_svfiprintf_r+0x176>
 800fb4c:	89ab      	ldrh	r3, [r5, #12]
 800fb4e:	065b      	lsls	r3, r3, #25
 800fb50:	f53f af2c 	bmi.w	800f9ac <_svfiprintf_r+0x28>
 800fb54:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb56:	b01d      	add	sp, #116	; 0x74
 800fb58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb5c:	ab03      	add	r3, sp, #12
 800fb5e:	9300      	str	r3, [sp, #0]
 800fb60:	462a      	mov	r2, r5
 800fb62:	4b06      	ldr	r3, [pc, #24]	; (800fb7c <_svfiprintf_r+0x1f8>)
 800fb64:	a904      	add	r1, sp, #16
 800fb66:	4638      	mov	r0, r7
 800fb68:	f7fe faf6 	bl	800e158 <_printf_i>
 800fb6c:	e7eb      	b.n	800fb46 <_svfiprintf_r+0x1c2>
 800fb6e:	bf00      	nop
 800fb70:	0801ac8c 	.word	0x0801ac8c
 800fb74:	0801ac96 	.word	0x0801ac96
 800fb78:	0800dc41 	.word	0x0800dc41
 800fb7c:	0800f8cd 	.word	0x0800f8cd
 800fb80:	0801ac92 	.word	0x0801ac92

0800fb84 <_sbrk_r>:
 800fb84:	b538      	push	{r3, r4, r5, lr}
 800fb86:	4d06      	ldr	r5, [pc, #24]	; (800fba0 <_sbrk_r+0x1c>)
 800fb88:	2300      	movs	r3, #0
 800fb8a:	4604      	mov	r4, r0
 800fb8c:	4608      	mov	r0, r1
 800fb8e:	602b      	str	r3, [r5, #0]
 800fb90:	f7f3 fec4 	bl	800391c <_sbrk>
 800fb94:	1c43      	adds	r3, r0, #1
 800fb96:	d102      	bne.n	800fb9e <_sbrk_r+0x1a>
 800fb98:	682b      	ldr	r3, [r5, #0]
 800fb9a:	b103      	cbz	r3, 800fb9e <_sbrk_r+0x1a>
 800fb9c:	6023      	str	r3, [r4, #0]
 800fb9e:	bd38      	pop	{r3, r4, r5, pc}
 800fba0:	24010a3c 	.word	0x24010a3c

0800fba4 <__assert_func>:
 800fba4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fba6:	4614      	mov	r4, r2
 800fba8:	461a      	mov	r2, r3
 800fbaa:	4b09      	ldr	r3, [pc, #36]	; (800fbd0 <__assert_func+0x2c>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	4605      	mov	r5, r0
 800fbb0:	68d8      	ldr	r0, [r3, #12]
 800fbb2:	b14c      	cbz	r4, 800fbc8 <__assert_func+0x24>
 800fbb4:	4b07      	ldr	r3, [pc, #28]	; (800fbd4 <__assert_func+0x30>)
 800fbb6:	9100      	str	r1, [sp, #0]
 800fbb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fbbc:	4906      	ldr	r1, [pc, #24]	; (800fbd8 <__assert_func+0x34>)
 800fbbe:	462b      	mov	r3, r5
 800fbc0:	f000 f80e 	bl	800fbe0 <fiprintf>
 800fbc4:	f000 faa4 	bl	8010110 <abort>
 800fbc8:	4b04      	ldr	r3, [pc, #16]	; (800fbdc <__assert_func+0x38>)
 800fbca:	461c      	mov	r4, r3
 800fbcc:	e7f3      	b.n	800fbb6 <__assert_func+0x12>
 800fbce:	bf00      	nop
 800fbd0:	24000380 	.word	0x24000380
 800fbd4:	0801ac9d 	.word	0x0801ac9d
 800fbd8:	0801acaa 	.word	0x0801acaa
 800fbdc:	0801acd8 	.word	0x0801acd8

0800fbe0 <fiprintf>:
 800fbe0:	b40e      	push	{r1, r2, r3}
 800fbe2:	b503      	push	{r0, r1, lr}
 800fbe4:	4601      	mov	r1, r0
 800fbe6:	ab03      	add	r3, sp, #12
 800fbe8:	4805      	ldr	r0, [pc, #20]	; (800fc00 <fiprintf+0x20>)
 800fbea:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbee:	6800      	ldr	r0, [r0, #0]
 800fbf0:	9301      	str	r3, [sp, #4]
 800fbf2:	f000 f88f 	bl	800fd14 <_vfiprintf_r>
 800fbf6:	b002      	add	sp, #8
 800fbf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fbfc:	b003      	add	sp, #12
 800fbfe:	4770      	bx	lr
 800fc00:	24000380 	.word	0x24000380

0800fc04 <__ascii_mbtowc>:
 800fc04:	b082      	sub	sp, #8
 800fc06:	b901      	cbnz	r1, 800fc0a <__ascii_mbtowc+0x6>
 800fc08:	a901      	add	r1, sp, #4
 800fc0a:	b142      	cbz	r2, 800fc1e <__ascii_mbtowc+0x1a>
 800fc0c:	b14b      	cbz	r3, 800fc22 <__ascii_mbtowc+0x1e>
 800fc0e:	7813      	ldrb	r3, [r2, #0]
 800fc10:	600b      	str	r3, [r1, #0]
 800fc12:	7812      	ldrb	r2, [r2, #0]
 800fc14:	1e10      	subs	r0, r2, #0
 800fc16:	bf18      	it	ne
 800fc18:	2001      	movne	r0, #1
 800fc1a:	b002      	add	sp, #8
 800fc1c:	4770      	bx	lr
 800fc1e:	4610      	mov	r0, r2
 800fc20:	e7fb      	b.n	800fc1a <__ascii_mbtowc+0x16>
 800fc22:	f06f 0001 	mvn.w	r0, #1
 800fc26:	e7f8      	b.n	800fc1a <__ascii_mbtowc+0x16>

0800fc28 <memmove>:
 800fc28:	4288      	cmp	r0, r1
 800fc2a:	b510      	push	{r4, lr}
 800fc2c:	eb01 0402 	add.w	r4, r1, r2
 800fc30:	d902      	bls.n	800fc38 <memmove+0x10>
 800fc32:	4284      	cmp	r4, r0
 800fc34:	4623      	mov	r3, r4
 800fc36:	d807      	bhi.n	800fc48 <memmove+0x20>
 800fc38:	1e43      	subs	r3, r0, #1
 800fc3a:	42a1      	cmp	r1, r4
 800fc3c:	d008      	beq.n	800fc50 <memmove+0x28>
 800fc3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fc42:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fc46:	e7f8      	b.n	800fc3a <memmove+0x12>
 800fc48:	4402      	add	r2, r0
 800fc4a:	4601      	mov	r1, r0
 800fc4c:	428a      	cmp	r2, r1
 800fc4e:	d100      	bne.n	800fc52 <memmove+0x2a>
 800fc50:	bd10      	pop	{r4, pc}
 800fc52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fc56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fc5a:	e7f7      	b.n	800fc4c <memmove+0x24>

0800fc5c <__malloc_lock>:
 800fc5c:	4801      	ldr	r0, [pc, #4]	; (800fc64 <__malloc_lock+0x8>)
 800fc5e:	f000 bc17 	b.w	8010490 <__retarget_lock_acquire_recursive>
 800fc62:	bf00      	nop
 800fc64:	24010a44 	.word	0x24010a44

0800fc68 <__malloc_unlock>:
 800fc68:	4801      	ldr	r0, [pc, #4]	; (800fc70 <__malloc_unlock+0x8>)
 800fc6a:	f000 bc12 	b.w	8010492 <__retarget_lock_release_recursive>
 800fc6e:	bf00      	nop
 800fc70:	24010a44 	.word	0x24010a44

0800fc74 <_realloc_r>:
 800fc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc76:	4607      	mov	r7, r0
 800fc78:	4614      	mov	r4, r2
 800fc7a:	460e      	mov	r6, r1
 800fc7c:	b921      	cbnz	r1, 800fc88 <_realloc_r+0x14>
 800fc7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fc82:	4611      	mov	r1, r2
 800fc84:	f7ff bdc8 	b.w	800f818 <_malloc_r>
 800fc88:	b922      	cbnz	r2, 800fc94 <_realloc_r+0x20>
 800fc8a:	f7ff fd75 	bl	800f778 <_free_r>
 800fc8e:	4625      	mov	r5, r4
 800fc90:	4628      	mov	r0, r5
 800fc92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc94:	f000 fc62 	bl	801055c <_malloc_usable_size_r>
 800fc98:	42a0      	cmp	r0, r4
 800fc9a:	d20f      	bcs.n	800fcbc <_realloc_r+0x48>
 800fc9c:	4621      	mov	r1, r4
 800fc9e:	4638      	mov	r0, r7
 800fca0:	f7ff fdba 	bl	800f818 <_malloc_r>
 800fca4:	4605      	mov	r5, r0
 800fca6:	2800      	cmp	r0, #0
 800fca8:	d0f2      	beq.n	800fc90 <_realloc_r+0x1c>
 800fcaa:	4631      	mov	r1, r6
 800fcac:	4622      	mov	r2, r4
 800fcae:	f7fd ff1f 	bl	800daf0 <memcpy>
 800fcb2:	4631      	mov	r1, r6
 800fcb4:	4638      	mov	r0, r7
 800fcb6:	f7ff fd5f 	bl	800f778 <_free_r>
 800fcba:	e7e9      	b.n	800fc90 <_realloc_r+0x1c>
 800fcbc:	4635      	mov	r5, r6
 800fcbe:	e7e7      	b.n	800fc90 <_realloc_r+0x1c>

0800fcc0 <__sfputc_r>:
 800fcc0:	6893      	ldr	r3, [r2, #8]
 800fcc2:	3b01      	subs	r3, #1
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	b410      	push	{r4}
 800fcc8:	6093      	str	r3, [r2, #8]
 800fcca:	da08      	bge.n	800fcde <__sfputc_r+0x1e>
 800fccc:	6994      	ldr	r4, [r2, #24]
 800fcce:	42a3      	cmp	r3, r4
 800fcd0:	db01      	blt.n	800fcd6 <__sfputc_r+0x16>
 800fcd2:	290a      	cmp	r1, #10
 800fcd4:	d103      	bne.n	800fcde <__sfputc_r+0x1e>
 800fcd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fcda:	f000 b94b 	b.w	800ff74 <__swbuf_r>
 800fcde:	6813      	ldr	r3, [r2, #0]
 800fce0:	1c58      	adds	r0, r3, #1
 800fce2:	6010      	str	r0, [r2, #0]
 800fce4:	7019      	strb	r1, [r3, #0]
 800fce6:	4608      	mov	r0, r1
 800fce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fcec:	4770      	bx	lr

0800fcee <__sfputs_r>:
 800fcee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcf0:	4606      	mov	r6, r0
 800fcf2:	460f      	mov	r7, r1
 800fcf4:	4614      	mov	r4, r2
 800fcf6:	18d5      	adds	r5, r2, r3
 800fcf8:	42ac      	cmp	r4, r5
 800fcfa:	d101      	bne.n	800fd00 <__sfputs_r+0x12>
 800fcfc:	2000      	movs	r0, #0
 800fcfe:	e007      	b.n	800fd10 <__sfputs_r+0x22>
 800fd00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd04:	463a      	mov	r2, r7
 800fd06:	4630      	mov	r0, r6
 800fd08:	f7ff ffda 	bl	800fcc0 <__sfputc_r>
 800fd0c:	1c43      	adds	r3, r0, #1
 800fd0e:	d1f3      	bne.n	800fcf8 <__sfputs_r+0xa>
 800fd10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fd14 <_vfiprintf_r>:
 800fd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd18:	460d      	mov	r5, r1
 800fd1a:	b09d      	sub	sp, #116	; 0x74
 800fd1c:	4614      	mov	r4, r2
 800fd1e:	4698      	mov	r8, r3
 800fd20:	4606      	mov	r6, r0
 800fd22:	b118      	cbz	r0, 800fd2c <_vfiprintf_r+0x18>
 800fd24:	6983      	ldr	r3, [r0, #24]
 800fd26:	b90b      	cbnz	r3, 800fd2c <_vfiprintf_r+0x18>
 800fd28:	f000 fb14 	bl	8010354 <__sinit>
 800fd2c:	4b89      	ldr	r3, [pc, #548]	; (800ff54 <_vfiprintf_r+0x240>)
 800fd2e:	429d      	cmp	r5, r3
 800fd30:	d11b      	bne.n	800fd6a <_vfiprintf_r+0x56>
 800fd32:	6875      	ldr	r5, [r6, #4]
 800fd34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd36:	07d9      	lsls	r1, r3, #31
 800fd38:	d405      	bmi.n	800fd46 <_vfiprintf_r+0x32>
 800fd3a:	89ab      	ldrh	r3, [r5, #12]
 800fd3c:	059a      	lsls	r2, r3, #22
 800fd3e:	d402      	bmi.n	800fd46 <_vfiprintf_r+0x32>
 800fd40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd42:	f000 fba5 	bl	8010490 <__retarget_lock_acquire_recursive>
 800fd46:	89ab      	ldrh	r3, [r5, #12]
 800fd48:	071b      	lsls	r3, r3, #28
 800fd4a:	d501      	bpl.n	800fd50 <_vfiprintf_r+0x3c>
 800fd4c:	692b      	ldr	r3, [r5, #16]
 800fd4e:	b9eb      	cbnz	r3, 800fd8c <_vfiprintf_r+0x78>
 800fd50:	4629      	mov	r1, r5
 800fd52:	4630      	mov	r0, r6
 800fd54:	f000 f96e 	bl	8010034 <__swsetup_r>
 800fd58:	b1c0      	cbz	r0, 800fd8c <_vfiprintf_r+0x78>
 800fd5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd5c:	07dc      	lsls	r4, r3, #31
 800fd5e:	d50e      	bpl.n	800fd7e <_vfiprintf_r+0x6a>
 800fd60:	f04f 30ff 	mov.w	r0, #4294967295
 800fd64:	b01d      	add	sp, #116	; 0x74
 800fd66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd6a:	4b7b      	ldr	r3, [pc, #492]	; (800ff58 <_vfiprintf_r+0x244>)
 800fd6c:	429d      	cmp	r5, r3
 800fd6e:	d101      	bne.n	800fd74 <_vfiprintf_r+0x60>
 800fd70:	68b5      	ldr	r5, [r6, #8]
 800fd72:	e7df      	b.n	800fd34 <_vfiprintf_r+0x20>
 800fd74:	4b79      	ldr	r3, [pc, #484]	; (800ff5c <_vfiprintf_r+0x248>)
 800fd76:	429d      	cmp	r5, r3
 800fd78:	bf08      	it	eq
 800fd7a:	68f5      	ldreq	r5, [r6, #12]
 800fd7c:	e7da      	b.n	800fd34 <_vfiprintf_r+0x20>
 800fd7e:	89ab      	ldrh	r3, [r5, #12]
 800fd80:	0598      	lsls	r0, r3, #22
 800fd82:	d4ed      	bmi.n	800fd60 <_vfiprintf_r+0x4c>
 800fd84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd86:	f000 fb84 	bl	8010492 <__retarget_lock_release_recursive>
 800fd8a:	e7e9      	b.n	800fd60 <_vfiprintf_r+0x4c>
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	9309      	str	r3, [sp, #36]	; 0x24
 800fd90:	2320      	movs	r3, #32
 800fd92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fd96:	f8cd 800c 	str.w	r8, [sp, #12]
 800fd9a:	2330      	movs	r3, #48	; 0x30
 800fd9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ff60 <_vfiprintf_r+0x24c>
 800fda0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fda4:	f04f 0901 	mov.w	r9, #1
 800fda8:	4623      	mov	r3, r4
 800fdaa:	469a      	mov	sl, r3
 800fdac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fdb0:	b10a      	cbz	r2, 800fdb6 <_vfiprintf_r+0xa2>
 800fdb2:	2a25      	cmp	r2, #37	; 0x25
 800fdb4:	d1f9      	bne.n	800fdaa <_vfiprintf_r+0x96>
 800fdb6:	ebba 0b04 	subs.w	fp, sl, r4
 800fdba:	d00b      	beq.n	800fdd4 <_vfiprintf_r+0xc0>
 800fdbc:	465b      	mov	r3, fp
 800fdbe:	4622      	mov	r2, r4
 800fdc0:	4629      	mov	r1, r5
 800fdc2:	4630      	mov	r0, r6
 800fdc4:	f7ff ff93 	bl	800fcee <__sfputs_r>
 800fdc8:	3001      	adds	r0, #1
 800fdca:	f000 80aa 	beq.w	800ff22 <_vfiprintf_r+0x20e>
 800fdce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fdd0:	445a      	add	r2, fp
 800fdd2:	9209      	str	r2, [sp, #36]	; 0x24
 800fdd4:	f89a 3000 	ldrb.w	r3, [sl]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	f000 80a2 	beq.w	800ff22 <_vfiprintf_r+0x20e>
 800fdde:	2300      	movs	r3, #0
 800fde0:	f04f 32ff 	mov.w	r2, #4294967295
 800fde4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fde8:	f10a 0a01 	add.w	sl, sl, #1
 800fdec:	9304      	str	r3, [sp, #16]
 800fdee:	9307      	str	r3, [sp, #28]
 800fdf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fdf4:	931a      	str	r3, [sp, #104]	; 0x68
 800fdf6:	4654      	mov	r4, sl
 800fdf8:	2205      	movs	r2, #5
 800fdfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdfe:	4858      	ldr	r0, [pc, #352]	; (800ff60 <_vfiprintf_r+0x24c>)
 800fe00:	f7f0 fa76 	bl	80002f0 <memchr>
 800fe04:	9a04      	ldr	r2, [sp, #16]
 800fe06:	b9d8      	cbnz	r0, 800fe40 <_vfiprintf_r+0x12c>
 800fe08:	06d1      	lsls	r1, r2, #27
 800fe0a:	bf44      	itt	mi
 800fe0c:	2320      	movmi	r3, #32
 800fe0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fe12:	0713      	lsls	r3, r2, #28
 800fe14:	bf44      	itt	mi
 800fe16:	232b      	movmi	r3, #43	; 0x2b
 800fe18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fe1c:	f89a 3000 	ldrb.w	r3, [sl]
 800fe20:	2b2a      	cmp	r3, #42	; 0x2a
 800fe22:	d015      	beq.n	800fe50 <_vfiprintf_r+0x13c>
 800fe24:	9a07      	ldr	r2, [sp, #28]
 800fe26:	4654      	mov	r4, sl
 800fe28:	2000      	movs	r0, #0
 800fe2a:	f04f 0c0a 	mov.w	ip, #10
 800fe2e:	4621      	mov	r1, r4
 800fe30:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe34:	3b30      	subs	r3, #48	; 0x30
 800fe36:	2b09      	cmp	r3, #9
 800fe38:	d94e      	bls.n	800fed8 <_vfiprintf_r+0x1c4>
 800fe3a:	b1b0      	cbz	r0, 800fe6a <_vfiprintf_r+0x156>
 800fe3c:	9207      	str	r2, [sp, #28]
 800fe3e:	e014      	b.n	800fe6a <_vfiprintf_r+0x156>
 800fe40:	eba0 0308 	sub.w	r3, r0, r8
 800fe44:	fa09 f303 	lsl.w	r3, r9, r3
 800fe48:	4313      	orrs	r3, r2
 800fe4a:	9304      	str	r3, [sp, #16]
 800fe4c:	46a2      	mov	sl, r4
 800fe4e:	e7d2      	b.n	800fdf6 <_vfiprintf_r+0xe2>
 800fe50:	9b03      	ldr	r3, [sp, #12]
 800fe52:	1d19      	adds	r1, r3, #4
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	9103      	str	r1, [sp, #12]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	bfbb      	ittet	lt
 800fe5c:	425b      	neglt	r3, r3
 800fe5e:	f042 0202 	orrlt.w	r2, r2, #2
 800fe62:	9307      	strge	r3, [sp, #28]
 800fe64:	9307      	strlt	r3, [sp, #28]
 800fe66:	bfb8      	it	lt
 800fe68:	9204      	strlt	r2, [sp, #16]
 800fe6a:	7823      	ldrb	r3, [r4, #0]
 800fe6c:	2b2e      	cmp	r3, #46	; 0x2e
 800fe6e:	d10c      	bne.n	800fe8a <_vfiprintf_r+0x176>
 800fe70:	7863      	ldrb	r3, [r4, #1]
 800fe72:	2b2a      	cmp	r3, #42	; 0x2a
 800fe74:	d135      	bne.n	800fee2 <_vfiprintf_r+0x1ce>
 800fe76:	9b03      	ldr	r3, [sp, #12]
 800fe78:	1d1a      	adds	r2, r3, #4
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	9203      	str	r2, [sp, #12]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	bfb8      	it	lt
 800fe82:	f04f 33ff 	movlt.w	r3, #4294967295
 800fe86:	3402      	adds	r4, #2
 800fe88:	9305      	str	r3, [sp, #20]
 800fe8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ff70 <_vfiprintf_r+0x25c>
 800fe8e:	7821      	ldrb	r1, [r4, #0]
 800fe90:	2203      	movs	r2, #3
 800fe92:	4650      	mov	r0, sl
 800fe94:	f7f0 fa2c 	bl	80002f0 <memchr>
 800fe98:	b140      	cbz	r0, 800feac <_vfiprintf_r+0x198>
 800fe9a:	2340      	movs	r3, #64	; 0x40
 800fe9c:	eba0 000a 	sub.w	r0, r0, sl
 800fea0:	fa03 f000 	lsl.w	r0, r3, r0
 800fea4:	9b04      	ldr	r3, [sp, #16]
 800fea6:	4303      	orrs	r3, r0
 800fea8:	3401      	adds	r4, #1
 800feaa:	9304      	str	r3, [sp, #16]
 800feac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800feb0:	482c      	ldr	r0, [pc, #176]	; (800ff64 <_vfiprintf_r+0x250>)
 800feb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800feb6:	2206      	movs	r2, #6
 800feb8:	f7f0 fa1a 	bl	80002f0 <memchr>
 800febc:	2800      	cmp	r0, #0
 800febe:	d03f      	beq.n	800ff40 <_vfiprintf_r+0x22c>
 800fec0:	4b29      	ldr	r3, [pc, #164]	; (800ff68 <_vfiprintf_r+0x254>)
 800fec2:	bb1b      	cbnz	r3, 800ff0c <_vfiprintf_r+0x1f8>
 800fec4:	9b03      	ldr	r3, [sp, #12]
 800fec6:	3307      	adds	r3, #7
 800fec8:	f023 0307 	bic.w	r3, r3, #7
 800fecc:	3308      	adds	r3, #8
 800fece:	9303      	str	r3, [sp, #12]
 800fed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fed2:	443b      	add	r3, r7
 800fed4:	9309      	str	r3, [sp, #36]	; 0x24
 800fed6:	e767      	b.n	800fda8 <_vfiprintf_r+0x94>
 800fed8:	fb0c 3202 	mla	r2, ip, r2, r3
 800fedc:	460c      	mov	r4, r1
 800fede:	2001      	movs	r0, #1
 800fee0:	e7a5      	b.n	800fe2e <_vfiprintf_r+0x11a>
 800fee2:	2300      	movs	r3, #0
 800fee4:	3401      	adds	r4, #1
 800fee6:	9305      	str	r3, [sp, #20]
 800fee8:	4619      	mov	r1, r3
 800feea:	f04f 0c0a 	mov.w	ip, #10
 800feee:	4620      	mov	r0, r4
 800fef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fef4:	3a30      	subs	r2, #48	; 0x30
 800fef6:	2a09      	cmp	r2, #9
 800fef8:	d903      	bls.n	800ff02 <_vfiprintf_r+0x1ee>
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d0c5      	beq.n	800fe8a <_vfiprintf_r+0x176>
 800fefe:	9105      	str	r1, [sp, #20]
 800ff00:	e7c3      	b.n	800fe8a <_vfiprintf_r+0x176>
 800ff02:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff06:	4604      	mov	r4, r0
 800ff08:	2301      	movs	r3, #1
 800ff0a:	e7f0      	b.n	800feee <_vfiprintf_r+0x1da>
 800ff0c:	ab03      	add	r3, sp, #12
 800ff0e:	9300      	str	r3, [sp, #0]
 800ff10:	462a      	mov	r2, r5
 800ff12:	4b16      	ldr	r3, [pc, #88]	; (800ff6c <_vfiprintf_r+0x258>)
 800ff14:	a904      	add	r1, sp, #16
 800ff16:	4630      	mov	r0, r6
 800ff18:	f7fd fe92 	bl	800dc40 <_printf_float>
 800ff1c:	4607      	mov	r7, r0
 800ff1e:	1c78      	adds	r0, r7, #1
 800ff20:	d1d6      	bne.n	800fed0 <_vfiprintf_r+0x1bc>
 800ff22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ff24:	07d9      	lsls	r1, r3, #31
 800ff26:	d405      	bmi.n	800ff34 <_vfiprintf_r+0x220>
 800ff28:	89ab      	ldrh	r3, [r5, #12]
 800ff2a:	059a      	lsls	r2, r3, #22
 800ff2c:	d402      	bmi.n	800ff34 <_vfiprintf_r+0x220>
 800ff2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ff30:	f000 faaf 	bl	8010492 <__retarget_lock_release_recursive>
 800ff34:	89ab      	ldrh	r3, [r5, #12]
 800ff36:	065b      	lsls	r3, r3, #25
 800ff38:	f53f af12 	bmi.w	800fd60 <_vfiprintf_r+0x4c>
 800ff3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ff3e:	e711      	b.n	800fd64 <_vfiprintf_r+0x50>
 800ff40:	ab03      	add	r3, sp, #12
 800ff42:	9300      	str	r3, [sp, #0]
 800ff44:	462a      	mov	r2, r5
 800ff46:	4b09      	ldr	r3, [pc, #36]	; (800ff6c <_vfiprintf_r+0x258>)
 800ff48:	a904      	add	r1, sp, #16
 800ff4a:	4630      	mov	r0, r6
 800ff4c:	f7fe f904 	bl	800e158 <_printf_i>
 800ff50:	e7e4      	b.n	800ff1c <_vfiprintf_r+0x208>
 800ff52:	bf00      	nop
 800ff54:	0801ae04 	.word	0x0801ae04
 800ff58:	0801ae24 	.word	0x0801ae24
 800ff5c:	0801ade4 	.word	0x0801ade4
 800ff60:	0801ac8c 	.word	0x0801ac8c
 800ff64:	0801ac96 	.word	0x0801ac96
 800ff68:	0800dc41 	.word	0x0800dc41
 800ff6c:	0800fcef 	.word	0x0800fcef
 800ff70:	0801ac92 	.word	0x0801ac92

0800ff74 <__swbuf_r>:
 800ff74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff76:	460e      	mov	r6, r1
 800ff78:	4614      	mov	r4, r2
 800ff7a:	4605      	mov	r5, r0
 800ff7c:	b118      	cbz	r0, 800ff86 <__swbuf_r+0x12>
 800ff7e:	6983      	ldr	r3, [r0, #24]
 800ff80:	b90b      	cbnz	r3, 800ff86 <__swbuf_r+0x12>
 800ff82:	f000 f9e7 	bl	8010354 <__sinit>
 800ff86:	4b21      	ldr	r3, [pc, #132]	; (801000c <__swbuf_r+0x98>)
 800ff88:	429c      	cmp	r4, r3
 800ff8a:	d12b      	bne.n	800ffe4 <__swbuf_r+0x70>
 800ff8c:	686c      	ldr	r4, [r5, #4]
 800ff8e:	69a3      	ldr	r3, [r4, #24]
 800ff90:	60a3      	str	r3, [r4, #8]
 800ff92:	89a3      	ldrh	r3, [r4, #12]
 800ff94:	071a      	lsls	r2, r3, #28
 800ff96:	d52f      	bpl.n	800fff8 <__swbuf_r+0x84>
 800ff98:	6923      	ldr	r3, [r4, #16]
 800ff9a:	b36b      	cbz	r3, 800fff8 <__swbuf_r+0x84>
 800ff9c:	6923      	ldr	r3, [r4, #16]
 800ff9e:	6820      	ldr	r0, [r4, #0]
 800ffa0:	1ac0      	subs	r0, r0, r3
 800ffa2:	6963      	ldr	r3, [r4, #20]
 800ffa4:	b2f6      	uxtb	r6, r6
 800ffa6:	4283      	cmp	r3, r0
 800ffa8:	4637      	mov	r7, r6
 800ffaa:	dc04      	bgt.n	800ffb6 <__swbuf_r+0x42>
 800ffac:	4621      	mov	r1, r4
 800ffae:	4628      	mov	r0, r5
 800ffb0:	f000 f93c 	bl	801022c <_fflush_r>
 800ffb4:	bb30      	cbnz	r0, 8010004 <__swbuf_r+0x90>
 800ffb6:	68a3      	ldr	r3, [r4, #8]
 800ffb8:	3b01      	subs	r3, #1
 800ffba:	60a3      	str	r3, [r4, #8]
 800ffbc:	6823      	ldr	r3, [r4, #0]
 800ffbe:	1c5a      	adds	r2, r3, #1
 800ffc0:	6022      	str	r2, [r4, #0]
 800ffc2:	701e      	strb	r6, [r3, #0]
 800ffc4:	6963      	ldr	r3, [r4, #20]
 800ffc6:	3001      	adds	r0, #1
 800ffc8:	4283      	cmp	r3, r0
 800ffca:	d004      	beq.n	800ffd6 <__swbuf_r+0x62>
 800ffcc:	89a3      	ldrh	r3, [r4, #12]
 800ffce:	07db      	lsls	r3, r3, #31
 800ffd0:	d506      	bpl.n	800ffe0 <__swbuf_r+0x6c>
 800ffd2:	2e0a      	cmp	r6, #10
 800ffd4:	d104      	bne.n	800ffe0 <__swbuf_r+0x6c>
 800ffd6:	4621      	mov	r1, r4
 800ffd8:	4628      	mov	r0, r5
 800ffda:	f000 f927 	bl	801022c <_fflush_r>
 800ffde:	b988      	cbnz	r0, 8010004 <__swbuf_r+0x90>
 800ffe0:	4638      	mov	r0, r7
 800ffe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffe4:	4b0a      	ldr	r3, [pc, #40]	; (8010010 <__swbuf_r+0x9c>)
 800ffe6:	429c      	cmp	r4, r3
 800ffe8:	d101      	bne.n	800ffee <__swbuf_r+0x7a>
 800ffea:	68ac      	ldr	r4, [r5, #8]
 800ffec:	e7cf      	b.n	800ff8e <__swbuf_r+0x1a>
 800ffee:	4b09      	ldr	r3, [pc, #36]	; (8010014 <__swbuf_r+0xa0>)
 800fff0:	429c      	cmp	r4, r3
 800fff2:	bf08      	it	eq
 800fff4:	68ec      	ldreq	r4, [r5, #12]
 800fff6:	e7ca      	b.n	800ff8e <__swbuf_r+0x1a>
 800fff8:	4621      	mov	r1, r4
 800fffa:	4628      	mov	r0, r5
 800fffc:	f000 f81a 	bl	8010034 <__swsetup_r>
 8010000:	2800      	cmp	r0, #0
 8010002:	d0cb      	beq.n	800ff9c <__swbuf_r+0x28>
 8010004:	f04f 37ff 	mov.w	r7, #4294967295
 8010008:	e7ea      	b.n	800ffe0 <__swbuf_r+0x6c>
 801000a:	bf00      	nop
 801000c:	0801ae04 	.word	0x0801ae04
 8010010:	0801ae24 	.word	0x0801ae24
 8010014:	0801ade4 	.word	0x0801ade4

08010018 <__ascii_wctomb>:
 8010018:	b149      	cbz	r1, 801002e <__ascii_wctomb+0x16>
 801001a:	2aff      	cmp	r2, #255	; 0xff
 801001c:	bf85      	ittet	hi
 801001e:	238a      	movhi	r3, #138	; 0x8a
 8010020:	6003      	strhi	r3, [r0, #0]
 8010022:	700a      	strbls	r2, [r1, #0]
 8010024:	f04f 30ff 	movhi.w	r0, #4294967295
 8010028:	bf98      	it	ls
 801002a:	2001      	movls	r0, #1
 801002c:	4770      	bx	lr
 801002e:	4608      	mov	r0, r1
 8010030:	4770      	bx	lr
	...

08010034 <__swsetup_r>:
 8010034:	4b32      	ldr	r3, [pc, #200]	; (8010100 <__swsetup_r+0xcc>)
 8010036:	b570      	push	{r4, r5, r6, lr}
 8010038:	681d      	ldr	r5, [r3, #0]
 801003a:	4606      	mov	r6, r0
 801003c:	460c      	mov	r4, r1
 801003e:	b125      	cbz	r5, 801004a <__swsetup_r+0x16>
 8010040:	69ab      	ldr	r3, [r5, #24]
 8010042:	b913      	cbnz	r3, 801004a <__swsetup_r+0x16>
 8010044:	4628      	mov	r0, r5
 8010046:	f000 f985 	bl	8010354 <__sinit>
 801004a:	4b2e      	ldr	r3, [pc, #184]	; (8010104 <__swsetup_r+0xd0>)
 801004c:	429c      	cmp	r4, r3
 801004e:	d10f      	bne.n	8010070 <__swsetup_r+0x3c>
 8010050:	686c      	ldr	r4, [r5, #4]
 8010052:	89a3      	ldrh	r3, [r4, #12]
 8010054:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010058:	0719      	lsls	r1, r3, #28
 801005a:	d42c      	bmi.n	80100b6 <__swsetup_r+0x82>
 801005c:	06dd      	lsls	r5, r3, #27
 801005e:	d411      	bmi.n	8010084 <__swsetup_r+0x50>
 8010060:	2309      	movs	r3, #9
 8010062:	6033      	str	r3, [r6, #0]
 8010064:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010068:	81a3      	strh	r3, [r4, #12]
 801006a:	f04f 30ff 	mov.w	r0, #4294967295
 801006e:	e03e      	b.n	80100ee <__swsetup_r+0xba>
 8010070:	4b25      	ldr	r3, [pc, #148]	; (8010108 <__swsetup_r+0xd4>)
 8010072:	429c      	cmp	r4, r3
 8010074:	d101      	bne.n	801007a <__swsetup_r+0x46>
 8010076:	68ac      	ldr	r4, [r5, #8]
 8010078:	e7eb      	b.n	8010052 <__swsetup_r+0x1e>
 801007a:	4b24      	ldr	r3, [pc, #144]	; (801010c <__swsetup_r+0xd8>)
 801007c:	429c      	cmp	r4, r3
 801007e:	bf08      	it	eq
 8010080:	68ec      	ldreq	r4, [r5, #12]
 8010082:	e7e6      	b.n	8010052 <__swsetup_r+0x1e>
 8010084:	0758      	lsls	r0, r3, #29
 8010086:	d512      	bpl.n	80100ae <__swsetup_r+0x7a>
 8010088:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801008a:	b141      	cbz	r1, 801009e <__swsetup_r+0x6a>
 801008c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010090:	4299      	cmp	r1, r3
 8010092:	d002      	beq.n	801009a <__swsetup_r+0x66>
 8010094:	4630      	mov	r0, r6
 8010096:	f7ff fb6f 	bl	800f778 <_free_r>
 801009a:	2300      	movs	r3, #0
 801009c:	6363      	str	r3, [r4, #52]	; 0x34
 801009e:	89a3      	ldrh	r3, [r4, #12]
 80100a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80100a4:	81a3      	strh	r3, [r4, #12]
 80100a6:	2300      	movs	r3, #0
 80100a8:	6063      	str	r3, [r4, #4]
 80100aa:	6923      	ldr	r3, [r4, #16]
 80100ac:	6023      	str	r3, [r4, #0]
 80100ae:	89a3      	ldrh	r3, [r4, #12]
 80100b0:	f043 0308 	orr.w	r3, r3, #8
 80100b4:	81a3      	strh	r3, [r4, #12]
 80100b6:	6923      	ldr	r3, [r4, #16]
 80100b8:	b94b      	cbnz	r3, 80100ce <__swsetup_r+0x9a>
 80100ba:	89a3      	ldrh	r3, [r4, #12]
 80100bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80100c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80100c4:	d003      	beq.n	80100ce <__swsetup_r+0x9a>
 80100c6:	4621      	mov	r1, r4
 80100c8:	4630      	mov	r0, r6
 80100ca:	f000 fa07 	bl	80104dc <__smakebuf_r>
 80100ce:	89a0      	ldrh	r0, [r4, #12]
 80100d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80100d4:	f010 0301 	ands.w	r3, r0, #1
 80100d8:	d00a      	beq.n	80100f0 <__swsetup_r+0xbc>
 80100da:	2300      	movs	r3, #0
 80100dc:	60a3      	str	r3, [r4, #8]
 80100de:	6963      	ldr	r3, [r4, #20]
 80100e0:	425b      	negs	r3, r3
 80100e2:	61a3      	str	r3, [r4, #24]
 80100e4:	6923      	ldr	r3, [r4, #16]
 80100e6:	b943      	cbnz	r3, 80100fa <__swsetup_r+0xc6>
 80100e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80100ec:	d1ba      	bne.n	8010064 <__swsetup_r+0x30>
 80100ee:	bd70      	pop	{r4, r5, r6, pc}
 80100f0:	0781      	lsls	r1, r0, #30
 80100f2:	bf58      	it	pl
 80100f4:	6963      	ldrpl	r3, [r4, #20]
 80100f6:	60a3      	str	r3, [r4, #8]
 80100f8:	e7f4      	b.n	80100e4 <__swsetup_r+0xb0>
 80100fa:	2000      	movs	r0, #0
 80100fc:	e7f7      	b.n	80100ee <__swsetup_r+0xba>
 80100fe:	bf00      	nop
 8010100:	24000380 	.word	0x24000380
 8010104:	0801ae04 	.word	0x0801ae04
 8010108:	0801ae24 	.word	0x0801ae24
 801010c:	0801ade4 	.word	0x0801ade4

08010110 <abort>:
 8010110:	b508      	push	{r3, lr}
 8010112:	2006      	movs	r0, #6
 8010114:	f000 fa52 	bl	80105bc <raise>
 8010118:	2001      	movs	r0, #1
 801011a:	f7f3 fbcf 	bl	80038bc <_exit>
	...

08010120 <__sflush_r>:
 8010120:	898a      	ldrh	r2, [r1, #12]
 8010122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010126:	4605      	mov	r5, r0
 8010128:	0710      	lsls	r0, r2, #28
 801012a:	460c      	mov	r4, r1
 801012c:	d458      	bmi.n	80101e0 <__sflush_r+0xc0>
 801012e:	684b      	ldr	r3, [r1, #4]
 8010130:	2b00      	cmp	r3, #0
 8010132:	dc05      	bgt.n	8010140 <__sflush_r+0x20>
 8010134:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010136:	2b00      	cmp	r3, #0
 8010138:	dc02      	bgt.n	8010140 <__sflush_r+0x20>
 801013a:	2000      	movs	r0, #0
 801013c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010140:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010142:	2e00      	cmp	r6, #0
 8010144:	d0f9      	beq.n	801013a <__sflush_r+0x1a>
 8010146:	2300      	movs	r3, #0
 8010148:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801014c:	682f      	ldr	r7, [r5, #0]
 801014e:	602b      	str	r3, [r5, #0]
 8010150:	d032      	beq.n	80101b8 <__sflush_r+0x98>
 8010152:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010154:	89a3      	ldrh	r3, [r4, #12]
 8010156:	075a      	lsls	r2, r3, #29
 8010158:	d505      	bpl.n	8010166 <__sflush_r+0x46>
 801015a:	6863      	ldr	r3, [r4, #4]
 801015c:	1ac0      	subs	r0, r0, r3
 801015e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010160:	b10b      	cbz	r3, 8010166 <__sflush_r+0x46>
 8010162:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010164:	1ac0      	subs	r0, r0, r3
 8010166:	2300      	movs	r3, #0
 8010168:	4602      	mov	r2, r0
 801016a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801016c:	6a21      	ldr	r1, [r4, #32]
 801016e:	4628      	mov	r0, r5
 8010170:	47b0      	blx	r6
 8010172:	1c43      	adds	r3, r0, #1
 8010174:	89a3      	ldrh	r3, [r4, #12]
 8010176:	d106      	bne.n	8010186 <__sflush_r+0x66>
 8010178:	6829      	ldr	r1, [r5, #0]
 801017a:	291d      	cmp	r1, #29
 801017c:	d82c      	bhi.n	80101d8 <__sflush_r+0xb8>
 801017e:	4a2a      	ldr	r2, [pc, #168]	; (8010228 <__sflush_r+0x108>)
 8010180:	40ca      	lsrs	r2, r1
 8010182:	07d6      	lsls	r6, r2, #31
 8010184:	d528      	bpl.n	80101d8 <__sflush_r+0xb8>
 8010186:	2200      	movs	r2, #0
 8010188:	6062      	str	r2, [r4, #4]
 801018a:	04d9      	lsls	r1, r3, #19
 801018c:	6922      	ldr	r2, [r4, #16]
 801018e:	6022      	str	r2, [r4, #0]
 8010190:	d504      	bpl.n	801019c <__sflush_r+0x7c>
 8010192:	1c42      	adds	r2, r0, #1
 8010194:	d101      	bne.n	801019a <__sflush_r+0x7a>
 8010196:	682b      	ldr	r3, [r5, #0]
 8010198:	b903      	cbnz	r3, 801019c <__sflush_r+0x7c>
 801019a:	6560      	str	r0, [r4, #84]	; 0x54
 801019c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801019e:	602f      	str	r7, [r5, #0]
 80101a0:	2900      	cmp	r1, #0
 80101a2:	d0ca      	beq.n	801013a <__sflush_r+0x1a>
 80101a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80101a8:	4299      	cmp	r1, r3
 80101aa:	d002      	beq.n	80101b2 <__sflush_r+0x92>
 80101ac:	4628      	mov	r0, r5
 80101ae:	f7ff fae3 	bl	800f778 <_free_r>
 80101b2:	2000      	movs	r0, #0
 80101b4:	6360      	str	r0, [r4, #52]	; 0x34
 80101b6:	e7c1      	b.n	801013c <__sflush_r+0x1c>
 80101b8:	6a21      	ldr	r1, [r4, #32]
 80101ba:	2301      	movs	r3, #1
 80101bc:	4628      	mov	r0, r5
 80101be:	47b0      	blx	r6
 80101c0:	1c41      	adds	r1, r0, #1
 80101c2:	d1c7      	bne.n	8010154 <__sflush_r+0x34>
 80101c4:	682b      	ldr	r3, [r5, #0]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d0c4      	beq.n	8010154 <__sflush_r+0x34>
 80101ca:	2b1d      	cmp	r3, #29
 80101cc:	d001      	beq.n	80101d2 <__sflush_r+0xb2>
 80101ce:	2b16      	cmp	r3, #22
 80101d0:	d101      	bne.n	80101d6 <__sflush_r+0xb6>
 80101d2:	602f      	str	r7, [r5, #0]
 80101d4:	e7b1      	b.n	801013a <__sflush_r+0x1a>
 80101d6:	89a3      	ldrh	r3, [r4, #12]
 80101d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101dc:	81a3      	strh	r3, [r4, #12]
 80101de:	e7ad      	b.n	801013c <__sflush_r+0x1c>
 80101e0:	690f      	ldr	r7, [r1, #16]
 80101e2:	2f00      	cmp	r7, #0
 80101e4:	d0a9      	beq.n	801013a <__sflush_r+0x1a>
 80101e6:	0793      	lsls	r3, r2, #30
 80101e8:	680e      	ldr	r6, [r1, #0]
 80101ea:	bf08      	it	eq
 80101ec:	694b      	ldreq	r3, [r1, #20]
 80101ee:	600f      	str	r7, [r1, #0]
 80101f0:	bf18      	it	ne
 80101f2:	2300      	movne	r3, #0
 80101f4:	eba6 0807 	sub.w	r8, r6, r7
 80101f8:	608b      	str	r3, [r1, #8]
 80101fa:	f1b8 0f00 	cmp.w	r8, #0
 80101fe:	dd9c      	ble.n	801013a <__sflush_r+0x1a>
 8010200:	6a21      	ldr	r1, [r4, #32]
 8010202:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010204:	4643      	mov	r3, r8
 8010206:	463a      	mov	r2, r7
 8010208:	4628      	mov	r0, r5
 801020a:	47b0      	blx	r6
 801020c:	2800      	cmp	r0, #0
 801020e:	dc06      	bgt.n	801021e <__sflush_r+0xfe>
 8010210:	89a3      	ldrh	r3, [r4, #12]
 8010212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010216:	81a3      	strh	r3, [r4, #12]
 8010218:	f04f 30ff 	mov.w	r0, #4294967295
 801021c:	e78e      	b.n	801013c <__sflush_r+0x1c>
 801021e:	4407      	add	r7, r0
 8010220:	eba8 0800 	sub.w	r8, r8, r0
 8010224:	e7e9      	b.n	80101fa <__sflush_r+0xda>
 8010226:	bf00      	nop
 8010228:	20400001 	.word	0x20400001

0801022c <_fflush_r>:
 801022c:	b538      	push	{r3, r4, r5, lr}
 801022e:	690b      	ldr	r3, [r1, #16]
 8010230:	4605      	mov	r5, r0
 8010232:	460c      	mov	r4, r1
 8010234:	b913      	cbnz	r3, 801023c <_fflush_r+0x10>
 8010236:	2500      	movs	r5, #0
 8010238:	4628      	mov	r0, r5
 801023a:	bd38      	pop	{r3, r4, r5, pc}
 801023c:	b118      	cbz	r0, 8010246 <_fflush_r+0x1a>
 801023e:	6983      	ldr	r3, [r0, #24]
 8010240:	b90b      	cbnz	r3, 8010246 <_fflush_r+0x1a>
 8010242:	f000 f887 	bl	8010354 <__sinit>
 8010246:	4b14      	ldr	r3, [pc, #80]	; (8010298 <_fflush_r+0x6c>)
 8010248:	429c      	cmp	r4, r3
 801024a:	d11b      	bne.n	8010284 <_fflush_r+0x58>
 801024c:	686c      	ldr	r4, [r5, #4]
 801024e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d0ef      	beq.n	8010236 <_fflush_r+0xa>
 8010256:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010258:	07d0      	lsls	r0, r2, #31
 801025a:	d404      	bmi.n	8010266 <_fflush_r+0x3a>
 801025c:	0599      	lsls	r1, r3, #22
 801025e:	d402      	bmi.n	8010266 <_fflush_r+0x3a>
 8010260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010262:	f000 f915 	bl	8010490 <__retarget_lock_acquire_recursive>
 8010266:	4628      	mov	r0, r5
 8010268:	4621      	mov	r1, r4
 801026a:	f7ff ff59 	bl	8010120 <__sflush_r>
 801026e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010270:	07da      	lsls	r2, r3, #31
 8010272:	4605      	mov	r5, r0
 8010274:	d4e0      	bmi.n	8010238 <_fflush_r+0xc>
 8010276:	89a3      	ldrh	r3, [r4, #12]
 8010278:	059b      	lsls	r3, r3, #22
 801027a:	d4dd      	bmi.n	8010238 <_fflush_r+0xc>
 801027c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801027e:	f000 f908 	bl	8010492 <__retarget_lock_release_recursive>
 8010282:	e7d9      	b.n	8010238 <_fflush_r+0xc>
 8010284:	4b05      	ldr	r3, [pc, #20]	; (801029c <_fflush_r+0x70>)
 8010286:	429c      	cmp	r4, r3
 8010288:	d101      	bne.n	801028e <_fflush_r+0x62>
 801028a:	68ac      	ldr	r4, [r5, #8]
 801028c:	e7df      	b.n	801024e <_fflush_r+0x22>
 801028e:	4b04      	ldr	r3, [pc, #16]	; (80102a0 <_fflush_r+0x74>)
 8010290:	429c      	cmp	r4, r3
 8010292:	bf08      	it	eq
 8010294:	68ec      	ldreq	r4, [r5, #12]
 8010296:	e7da      	b.n	801024e <_fflush_r+0x22>
 8010298:	0801ae04 	.word	0x0801ae04
 801029c:	0801ae24 	.word	0x0801ae24
 80102a0:	0801ade4 	.word	0x0801ade4

080102a4 <std>:
 80102a4:	2300      	movs	r3, #0
 80102a6:	b510      	push	{r4, lr}
 80102a8:	4604      	mov	r4, r0
 80102aa:	e9c0 3300 	strd	r3, r3, [r0]
 80102ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80102b2:	6083      	str	r3, [r0, #8]
 80102b4:	8181      	strh	r1, [r0, #12]
 80102b6:	6643      	str	r3, [r0, #100]	; 0x64
 80102b8:	81c2      	strh	r2, [r0, #14]
 80102ba:	6183      	str	r3, [r0, #24]
 80102bc:	4619      	mov	r1, r3
 80102be:	2208      	movs	r2, #8
 80102c0:	305c      	adds	r0, #92	; 0x5c
 80102c2:	f7fd fc23 	bl	800db0c <memset>
 80102c6:	4b05      	ldr	r3, [pc, #20]	; (80102dc <std+0x38>)
 80102c8:	6263      	str	r3, [r4, #36]	; 0x24
 80102ca:	4b05      	ldr	r3, [pc, #20]	; (80102e0 <std+0x3c>)
 80102cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80102ce:	4b05      	ldr	r3, [pc, #20]	; (80102e4 <std+0x40>)
 80102d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80102d2:	4b05      	ldr	r3, [pc, #20]	; (80102e8 <std+0x44>)
 80102d4:	6224      	str	r4, [r4, #32]
 80102d6:	6323      	str	r3, [r4, #48]	; 0x30
 80102d8:	bd10      	pop	{r4, pc}
 80102da:	bf00      	nop
 80102dc:	080105f5 	.word	0x080105f5
 80102e0:	08010617 	.word	0x08010617
 80102e4:	0801064f 	.word	0x0801064f
 80102e8:	08010673 	.word	0x08010673

080102ec <_cleanup_r>:
 80102ec:	4901      	ldr	r1, [pc, #4]	; (80102f4 <_cleanup_r+0x8>)
 80102ee:	f000 b8af 	b.w	8010450 <_fwalk_reent>
 80102f2:	bf00      	nop
 80102f4:	0801022d 	.word	0x0801022d

080102f8 <__sfmoreglue>:
 80102f8:	b570      	push	{r4, r5, r6, lr}
 80102fa:	1e4a      	subs	r2, r1, #1
 80102fc:	2568      	movs	r5, #104	; 0x68
 80102fe:	4355      	muls	r5, r2
 8010300:	460e      	mov	r6, r1
 8010302:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010306:	f7ff fa87 	bl	800f818 <_malloc_r>
 801030a:	4604      	mov	r4, r0
 801030c:	b140      	cbz	r0, 8010320 <__sfmoreglue+0x28>
 801030e:	2100      	movs	r1, #0
 8010310:	e9c0 1600 	strd	r1, r6, [r0]
 8010314:	300c      	adds	r0, #12
 8010316:	60a0      	str	r0, [r4, #8]
 8010318:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801031c:	f7fd fbf6 	bl	800db0c <memset>
 8010320:	4620      	mov	r0, r4
 8010322:	bd70      	pop	{r4, r5, r6, pc}

08010324 <__sfp_lock_acquire>:
 8010324:	4801      	ldr	r0, [pc, #4]	; (801032c <__sfp_lock_acquire+0x8>)
 8010326:	f000 b8b3 	b.w	8010490 <__retarget_lock_acquire_recursive>
 801032a:	bf00      	nop
 801032c:	24010a48 	.word	0x24010a48

08010330 <__sfp_lock_release>:
 8010330:	4801      	ldr	r0, [pc, #4]	; (8010338 <__sfp_lock_release+0x8>)
 8010332:	f000 b8ae 	b.w	8010492 <__retarget_lock_release_recursive>
 8010336:	bf00      	nop
 8010338:	24010a48 	.word	0x24010a48

0801033c <__sinit_lock_acquire>:
 801033c:	4801      	ldr	r0, [pc, #4]	; (8010344 <__sinit_lock_acquire+0x8>)
 801033e:	f000 b8a7 	b.w	8010490 <__retarget_lock_acquire_recursive>
 8010342:	bf00      	nop
 8010344:	24010a43 	.word	0x24010a43

08010348 <__sinit_lock_release>:
 8010348:	4801      	ldr	r0, [pc, #4]	; (8010350 <__sinit_lock_release+0x8>)
 801034a:	f000 b8a2 	b.w	8010492 <__retarget_lock_release_recursive>
 801034e:	bf00      	nop
 8010350:	24010a43 	.word	0x24010a43

08010354 <__sinit>:
 8010354:	b510      	push	{r4, lr}
 8010356:	4604      	mov	r4, r0
 8010358:	f7ff fff0 	bl	801033c <__sinit_lock_acquire>
 801035c:	69a3      	ldr	r3, [r4, #24]
 801035e:	b11b      	cbz	r3, 8010368 <__sinit+0x14>
 8010360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010364:	f7ff bff0 	b.w	8010348 <__sinit_lock_release>
 8010368:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801036c:	6523      	str	r3, [r4, #80]	; 0x50
 801036e:	4b13      	ldr	r3, [pc, #76]	; (80103bc <__sinit+0x68>)
 8010370:	4a13      	ldr	r2, [pc, #76]	; (80103c0 <__sinit+0x6c>)
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	62a2      	str	r2, [r4, #40]	; 0x28
 8010376:	42a3      	cmp	r3, r4
 8010378:	bf04      	itt	eq
 801037a:	2301      	moveq	r3, #1
 801037c:	61a3      	streq	r3, [r4, #24]
 801037e:	4620      	mov	r0, r4
 8010380:	f000 f820 	bl	80103c4 <__sfp>
 8010384:	6060      	str	r0, [r4, #4]
 8010386:	4620      	mov	r0, r4
 8010388:	f000 f81c 	bl	80103c4 <__sfp>
 801038c:	60a0      	str	r0, [r4, #8]
 801038e:	4620      	mov	r0, r4
 8010390:	f000 f818 	bl	80103c4 <__sfp>
 8010394:	2200      	movs	r2, #0
 8010396:	60e0      	str	r0, [r4, #12]
 8010398:	2104      	movs	r1, #4
 801039a:	6860      	ldr	r0, [r4, #4]
 801039c:	f7ff ff82 	bl	80102a4 <std>
 80103a0:	68a0      	ldr	r0, [r4, #8]
 80103a2:	2201      	movs	r2, #1
 80103a4:	2109      	movs	r1, #9
 80103a6:	f7ff ff7d 	bl	80102a4 <std>
 80103aa:	68e0      	ldr	r0, [r4, #12]
 80103ac:	2202      	movs	r2, #2
 80103ae:	2112      	movs	r1, #18
 80103b0:	f7ff ff78 	bl	80102a4 <std>
 80103b4:	2301      	movs	r3, #1
 80103b6:	61a3      	str	r3, [r4, #24]
 80103b8:	e7d2      	b.n	8010360 <__sinit+0xc>
 80103ba:	bf00      	nop
 80103bc:	0801aa60 	.word	0x0801aa60
 80103c0:	080102ed 	.word	0x080102ed

080103c4 <__sfp>:
 80103c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103c6:	4607      	mov	r7, r0
 80103c8:	f7ff ffac 	bl	8010324 <__sfp_lock_acquire>
 80103cc:	4b1e      	ldr	r3, [pc, #120]	; (8010448 <__sfp+0x84>)
 80103ce:	681e      	ldr	r6, [r3, #0]
 80103d0:	69b3      	ldr	r3, [r6, #24]
 80103d2:	b913      	cbnz	r3, 80103da <__sfp+0x16>
 80103d4:	4630      	mov	r0, r6
 80103d6:	f7ff ffbd 	bl	8010354 <__sinit>
 80103da:	3648      	adds	r6, #72	; 0x48
 80103dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80103e0:	3b01      	subs	r3, #1
 80103e2:	d503      	bpl.n	80103ec <__sfp+0x28>
 80103e4:	6833      	ldr	r3, [r6, #0]
 80103e6:	b30b      	cbz	r3, 801042c <__sfp+0x68>
 80103e8:	6836      	ldr	r6, [r6, #0]
 80103ea:	e7f7      	b.n	80103dc <__sfp+0x18>
 80103ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80103f0:	b9d5      	cbnz	r5, 8010428 <__sfp+0x64>
 80103f2:	4b16      	ldr	r3, [pc, #88]	; (801044c <__sfp+0x88>)
 80103f4:	60e3      	str	r3, [r4, #12]
 80103f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80103fa:	6665      	str	r5, [r4, #100]	; 0x64
 80103fc:	f000 f847 	bl	801048e <__retarget_lock_init_recursive>
 8010400:	f7ff ff96 	bl	8010330 <__sfp_lock_release>
 8010404:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010408:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801040c:	6025      	str	r5, [r4, #0]
 801040e:	61a5      	str	r5, [r4, #24]
 8010410:	2208      	movs	r2, #8
 8010412:	4629      	mov	r1, r5
 8010414:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010418:	f7fd fb78 	bl	800db0c <memset>
 801041c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010420:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010424:	4620      	mov	r0, r4
 8010426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010428:	3468      	adds	r4, #104	; 0x68
 801042a:	e7d9      	b.n	80103e0 <__sfp+0x1c>
 801042c:	2104      	movs	r1, #4
 801042e:	4638      	mov	r0, r7
 8010430:	f7ff ff62 	bl	80102f8 <__sfmoreglue>
 8010434:	4604      	mov	r4, r0
 8010436:	6030      	str	r0, [r6, #0]
 8010438:	2800      	cmp	r0, #0
 801043a:	d1d5      	bne.n	80103e8 <__sfp+0x24>
 801043c:	f7ff ff78 	bl	8010330 <__sfp_lock_release>
 8010440:	230c      	movs	r3, #12
 8010442:	603b      	str	r3, [r7, #0]
 8010444:	e7ee      	b.n	8010424 <__sfp+0x60>
 8010446:	bf00      	nop
 8010448:	0801aa60 	.word	0x0801aa60
 801044c:	ffff0001 	.word	0xffff0001

08010450 <_fwalk_reent>:
 8010450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010454:	4606      	mov	r6, r0
 8010456:	4688      	mov	r8, r1
 8010458:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801045c:	2700      	movs	r7, #0
 801045e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010462:	f1b9 0901 	subs.w	r9, r9, #1
 8010466:	d505      	bpl.n	8010474 <_fwalk_reent+0x24>
 8010468:	6824      	ldr	r4, [r4, #0]
 801046a:	2c00      	cmp	r4, #0
 801046c:	d1f7      	bne.n	801045e <_fwalk_reent+0xe>
 801046e:	4638      	mov	r0, r7
 8010470:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010474:	89ab      	ldrh	r3, [r5, #12]
 8010476:	2b01      	cmp	r3, #1
 8010478:	d907      	bls.n	801048a <_fwalk_reent+0x3a>
 801047a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801047e:	3301      	adds	r3, #1
 8010480:	d003      	beq.n	801048a <_fwalk_reent+0x3a>
 8010482:	4629      	mov	r1, r5
 8010484:	4630      	mov	r0, r6
 8010486:	47c0      	blx	r8
 8010488:	4307      	orrs	r7, r0
 801048a:	3568      	adds	r5, #104	; 0x68
 801048c:	e7e9      	b.n	8010462 <_fwalk_reent+0x12>

0801048e <__retarget_lock_init_recursive>:
 801048e:	4770      	bx	lr

08010490 <__retarget_lock_acquire_recursive>:
 8010490:	4770      	bx	lr

08010492 <__retarget_lock_release_recursive>:
 8010492:	4770      	bx	lr

08010494 <__swhatbuf_r>:
 8010494:	b570      	push	{r4, r5, r6, lr}
 8010496:	460e      	mov	r6, r1
 8010498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801049c:	2900      	cmp	r1, #0
 801049e:	b096      	sub	sp, #88	; 0x58
 80104a0:	4614      	mov	r4, r2
 80104a2:	461d      	mov	r5, r3
 80104a4:	da07      	bge.n	80104b6 <__swhatbuf_r+0x22>
 80104a6:	2300      	movs	r3, #0
 80104a8:	602b      	str	r3, [r5, #0]
 80104aa:	89b3      	ldrh	r3, [r6, #12]
 80104ac:	061a      	lsls	r2, r3, #24
 80104ae:	d410      	bmi.n	80104d2 <__swhatbuf_r+0x3e>
 80104b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104b4:	e00e      	b.n	80104d4 <__swhatbuf_r+0x40>
 80104b6:	466a      	mov	r2, sp
 80104b8:	f000 f902 	bl	80106c0 <_fstat_r>
 80104bc:	2800      	cmp	r0, #0
 80104be:	dbf2      	blt.n	80104a6 <__swhatbuf_r+0x12>
 80104c0:	9a01      	ldr	r2, [sp, #4]
 80104c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80104c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80104ca:	425a      	negs	r2, r3
 80104cc:	415a      	adcs	r2, r3
 80104ce:	602a      	str	r2, [r5, #0]
 80104d0:	e7ee      	b.n	80104b0 <__swhatbuf_r+0x1c>
 80104d2:	2340      	movs	r3, #64	; 0x40
 80104d4:	2000      	movs	r0, #0
 80104d6:	6023      	str	r3, [r4, #0]
 80104d8:	b016      	add	sp, #88	; 0x58
 80104da:	bd70      	pop	{r4, r5, r6, pc}

080104dc <__smakebuf_r>:
 80104dc:	898b      	ldrh	r3, [r1, #12]
 80104de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80104e0:	079d      	lsls	r5, r3, #30
 80104e2:	4606      	mov	r6, r0
 80104e4:	460c      	mov	r4, r1
 80104e6:	d507      	bpl.n	80104f8 <__smakebuf_r+0x1c>
 80104e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80104ec:	6023      	str	r3, [r4, #0]
 80104ee:	6123      	str	r3, [r4, #16]
 80104f0:	2301      	movs	r3, #1
 80104f2:	6163      	str	r3, [r4, #20]
 80104f4:	b002      	add	sp, #8
 80104f6:	bd70      	pop	{r4, r5, r6, pc}
 80104f8:	ab01      	add	r3, sp, #4
 80104fa:	466a      	mov	r2, sp
 80104fc:	f7ff ffca 	bl	8010494 <__swhatbuf_r>
 8010500:	9900      	ldr	r1, [sp, #0]
 8010502:	4605      	mov	r5, r0
 8010504:	4630      	mov	r0, r6
 8010506:	f7ff f987 	bl	800f818 <_malloc_r>
 801050a:	b948      	cbnz	r0, 8010520 <__smakebuf_r+0x44>
 801050c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010510:	059a      	lsls	r2, r3, #22
 8010512:	d4ef      	bmi.n	80104f4 <__smakebuf_r+0x18>
 8010514:	f023 0303 	bic.w	r3, r3, #3
 8010518:	f043 0302 	orr.w	r3, r3, #2
 801051c:	81a3      	strh	r3, [r4, #12]
 801051e:	e7e3      	b.n	80104e8 <__smakebuf_r+0xc>
 8010520:	4b0d      	ldr	r3, [pc, #52]	; (8010558 <__smakebuf_r+0x7c>)
 8010522:	62b3      	str	r3, [r6, #40]	; 0x28
 8010524:	89a3      	ldrh	r3, [r4, #12]
 8010526:	6020      	str	r0, [r4, #0]
 8010528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801052c:	81a3      	strh	r3, [r4, #12]
 801052e:	9b00      	ldr	r3, [sp, #0]
 8010530:	6163      	str	r3, [r4, #20]
 8010532:	9b01      	ldr	r3, [sp, #4]
 8010534:	6120      	str	r0, [r4, #16]
 8010536:	b15b      	cbz	r3, 8010550 <__smakebuf_r+0x74>
 8010538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801053c:	4630      	mov	r0, r6
 801053e:	f000 f8d1 	bl	80106e4 <_isatty_r>
 8010542:	b128      	cbz	r0, 8010550 <__smakebuf_r+0x74>
 8010544:	89a3      	ldrh	r3, [r4, #12]
 8010546:	f023 0303 	bic.w	r3, r3, #3
 801054a:	f043 0301 	orr.w	r3, r3, #1
 801054e:	81a3      	strh	r3, [r4, #12]
 8010550:	89a0      	ldrh	r0, [r4, #12]
 8010552:	4305      	orrs	r5, r0
 8010554:	81a5      	strh	r5, [r4, #12]
 8010556:	e7cd      	b.n	80104f4 <__smakebuf_r+0x18>
 8010558:	080102ed 	.word	0x080102ed

0801055c <_malloc_usable_size_r>:
 801055c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010560:	1f18      	subs	r0, r3, #4
 8010562:	2b00      	cmp	r3, #0
 8010564:	bfbc      	itt	lt
 8010566:	580b      	ldrlt	r3, [r1, r0]
 8010568:	18c0      	addlt	r0, r0, r3
 801056a:	4770      	bx	lr

0801056c <_raise_r>:
 801056c:	291f      	cmp	r1, #31
 801056e:	b538      	push	{r3, r4, r5, lr}
 8010570:	4604      	mov	r4, r0
 8010572:	460d      	mov	r5, r1
 8010574:	d904      	bls.n	8010580 <_raise_r+0x14>
 8010576:	2316      	movs	r3, #22
 8010578:	6003      	str	r3, [r0, #0]
 801057a:	f04f 30ff 	mov.w	r0, #4294967295
 801057e:	bd38      	pop	{r3, r4, r5, pc}
 8010580:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010582:	b112      	cbz	r2, 801058a <_raise_r+0x1e>
 8010584:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010588:	b94b      	cbnz	r3, 801059e <_raise_r+0x32>
 801058a:	4620      	mov	r0, r4
 801058c:	f000 f830 	bl	80105f0 <_getpid_r>
 8010590:	462a      	mov	r2, r5
 8010592:	4601      	mov	r1, r0
 8010594:	4620      	mov	r0, r4
 8010596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801059a:	f000 b817 	b.w	80105cc <_kill_r>
 801059e:	2b01      	cmp	r3, #1
 80105a0:	d00a      	beq.n	80105b8 <_raise_r+0x4c>
 80105a2:	1c59      	adds	r1, r3, #1
 80105a4:	d103      	bne.n	80105ae <_raise_r+0x42>
 80105a6:	2316      	movs	r3, #22
 80105a8:	6003      	str	r3, [r0, #0]
 80105aa:	2001      	movs	r0, #1
 80105ac:	e7e7      	b.n	801057e <_raise_r+0x12>
 80105ae:	2400      	movs	r4, #0
 80105b0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80105b4:	4628      	mov	r0, r5
 80105b6:	4798      	blx	r3
 80105b8:	2000      	movs	r0, #0
 80105ba:	e7e0      	b.n	801057e <_raise_r+0x12>

080105bc <raise>:
 80105bc:	4b02      	ldr	r3, [pc, #8]	; (80105c8 <raise+0xc>)
 80105be:	4601      	mov	r1, r0
 80105c0:	6818      	ldr	r0, [r3, #0]
 80105c2:	f7ff bfd3 	b.w	801056c <_raise_r>
 80105c6:	bf00      	nop
 80105c8:	24000380 	.word	0x24000380

080105cc <_kill_r>:
 80105cc:	b538      	push	{r3, r4, r5, lr}
 80105ce:	4d07      	ldr	r5, [pc, #28]	; (80105ec <_kill_r+0x20>)
 80105d0:	2300      	movs	r3, #0
 80105d2:	4604      	mov	r4, r0
 80105d4:	4608      	mov	r0, r1
 80105d6:	4611      	mov	r1, r2
 80105d8:	602b      	str	r3, [r5, #0]
 80105da:	f7f3 f965 	bl	80038a8 <_kill>
 80105de:	1c43      	adds	r3, r0, #1
 80105e0:	d102      	bne.n	80105e8 <_kill_r+0x1c>
 80105e2:	682b      	ldr	r3, [r5, #0]
 80105e4:	b103      	cbz	r3, 80105e8 <_kill_r+0x1c>
 80105e6:	6023      	str	r3, [r4, #0]
 80105e8:	bd38      	pop	{r3, r4, r5, pc}
 80105ea:	bf00      	nop
 80105ec:	24010a3c 	.word	0x24010a3c

080105f0 <_getpid_r>:
 80105f0:	f7f3 b958 	b.w	80038a4 <_getpid>

080105f4 <__sread>:
 80105f4:	b510      	push	{r4, lr}
 80105f6:	460c      	mov	r4, r1
 80105f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80105fc:	f000 f894 	bl	8010728 <_read_r>
 8010600:	2800      	cmp	r0, #0
 8010602:	bfab      	itete	ge
 8010604:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010606:	89a3      	ldrhlt	r3, [r4, #12]
 8010608:	181b      	addge	r3, r3, r0
 801060a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801060e:	bfac      	ite	ge
 8010610:	6563      	strge	r3, [r4, #84]	; 0x54
 8010612:	81a3      	strhlt	r3, [r4, #12]
 8010614:	bd10      	pop	{r4, pc}

08010616 <__swrite>:
 8010616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801061a:	461f      	mov	r7, r3
 801061c:	898b      	ldrh	r3, [r1, #12]
 801061e:	05db      	lsls	r3, r3, #23
 8010620:	4605      	mov	r5, r0
 8010622:	460c      	mov	r4, r1
 8010624:	4616      	mov	r6, r2
 8010626:	d505      	bpl.n	8010634 <__swrite+0x1e>
 8010628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801062c:	2302      	movs	r3, #2
 801062e:	2200      	movs	r2, #0
 8010630:	f000 f868 	bl	8010704 <_lseek_r>
 8010634:	89a3      	ldrh	r3, [r4, #12]
 8010636:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801063a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801063e:	81a3      	strh	r3, [r4, #12]
 8010640:	4632      	mov	r2, r6
 8010642:	463b      	mov	r3, r7
 8010644:	4628      	mov	r0, r5
 8010646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801064a:	f000 b817 	b.w	801067c <_write_r>

0801064e <__sseek>:
 801064e:	b510      	push	{r4, lr}
 8010650:	460c      	mov	r4, r1
 8010652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010656:	f000 f855 	bl	8010704 <_lseek_r>
 801065a:	1c43      	adds	r3, r0, #1
 801065c:	89a3      	ldrh	r3, [r4, #12]
 801065e:	bf15      	itete	ne
 8010660:	6560      	strne	r0, [r4, #84]	; 0x54
 8010662:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010666:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801066a:	81a3      	strheq	r3, [r4, #12]
 801066c:	bf18      	it	ne
 801066e:	81a3      	strhne	r3, [r4, #12]
 8010670:	bd10      	pop	{r4, pc}

08010672 <__sclose>:
 8010672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010676:	f000 b813 	b.w	80106a0 <_close_r>
	...

0801067c <_write_r>:
 801067c:	b538      	push	{r3, r4, r5, lr}
 801067e:	4d07      	ldr	r5, [pc, #28]	; (801069c <_write_r+0x20>)
 8010680:	4604      	mov	r4, r0
 8010682:	4608      	mov	r0, r1
 8010684:	4611      	mov	r1, r2
 8010686:	2200      	movs	r2, #0
 8010688:	602a      	str	r2, [r5, #0]
 801068a:	461a      	mov	r2, r3
 801068c:	f7f3 f92a 	bl	80038e4 <_write>
 8010690:	1c43      	adds	r3, r0, #1
 8010692:	d102      	bne.n	801069a <_write_r+0x1e>
 8010694:	682b      	ldr	r3, [r5, #0]
 8010696:	b103      	cbz	r3, 801069a <_write_r+0x1e>
 8010698:	6023      	str	r3, [r4, #0]
 801069a:	bd38      	pop	{r3, r4, r5, pc}
 801069c:	24010a3c 	.word	0x24010a3c

080106a0 <_close_r>:
 80106a0:	b538      	push	{r3, r4, r5, lr}
 80106a2:	4d06      	ldr	r5, [pc, #24]	; (80106bc <_close_r+0x1c>)
 80106a4:	2300      	movs	r3, #0
 80106a6:	4604      	mov	r4, r0
 80106a8:	4608      	mov	r0, r1
 80106aa:	602b      	str	r3, [r5, #0]
 80106ac:	f7f3 f928 	bl	8003900 <_close>
 80106b0:	1c43      	adds	r3, r0, #1
 80106b2:	d102      	bne.n	80106ba <_close_r+0x1a>
 80106b4:	682b      	ldr	r3, [r5, #0]
 80106b6:	b103      	cbz	r3, 80106ba <_close_r+0x1a>
 80106b8:	6023      	str	r3, [r4, #0]
 80106ba:	bd38      	pop	{r3, r4, r5, pc}
 80106bc:	24010a3c 	.word	0x24010a3c

080106c0 <_fstat_r>:
 80106c0:	b538      	push	{r3, r4, r5, lr}
 80106c2:	4d07      	ldr	r5, [pc, #28]	; (80106e0 <_fstat_r+0x20>)
 80106c4:	2300      	movs	r3, #0
 80106c6:	4604      	mov	r4, r0
 80106c8:	4608      	mov	r0, r1
 80106ca:	4611      	mov	r1, r2
 80106cc:	602b      	str	r3, [r5, #0]
 80106ce:	f7f3 f91b 	bl	8003908 <_fstat>
 80106d2:	1c43      	adds	r3, r0, #1
 80106d4:	d102      	bne.n	80106dc <_fstat_r+0x1c>
 80106d6:	682b      	ldr	r3, [r5, #0]
 80106d8:	b103      	cbz	r3, 80106dc <_fstat_r+0x1c>
 80106da:	6023      	str	r3, [r4, #0]
 80106dc:	bd38      	pop	{r3, r4, r5, pc}
 80106de:	bf00      	nop
 80106e0:	24010a3c 	.word	0x24010a3c

080106e4 <_isatty_r>:
 80106e4:	b538      	push	{r3, r4, r5, lr}
 80106e6:	4d06      	ldr	r5, [pc, #24]	; (8010700 <_isatty_r+0x1c>)
 80106e8:	2300      	movs	r3, #0
 80106ea:	4604      	mov	r4, r0
 80106ec:	4608      	mov	r0, r1
 80106ee:	602b      	str	r3, [r5, #0]
 80106f0:	f7f3 f910 	bl	8003914 <_isatty>
 80106f4:	1c43      	adds	r3, r0, #1
 80106f6:	d102      	bne.n	80106fe <_isatty_r+0x1a>
 80106f8:	682b      	ldr	r3, [r5, #0]
 80106fa:	b103      	cbz	r3, 80106fe <_isatty_r+0x1a>
 80106fc:	6023      	str	r3, [r4, #0]
 80106fe:	bd38      	pop	{r3, r4, r5, pc}
 8010700:	24010a3c 	.word	0x24010a3c

08010704 <_lseek_r>:
 8010704:	b538      	push	{r3, r4, r5, lr}
 8010706:	4d07      	ldr	r5, [pc, #28]	; (8010724 <_lseek_r+0x20>)
 8010708:	4604      	mov	r4, r0
 801070a:	4608      	mov	r0, r1
 801070c:	4611      	mov	r1, r2
 801070e:	2200      	movs	r2, #0
 8010710:	602a      	str	r2, [r5, #0]
 8010712:	461a      	mov	r2, r3
 8010714:	f7f3 f900 	bl	8003918 <_lseek>
 8010718:	1c43      	adds	r3, r0, #1
 801071a:	d102      	bne.n	8010722 <_lseek_r+0x1e>
 801071c:	682b      	ldr	r3, [r5, #0]
 801071e:	b103      	cbz	r3, 8010722 <_lseek_r+0x1e>
 8010720:	6023      	str	r3, [r4, #0]
 8010722:	bd38      	pop	{r3, r4, r5, pc}
 8010724:	24010a3c 	.word	0x24010a3c

08010728 <_read_r>:
 8010728:	b538      	push	{r3, r4, r5, lr}
 801072a:	4d07      	ldr	r5, [pc, #28]	; (8010748 <_read_r+0x20>)
 801072c:	4604      	mov	r4, r0
 801072e:	4608      	mov	r0, r1
 8010730:	4611      	mov	r1, r2
 8010732:	2200      	movs	r2, #0
 8010734:	602a      	str	r2, [r5, #0]
 8010736:	461a      	mov	r2, r3
 8010738:	f7f3 f8c6 	bl	80038c8 <_read>
 801073c:	1c43      	adds	r3, r0, #1
 801073e:	d102      	bne.n	8010746 <_read_r+0x1e>
 8010740:	682b      	ldr	r3, [r5, #0]
 8010742:	b103      	cbz	r3, 8010746 <_read_r+0x1e>
 8010744:	6023      	str	r3, [r4, #0]
 8010746:	bd38      	pop	{r3, r4, r5, pc}
 8010748:	24010a3c 	.word	0x24010a3c
 801074c:	00000000 	.word	0x00000000

08010750 <exp>:
 8010750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010754:	b087      	sub	sp, #28
 8010756:	ed8d 0b00 	vstr	d0, [sp]
 801075a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801075e:	f46f 7372 	mvn.w	r3, #968	; 0x3c8
 8010762:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8010766:	18f7      	adds	r7, r6, r3
 8010768:	2f3e      	cmp	r7, #62	; 0x3e
 801076a:	d929      	bls.n	80107c0 <exp+0x70>
 801076c:	2f00      	cmp	r7, #0
 801076e:	da08      	bge.n	8010782 <exp+0x32>
 8010770:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010774:	ed9d 7b00 	vldr	d7, [sp]
 8010778:	ee37 0b00 	vadd.f64	d0, d7, d0
 801077c:	b007      	add	sp, #28
 801077e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010782:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 8010786:	d91a      	bls.n	80107be <exp+0x6e>
 8010788:	4b65      	ldr	r3, [pc, #404]	; (8010920 <exp+0x1d0>)
 801078a:	2200      	movs	r2, #0
 801078c:	4299      	cmp	r1, r3
 801078e:	bf08      	it	eq
 8010790:	4290      	cmpeq	r0, r2
 8010792:	f000 80b6 	beq.w	8010902 <exp+0x1b2>
 8010796:	f240 73ff 	movw	r3, #2047	; 0x7ff
 801079a:	429e      	cmp	r6, r3
 801079c:	d0e8      	beq.n	8010770 <exp+0x20>
 801079e:	2800      	cmp	r0, #0
 80107a0:	f171 0300 	sbcs.w	r3, r1, #0
 80107a4:	f04f 0000 	mov.w	r0, #0
 80107a8:	da04      	bge.n	80107b4 <exp+0x64>
 80107aa:	b007      	add	sp, #28
 80107ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107b0:	f000 b9f6 	b.w	8010ba0 <__math_uflow>
 80107b4:	b007      	add	sp, #28
 80107b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107ba:	f000 b9f9 	b.w	8010bb0 <__math_oflow>
 80107be:	2600      	movs	r6, #0
 80107c0:	4858      	ldr	r0, [pc, #352]	; (8010924 <exp+0x1d4>)
 80107c2:	ed9d 3b00 	vldr	d3, [sp]
 80107c6:	ed90 6b02 	vldr	d6, [r0, #8]
 80107ca:	ed90 7b00 	vldr	d7, [r0]
 80107ce:	eeb0 4b46 	vmov.f64	d4, d6
 80107d2:	eea7 4b03 	vfma.f64	d4, d7, d3
 80107d6:	ee34 7b46 	vsub.f64	d7, d4, d6
 80107da:	ed90 6b04 	vldr	d6, [r0, #16]
 80107de:	ee14 ca10 	vmov	ip, s8
 80107e2:	eeb0 4b43 	vmov.f64	d4, d3
 80107e6:	f00c 017f 	and.w	r1, ip, #127	; 0x7f
 80107ea:	eea6 4b07 	vfma.f64	d4, d6, d7
 80107ee:	eeb0 6b44 	vmov.f64	d6, d4
 80107f2:	ed90 4b06 	vldr	d4, [r0, #24]
 80107f6:	1849      	adds	r1, r1, r1
 80107f8:	eb00 09c1 	add.w	r9, r0, r1, lsl #3
 80107fc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8010800:	eea4 6b07 	vfma.f64	d6, d4, d7
 8010804:	ed90 3b0a 	vldr	d3, [r0, #40]	; 0x28
 8010808:	ee26 2b06 	vmul.f64	d2, d6, d6
 801080c:	ed91 7b1c 	vldr	d7, [r1, #112]	; 0x70
 8010810:	ed90 4b08 	vldr	d4, [r0, #32]
 8010814:	ee36 7b07 	vadd.f64	d7, d6, d7
 8010818:	e9d9 891e 	ldrd	r8, r9, [r9, #120]	; 0x78
 801081c:	eea3 4b06 	vfma.f64	d4, d3, d6
 8010820:	eea4 7b02 	vfma.f64	d7, d4, d2
 8010824:	ed90 3b0e 	vldr	d3, [r0, #56]	; 0x38
 8010828:	ee22 2b02 	vmul.f64	d2, d2, d2
 801082c:	ed90 4b0c 	vldr	d4, [r0, #48]	; 0x30
 8010830:	2700      	movs	r7, #0
 8010832:	ea4f 3e4c 	mov.w	lr, ip, lsl #13
 8010836:	eb17 0a08 	adds.w	sl, r7, r8
 801083a:	eea3 4b06 	vfma.f64	d4, d3, d6
 801083e:	eb4e 0b09 	adc.w	fp, lr, r9
 8010842:	eea2 7b04 	vfma.f64	d7, d2, d4
 8010846:	2e00      	cmp	r6, #0
 8010848:	d156      	bne.n	80108f8 <exp+0x1a8>
 801084a:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 801084e:	4631      	mov	r1, r6
 8010850:	ea50 0301 	orrs.w	r3, r0, r1
 8010854:	d113      	bne.n	801087e <exp+0x12e>
 8010856:	4a34      	ldr	r2, [pc, #208]	; (8010928 <exp+0x1d8>)
 8010858:	eb1a 0407 	adds.w	r4, sl, r7
 801085c:	eb4b 0502 	adc.w	r5, fp, r2
 8010860:	ec45 4b10 	vmov	d0, r4, r5
 8010864:	ec45 4b16 	vmov	d6, r4, r5
 8010868:	eea7 0b06 	vfma.f64	d0, d7, d6
 801086c:	ed9f 7b26 	vldr	d7, [pc, #152]	; 8010908 <exp+0x1b8>
 8010870:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010874:	b007      	add	sp, #28
 8010876:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801087a:	f000 b9d1 	b.w	8010c20 <__math_check_oflow>
 801087e:	4a2b      	ldr	r2, [pc, #172]	; (801092c <exp+0x1dc>)
 8010880:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010884:	2100      	movs	r1, #0
 8010886:	eb1a 0301 	adds.w	r3, sl, r1
 801088a:	ee05 3a10 	vmov	s10, r3
 801088e:	eb4b 0302 	adc.w	r3, fp, r2
 8010892:	ee05 3a90 	vmov	s11, r3
 8010896:	ee27 7b05 	vmul.f64	d7, d7, d5
 801089a:	ee35 6b07 	vadd.f64	d6, d5, d7
 801089e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80108a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a6:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010910 <exp+0x1c0>
 80108aa:	d51e      	bpl.n	80108ea <exp+0x19a>
 80108ac:	ee35 5b46 	vsub.f64	d5, d5, d6
 80108b0:	ee36 3b04 	vadd.f64	d3, d6, d4
 80108b4:	ee35 7b07 	vadd.f64	d7, d5, d7
 80108b8:	ee34 5b43 	vsub.f64	d5, d4, d3
 80108bc:	ee35 6b06 	vadd.f64	d6, d5, d6
 80108c0:	ee36 6b07 	vadd.f64	d6, d6, d7
 80108c4:	ee36 6b03 	vadd.f64	d6, d6, d3
 80108c8:	ee36 6b44 	vsub.f64	d6, d6, d4
 80108cc:	eeb5 6b40 	vcmp.f64	d6, #0.0
 80108d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108d4:	d101      	bne.n	80108da <exp+0x18a>
 80108d6:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8010918 <exp+0x1c8>
 80108da:	ed8d 0b02 	vstr	d0, [sp, #8]
 80108de:	ed9d 7b02 	vldr	d7, [sp, #8]
 80108e2:	ee27 7b00 	vmul.f64	d7, d7, d0
 80108e6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80108ea:	ee26 0b00 	vmul.f64	d0, d6, d0
 80108ee:	b007      	add	sp, #28
 80108f0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108f4:	f000 b98b 	b.w	8010c0e <__math_check_uflow>
 80108f8:	ec4b ab10 	vmov	d0, sl, fp
 80108fc:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010900:	e73c      	b.n	801077c <exp+0x2c>
 8010902:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8010918 <exp+0x1c8>
 8010906:	e739      	b.n	801077c <exp+0x2c>
 8010908:	00000000 	.word	0x00000000
 801090c:	7f000000 	.word	0x7f000000
 8010910:	00000000 	.word	0x00000000
 8010914:	00100000 	.word	0x00100000
	...
 8010920:	fff00000 	.word	0xfff00000
 8010924:	0801ae48 	.word	0x0801ae48
 8010928:	c0f00000 	.word	0xc0f00000
 801092c:	3fe00000 	.word	0x3fe00000

08010930 <log>:
 8010930:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8010934:	ed2d 8b02 	vpush	{d8}
 8010938:	b082      	sub	sp, #8
 801093a:	ed8d 0b00 	vstr	d0, [sp]
 801093e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010942:	2600      	movs	r6, #0
 8010944:	1994      	adds	r4, r2, r6
 8010946:	4e80      	ldr	r6, [pc, #512]	; (8010b48 <log+0x218>)
 8010948:	4f80      	ldr	r7, [pc, #512]	; (8010b4c <log+0x21c>)
 801094a:	eb43 0506 	adc.w	r5, r3, r6
 801094e:	42af      	cmp	r7, r5
 8010950:	f04f 36ff 	mov.w	r6, #4294967295
 8010954:	bf08      	it	eq
 8010956:	42a6      	cmpeq	r6, r4
 8010958:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 801095c:	d363      	bcc.n	8010a26 <log+0xf6>
 801095e:	497c      	ldr	r1, [pc, #496]	; (8010b50 <log+0x220>)
 8010960:	2000      	movs	r0, #0
 8010962:	428b      	cmp	r3, r1
 8010964:	bf08      	it	eq
 8010966:	4282      	cmpeq	r2, r0
 8010968:	f000 80de 	beq.w	8010b28 <log+0x1f8>
 801096c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8010970:	ee30 7b47 	vsub.f64	d7, d0, d7
 8010974:	4b77      	ldr	r3, [pc, #476]	; (8010b54 <log+0x224>)
 8010976:	ee27 1b07 	vmul.f64	d1, d7, d7
 801097a:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 801097e:	ee27 3b01 	vmul.f64	d3, d7, d1
 8010982:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 8010986:	eea6 4b07 	vfma.f64	d4, d6, d7
 801098a:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 801098e:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8010992:	eea6 4b01 	vfma.f64	d4, d6, d1
 8010996:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 801099a:	eea5 6b07 	vfma.f64	d6, d5, d7
 801099e:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 80109a2:	eea5 6b01 	vfma.f64	d6, d5, d1
 80109a6:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 80109aa:	eeb0 2b46 	vmov.f64	d2, d6
 80109ae:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 80109b2:	eea5 6b07 	vfma.f64	d6, d5, d7
 80109b6:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 80109ba:	eea5 6b01 	vfma.f64	d6, d5, d1
 80109be:	ed93 5b22 	vldr	d5, [r3, #136]	; 0x88
 80109c2:	ed93 1b0e 	vldr	d1, [r3, #56]	; 0x38
 80109c6:	eea5 6b03 	vfma.f64	d6, d5, d3
 80109ca:	eea6 2b03 	vfma.f64	d2, d6, d3
 80109ce:	ed9f 6b58 	vldr	d6, [pc, #352]	; 8010b30 <log+0x200>
 80109d2:	eea2 4b03 	vfma.f64	d4, d2, d3
 80109d6:	eeb0 2b47 	vmov.f64	d2, d7
 80109da:	eea7 2b06 	vfma.f64	d2, d7, d6
 80109de:	eea7 2b46 	vfms.f64	d2, d7, d6
 80109e2:	eeb0 6b47 	vmov.f64	d6, d7
 80109e6:	ee37 8b42 	vsub.f64	d8, d7, d2
 80109ea:	ee22 0b02 	vmul.f64	d0, d2, d2
 80109ee:	eea0 6b01 	vfma.f64	d6, d0, d1
 80109f2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80109f6:	ee37 7b02 	vadd.f64	d7, d7, d2
 80109fa:	eea0 5b01 	vfma.f64	d5, d0, d1
 80109fe:	ee21 1b08 	vmul.f64	d1, d1, d8
 8010a02:	eea1 5b07 	vfma.f64	d5, d1, d7
 8010a06:	eeb0 7b45 	vmov.f64	d7, d5
 8010a0a:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010a0e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8010a12:	ed8d 7b00 	vstr	d7, [sp]
 8010a16:	ed9d 0b00 	vldr	d0, [sp]
 8010a1a:	b002      	add	sp, #8
 8010a1c:	ecbd 8b02 	vpop	{d8}
 8010a20:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8010a24:	4770      	bx	lr
 8010a26:	f1ac 0510 	sub.w	r5, ip, #16
 8010a2a:	f647 74df 	movw	r4, #32735	; 0x7fdf
 8010a2e:	42a5      	cmp	r5, r4
 8010a30:	d930      	bls.n	8010a94 <log+0x164>
 8010a32:	1890      	adds	r0, r2, r2
 8010a34:	eb43 0103 	adc.w	r1, r3, r3
 8010a38:	4301      	orrs	r1, r0
 8010a3a:	d107      	bne.n	8010a4c <log+0x11c>
 8010a3c:	2001      	movs	r0, #1
 8010a3e:	b002      	add	sp, #8
 8010a40:	ecbd 8b02 	vpop	{d8}
 8010a44:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8010a48:	f000 b8ba 	b.w	8010bc0 <__math_divzero>
 8010a4c:	4942      	ldr	r1, [pc, #264]	; (8010b58 <log+0x228>)
 8010a4e:	2000      	movs	r0, #0
 8010a50:	428b      	cmp	r3, r1
 8010a52:	bf08      	it	eq
 8010a54:	4282      	cmpeq	r2, r0
 8010a56:	d0de      	beq.n	8010a16 <log+0xe6>
 8010a58:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
 8010a5c:	d104      	bne.n	8010a68 <log+0x138>
 8010a5e:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 8010a62:	ea31 010c 	bics.w	r1, r1, ip
 8010a66:	d108      	bne.n	8010a7a <log+0x14a>
 8010a68:	ed9d 0b00 	vldr	d0, [sp]
 8010a6c:	b002      	add	sp, #8
 8010a6e:	ecbd 8b02 	vpop	{d8}
 8010a72:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8010a76:	f000 b8bb 	b.w	8010bf0 <__math_invalid>
 8010a7a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8010b38 <log+0x208>
 8010a7e:	ed9d 6b00 	vldr	d6, [sp]
 8010a82:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010a86:	ec56 5b17 	vmov	r5, r6, d7
 8010a8a:	4834      	ldr	r0, [pc, #208]	; (8010b5c <log+0x22c>)
 8010a8c:	2400      	movs	r4, #0
 8010a8e:	192a      	adds	r2, r5, r4
 8010a90:	eb46 0300 	adc.w	r3, r6, r0
 8010a94:	2100      	movs	r1, #0
 8010a96:	1851      	adds	r1, r2, r1
 8010a98:	4931      	ldr	r1, [pc, #196]	; (8010b60 <log+0x230>)
 8010a9a:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 8010a9e:	eb43 0101 	adc.w	r1, r3, r1
 8010aa2:	0d0c      	lsrs	r4, r1, #20
 8010aa4:	2500      	movs	r5, #0
 8010aa6:	ebb2 0805 	subs.w	r8, r2, r5
 8010aaa:	ea4f 5404 	mov.w	r4, r4, lsl #20
 8010aae:	eb63 0904 	sbc.w	r9, r3, r4
 8010ab2:	4b28      	ldr	r3, [pc, #160]	; (8010b54 <log+0x224>)
 8010ab4:	f3c1 3046 	ubfx	r0, r1, #13, #7
 8010ab8:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 8010abc:	ed92 7b24 	vldr	d7, [r2, #144]	; 0x90
 8010ac0:	ec49 8b16 	vmov	d6, r8, r9
 8010ac4:	1509      	asrs	r1, r1, #20
 8010ac6:	eea6 4b07 	vfma.f64	d4, d6, d7
 8010aca:	ee07 1a90 	vmov	s15, r1
 8010ace:	ee24 1b04 	vmul.f64	d1, d4, d4
 8010ad2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8010ad6:	ed93 5b00 	vldr	d5, [r3]
 8010ada:	ee24 0b01 	vmul.f64	d0, d4, d1
 8010ade:	ed93 3b02 	vldr	d3, [r3, #8]
 8010ae2:	ed92 7b26 	vldr	d7, [r2, #152]	; 0x98
 8010ae6:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010aea:	ee34 5b07 	vadd.f64	d5, d4, d7
 8010aee:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010af2:	ee37 7b04 	vadd.f64	d7, d7, d4
 8010af6:	eea3 7b06 	vfma.f64	d7, d3, d6
 8010afa:	ed93 6b04 	vldr	d6, [r3, #16]
 8010afe:	ed93 3b08 	vldr	d3, [r3, #32]
 8010b02:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010b06:	ed93 6b06 	vldr	d6, [r3, #24]
 8010b0a:	ed93 2b0c 	vldr	d2, [r3, #48]	; 0x30
 8010b0e:	eea3 6b04 	vfma.f64	d6, d3, d4
 8010b12:	ed93 3b0a 	vldr	d3, [r3, #40]	; 0x28
 8010b16:	eea2 3b04 	vfma.f64	d3, d2, d4
 8010b1a:	eea3 6b01 	vfma.f64	d6, d3, d1
 8010b1e:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010b22:	ee37 7b05 	vadd.f64	d7, d7, d5
 8010b26:	e774      	b.n	8010a12 <log+0xe2>
 8010b28:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8010b40 <log+0x210>
 8010b2c:	e771      	b.n	8010a12 <log+0xe2>
 8010b2e:	bf00      	nop
 8010b30:	00000000 	.word	0x00000000
 8010b34:	41a00000 	.word	0x41a00000
 8010b38:	00000000 	.word	0x00000000
 8010b3c:	43300000 	.word	0x43300000
	...
 8010b48:	c0120000 	.word	0xc0120000
 8010b4c:	000308ff 	.word	0x000308ff
 8010b50:	3ff00000 	.word	0x3ff00000
 8010b54:	0801b6b8 	.word	0x0801b6b8
 8010b58:	7ff00000 	.word	0x7ff00000
 8010b5c:	fcc00000 	.word	0xfcc00000
 8010b60:	c01a0000 	.word	0xc01a0000

08010b64 <with_errno>:
 8010b64:	b513      	push	{r0, r1, r4, lr}
 8010b66:	4604      	mov	r4, r0
 8010b68:	ed8d 0b00 	vstr	d0, [sp]
 8010b6c:	f7fc ff96 	bl	800da9c <__errno>
 8010b70:	ed9d 0b00 	vldr	d0, [sp]
 8010b74:	6004      	str	r4, [r0, #0]
 8010b76:	b002      	add	sp, #8
 8010b78:	bd10      	pop	{r4, pc}

08010b7a <xflow>:
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	b158      	cbz	r0, 8010b96 <xflow+0x1c>
 8010b7e:	eeb1 7b40 	vneg.f64	d7, d0
 8010b82:	ed8d 7b00 	vstr	d7, [sp]
 8010b86:	ed9d 7b00 	vldr	d7, [sp]
 8010b8a:	2022      	movs	r0, #34	; 0x22
 8010b8c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010b90:	b002      	add	sp, #8
 8010b92:	f7ff bfe7 	b.w	8010b64 <with_errno>
 8010b96:	eeb0 7b40 	vmov.f64	d7, d0
 8010b9a:	e7f2      	b.n	8010b82 <xflow+0x8>
 8010b9c:	0000      	movs	r0, r0
	...

08010ba0 <__math_uflow>:
 8010ba0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010ba8 <__math_uflow+0x8>
 8010ba4:	f7ff bfe9 	b.w	8010b7a <xflow>
 8010ba8:	00000000 	.word	0x00000000
 8010bac:	10000000 	.word	0x10000000

08010bb0 <__math_oflow>:
 8010bb0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010bb8 <__math_oflow+0x8>
 8010bb4:	f7ff bfe1 	b.w	8010b7a <xflow>
 8010bb8:	00000000 	.word	0x00000000
 8010bbc:	70000000 	.word	0x70000000

08010bc0 <__math_divzero>:
 8010bc0:	b082      	sub	sp, #8
 8010bc2:	2800      	cmp	r0, #0
 8010bc4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010bc8:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8010bcc:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8010bd0:	ed8d 7b00 	vstr	d7, [sp]
 8010bd4:	ed9d 0b00 	vldr	d0, [sp]
 8010bd8:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8010be8 <__math_divzero+0x28>
 8010bdc:	2022      	movs	r0, #34	; 0x22
 8010bde:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8010be2:	b002      	add	sp, #8
 8010be4:	f7ff bfbe 	b.w	8010b64 <with_errno>
	...

08010bf0 <__math_invalid>:
 8010bf0:	eeb0 7b40 	vmov.f64	d7, d0
 8010bf4:	eeb4 7b47 	vcmp.f64	d7, d7
 8010bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bfc:	ee30 6b40 	vsub.f64	d6, d0, d0
 8010c00:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8010c04:	d602      	bvs.n	8010c0c <__math_invalid+0x1c>
 8010c06:	2021      	movs	r0, #33	; 0x21
 8010c08:	f7ff bfac 	b.w	8010b64 <with_errno>
 8010c0c:	4770      	bx	lr

08010c0e <__math_check_uflow>:
 8010c0e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c16:	d102      	bne.n	8010c1e <__math_check_uflow+0x10>
 8010c18:	2022      	movs	r0, #34	; 0x22
 8010c1a:	f7ff bfa3 	b.w	8010b64 <with_errno>
 8010c1e:	4770      	bx	lr

08010c20 <__math_check_oflow>:
 8010c20:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8010c40 <__math_check_oflow+0x20>
 8010c24:	eeb0 7bc0 	vabs.f64	d7, d0
 8010c28:	eeb4 7b46 	vcmp.f64	d7, d6
 8010c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c30:	dd02      	ble.n	8010c38 <__math_check_oflow+0x18>
 8010c32:	2022      	movs	r0, #34	; 0x22
 8010c34:	f7ff bf96 	b.w	8010b64 <with_errno>
 8010c38:	4770      	bx	lr
 8010c3a:	bf00      	nop
 8010c3c:	f3af 8000 	nop.w
 8010c40:	ffffffff 	.word	0xffffffff
 8010c44:	7fefffff 	.word	0x7fefffff

08010c48 <cos>:
 8010c48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010c4a:	eeb0 7b40 	vmov.f64	d7, d0
 8010c4e:	ee17 3a90 	vmov	r3, s15
 8010c52:	4a1f      	ldr	r2, [pc, #124]	; (8010cd0 <cos+0x88>)
 8010c54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010c58:	4293      	cmp	r3, r2
 8010c5a:	dc04      	bgt.n	8010c66 <cos+0x1e>
 8010c5c:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010cc8 <cos+0x80>
 8010c60:	f000 fa72 	bl	8011148 <__kernel_cos>
 8010c64:	e004      	b.n	8010c70 <cos+0x28>
 8010c66:	4a1b      	ldr	r2, [pc, #108]	; (8010cd4 <cos+0x8c>)
 8010c68:	4293      	cmp	r3, r2
 8010c6a:	dd04      	ble.n	8010c76 <cos+0x2e>
 8010c6c:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010c70:	b005      	add	sp, #20
 8010c72:	f85d fb04 	ldr.w	pc, [sp], #4
 8010c76:	4668      	mov	r0, sp
 8010c78:	f000 f926 	bl	8010ec8 <__ieee754_rem_pio2>
 8010c7c:	f000 0003 	and.w	r0, r0, #3
 8010c80:	2801      	cmp	r0, #1
 8010c82:	d007      	beq.n	8010c94 <cos+0x4c>
 8010c84:	2802      	cmp	r0, #2
 8010c86:	d00e      	beq.n	8010ca6 <cos+0x5e>
 8010c88:	b9a0      	cbnz	r0, 8010cb4 <cos+0x6c>
 8010c8a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010c8e:	ed9d 0b00 	vldr	d0, [sp]
 8010c92:	e7e5      	b.n	8010c60 <cos+0x18>
 8010c94:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010c98:	ed9d 0b00 	vldr	d0, [sp]
 8010c9c:	f000 fd40 	bl	8011720 <__kernel_sin>
 8010ca0:	eeb1 0b40 	vneg.f64	d0, d0
 8010ca4:	e7e4      	b.n	8010c70 <cos+0x28>
 8010ca6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010caa:	ed9d 0b00 	vldr	d0, [sp]
 8010cae:	f000 fa4b 	bl	8011148 <__kernel_cos>
 8010cb2:	e7f5      	b.n	8010ca0 <cos+0x58>
 8010cb4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010cb8:	ed9d 0b00 	vldr	d0, [sp]
 8010cbc:	2001      	movs	r0, #1
 8010cbe:	f000 fd2f 	bl	8011720 <__kernel_sin>
 8010cc2:	e7d5      	b.n	8010c70 <cos+0x28>
 8010cc4:	f3af 8000 	nop.w
	...
 8010cd0:	3fe921fb 	.word	0x3fe921fb
 8010cd4:	7fefffff 	.word	0x7fefffff

08010cd8 <sin>:
 8010cd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010cda:	eeb0 7b40 	vmov.f64	d7, d0
 8010cde:	ee17 3a90 	vmov	r3, s15
 8010ce2:	4a1f      	ldr	r2, [pc, #124]	; (8010d60 <sin+0x88>)
 8010ce4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010ce8:	4293      	cmp	r3, r2
 8010cea:	dc05      	bgt.n	8010cf8 <sin+0x20>
 8010cec:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010d58 <sin+0x80>
 8010cf0:	2000      	movs	r0, #0
 8010cf2:	f000 fd15 	bl	8011720 <__kernel_sin>
 8010cf6:	e004      	b.n	8010d02 <sin+0x2a>
 8010cf8:	4a1a      	ldr	r2, [pc, #104]	; (8010d64 <sin+0x8c>)
 8010cfa:	4293      	cmp	r3, r2
 8010cfc:	dd04      	ble.n	8010d08 <sin+0x30>
 8010cfe:	ee30 0b40 	vsub.f64	d0, d0, d0
 8010d02:	b005      	add	sp, #20
 8010d04:	f85d fb04 	ldr.w	pc, [sp], #4
 8010d08:	4668      	mov	r0, sp
 8010d0a:	f000 f8dd 	bl	8010ec8 <__ieee754_rem_pio2>
 8010d0e:	f000 0003 	and.w	r0, r0, #3
 8010d12:	2801      	cmp	r0, #1
 8010d14:	d008      	beq.n	8010d28 <sin+0x50>
 8010d16:	2802      	cmp	r0, #2
 8010d18:	d00d      	beq.n	8010d36 <sin+0x5e>
 8010d1a:	b9b0      	cbnz	r0, 8010d4a <sin+0x72>
 8010d1c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d20:	ed9d 0b00 	vldr	d0, [sp]
 8010d24:	2001      	movs	r0, #1
 8010d26:	e7e4      	b.n	8010cf2 <sin+0x1a>
 8010d28:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d2c:	ed9d 0b00 	vldr	d0, [sp]
 8010d30:	f000 fa0a 	bl	8011148 <__kernel_cos>
 8010d34:	e7e5      	b.n	8010d02 <sin+0x2a>
 8010d36:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d3a:	ed9d 0b00 	vldr	d0, [sp]
 8010d3e:	2001      	movs	r0, #1
 8010d40:	f000 fcee 	bl	8011720 <__kernel_sin>
 8010d44:	eeb1 0b40 	vneg.f64	d0, d0
 8010d48:	e7db      	b.n	8010d02 <sin+0x2a>
 8010d4a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010d4e:	ed9d 0b00 	vldr	d0, [sp]
 8010d52:	f000 f9f9 	bl	8011148 <__kernel_cos>
 8010d56:	e7f5      	b.n	8010d44 <sin+0x6c>
	...
 8010d60:	3fe921fb 	.word	0x3fe921fb
 8010d64:	7fefffff 	.word	0x7fefffff

08010d68 <log10>:
 8010d68:	b508      	push	{r3, lr}
 8010d6a:	ed2d 8b02 	vpush	{d8}
 8010d6e:	eeb0 8b40 	vmov.f64	d8, d0
 8010d72:	f000 f831 	bl	8010dd8 <__ieee754_log10>
 8010d76:	4b16      	ldr	r3, [pc, #88]	; (8010dd0 <log10+0x68>)
 8010d78:	f993 3000 	ldrsb.w	r3, [r3]
 8010d7c:	3301      	adds	r3, #1
 8010d7e:	d014      	beq.n	8010daa <log10+0x42>
 8010d80:	eeb4 8b48 	vcmp.f64	d8, d8
 8010d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d88:	d60f      	bvs.n	8010daa <log10+0x42>
 8010d8a:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8010d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d92:	d80a      	bhi.n	8010daa <log10+0x42>
 8010d94:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010d9c:	d108      	bne.n	8010db0 <log10+0x48>
 8010d9e:	f7fc fe7d 	bl	800da9c <__errno>
 8010da2:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010dc8 <log10+0x60>
 8010da6:	2322      	movs	r3, #34	; 0x22
 8010da8:	6003      	str	r3, [r0, #0]
 8010daa:	ecbd 8b02 	vpop	{d8}
 8010dae:	bd08      	pop	{r3, pc}
 8010db0:	f7fc fe74 	bl	800da9c <__errno>
 8010db4:	ecbd 8b02 	vpop	{d8}
 8010db8:	2321      	movs	r3, #33	; 0x21
 8010dba:	6003      	str	r3, [r0, #0]
 8010dbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010dc0:	4804      	ldr	r0, [pc, #16]	; (8010dd4 <log10+0x6c>)
 8010dc2:	f000 bd85 	b.w	80118d0 <nan>
 8010dc6:	bf00      	nop
 8010dc8:	00000000 	.word	0x00000000
 8010dcc:	fff00000 	.word	0xfff00000
 8010dd0:	24000550 	.word	0x24000550
 8010dd4:	0801acd8 	.word	0x0801acd8

08010dd8 <__ieee754_log10>:
 8010dd8:	b510      	push	{r4, lr}
 8010dda:	ed2d 8b02 	vpush	{d8}
 8010dde:	b082      	sub	sp, #8
 8010de0:	ed8d 0b00 	vstr	d0, [sp]
 8010de4:	9b01      	ldr	r3, [sp, #4]
 8010de6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010dea:	da28      	bge.n	8010e3e <__ieee754_log10+0x66>
 8010dec:	9900      	ldr	r1, [sp, #0]
 8010dee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8010df2:	430a      	orrs	r2, r1
 8010df4:	d109      	bne.n	8010e0a <__ieee754_log10+0x32>
 8010df6:	ed9f 6b26 	vldr	d6, [pc, #152]	; 8010e90 <__ieee754_log10+0xb8>
 8010dfa:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8010e98 <__ieee754_log10+0xc0>
 8010dfe:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8010e02:	b002      	add	sp, #8
 8010e04:	ecbd 8b02 	vpop	{d8}
 8010e08:	bd10      	pop	{r4, pc}
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	da04      	bge.n	8010e18 <__ieee754_log10+0x40>
 8010e0e:	ed9d 7b00 	vldr	d7, [sp]
 8010e12:	ee37 6b47 	vsub.f64	d6, d7, d7
 8010e16:	e7f0      	b.n	8010dfa <__ieee754_log10+0x22>
 8010e18:	ed9d 6b00 	vldr	d6, [sp]
 8010e1c:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010ea0 <__ieee754_log10+0xc8>
 8010e20:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010e24:	ed8d 7b00 	vstr	d7, [sp]
 8010e28:	9b01      	ldr	r3, [sp, #4]
 8010e2a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8010e2e:	4924      	ldr	r1, [pc, #144]	; (8010ec0 <__ieee754_log10+0xe8>)
 8010e30:	428b      	cmp	r3, r1
 8010e32:	dd06      	ble.n	8010e42 <__ieee754_log10+0x6a>
 8010e34:	ed9d 7b00 	vldr	d7, [sp]
 8010e38:	ee37 0b07 	vadd.f64	d0, d7, d7
 8010e3c:	e7e1      	b.n	8010e02 <__ieee754_log10+0x2a>
 8010e3e:	2200      	movs	r2, #0
 8010e40:	e7f5      	b.n	8010e2e <__ieee754_log10+0x56>
 8010e42:	1518      	asrs	r0, r3, #20
 8010e44:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8010e48:	4410      	add	r0, r2
 8010e4a:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8010e4e:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8010e52:	ee08 3a10 	vmov	s16, r3
 8010e56:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8010e5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e5e:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8010e62:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8010e66:	ec43 2b10 	vmov	d0, r2, r3
 8010e6a:	f7ff fd61 	bl	8010930 <log>
 8010e6e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8010ea8 <__ieee754_log10+0xd0>
 8010e72:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010e76:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8010eb0 <__ieee754_log10+0xd8>
 8010e7a:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8010e7e:	eea8 0b07 	vfma.f64	d0, d8, d7
 8010e82:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8010eb8 <__ieee754_log10+0xe0>
 8010e86:	eea8 0b07 	vfma.f64	d0, d8, d7
 8010e8a:	e7ba      	b.n	8010e02 <__ieee754_log10+0x2a>
 8010e8c:	f3af 8000 	nop.w
 8010e90:	00000000 	.word	0x00000000
 8010e94:	c3500000 	.word	0xc3500000
	...
 8010ea4:	43500000 	.word	0x43500000
 8010ea8:	1526e50e 	.word	0x1526e50e
 8010eac:	3fdbcb7b 	.word	0x3fdbcb7b
 8010eb0:	11f12b36 	.word	0x11f12b36
 8010eb4:	3d59fef3 	.word	0x3d59fef3
 8010eb8:	509f6000 	.word	0x509f6000
 8010ebc:	3fd34413 	.word	0x3fd34413
 8010ec0:	7fefffff 	.word	0x7fefffff
 8010ec4:	00000000 	.word	0x00000000

08010ec8 <__ieee754_rem_pio2>:
 8010ec8:	b570      	push	{r4, r5, r6, lr}
 8010eca:	eeb0 7b40 	vmov.f64	d7, d0
 8010ece:	ee17 5a90 	vmov	r5, s15
 8010ed2:	4b97      	ldr	r3, [pc, #604]	; (8011130 <__ieee754_rem_pio2+0x268>)
 8010ed4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010ed8:	429e      	cmp	r6, r3
 8010eda:	b088      	sub	sp, #32
 8010edc:	4604      	mov	r4, r0
 8010ede:	dc07      	bgt.n	8010ef0 <__ieee754_rem_pio2+0x28>
 8010ee0:	2200      	movs	r2, #0
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	ed84 0b00 	vstr	d0, [r4]
 8010ee8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010eec:	2000      	movs	r0, #0
 8010eee:	e01b      	b.n	8010f28 <__ieee754_rem_pio2+0x60>
 8010ef0:	4b90      	ldr	r3, [pc, #576]	; (8011134 <__ieee754_rem_pio2+0x26c>)
 8010ef2:	429e      	cmp	r6, r3
 8010ef4:	dc3b      	bgt.n	8010f6e <__ieee754_rem_pio2+0xa6>
 8010ef6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8010efa:	2d00      	cmp	r5, #0
 8010efc:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80110f0 <__ieee754_rem_pio2+0x228>
 8010f00:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8010f04:	dd19      	ble.n	8010f3a <__ieee754_rem_pio2+0x72>
 8010f06:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010f0a:	429e      	cmp	r6, r3
 8010f0c:	d00e      	beq.n	8010f2c <__ieee754_rem_pio2+0x64>
 8010f0e:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 80110f8 <__ieee754_rem_pio2+0x230>
 8010f12:	ee37 5b46 	vsub.f64	d5, d7, d6
 8010f16:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010f1a:	ed84 5b00 	vstr	d5, [r4]
 8010f1e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010f22:	ed84 7b02 	vstr	d7, [r4, #8]
 8010f26:	2001      	movs	r0, #1
 8010f28:	b008      	add	sp, #32
 8010f2a:	bd70      	pop	{r4, r5, r6, pc}
 8010f2c:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8011100 <__ieee754_rem_pio2+0x238>
 8010f30:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010f34:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8011108 <__ieee754_rem_pio2+0x240>
 8010f38:	e7eb      	b.n	8010f12 <__ieee754_rem_pio2+0x4a>
 8010f3a:	429e      	cmp	r6, r3
 8010f3c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8010f40:	d00e      	beq.n	8010f60 <__ieee754_rem_pio2+0x98>
 8010f42:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 80110f8 <__ieee754_rem_pio2+0x230>
 8010f46:	ee37 5b06 	vadd.f64	d5, d7, d6
 8010f4a:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010f4e:	ed84 5b00 	vstr	d5, [r4]
 8010f52:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010f56:	f04f 30ff 	mov.w	r0, #4294967295
 8010f5a:	ed84 7b02 	vstr	d7, [r4, #8]
 8010f5e:	e7e3      	b.n	8010f28 <__ieee754_rem_pio2+0x60>
 8010f60:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8011100 <__ieee754_rem_pio2+0x238>
 8010f64:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010f68:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8011108 <__ieee754_rem_pio2+0x240>
 8010f6c:	e7eb      	b.n	8010f46 <__ieee754_rem_pio2+0x7e>
 8010f6e:	4b72      	ldr	r3, [pc, #456]	; (8011138 <__ieee754_rem_pio2+0x270>)
 8010f70:	429e      	cmp	r6, r3
 8010f72:	dc6e      	bgt.n	8011052 <__ieee754_rem_pio2+0x18a>
 8010f74:	f000 fc2c 	bl	80117d0 <fabs>
 8010f78:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010f7c:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8011110 <__ieee754_rem_pio2+0x248>
 8010f80:	eea0 7b06 	vfma.f64	d7, d0, d6
 8010f84:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010f88:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010f8c:	ee17 0a90 	vmov	r0, s15
 8010f90:	eeb1 4b45 	vneg.f64	d4, d5
 8010f94:	ed9f 7b56 	vldr	d7, [pc, #344]	; 80110f0 <__ieee754_rem_pio2+0x228>
 8010f98:	eea5 0b47 	vfms.f64	d0, d5, d7
 8010f9c:	ed9f 7b56 	vldr	d7, [pc, #344]	; 80110f8 <__ieee754_rem_pio2+0x230>
 8010fa0:	281f      	cmp	r0, #31
 8010fa2:	ee25 7b07 	vmul.f64	d7, d5, d7
 8010fa6:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010faa:	dc08      	bgt.n	8010fbe <__ieee754_rem_pio2+0xf6>
 8010fac:	4b63      	ldr	r3, [pc, #396]	; (801113c <__ieee754_rem_pio2+0x274>)
 8010fae:	1e42      	subs	r2, r0, #1
 8010fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fb4:	42b3      	cmp	r3, r6
 8010fb6:	d002      	beq.n	8010fbe <__ieee754_rem_pio2+0xf6>
 8010fb8:	ed84 6b00 	vstr	d6, [r4]
 8010fbc:	e024      	b.n	8011008 <__ieee754_rem_pio2+0x140>
 8010fbe:	ee16 3a90 	vmov	r3, s13
 8010fc2:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010fc6:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8010fca:	2b10      	cmp	r3, #16
 8010fcc:	ea4f 5226 	mov.w	r2, r6, asr #20
 8010fd0:	ddf2      	ble.n	8010fb8 <__ieee754_rem_pio2+0xf0>
 8010fd2:	eeb0 6b40 	vmov.f64	d6, d0
 8010fd6:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8011100 <__ieee754_rem_pio2+0x238>
 8010fda:	eea4 6b03 	vfma.f64	d6, d4, d3
 8010fde:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010fe2:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010fe6:	ed9f 3b48 	vldr	d3, [pc, #288]	; 8011108 <__ieee754_rem_pio2+0x240>
 8010fea:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8010fee:	ee36 3b47 	vsub.f64	d3, d6, d7
 8010ff2:	ee13 3a90 	vmov	r3, s7
 8010ff6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010ffa:	1ad3      	subs	r3, r2, r3
 8010ffc:	2b31      	cmp	r3, #49	; 0x31
 8010ffe:	dc17      	bgt.n	8011030 <__ieee754_rem_pio2+0x168>
 8011000:	eeb0 0b46 	vmov.f64	d0, d6
 8011004:	ed84 3b00 	vstr	d3, [r4]
 8011008:	ed94 6b00 	vldr	d6, [r4]
 801100c:	2d00      	cmp	r5, #0
 801100e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8011012:	ee30 7b47 	vsub.f64	d7, d0, d7
 8011016:	ed84 7b02 	vstr	d7, [r4, #8]
 801101a:	da85      	bge.n	8010f28 <__ieee754_rem_pio2+0x60>
 801101c:	eeb1 6b46 	vneg.f64	d6, d6
 8011020:	ed84 6b00 	vstr	d6, [r4]
 8011024:	eeb1 7b47 	vneg.f64	d7, d7
 8011028:	4240      	negs	r0, r0
 801102a:	ed84 7b02 	vstr	d7, [r4, #8]
 801102e:	e77b      	b.n	8010f28 <__ieee754_rem_pio2+0x60>
 8011030:	ed9f 3b39 	vldr	d3, [pc, #228]	; 8011118 <__ieee754_rem_pio2+0x250>
 8011034:	eeb0 0b46 	vmov.f64	d0, d6
 8011038:	eea4 0b03 	vfma.f64	d0, d4, d3
 801103c:	ee36 7b40 	vsub.f64	d7, d6, d0
 8011040:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8011120 <__ieee754_rem_pio2+0x258>
 8011044:	eea4 7b03 	vfma.f64	d7, d4, d3
 8011048:	ee95 7b06 	vfnms.f64	d7, d5, d6
 801104c:	ee30 6b47 	vsub.f64	d6, d0, d7
 8011050:	e7b2      	b.n	8010fb8 <__ieee754_rem_pio2+0xf0>
 8011052:	4b3b      	ldr	r3, [pc, #236]	; (8011140 <__ieee754_rem_pio2+0x278>)
 8011054:	429e      	cmp	r6, r3
 8011056:	dd06      	ble.n	8011066 <__ieee754_rem_pio2+0x19e>
 8011058:	ee30 7b40 	vsub.f64	d7, d0, d0
 801105c:	ed80 7b02 	vstr	d7, [r0, #8]
 8011060:	ed80 7b00 	vstr	d7, [r0]
 8011064:	e742      	b.n	8010eec <__ieee754_rem_pio2+0x24>
 8011066:	1532      	asrs	r2, r6, #20
 8011068:	ee10 0a10 	vmov	r0, s0
 801106c:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8011070:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8011074:	ec41 0b17 	vmov	d7, r0, r1
 8011078:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801107c:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8011128 <__ieee754_rem_pio2+0x260>
 8011080:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8011084:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011088:	ed8d 6b02 	vstr	d6, [sp, #8]
 801108c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8011090:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8011094:	a902      	add	r1, sp, #8
 8011096:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801109a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801109e:	ed8d 6b04 	vstr	d6, [sp, #16]
 80110a2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80110a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80110aa:	2603      	movs	r6, #3
 80110ac:	4608      	mov	r0, r1
 80110ae:	ed91 7b04 	vldr	d7, [r1, #16]
 80110b2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80110b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ba:	4633      	mov	r3, r6
 80110bc:	f1a1 0108 	sub.w	r1, r1, #8
 80110c0:	f106 36ff 	add.w	r6, r6, #4294967295
 80110c4:	d0f3      	beq.n	80110ae <__ieee754_rem_pio2+0x1e6>
 80110c6:	491f      	ldr	r1, [pc, #124]	; (8011144 <__ieee754_rem_pio2+0x27c>)
 80110c8:	9101      	str	r1, [sp, #4]
 80110ca:	2102      	movs	r1, #2
 80110cc:	9100      	str	r1, [sp, #0]
 80110ce:	4621      	mov	r1, r4
 80110d0:	f000 f8a6 	bl	8011220 <__kernel_rem_pio2>
 80110d4:	2d00      	cmp	r5, #0
 80110d6:	f6bf af27 	bge.w	8010f28 <__ieee754_rem_pio2+0x60>
 80110da:	ed94 7b00 	vldr	d7, [r4]
 80110de:	eeb1 7b47 	vneg.f64	d7, d7
 80110e2:	ed84 7b00 	vstr	d7, [r4]
 80110e6:	ed94 7b02 	vldr	d7, [r4, #8]
 80110ea:	e79b      	b.n	8011024 <__ieee754_rem_pio2+0x15c>
 80110ec:	f3af 8000 	nop.w
 80110f0:	54400000 	.word	0x54400000
 80110f4:	3ff921fb 	.word	0x3ff921fb
 80110f8:	1a626331 	.word	0x1a626331
 80110fc:	3dd0b461 	.word	0x3dd0b461
 8011100:	1a600000 	.word	0x1a600000
 8011104:	3dd0b461 	.word	0x3dd0b461
 8011108:	2e037073 	.word	0x2e037073
 801110c:	3ba3198a 	.word	0x3ba3198a
 8011110:	6dc9c883 	.word	0x6dc9c883
 8011114:	3fe45f30 	.word	0x3fe45f30
 8011118:	2e000000 	.word	0x2e000000
 801111c:	3ba3198a 	.word	0x3ba3198a
 8011120:	252049c1 	.word	0x252049c1
 8011124:	397b839a 	.word	0x397b839a
 8011128:	00000000 	.word	0x00000000
 801112c:	41700000 	.word	0x41700000
 8011130:	3fe921fb 	.word	0x3fe921fb
 8011134:	4002d97b 	.word	0x4002d97b
 8011138:	413921fb 	.word	0x413921fb
 801113c:	0801bf48 	.word	0x0801bf48
 8011140:	7fefffff 	.word	0x7fefffff
 8011144:	0801bfc8 	.word	0x0801bfc8

08011148 <__kernel_cos>:
 8011148:	ee10 1a90 	vmov	r1, s1
 801114c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8011150:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011154:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8011158:	da05      	bge.n	8011166 <__kernel_cos+0x1e>
 801115a:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801115e:	ee17 3a90 	vmov	r3, s15
 8011162:	2b00      	cmp	r3, #0
 8011164:	d03d      	beq.n	80111e2 <__kernel_cos+0x9a>
 8011166:	ee20 3b00 	vmul.f64	d3, d0, d0
 801116a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80111e8 <__kernel_cos+0xa0>
 801116e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 80111f0 <__kernel_cos+0xa8>
 8011172:	eea3 6b07 	vfma.f64	d6, d3, d7
 8011176:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80111f8 <__kernel_cos+0xb0>
 801117a:	eea6 7b03 	vfma.f64	d7, d6, d3
 801117e:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011200 <__kernel_cos+0xb8>
 8011182:	eea7 6b03 	vfma.f64	d6, d7, d3
 8011186:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011208 <__kernel_cos+0xc0>
 801118a:	4b23      	ldr	r3, [pc, #140]	; (8011218 <__kernel_cos+0xd0>)
 801118c:	eea6 7b03 	vfma.f64	d7, d6, d3
 8011190:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8011210 <__kernel_cos+0xc8>
 8011194:	4299      	cmp	r1, r3
 8011196:	eea7 6b03 	vfma.f64	d6, d7, d3
 801119a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801119e:	ee26 5b03 	vmul.f64	d5, d6, d3
 80111a2:	ee23 7b07 	vmul.f64	d7, d3, d7
 80111a6:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80111aa:	eea3 6b05 	vfma.f64	d6, d3, d5
 80111ae:	dc04      	bgt.n	80111ba <__kernel_cos+0x72>
 80111b0:	ee37 6b46 	vsub.f64	d6, d7, d6
 80111b4:	ee34 0b46 	vsub.f64	d0, d4, d6
 80111b8:	4770      	bx	lr
 80111ba:	4b18      	ldr	r3, [pc, #96]	; (801121c <__kernel_cos+0xd4>)
 80111bc:	4299      	cmp	r1, r3
 80111be:	dc0d      	bgt.n	80111dc <__kernel_cos+0x94>
 80111c0:	2200      	movs	r2, #0
 80111c2:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 80111c6:	ec43 2b15 	vmov	d5, r2, r3
 80111ca:	ee34 0b45 	vsub.f64	d0, d4, d5
 80111ce:	ee37 7b45 	vsub.f64	d7, d7, d5
 80111d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80111d6:	ee30 0b47 	vsub.f64	d0, d0, d7
 80111da:	4770      	bx	lr
 80111dc:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80111e0:	e7f3      	b.n	80111ca <__kernel_cos+0x82>
 80111e2:	eeb0 0b44 	vmov.f64	d0, d4
 80111e6:	4770      	bx	lr
 80111e8:	be8838d4 	.word	0xbe8838d4
 80111ec:	bda8fae9 	.word	0xbda8fae9
 80111f0:	bdb4b1c4 	.word	0xbdb4b1c4
 80111f4:	3e21ee9e 	.word	0x3e21ee9e
 80111f8:	809c52ad 	.word	0x809c52ad
 80111fc:	be927e4f 	.word	0xbe927e4f
 8011200:	19cb1590 	.word	0x19cb1590
 8011204:	3efa01a0 	.word	0x3efa01a0
 8011208:	16c15177 	.word	0x16c15177
 801120c:	bf56c16c 	.word	0xbf56c16c
 8011210:	5555554c 	.word	0x5555554c
 8011214:	3fa55555 	.word	0x3fa55555
 8011218:	3fd33332 	.word	0x3fd33332
 801121c:	3fe90000 	.word	0x3fe90000

08011220 <__kernel_rem_pio2>:
 8011220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011224:	ed2d 8b06 	vpush	{d8-d10}
 8011228:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 801122c:	469b      	mov	fp, r3
 801122e:	460f      	mov	r7, r1
 8011230:	4bcf      	ldr	r3, [pc, #828]	; (8011570 <__kernel_rem_pio2+0x350>)
 8011232:	99a0      	ldr	r1, [sp, #640]	; 0x280
 8011234:	f8dd c284 	ldr.w	ip, [sp, #644]	; 0x284
 8011238:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 801123c:	9000      	str	r0, [sp, #0]
 801123e:	f112 0f14 	cmn.w	r2, #20
 8011242:	bfa8      	it	ge
 8011244:	2318      	movge	r3, #24
 8011246:	f10b 31ff 	add.w	r1, fp, #4294967295
 801124a:	bfb8      	it	lt
 801124c:	2300      	movlt	r3, #0
 801124e:	f06f 0417 	mvn.w	r4, #23
 8011252:	ed9f 6bc1 	vldr	d6, [pc, #772]	; 8011558 <__kernel_rem_pio2+0x338>
 8011256:	bfa4      	itt	ge
 8011258:	f1a2 0a03 	subge.w	sl, r2, #3
 801125c:	fb9a f3f3 	sdivge	r3, sl, r3
 8011260:	fb03 4404 	mla	r4, r3, r4, r4
 8011264:	1a5d      	subs	r5, r3, r1
 8011266:	4414      	add	r4, r2
 8011268:	eb09 0601 	add.w	r6, r9, r1
 801126c:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 8011270:	eb0c 0e85 	add.w	lr, ip, r5, lsl #2
 8011274:	2200      	movs	r2, #0
 8011276:	42b2      	cmp	r2, r6
 8011278:	dd12      	ble.n	80112a0 <__kernel_rem_pio2+0x80>
 801127a:	aa18      	add	r2, sp, #96	; 0x60
 801127c:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8011280:	460e      	mov	r6, r1
 8011282:	f50d 78d0 	add.w	r8, sp, #416	; 0x1a0
 8011286:	f1cb 0a01 	rsb	sl, fp, #1
 801128a:	eb0a 0006 	add.w	r0, sl, r6
 801128e:	4581      	cmp	r9, r0
 8011290:	db25      	blt.n	80112de <__kernel_rem_pio2+0xbe>
 8011292:	ed9f 7bb1 	vldr	d7, [pc, #708]	; 8011558 <__kernel_rem_pio2+0x338>
 8011296:	f8dd e000 	ldr.w	lr, [sp]
 801129a:	4615      	mov	r5, r2
 801129c:	2000      	movs	r0, #0
 801129e:	e015      	b.n	80112cc <__kernel_rem_pio2+0xac>
 80112a0:	42d5      	cmn	r5, r2
 80112a2:	d409      	bmi.n	80112b8 <__kernel_rem_pio2+0x98>
 80112a4:	f85e 0022 	ldr.w	r0, [lr, r2, lsl #2]
 80112a8:	ee07 0a90 	vmov	s15, r0
 80112ac:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80112b0:	eca8 7b02 	vstmia	r8!, {d7}
 80112b4:	3201      	adds	r2, #1
 80112b6:	e7de      	b.n	8011276 <__kernel_rem_pio2+0x56>
 80112b8:	eeb0 7b46 	vmov.f64	d7, d6
 80112bc:	e7f8      	b.n	80112b0 <__kernel_rem_pio2+0x90>
 80112be:	ecbe 5b02 	vldmia	lr!, {d5}
 80112c2:	ed95 6b00 	vldr	d6, [r5]
 80112c6:	3001      	adds	r0, #1
 80112c8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80112cc:	4288      	cmp	r0, r1
 80112ce:	f1a5 0508 	sub.w	r5, r5, #8
 80112d2:	ddf4      	ble.n	80112be <__kernel_rem_pio2+0x9e>
 80112d4:	eca8 7b02 	vstmia	r8!, {d7}
 80112d8:	3208      	adds	r2, #8
 80112da:	3601      	adds	r6, #1
 80112dc:	e7d5      	b.n	801128a <__kernel_rem_pio2+0x6a>
 80112de:	aa04      	add	r2, sp, #16
 80112e0:	ed9f 9b9f 	vldr	d9, [pc, #636]	; 8011560 <__kernel_rem_pio2+0x340>
 80112e4:	ed9f aba0 	vldr	d10, [pc, #640]	; 8011568 <__kernel_rem_pio2+0x348>
 80112e8:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80112ec:	9201      	str	r2, [sp, #4]
 80112ee:	eb0c 0a83 	add.w	sl, ip, r3, lsl #2
 80112f2:	464e      	mov	r6, r9
 80112f4:	ab90      	add	r3, sp, #576	; 0x240
 80112f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80112fa:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 80112fe:	ab04      	add	r3, sp, #16
 8011300:	4618      	mov	r0, r3
 8011302:	4632      	mov	r2, r6
 8011304:	2a00      	cmp	r2, #0
 8011306:	dc4e      	bgt.n	80113a6 <__kernel_rem_pio2+0x186>
 8011308:	4620      	mov	r0, r4
 801130a:	e9cd 1302 	strd	r1, r3, [sp, #8]
 801130e:	f000 fae7 	bl	80118e0 <scalbn>
 8011312:	eeb0 8b40 	vmov.f64	d8, d0
 8011316:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 801131a:	ee28 0b00 	vmul.f64	d0, d8, d0
 801131e:	f000 fa63 	bl	80117e8 <floor>
 8011322:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8011326:	eea0 8b47 	vfms.f64	d8, d0, d7
 801132a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801132e:	2c00      	cmp	r4, #0
 8011330:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 8011334:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 8011338:	ee38 8b40 	vsub.f64	d8, d8, d0
 801133c:	ee17 8a90 	vmov	r8, s15
 8011340:	dd46      	ble.n	80113d0 <__kernel_rem_pio2+0x1b0>
 8011342:	1e70      	subs	r0, r6, #1
 8011344:	aa04      	add	r2, sp, #16
 8011346:	f1c4 0c18 	rsb	ip, r4, #24
 801134a:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 801134e:	fa45 f20c 	asr.w	r2, r5, ip
 8011352:	4490      	add	r8, r2
 8011354:	fa02 f20c 	lsl.w	r2, r2, ip
 8011358:	1aad      	subs	r5, r5, r2
 801135a:	aa04      	add	r2, sp, #16
 801135c:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8011360:	f1c4 0217 	rsb	r2, r4, #23
 8011364:	4115      	asrs	r5, r2
 8011366:	2d00      	cmp	r5, #0
 8011368:	dd41      	ble.n	80113ee <__kernel_rem_pio2+0x1ce>
 801136a:	f04f 0c00 	mov.w	ip, #0
 801136e:	f108 0801 	add.w	r8, r8, #1
 8011372:	4660      	mov	r0, ip
 8011374:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8011378:	4566      	cmp	r6, ip
 801137a:	dc69      	bgt.n	8011450 <__kernel_rem_pio2+0x230>
 801137c:	2c00      	cmp	r4, #0
 801137e:	dd03      	ble.n	8011388 <__kernel_rem_pio2+0x168>
 8011380:	2c01      	cmp	r4, #1
 8011382:	d076      	beq.n	8011472 <__kernel_rem_pio2+0x252>
 8011384:	2c02      	cmp	r4, #2
 8011386:	d07f      	beq.n	8011488 <__kernel_rem_pio2+0x268>
 8011388:	2d02      	cmp	r5, #2
 801138a:	d130      	bne.n	80113ee <__kernel_rem_pio2+0x1ce>
 801138c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8011390:	ee30 8b48 	vsub.f64	d8, d0, d8
 8011394:	b358      	cbz	r0, 80113ee <__kernel_rem_pio2+0x1ce>
 8011396:	4620      	mov	r0, r4
 8011398:	9102      	str	r1, [sp, #8]
 801139a:	f000 faa1 	bl	80118e0 <scalbn>
 801139e:	9902      	ldr	r1, [sp, #8]
 80113a0:	ee38 8b40 	vsub.f64	d8, d8, d0
 80113a4:	e023      	b.n	80113ee <__kernel_rem_pio2+0x1ce>
 80113a6:	ee20 7b09 	vmul.f64	d7, d0, d9
 80113aa:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80113ae:	3a01      	subs	r2, #1
 80113b0:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80113b4:	ad68      	add	r5, sp, #416	; 0x1a0
 80113b6:	eea7 0b4a 	vfms.f64	d0, d7, d10
 80113ba:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 80113be:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 80113c2:	eca0 0a01 	vstmia	r0!, {s0}
 80113c6:	ed95 0b00 	vldr	d0, [r5]
 80113ca:	ee37 0b00 	vadd.f64	d0, d7, d0
 80113ce:	e799      	b.n	8011304 <__kernel_rem_pio2+0xe4>
 80113d0:	d105      	bne.n	80113de <__kernel_rem_pio2+0x1be>
 80113d2:	1e72      	subs	r2, r6, #1
 80113d4:	a804      	add	r0, sp, #16
 80113d6:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 80113da:	15ed      	asrs	r5, r5, #23
 80113dc:	e7c3      	b.n	8011366 <__kernel_rem_pio2+0x146>
 80113de:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80113e2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80113e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113ea:	da2f      	bge.n	801144c <__kernel_rem_pio2+0x22c>
 80113ec:	2500      	movs	r5, #0
 80113ee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80113f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113f6:	f040 8087 	bne.w	8011508 <__kernel_rem_pio2+0x2e8>
 80113fa:	1e73      	subs	r3, r6, #1
 80113fc:	4618      	mov	r0, r3
 80113fe:	f04f 0c00 	mov.w	ip, #0
 8011402:	4548      	cmp	r0, r9
 8011404:	da47      	bge.n	8011496 <__kernel_rem_pio2+0x276>
 8011406:	f1bc 0f00 	cmp.w	ip, #0
 801140a:	d070      	beq.n	80114ee <__kernel_rem_pio2+0x2ce>
 801140c:	aa04      	add	r2, sp, #16
 801140e:	3c18      	subs	r4, #24
 8011410:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8011414:	2a00      	cmp	r2, #0
 8011416:	d075      	beq.n	8011504 <__kernel_rem_pio2+0x2e4>
 8011418:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801141c:	4620      	mov	r0, r4
 801141e:	9300      	str	r3, [sp, #0]
 8011420:	f000 fa5e 	bl	80118e0 <scalbn>
 8011424:	9b00      	ldr	r3, [sp, #0]
 8011426:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8011560 <__kernel_rem_pio2+0x340>
 801142a:	461a      	mov	r2, r3
 801142c:	2a00      	cmp	r2, #0
 801142e:	f280 80ac 	bge.w	801158a <__kernel_rem_pio2+0x36a>
 8011432:	4619      	mov	r1, r3
 8011434:	2000      	movs	r0, #0
 8011436:	2900      	cmp	r1, #0
 8011438:	f2c0 80cd 	blt.w	80115d6 <__kernel_rem_pio2+0x3b6>
 801143c:	aa68      	add	r2, sp, #416	; 0x1a0
 801143e:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 8011442:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8011558 <__kernel_rem_pio2+0x338>
 8011446:	4e4b      	ldr	r6, [pc, #300]	; (8011574 <__kernel_rem_pio2+0x354>)
 8011448:	2200      	movs	r2, #0
 801144a:	e0b8      	b.n	80115be <__kernel_rem_pio2+0x39e>
 801144c:	2502      	movs	r5, #2
 801144e:	e78c      	b.n	801136a <__kernel_rem_pio2+0x14a>
 8011450:	681a      	ldr	r2, [r3, #0]
 8011452:	b948      	cbnz	r0, 8011468 <__kernel_rem_pio2+0x248>
 8011454:	b11a      	cbz	r2, 801145e <__kernel_rem_pio2+0x23e>
 8011456:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 801145a:	601a      	str	r2, [r3, #0]
 801145c:	2201      	movs	r2, #1
 801145e:	f10c 0c01 	add.w	ip, ip, #1
 8011462:	3304      	adds	r3, #4
 8011464:	4610      	mov	r0, r2
 8011466:	e787      	b.n	8011378 <__kernel_rem_pio2+0x158>
 8011468:	ebae 0202 	sub.w	r2, lr, r2
 801146c:	601a      	str	r2, [r3, #0]
 801146e:	4602      	mov	r2, r0
 8011470:	e7f5      	b.n	801145e <__kernel_rem_pio2+0x23e>
 8011472:	1e72      	subs	r2, r6, #1
 8011474:	ab04      	add	r3, sp, #16
 8011476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801147a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801147e:	f10d 0c10 	add.w	ip, sp, #16
 8011482:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 8011486:	e77f      	b.n	8011388 <__kernel_rem_pio2+0x168>
 8011488:	1e72      	subs	r2, r6, #1
 801148a:	ab04      	add	r3, sp, #16
 801148c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011490:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011494:	e7f3      	b.n	801147e <__kernel_rem_pio2+0x25e>
 8011496:	aa04      	add	r2, sp, #16
 8011498:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 801149c:	3801      	subs	r0, #1
 801149e:	ea4c 0c02 	orr.w	ip, ip, r2
 80114a2:	e7ae      	b.n	8011402 <__kernel_rem_pio2+0x1e2>
 80114a4:	3001      	adds	r0, #1
 80114a6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80114aa:	2a00      	cmp	r2, #0
 80114ac:	d0fa      	beq.n	80114a4 <__kernel_rem_pio2+0x284>
 80114ae:	eb06 020b 	add.w	r2, r6, fp
 80114b2:	ad18      	add	r5, sp, #96	; 0x60
 80114b4:	1c73      	adds	r3, r6, #1
 80114b6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80114ba:	4406      	add	r6, r0
 80114bc:	429e      	cmp	r6, r3
 80114be:	f6ff af19 	blt.w	80112f4 <__kernel_rem_pio2+0xd4>
 80114c2:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 80114c6:	9d00      	ldr	r5, [sp, #0]
 80114c8:	ee07 0a90 	vmov	s15, r0
 80114cc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80114d0:	2000      	movs	r0, #0
 80114d2:	eca2 7b02 	vstmia	r2!, {d7}
 80114d6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011558 <__kernel_rem_pio2+0x338>
 80114da:	4694      	mov	ip, r2
 80114dc:	4288      	cmp	r0, r1
 80114de:	dd09      	ble.n	80114f4 <__kernel_rem_pio2+0x2d4>
 80114e0:	a868      	add	r0, sp, #416	; 0x1a0
 80114e2:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80114e6:	ed80 7b00 	vstr	d7, [r0]
 80114ea:	3301      	adds	r3, #1
 80114ec:	e7e6      	b.n	80114bc <__kernel_rem_pio2+0x29c>
 80114ee:	9b01      	ldr	r3, [sp, #4]
 80114f0:	2001      	movs	r0, #1
 80114f2:	e7d8      	b.n	80114a6 <__kernel_rem_pio2+0x286>
 80114f4:	ecb5 5b02 	vldmia	r5!, {d5}
 80114f8:	ed3c 6b02 	vldmdb	ip!, {d6}
 80114fc:	3001      	adds	r0, #1
 80114fe:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011502:	e7eb      	b.n	80114dc <__kernel_rem_pio2+0x2bc>
 8011504:	3b01      	subs	r3, #1
 8011506:	e781      	b.n	801140c <__kernel_rem_pio2+0x1ec>
 8011508:	4260      	negs	r0, r4
 801150a:	eeb0 0b48 	vmov.f64	d0, d8
 801150e:	f000 f9e7 	bl	80118e0 <scalbn>
 8011512:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8011568 <__kernel_rem_pio2+0x348>
 8011516:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801151a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801151e:	db2b      	blt.n	8011578 <__kernel_rem_pio2+0x358>
 8011520:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8011560 <__kernel_rem_pio2+0x340>
 8011524:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011528:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801152c:	aa04      	add	r2, sp, #16
 801152e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8011532:	eea5 0b46 	vfms.f64	d0, d5, d6
 8011536:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801153a:	a904      	add	r1, sp, #16
 801153c:	ee10 3a10 	vmov	r3, s0
 8011540:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8011544:	ee17 2a10 	vmov	r2, s14
 8011548:	1c73      	adds	r3, r6, #1
 801154a:	3418      	adds	r4, #24
 801154c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011550:	e762      	b.n	8011418 <__kernel_rem_pio2+0x1f8>
 8011552:	bf00      	nop
 8011554:	f3af 8000 	nop.w
	...
 8011564:	3e700000 	.word	0x3e700000
 8011568:	00000000 	.word	0x00000000
 801156c:	41700000 	.word	0x41700000
 8011570:	0801c110 	.word	0x0801c110
 8011574:	0801c0d0 	.word	0x0801c0d0
 8011578:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801157c:	aa04      	add	r2, sp, #16
 801157e:	ee10 3a10 	vmov	r3, s0
 8011582:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8011586:	4633      	mov	r3, r6
 8011588:	e746      	b.n	8011418 <__kernel_rem_pio2+0x1f8>
 801158a:	a804      	add	r0, sp, #16
 801158c:	a968      	add	r1, sp, #416	; 0x1a0
 801158e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8011592:	9000      	str	r0, [sp, #0]
 8011594:	ee07 0a90 	vmov	s15, r0
 8011598:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801159c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80115a0:	3a01      	subs	r2, #1
 80115a2:	ee27 7b00 	vmul.f64	d7, d7, d0
 80115a6:	ee20 0b06 	vmul.f64	d0, d0, d6
 80115aa:	ed81 7b00 	vstr	d7, [r1]
 80115ae:	e73d      	b.n	801142c <__kernel_rem_pio2+0x20c>
 80115b0:	ecb6 5b02 	vldmia	r6!, {d5}
 80115b4:	ecb4 6b02 	vldmia	r4!, {d6}
 80115b8:	3201      	adds	r2, #1
 80115ba:	eea5 7b06 	vfma.f64	d7, d5, d6
 80115be:	454a      	cmp	r2, r9
 80115c0:	dc01      	bgt.n	80115c6 <__kernel_rem_pio2+0x3a6>
 80115c2:	4290      	cmp	r0, r2
 80115c4:	daf4      	bge.n	80115b0 <__kernel_rem_pio2+0x390>
 80115c6:	aa40      	add	r2, sp, #256	; 0x100
 80115c8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80115cc:	ed82 7b00 	vstr	d7, [r2]
 80115d0:	3901      	subs	r1, #1
 80115d2:	3001      	adds	r0, #1
 80115d4:	e72f      	b.n	8011436 <__kernel_rem_pio2+0x216>
 80115d6:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 80115d8:	2a02      	cmp	r2, #2
 80115da:	dc0a      	bgt.n	80115f2 <__kernel_rem_pio2+0x3d2>
 80115dc:	2a00      	cmp	r2, #0
 80115de:	dc5a      	bgt.n	8011696 <__kernel_rem_pio2+0x476>
 80115e0:	d039      	beq.n	8011656 <__kernel_rem_pio2+0x436>
 80115e2:	f008 0007 	and.w	r0, r8, #7
 80115e6:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 80115ea:	ecbd 8b06 	vpop	{d8-d10}
 80115ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115f2:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 80115f4:	2a03      	cmp	r2, #3
 80115f6:	d1f4      	bne.n	80115e2 <__kernel_rem_pio2+0x3c2>
 80115f8:	aa40      	add	r2, sp, #256	; 0x100
 80115fa:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80115fe:	4611      	mov	r1, r2
 8011600:	4618      	mov	r0, r3
 8011602:	2800      	cmp	r0, #0
 8011604:	f1a1 0108 	sub.w	r1, r1, #8
 8011608:	dc52      	bgt.n	80116b0 <__kernel_rem_pio2+0x490>
 801160a:	4619      	mov	r1, r3
 801160c:	2901      	cmp	r1, #1
 801160e:	f1a2 0208 	sub.w	r2, r2, #8
 8011612:	dc5d      	bgt.n	80116d0 <__kernel_rem_pio2+0x4b0>
 8011614:	ed9f 7b40 	vldr	d7, [pc, #256]	; 8011718 <__kernel_rem_pio2+0x4f8>
 8011618:	2b01      	cmp	r3, #1
 801161a:	dc69      	bgt.n	80116f0 <__kernel_rem_pio2+0x4d0>
 801161c:	ed9d 5b40 	vldr	d5, [sp, #256]	; 0x100
 8011620:	ed9d 6b42 	vldr	d6, [sp, #264]	; 0x108
 8011624:	2d00      	cmp	r5, #0
 8011626:	d16c      	bne.n	8011702 <__kernel_rem_pio2+0x4e2>
 8011628:	ed87 5b00 	vstr	d5, [r7]
 801162c:	ed87 6b02 	vstr	d6, [r7, #8]
 8011630:	ed87 7b04 	vstr	d7, [r7, #16]
 8011634:	e7d5      	b.n	80115e2 <__kernel_rem_pio2+0x3c2>
 8011636:	aa40      	add	r2, sp, #256	; 0x100
 8011638:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801163c:	ed92 6b00 	vldr	d6, [r2]
 8011640:	3b01      	subs	r3, #1
 8011642:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011646:	2b00      	cmp	r3, #0
 8011648:	daf5      	bge.n	8011636 <__kernel_rem_pio2+0x416>
 801164a:	b10d      	cbz	r5, 8011650 <__kernel_rem_pio2+0x430>
 801164c:	eeb1 7b47 	vneg.f64	d7, d7
 8011650:	ed87 7b00 	vstr	d7, [r7]
 8011654:	e7c5      	b.n	80115e2 <__kernel_rem_pio2+0x3c2>
 8011656:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8011718 <__kernel_rem_pio2+0x4f8>
 801165a:	e7f4      	b.n	8011646 <__kernel_rem_pio2+0x426>
 801165c:	a940      	add	r1, sp, #256	; 0x100
 801165e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8011662:	ed91 7b00 	vldr	d7, [r1]
 8011666:	3a01      	subs	r2, #1
 8011668:	ee36 6b07 	vadd.f64	d6, d6, d7
 801166c:	2a00      	cmp	r2, #0
 801166e:	daf5      	bge.n	801165c <__kernel_rem_pio2+0x43c>
 8011670:	b1ad      	cbz	r5, 801169e <__kernel_rem_pio2+0x47e>
 8011672:	eeb1 7b46 	vneg.f64	d7, d6
 8011676:	ed87 7b00 	vstr	d7, [r7]
 801167a:	ed9d 7b40 	vldr	d7, [sp, #256]	; 0x100
 801167e:	a942      	add	r1, sp, #264	; 0x108
 8011680:	2201      	movs	r2, #1
 8011682:	ee37 7b46 	vsub.f64	d7, d7, d6
 8011686:	4293      	cmp	r3, r2
 8011688:	da0c      	bge.n	80116a4 <__kernel_rem_pio2+0x484>
 801168a:	b10d      	cbz	r5, 8011690 <__kernel_rem_pio2+0x470>
 801168c:	eeb1 7b47 	vneg.f64	d7, d7
 8011690:	ed87 7b02 	vstr	d7, [r7, #8]
 8011694:	e7a5      	b.n	80115e2 <__kernel_rem_pio2+0x3c2>
 8011696:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8011718 <__kernel_rem_pio2+0x4f8>
 801169a:	461a      	mov	r2, r3
 801169c:	e7e6      	b.n	801166c <__kernel_rem_pio2+0x44c>
 801169e:	eeb0 7b46 	vmov.f64	d7, d6
 80116a2:	e7e8      	b.n	8011676 <__kernel_rem_pio2+0x456>
 80116a4:	ecb1 6b02 	vldmia	r1!, {d6}
 80116a8:	3201      	adds	r2, #1
 80116aa:	ee37 7b06 	vadd.f64	d7, d7, d6
 80116ae:	e7ea      	b.n	8011686 <__kernel_rem_pio2+0x466>
 80116b0:	ed91 7b00 	vldr	d7, [r1]
 80116b4:	ed91 5b02 	vldr	d5, [r1, #8]
 80116b8:	3801      	subs	r0, #1
 80116ba:	ee37 6b05 	vadd.f64	d6, d7, d5
 80116be:	ee37 7b46 	vsub.f64	d7, d7, d6
 80116c2:	ed81 6b00 	vstr	d6, [r1]
 80116c6:	ee37 7b05 	vadd.f64	d7, d7, d5
 80116ca:	ed81 7b02 	vstr	d7, [r1, #8]
 80116ce:	e798      	b.n	8011602 <__kernel_rem_pio2+0x3e2>
 80116d0:	ed92 7b00 	vldr	d7, [r2]
 80116d4:	ed92 5b02 	vldr	d5, [r2, #8]
 80116d8:	3901      	subs	r1, #1
 80116da:	ee37 6b05 	vadd.f64	d6, d7, d5
 80116de:	ee37 7b46 	vsub.f64	d7, d7, d6
 80116e2:	ed82 6b00 	vstr	d6, [r2]
 80116e6:	ee37 7b05 	vadd.f64	d7, d7, d5
 80116ea:	ed82 7b02 	vstr	d7, [r2, #8]
 80116ee:	e78d      	b.n	801160c <__kernel_rem_pio2+0x3ec>
 80116f0:	aa40      	add	r2, sp, #256	; 0x100
 80116f2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80116f6:	ed92 6b00 	vldr	d6, [r2]
 80116fa:	3b01      	subs	r3, #1
 80116fc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8011700:	e78a      	b.n	8011618 <__kernel_rem_pio2+0x3f8>
 8011702:	eeb1 5b45 	vneg.f64	d5, d5
 8011706:	eeb1 6b46 	vneg.f64	d6, d6
 801170a:	ed87 5b00 	vstr	d5, [r7]
 801170e:	eeb1 7b47 	vneg.f64	d7, d7
 8011712:	ed87 6b02 	vstr	d6, [r7, #8]
 8011716:	e78b      	b.n	8011630 <__kernel_rem_pio2+0x410>
	...

08011720 <__kernel_sin>:
 8011720:	ee10 3a90 	vmov	r3, s1
 8011724:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011728:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 801172c:	da04      	bge.n	8011738 <__kernel_sin+0x18>
 801172e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8011732:	ee17 3a90 	vmov	r3, s15
 8011736:	b35b      	cbz	r3, 8011790 <__kernel_sin+0x70>
 8011738:	ee20 6b00 	vmul.f64	d6, d0, d0
 801173c:	ee20 5b06 	vmul.f64	d5, d0, d6
 8011740:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8011798 <__kernel_sin+0x78>
 8011744:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80117a0 <__kernel_sin+0x80>
 8011748:	eea6 4b07 	vfma.f64	d4, d6, d7
 801174c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80117a8 <__kernel_sin+0x88>
 8011750:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011754:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80117b0 <__kernel_sin+0x90>
 8011758:	eea7 4b06 	vfma.f64	d4, d7, d6
 801175c:	ed9f 7b16 	vldr	d7, [pc, #88]	; 80117b8 <__kernel_sin+0x98>
 8011760:	eea4 7b06 	vfma.f64	d7, d4, d6
 8011764:	b930      	cbnz	r0, 8011774 <__kernel_sin+0x54>
 8011766:	ed9f 4b16 	vldr	d4, [pc, #88]	; 80117c0 <__kernel_sin+0xa0>
 801176a:	eea6 4b07 	vfma.f64	d4, d6, d7
 801176e:	eea4 0b05 	vfma.f64	d0, d4, d5
 8011772:	4770      	bx	lr
 8011774:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8011778:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 801177c:	eea1 7b04 	vfma.f64	d7, d1, d4
 8011780:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8011784:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80117c8 <__kernel_sin+0xa8>
 8011788:	eea5 1b07 	vfma.f64	d1, d5, d7
 801178c:	ee30 0b41 	vsub.f64	d0, d0, d1
 8011790:	4770      	bx	lr
 8011792:	bf00      	nop
 8011794:	f3af 8000 	nop.w
 8011798:	5acfd57c 	.word	0x5acfd57c
 801179c:	3de5d93a 	.word	0x3de5d93a
 80117a0:	8a2b9ceb 	.word	0x8a2b9ceb
 80117a4:	be5ae5e6 	.word	0xbe5ae5e6
 80117a8:	57b1fe7d 	.word	0x57b1fe7d
 80117ac:	3ec71de3 	.word	0x3ec71de3
 80117b0:	19c161d5 	.word	0x19c161d5
 80117b4:	bf2a01a0 	.word	0xbf2a01a0
 80117b8:	1110f8a6 	.word	0x1110f8a6
 80117bc:	3f811111 	.word	0x3f811111
 80117c0:	55555549 	.word	0x55555549
 80117c4:	bfc55555 	.word	0xbfc55555
 80117c8:	55555549 	.word	0x55555549
 80117cc:	3fc55555 	.word	0x3fc55555

080117d0 <fabs>:
 80117d0:	ec51 0b10 	vmov	r0, r1, d0
 80117d4:	ee10 2a10 	vmov	r2, s0
 80117d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80117dc:	ec43 2b10 	vmov	d0, r2, r3
 80117e0:	4770      	bx	lr
 80117e2:	0000      	movs	r0, r0
 80117e4:	0000      	movs	r0, r0
	...

080117e8 <floor>:
 80117e8:	ee10 1a90 	vmov	r1, s1
 80117ec:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80117f0:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80117f4:	2b13      	cmp	r3, #19
 80117f6:	b530      	push	{r4, r5, lr}
 80117f8:	ee10 0a10 	vmov	r0, s0
 80117fc:	ee10 5a10 	vmov	r5, s0
 8011800:	dc31      	bgt.n	8011866 <floor+0x7e>
 8011802:	2b00      	cmp	r3, #0
 8011804:	da15      	bge.n	8011832 <floor+0x4a>
 8011806:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80118c0 <floor+0xd8>
 801180a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801180e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011816:	dd07      	ble.n	8011828 <floor+0x40>
 8011818:	2900      	cmp	r1, #0
 801181a:	da4e      	bge.n	80118ba <floor+0xd2>
 801181c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011820:	4318      	orrs	r0, r3
 8011822:	d001      	beq.n	8011828 <floor+0x40>
 8011824:	4928      	ldr	r1, [pc, #160]	; (80118c8 <floor+0xe0>)
 8011826:	2000      	movs	r0, #0
 8011828:	460b      	mov	r3, r1
 801182a:	4602      	mov	r2, r0
 801182c:	ec43 2b10 	vmov	d0, r2, r3
 8011830:	e020      	b.n	8011874 <floor+0x8c>
 8011832:	4a26      	ldr	r2, [pc, #152]	; (80118cc <floor+0xe4>)
 8011834:	411a      	asrs	r2, r3
 8011836:	ea01 0402 	and.w	r4, r1, r2
 801183a:	4304      	orrs	r4, r0
 801183c:	d01a      	beq.n	8011874 <floor+0x8c>
 801183e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80118c0 <floor+0xd8>
 8011842:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011846:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801184a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801184e:	ddeb      	ble.n	8011828 <floor+0x40>
 8011850:	2900      	cmp	r1, #0
 8011852:	bfbe      	ittt	lt
 8011854:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8011858:	fa40 f303 	asrlt.w	r3, r0, r3
 801185c:	18c9      	addlt	r1, r1, r3
 801185e:	ea21 0102 	bic.w	r1, r1, r2
 8011862:	2000      	movs	r0, #0
 8011864:	e7e0      	b.n	8011828 <floor+0x40>
 8011866:	2b33      	cmp	r3, #51	; 0x33
 8011868:	dd05      	ble.n	8011876 <floor+0x8e>
 801186a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801186e:	d101      	bne.n	8011874 <floor+0x8c>
 8011870:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011874:	bd30      	pop	{r4, r5, pc}
 8011876:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 801187a:	f04f 32ff 	mov.w	r2, #4294967295
 801187e:	40e2      	lsrs	r2, r4
 8011880:	4202      	tst	r2, r0
 8011882:	d0f7      	beq.n	8011874 <floor+0x8c>
 8011884:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80118c0 <floor+0xd8>
 8011888:	ee30 0b07 	vadd.f64	d0, d0, d7
 801188c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011894:	ddc8      	ble.n	8011828 <floor+0x40>
 8011896:	2900      	cmp	r1, #0
 8011898:	da02      	bge.n	80118a0 <floor+0xb8>
 801189a:	2b14      	cmp	r3, #20
 801189c:	d103      	bne.n	80118a6 <floor+0xbe>
 801189e:	3101      	adds	r1, #1
 80118a0:	ea20 0002 	bic.w	r0, r0, r2
 80118a4:	e7c0      	b.n	8011828 <floor+0x40>
 80118a6:	2401      	movs	r4, #1
 80118a8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80118ac:	fa04 f303 	lsl.w	r3, r4, r3
 80118b0:	4418      	add	r0, r3
 80118b2:	42a8      	cmp	r0, r5
 80118b4:	bf38      	it	cc
 80118b6:	1909      	addcc	r1, r1, r4
 80118b8:	e7f2      	b.n	80118a0 <floor+0xb8>
 80118ba:	2000      	movs	r0, #0
 80118bc:	4601      	mov	r1, r0
 80118be:	e7b3      	b.n	8011828 <floor+0x40>
 80118c0:	8800759c 	.word	0x8800759c
 80118c4:	7e37e43c 	.word	0x7e37e43c
 80118c8:	bff00000 	.word	0xbff00000
 80118cc:	000fffff 	.word	0x000fffff

080118d0 <nan>:
 80118d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118d8 <nan+0x8>
 80118d4:	4770      	bx	lr
 80118d6:	bf00      	nop
 80118d8:	00000000 	.word	0x00000000
 80118dc:	7ff80000 	.word	0x7ff80000

080118e0 <scalbn>:
 80118e0:	b082      	sub	sp, #8
 80118e2:	ed8d 0b00 	vstr	d0, [sp]
 80118e6:	9b01      	ldr	r3, [sp, #4]
 80118e8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80118ec:	b9a2      	cbnz	r2, 8011918 <scalbn+0x38>
 80118ee:	9a00      	ldr	r2, [sp, #0]
 80118f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80118f4:	4313      	orrs	r3, r2
 80118f6:	d03a      	beq.n	801196e <scalbn+0x8e>
 80118f8:	ed9f 7b35 	vldr	d7, [pc, #212]	; 80119d0 <scalbn+0xf0>
 80118fc:	4b40      	ldr	r3, [pc, #256]	; (8011a00 <scalbn+0x120>)
 80118fe:	ee20 7b07 	vmul.f64	d7, d0, d7
 8011902:	4298      	cmp	r0, r3
 8011904:	ed8d 7b00 	vstr	d7, [sp]
 8011908:	da11      	bge.n	801192e <scalbn+0x4e>
 801190a:	ed9f 7b33 	vldr	d7, [pc, #204]	; 80119d8 <scalbn+0xf8>
 801190e:	ed9d 6b00 	vldr	d6, [sp]
 8011912:	ee27 7b06 	vmul.f64	d7, d7, d6
 8011916:	e007      	b.n	8011928 <scalbn+0x48>
 8011918:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801191c:	428a      	cmp	r2, r1
 801191e:	d10a      	bne.n	8011936 <scalbn+0x56>
 8011920:	ed9d 7b00 	vldr	d7, [sp]
 8011924:	ee37 7b07 	vadd.f64	d7, d7, d7
 8011928:	ed8d 7b00 	vstr	d7, [sp]
 801192c:	e01f      	b.n	801196e <scalbn+0x8e>
 801192e:	9b01      	ldr	r3, [sp, #4]
 8011930:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011934:	3a36      	subs	r2, #54	; 0x36
 8011936:	4402      	add	r2, r0
 8011938:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801193c:	428a      	cmp	r2, r1
 801193e:	dd0a      	ble.n	8011956 <scalbn+0x76>
 8011940:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80119e0 <scalbn+0x100>
 8011944:	ed9f 5b28 	vldr	d5, [pc, #160]	; 80119e8 <scalbn+0x108>
 8011948:	eeb0 6b47 	vmov.f64	d6, d7
 801194c:	9b01      	ldr	r3, [sp, #4]
 801194e:	2b00      	cmp	r3, #0
 8011950:	fe27 7b05 	vselge.f64	d7, d7, d5
 8011954:	e7dd      	b.n	8011912 <scalbn+0x32>
 8011956:	2a00      	cmp	r2, #0
 8011958:	dd0d      	ble.n	8011976 <scalbn+0x96>
 801195a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801195e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011962:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011966:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801196a:	e9cd 0100 	strd	r0, r1, [sp]
 801196e:	ed9d 0b00 	vldr	d0, [sp]
 8011972:	b002      	add	sp, #8
 8011974:	4770      	bx	lr
 8011976:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801197a:	da18      	bge.n	80119ae <scalbn+0xce>
 801197c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011980:	4298      	cmp	r0, r3
 8011982:	9b01      	ldr	r3, [sp, #4]
 8011984:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011988:	dd09      	ble.n	801199e <scalbn+0xbe>
 801198a:	ed9f 7b15 	vldr	d7, [pc, #84]	; 80119e0 <scalbn+0x100>
 801198e:	ed9f 5b16 	vldr	d5, [pc, #88]	; 80119e8 <scalbn+0x108>
 8011992:	eeb0 6b47 	vmov.f64	d6, d7
 8011996:	2b00      	cmp	r3, #0
 8011998:	fe07 7b05 	vseleq.f64	d7, d7, d5
 801199c:	e7b9      	b.n	8011912 <scalbn+0x32>
 801199e:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80119d8 <scalbn+0xf8>
 80119a2:	ed9f 5b13 	vldr	d5, [pc, #76]	; 80119f0 <scalbn+0x110>
 80119a6:	eeb0 6b47 	vmov.f64	d6, d7
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	e7f4      	b.n	8011998 <scalbn+0xb8>
 80119ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80119b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80119b6:	3236      	adds	r2, #54	; 0x36
 80119b8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80119bc:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80119c0:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 80119f8 <scalbn+0x118>
 80119c4:	ec41 0b17 	vmov	d7, r0, r1
 80119c8:	e7a3      	b.n	8011912 <scalbn+0x32>
 80119ca:	bf00      	nop
 80119cc:	f3af 8000 	nop.w
 80119d0:	00000000 	.word	0x00000000
 80119d4:	43500000 	.word	0x43500000
 80119d8:	c2f8f359 	.word	0xc2f8f359
 80119dc:	01a56e1f 	.word	0x01a56e1f
 80119e0:	8800759c 	.word	0x8800759c
 80119e4:	7e37e43c 	.word	0x7e37e43c
 80119e8:	8800759c 	.word	0x8800759c
 80119ec:	fe37e43c 	.word	0xfe37e43c
 80119f0:	c2f8f359 	.word	0xc2f8f359
 80119f4:	81a56e1f 	.word	0x81a56e1f
 80119f8:	00000000 	.word	0x00000000
 80119fc:	3c900000 	.word	0x3c900000
 8011a00:	ffff3cb0 	.word	0xffff3cb0

08011a04 <_init>:
 8011a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a06:	bf00      	nop
 8011a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a0a:	bc08      	pop	{r3}
 8011a0c:	469e      	mov	lr, r3
 8011a0e:	4770      	bx	lr

08011a10 <_fini>:
 8011a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a12:	bf00      	nop
 8011a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a16:	bc08      	pop	{r3}
 8011a18:	469e      	mov	lr, r3
 8011a1a:	4770      	bx	lr
