// Seed: 3306873286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  logic [7:0] id_5 = id_5;
  module_0(
      id_4, id_4, id_3, id_4, id_4, id_4, id_1, id_3, id_4
  );
  assign id_5[1] = id_1;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display(1);
endmodule
