
RTOS_7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08005830  08005830  00015830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080059a0  080059a0  000159a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080059a8  080059a8  000159a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080059ac  080059ac  000159ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  080059b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001064  20000010  080059c0  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001074  080059c0  00021074  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000154a9  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000029bb  00000000  00000000  000354e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001220  00000000  00000000  00037ea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001108  00000000  00000000  000390c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009983  00000000  00000000  0003a1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000663d  00000000  00000000  00043b53  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004a190  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004b68  00000000  00000000  0004a20c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005818 	.word	0x08005818

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08005818 	.word	0x08005818

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b97a 	b.w	80004ec <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	468c      	mov	ip, r1
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	9e08      	ldr	r6, [sp, #32]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d151      	bne.n	80002c4 <__udivmoddi4+0xb4>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d96d      	bls.n	8000302 <__udivmoddi4+0xf2>
 8000226:	fab2 fe82 	clz	lr, r2
 800022a:	f1be 0f00 	cmp.w	lr, #0
 800022e:	d00b      	beq.n	8000248 <__udivmoddi4+0x38>
 8000230:	f1ce 0c20 	rsb	ip, lr, #32
 8000234:	fa01 f50e 	lsl.w	r5, r1, lr
 8000238:	fa20 fc0c 	lsr.w	ip, r0, ip
 800023c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000240:	ea4c 0c05 	orr.w	ip, ip, r5
 8000244:	fa00 f40e 	lsl.w	r4, r0, lr
 8000248:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800024c:	0c25      	lsrs	r5, r4, #16
 800024e:	fbbc f8fa 	udiv	r8, ip, sl
 8000252:	fa1f f987 	uxth.w	r9, r7
 8000256:	fb0a cc18 	mls	ip, sl, r8, ip
 800025a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800025e:	fb08 f309 	mul.w	r3, r8, r9
 8000262:	42ab      	cmp	r3, r5
 8000264:	d90a      	bls.n	800027c <__udivmoddi4+0x6c>
 8000266:	19ed      	adds	r5, r5, r7
 8000268:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800026c:	f080 8123 	bcs.w	80004b6 <__udivmoddi4+0x2a6>
 8000270:	42ab      	cmp	r3, r5
 8000272:	f240 8120 	bls.w	80004b6 <__udivmoddi4+0x2a6>
 8000276:	f1a8 0802 	sub.w	r8, r8, #2
 800027a:	443d      	add	r5, r7
 800027c:	1aed      	subs	r5, r5, r3
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb5 f0fa 	udiv	r0, r5, sl
 8000284:	fb0a 5510 	mls	r5, sl, r0, r5
 8000288:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800028c:	fb00 f909 	mul.w	r9, r0, r9
 8000290:	45a1      	cmp	r9, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x98>
 8000294:	19e4      	adds	r4, r4, r7
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800029a:	f080 810a 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 800029e:	45a1      	cmp	r9, r4
 80002a0:	f240 8107 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	eba4 0409 	sub.w	r4, r4, r9
 80002ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002b0:	2100      	movs	r1, #0
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	d061      	beq.n	800037a <__udivmoddi4+0x16a>
 80002b6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ba:	2300      	movs	r3, #0
 80002bc:	6034      	str	r4, [r6, #0]
 80002be:	6073      	str	r3, [r6, #4]
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d907      	bls.n	80002d8 <__udivmoddi4+0xc8>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	d054      	beq.n	8000376 <__udivmoddi4+0x166>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e886 0021 	stmia.w	r6, {r0, r5}
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	f040 808e 	bne.w	80003fe <__udivmoddi4+0x1ee>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xdc>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80fa 	bhi.w	80004e0 <__udivmoddi4+0x2d0>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0503 	sbc.w	r5, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	46ac      	mov	ip, r5
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d03f      	beq.n	800037a <__udivmoddi4+0x16a>
 80002fa:	e886 1010 	stmia.w	r6, {r4, ip}
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	b912      	cbnz	r2, 800030a <__udivmoddi4+0xfa>
 8000304:	2701      	movs	r7, #1
 8000306:	fbb7 f7f2 	udiv	r7, r7, r2
 800030a:	fab7 fe87 	clz	lr, r7
 800030e:	f1be 0f00 	cmp.w	lr, #0
 8000312:	d134      	bne.n	800037e <__udivmoddi4+0x16e>
 8000314:	1beb      	subs	r3, r5, r7
 8000316:	0c3a      	lsrs	r2, r7, #16
 8000318:	fa1f fc87 	uxth.w	ip, r7
 800031c:	2101      	movs	r1, #1
 800031e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000322:	0c25      	lsrs	r5, r4, #16
 8000324:	fb02 3318 	mls	r3, r2, r8, r3
 8000328:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800032c:	fb0c f308 	mul.w	r3, ip, r8
 8000330:	42ab      	cmp	r3, r5
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x134>
 8000334:	19ed      	adds	r5, r5, r7
 8000336:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x132>
 800033c:	42ab      	cmp	r3, r5
 800033e:	f200 80d1 	bhi.w	80004e4 <__udivmoddi4+0x2d4>
 8000342:	4680      	mov	r8, r0
 8000344:	1aed      	subs	r5, r5, r3
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb5 f0f2 	udiv	r0, r5, r2
 800034c:	fb02 5510 	mls	r5, r2, r0, r5
 8000350:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000354:	fb0c fc00 	mul.w	ip, ip, r0
 8000358:	45a4      	cmp	ip, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x15c>
 800035c:	19e4      	adds	r4, r4, r7
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x15a>
 8000364:	45a4      	cmp	ip, r4
 8000366:	f200 80b8 	bhi.w	80004da <__udivmoddi4+0x2ca>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 040c 	sub.w	r4, r4, ip
 8000370:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000374:	e79d      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000376:	4631      	mov	r1, r6
 8000378:	4630      	mov	r0, r6
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	f1ce 0420 	rsb	r4, lr, #32
 8000382:	fa05 f30e 	lsl.w	r3, r5, lr
 8000386:	fa07 f70e 	lsl.w	r7, r7, lr
 800038a:	fa20 f804 	lsr.w	r8, r0, r4
 800038e:	0c3a      	lsrs	r2, r7, #16
 8000390:	fa25 f404 	lsr.w	r4, r5, r4
 8000394:	ea48 0803 	orr.w	r8, r8, r3
 8000398:	fbb4 f1f2 	udiv	r1, r4, r2
 800039c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003a0:	fb02 4411 	mls	r4, r2, r1, r4
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ac:	fb01 f30c 	mul.w	r3, r1, ip
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1bc>
 80003b8:	19ed      	adds	r5, r5, r7
 80003ba:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003be:	f080 808a 	bcs.w	80004d6 <__udivmoddi4+0x2c6>
 80003c2:	42ab      	cmp	r3, r5
 80003c4:	f240 8087 	bls.w	80004d6 <__udivmoddi4+0x2c6>
 80003c8:	3902      	subs	r1, #2
 80003ca:	443d      	add	r5, r7
 80003cc:	1aeb      	subs	r3, r5, r3
 80003ce:	fa1f f588 	uxth.w	r5, r8
 80003d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003d6:	fb02 3310 	mls	r3, r2, r0, r3
 80003da:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003de:	fb00 f30c 	mul.w	r3, r0, ip
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d907      	bls.n	80003f6 <__udivmoddi4+0x1e6>
 80003e6:	19ed      	adds	r5, r5, r7
 80003e8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80003ec:	d26f      	bcs.n	80004ce <__udivmoddi4+0x2be>
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d96d      	bls.n	80004ce <__udivmoddi4+0x2be>
 80003f2:	3802      	subs	r0, #2
 80003f4:	443d      	add	r5, r7
 80003f6:	1aeb      	subs	r3, r5, r3
 80003f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003fc:	e78f      	b.n	800031e <__udivmoddi4+0x10e>
 80003fe:	f1c1 0720 	rsb	r7, r1, #32
 8000402:	fa22 f807 	lsr.w	r8, r2, r7
 8000406:	408b      	lsls	r3, r1
 8000408:	fa05 f401 	lsl.w	r4, r5, r1
 800040c:	ea48 0303 	orr.w	r3, r8, r3
 8000410:	fa20 fe07 	lsr.w	lr, r0, r7
 8000414:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000418:	40fd      	lsrs	r5, r7
 800041a:	ea4e 0e04 	orr.w	lr, lr, r4
 800041e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000422:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000426:	fb0c 5519 	mls	r5, ip, r9, r5
 800042a:	fa1f f883 	uxth.w	r8, r3
 800042e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000432:	fb09 f408 	mul.w	r4, r9, r8
 8000436:	42ac      	cmp	r4, r5
 8000438:	fa02 f201 	lsl.w	r2, r2, r1
 800043c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x244>
 8000442:	18ed      	adds	r5, r5, r3
 8000444:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000448:	d243      	bcs.n	80004d2 <__udivmoddi4+0x2c2>
 800044a:	42ac      	cmp	r4, r5
 800044c:	d941      	bls.n	80004d2 <__udivmoddi4+0x2c2>
 800044e:	f1a9 0902 	sub.w	r9, r9, #2
 8000452:	441d      	add	r5, r3
 8000454:	1b2d      	subs	r5, r5, r4
 8000456:	fa1f fe8e 	uxth.w	lr, lr
 800045a:	fbb5 f0fc 	udiv	r0, r5, ip
 800045e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000462:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000466:	fb00 f808 	mul.w	r8, r0, r8
 800046a:	45a0      	cmp	r8, r4
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x26e>
 800046e:	18e4      	adds	r4, r4, r3
 8000470:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000474:	d229      	bcs.n	80004ca <__udivmoddi4+0x2ba>
 8000476:	45a0      	cmp	r8, r4
 8000478:	d927      	bls.n	80004ca <__udivmoddi4+0x2ba>
 800047a:	3802      	subs	r0, #2
 800047c:	441c      	add	r4, r3
 800047e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fba0 8902 	umull	r8, r9, r0, r2
 800048a:	454c      	cmp	r4, r9
 800048c:	46c6      	mov	lr, r8
 800048e:	464d      	mov	r5, r9
 8000490:	d315      	bcc.n	80004be <__udivmoddi4+0x2ae>
 8000492:	d012      	beq.n	80004ba <__udivmoddi4+0x2aa>
 8000494:	b156      	cbz	r6, 80004ac <__udivmoddi4+0x29c>
 8000496:	ebba 030e 	subs.w	r3, sl, lr
 800049a:	eb64 0405 	sbc.w	r4, r4, r5
 800049e:	fa04 f707 	lsl.w	r7, r4, r7
 80004a2:	40cb      	lsrs	r3, r1
 80004a4:	431f      	orrs	r7, r3
 80004a6:	40cc      	lsrs	r4, r1
 80004a8:	6037      	str	r7, [r6, #0]
 80004aa:	6074      	str	r4, [r6, #4]
 80004ac:	2100      	movs	r1, #0
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	4618      	mov	r0, r3
 80004b4:	e6f8      	b.n	80002a8 <__udivmoddi4+0x98>
 80004b6:	4690      	mov	r8, r2
 80004b8:	e6e0      	b.n	800027c <__udivmoddi4+0x6c>
 80004ba:	45c2      	cmp	sl, r8
 80004bc:	d2ea      	bcs.n	8000494 <__udivmoddi4+0x284>
 80004be:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c2:	eb69 0503 	sbc.w	r5, r9, r3
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7e4      	b.n	8000494 <__udivmoddi4+0x284>
 80004ca:	4628      	mov	r0, r5
 80004cc:	e7d7      	b.n	800047e <__udivmoddi4+0x26e>
 80004ce:	4640      	mov	r0, r8
 80004d0:	e791      	b.n	80003f6 <__udivmoddi4+0x1e6>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e7be      	b.n	8000454 <__udivmoddi4+0x244>
 80004d6:	4601      	mov	r1, r0
 80004d8:	e778      	b.n	80003cc <__udivmoddi4+0x1bc>
 80004da:	3802      	subs	r0, #2
 80004dc:	443c      	add	r4, r7
 80004de:	e745      	b.n	800036c <__udivmoddi4+0x15c>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e708      	b.n	80002f6 <__udivmoddi4+0xe6>
 80004e4:	f1a8 0802 	sub.w	r8, r8, #2
 80004e8:	443d      	add	r5, r7
 80004ea:	e72b      	b.n	8000344 <__udivmoddi4+0x134>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004f0:	b480      	push	{r7}
 80004f2:	b085      	sub	sp, #20
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	4a07      	ldr	r2, [pc, #28]	; (800051c <vApplicationGetIdleTaskMemory+0x2c>)
 8000500:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000502:	68bb      	ldr	r3, [r7, #8]
 8000504:	4a06      	ldr	r2, [pc, #24]	; (8000520 <vApplicationGetIdleTaskMemory+0x30>)
 8000506:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2280      	movs	r2, #128	; 0x80
 800050c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800050e:	bf00      	nop
 8000510:	3714      	adds	r7, #20
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	2000002c 	.word	0x2000002c
 8000520:	20000080 	.word	0x20000080

08000524 <Send_Uart>:
void MPT_Task (void *argument);
void LPT_Task (void *argument);


void Send_Uart (uint8_t *str)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	xSemaphoreTake(SimpleMutex, portMAX_DELAY);
 800052c:	4b10      	ldr	r3, [pc, #64]	; (8000570 <Send_Uart+0x4c>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000534:	4618      	mov	r0, r3
 8000536:	f003 ff2d 	bl	8004394 <xQueueSemaphoreTake>
	HAL_Delay(5000);
 800053a:	f241 3088 	movw	r0, #5000	; 0x1388
 800053e:	f000 fb29 	bl	8000b94 <HAL_Delay>
	HAL_UART_Transmit(&huart2, str, strlen (str), HAL_MAX_DELAY);
 8000542:	6878      	ldr	r0, [r7, #4]
 8000544:	f7ff fe44 	bl	80001d0 <strlen>
 8000548:	4603      	mov	r3, r0
 800054a:	b29a      	uxth	r2, r3
 800054c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000550:	6879      	ldr	r1, [r7, #4]
 8000552:	4808      	ldr	r0, [pc, #32]	; (8000574 <Send_Uart+0x50>)
 8000554:	f002 fc18 	bl	8002d88 <HAL_UART_Transmit>
	xSemaphoreGive(SimpleMutex);
 8000558:	4b05      	ldr	r3, [pc, #20]	; (8000570 <Send_Uart+0x4c>)
 800055a:	6818      	ldr	r0, [r3, #0]
 800055c:	2300      	movs	r3, #0
 800055e:	2200      	movs	r2, #0
 8000560:	2100      	movs	r1, #0
 8000562:	f003 fe1d 	bl	80041a0 <xQueueGenericSend>
}
 8000566:	bf00      	nop
 8000568:	3708      	adds	r7, #8
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000f94 	.word	0x20000f94
 8000574:	20000fa0 	.word	0x20000fa0

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 800057e:	f000 fad1 	bl	8000b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000582:	f000 f86d 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 f913 	bl	80007b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800058a:	f000 f8e1 	bl	8000750 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  SimpleMutex=xSemaphoreCreateMutex();
 800058e:	2001      	movs	r0, #1
 8000590:	f003 fdee 	bl	8004170 <xQueueCreateMutex>
 8000594:	4602      	mov	r2, r0
 8000596:	4b24      	ldr	r3, [pc, #144]	; (8000628 <main+0xb0>)
 8000598:	601a      	str	r2, [r3, #0]

  if(SimpleMutex!=NULL)
 800059a:	4b23      	ldr	r3, [pc, #140]	; (8000628 <main+0xb0>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d006      	beq.n	80005b0 <main+0x38>
  {
	  HAL_UART_Transmit(&huart2,"Mutex created\r\n\n",15,1000);
 80005a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a6:	220f      	movs	r2, #15
 80005a8:	4920      	ldr	r1, [pc, #128]	; (800062c <main+0xb4>)
 80005aa:	4821      	ldr	r0, [pc, #132]	; (8000630 <main+0xb8>)
 80005ac:	f002 fbec 	bl	8002d88 <HAL_UART_Transmit>
  }


  BinSemaphore=xSemaphoreCreateBinary();
 80005b0:	2203      	movs	r2, #3
 80005b2:	2100      	movs	r1, #0
 80005b4:	2001      	movs	r0, #1
 80005b6:	f003 fd69 	bl	800408c <xQueueGenericCreate>
 80005ba:	4602      	mov	r2, r0
 80005bc:	4b1d      	ldr	r3, [pc, #116]	; (8000634 <main+0xbc>)
 80005be:	601a      	str	r2, [r3, #0]

    if(BinSemaphore!=NULL)
 80005c0:	4b1c      	ldr	r3, [pc, #112]	; (8000634 <main+0xbc>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d006      	beq.n	80005d6 <main+0x5e>
    {
  	  HAL_UART_Transmit(&huart2,"BinSemaphore created\r\n\n",20,1000);
 80005c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005cc:	2214      	movs	r2, #20
 80005ce:	491a      	ldr	r1, [pc, #104]	; (8000638 <main+0xc0>)
 80005d0:	4817      	ldr	r0, [pc, #92]	; (8000630 <main+0xb8>)
 80005d2:	f002 fbd9 	bl	8002d88 <HAL_UART_Transmit>
    }

  xSemaphoreGive(BinSemaphore);//must give before take (BinSemaphore)
 80005d6:	4b17      	ldr	r3, [pc, #92]	; (8000634 <main+0xbc>)
 80005d8:	6818      	ldr	r0, [r3, #0]
 80005da:	2300      	movs	r3, #0
 80005dc:	2200      	movs	r2, #0
 80005de:	2100      	movs	r1, #0
 80005e0:	f003 fdde 	bl	80041a0 <xQueueGenericSend>

  xTaskCreate(HPT_Task,"HPT",128,NULL,3,&HPT_Handler);
 80005e4:	4b15      	ldr	r3, [pc, #84]	; (800063c <main+0xc4>)
 80005e6:	9301      	str	r3, [sp, #4]
 80005e8:	2303      	movs	r3, #3
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2300      	movs	r3, #0
 80005ee:	2280      	movs	r2, #128	; 0x80
 80005f0:	4913      	ldr	r1, [pc, #76]	; (8000640 <main+0xc8>)
 80005f2:	4814      	ldr	r0, [pc, #80]	; (8000644 <main+0xcc>)
 80005f4:	f004 f932 	bl	800485c <xTaskCreate>
  xTaskCreate(MPT_Task,"MPT",128,NULL,2,&MPT_Handler);
 80005f8:	4b13      	ldr	r3, [pc, #76]	; (8000648 <main+0xd0>)
 80005fa:	9301      	str	r3, [sp, #4]
 80005fc:	2302      	movs	r3, #2
 80005fe:	9300      	str	r3, [sp, #0]
 8000600:	2300      	movs	r3, #0
 8000602:	2280      	movs	r2, #128	; 0x80
 8000604:	4911      	ldr	r1, [pc, #68]	; (800064c <main+0xd4>)
 8000606:	4812      	ldr	r0, [pc, #72]	; (8000650 <main+0xd8>)
 8000608:	f004 f928 	bl	800485c <xTaskCreate>
  xTaskCreate(LPT_Task,"LPT",128,NULL,1,&LPT_Handler);
 800060c:	4b11      	ldr	r3, [pc, #68]	; (8000654 <main+0xdc>)
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	2301      	movs	r3, #1
 8000612:	9300      	str	r3, [sp, #0]
 8000614:	2300      	movs	r3, #0
 8000616:	2280      	movs	r2, #128	; 0x80
 8000618:	490f      	ldr	r1, [pc, #60]	; (8000658 <main+0xe0>)
 800061a:	4810      	ldr	r0, [pc, #64]	; (800065c <main+0xe4>)
 800061c:	f004 f91e 	bl	800485c <xTaskCreate>

  vTaskStartScheduler();
 8000620:	f004 fa86 	bl	8004b30 <vTaskStartScheduler>


  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000624:	e7fe      	b.n	8000624 <main+0xac>
 8000626:	bf00      	nop
 8000628:	20000f94 	.word	0x20000f94
 800062c:	08005830 	.word	0x08005830
 8000630:	20000fa0 	.word	0x20000fa0
 8000634:	20000f9c 	.word	0x20000f9c
 8000638:	08005844 	.word	0x08005844
 800063c:	20000f90 	.word	0x20000f90
 8000640:	0800585c 	.word	0x0800585c
 8000644:	080007e1 	.word	0x080007e1
 8000648:	20000f98 	.word	0x20000f98
 800064c:	08005860 	.word	0x08005860
 8000650:	08000841 	.word	0x08000841
 8000654:	20000f8c 	.word	0x20000f8c
 8000658:	08005864 	.word	0x08005864
 800065c:	08000875 	.word	0x08000875

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b0b8      	sub	sp, #224	; 0xe0
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800066a:	2244      	movs	r2, #68	; 0x44
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f005 f8c9 	bl	8005806 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
 8000682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000684:	463b      	mov	r3, r7
 8000686:	2288      	movs	r2, #136	; 0x88
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f005 f8bb 	bl	8005806 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000690:	2310      	movs	r3, #16
 8000692:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000696:	2301      	movs	r3, #1
 8000698:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006a2:	2360      	movs	r3, #96	; 0x60
 80006a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006ae:	2301      	movs	r3, #1
 80006b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006b4:	2301      	movs	r3, #1
 80006b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80006ba:	2328      	movs	r3, #40	; 0x28
 80006bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006c0:	2307      	movs	r3, #7
 80006c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006cc:	2302      	movs	r3, #2
 80006ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 fd6a 	bl	80011b0 <HAL_RCC_OscConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80006e2:	f000 f909 	bl	80008f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e6:	230f      	movs	r3, #15
 80006e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ec:	2303      	movs	r3, #3
 80006ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000704:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000708:	2104      	movs	r1, #4
 800070a:	4618      	mov	r0, r3
 800070c:	f001 f936 	bl	800197c <HAL_RCC_ClockConfig>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000716:	f000 f8ef 	bl	80008f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800071a:	2302      	movs	r3, #2
 800071c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800071e:	2300      	movs	r3, #0
 8000720:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000722:	463b      	mov	r3, r7
 8000724:	4618      	mov	r0, r3
 8000726:	f001 fb5f 	bl	8001de8 <HAL_RCCEx_PeriphCLKConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000730:	f000 f8e2 	bl	80008f8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000734:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000738:	f000 fce4 	bl	8001104 <HAL_PWREx_ControlVoltageScaling>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000742:	f000 f8d9 	bl	80008f8 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	37e0      	adds	r7, #224	; 0xe0
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
	...

08000750 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000754:	4b14      	ldr	r3, [pc, #80]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000756:	4a15      	ldr	r2, [pc, #84]	; (80007ac <MX_USART2_UART_Init+0x5c>)
 8000758:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800075a:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 800075c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000760:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000768:	4b0f      	ldr	r3, [pc, #60]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000776:	220c      	movs	r2, #12
 8000778:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000788:	2200      	movs	r2, #0
 800078a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800078c:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 800078e:	2200      	movs	r2, #0
 8000790:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000792:	4805      	ldr	r0, [pc, #20]	; (80007a8 <MX_USART2_UART_Init+0x58>)
 8000794:	f002 faaa 	bl	8002cec <HAL_UART_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800079e:	f000 f8ab 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000fa0 	.word	0x20000fa0
 80007ac:	40004400 	.word	0x40004400

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b6:	4a09      	ldr	r2, [pc, #36]	; (80007dc <MX_GPIO_Init+0x2c>)
 80007b8:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_GPIO_Init+0x2c>)
 80007ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007bc:	f043 0301 	orr.w	r3, r3, #1
 80007c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_GPIO_Init+0x2c>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	f003 0301 	and.w	r3, r3, #1
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000

080007e0 <HPT_Task>:

/* USER CODE BEGIN 4 */
void HPT_Task (void *argument)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b086      	sub	sp, #24
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	uint8_t *strtosend = "IN HPT===========================\r\n";
 80007e8:	4b11      	ldr	r3, [pc, #68]	; (8000830 <HPT_Task+0x50>)
 80007ea:	617b      	str	r3, [r7, #20]
	while (1)
	{
		char *str = "Entered HPT and About to take Mutex\r\n";
 80007ec:	4b11      	ldr	r3, [pc, #68]	; (8000834 <HPT_Task+0x54>)
 80007ee:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart2, str, strlen (str), HAL_MAX_DELAY);
 80007f0:	6938      	ldr	r0, [r7, #16]
 80007f2:	f7ff fced 	bl	80001d0 <strlen>
 80007f6:	4603      	mov	r3, r0
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007fe:	6939      	ldr	r1, [r7, #16]
 8000800:	480d      	ldr	r0, [pc, #52]	; (8000838 <HPT_Task+0x58>)
 8000802:	f002 fac1 	bl	8002d88 <HAL_UART_Transmit>

		Send_Uart(strtosend);
 8000806:	6978      	ldr	r0, [r7, #20]
 8000808:	f7ff fe8c 	bl	8000524 <Send_Uart>

		char *str2 = "Leaving HPT\r\n\n";
 800080c:	4b0b      	ldr	r3, [pc, #44]	; (800083c <HPT_Task+0x5c>)
 800080e:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, str2, strlen (str2), HAL_MAX_DELAY);
 8000810:	68f8      	ldr	r0, [r7, #12]
 8000812:	f7ff fcdd 	bl	80001d0 <strlen>
 8000816:	4603      	mov	r3, r0
 8000818:	b29a      	uxth	r2, r3
 800081a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800081e:	68f9      	ldr	r1, [r7, #12]
 8000820:	4805      	ldr	r0, [pc, #20]	; (8000838 <HPT_Task+0x58>)
 8000822:	f002 fab1 	bl	8002d88 <HAL_UART_Transmit>

		vTaskDelay(750);
 8000826:	f240 20ee 	movw	r0, #750	; 0x2ee
 800082a:	f004 f94d 	bl	8004ac8 <vTaskDelay>
	{
 800082e:	e7dd      	b.n	80007ec <HPT_Task+0xc>
 8000830:	08005868 	.word	0x08005868
 8000834:	0800588c 	.word	0x0800588c
 8000838:	20000fa0 	.word	0x20000fa0
 800083c:	080058b4 	.word	0x080058b4

08000840 <MPT_Task>:
	}
}

void MPT_Task(void *argument)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
	while(1)
	{
		char *str = "IN MPT******************************\r\n";
 8000848:	4b08      	ldr	r3, [pc, #32]	; (800086c <MPT_Task+0x2c>)
 800084a:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, str, strlen (str), HAL_MAX_DELAY);
 800084c:	68f8      	ldr	r0, [r7, #12]
 800084e:	f7ff fcbf 	bl	80001d0 <strlen>
 8000852:	4603      	mov	r3, r0
 8000854:	b29a      	uxth	r2, r3
 8000856:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800085a:	68f9      	ldr	r1, [r7, #12]
 800085c:	4804      	ldr	r0, [pc, #16]	; (8000870 <MPT_Task+0x30>)
 800085e:	f002 fa93 	bl	8002d88 <HAL_UART_Transmit>
		vTaskDelay(2000);
 8000862:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000866:	f004 f92f 	bl	8004ac8 <vTaskDelay>
	{
 800086a:	e7ed      	b.n	8000848 <MPT_Task+0x8>
 800086c:	080058c4 	.word	0x080058c4
 8000870:	20000fa0 	.word	0x20000fa0

08000874 <LPT_Task>:
	}
}

void LPT_Task (void *argument)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	uint8_t *strtosend = "IN LPT===================================\r\n";
 800087c:	4b11      	ldr	r3, [pc, #68]	; (80008c4 <LPT_Task+0x50>)
 800087e:	617b      	str	r3, [r7, #20]
	while (1)
	{
		char *str = "Entered LPT and About to take Mutex\r\n";
 8000880:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <LPT_Task+0x54>)
 8000882:	613b      	str	r3, [r7, #16]
		HAL_UART_Transmit(&huart2, str, strlen (str), HAL_MAX_DELAY);
 8000884:	6938      	ldr	r0, [r7, #16]
 8000886:	f7ff fca3 	bl	80001d0 <strlen>
 800088a:	4603      	mov	r3, r0
 800088c:	b29a      	uxth	r2, r3
 800088e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000892:	6939      	ldr	r1, [r7, #16]
 8000894:	480d      	ldr	r0, [pc, #52]	; (80008cc <LPT_Task+0x58>)
 8000896:	f002 fa77 	bl	8002d88 <HAL_UART_Transmit>

		Send_Uart(strtosend);
 800089a:	6978      	ldr	r0, [r7, #20]
 800089c:	f7ff fe42 	bl	8000524 <Send_Uart>

		char *str2 = "Leaving LPT\r\n\n";
 80008a0:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <LPT_Task+0x5c>)
 80008a2:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart2, str2, strlen (str2), HAL_MAX_DELAY);
 80008a4:	68f8      	ldr	r0, [r7, #12]
 80008a6:	f7ff fc93 	bl	80001d0 <strlen>
 80008aa:	4603      	mov	r3, r0
 80008ac:	b29a      	uxth	r2, r3
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008b2:	68f9      	ldr	r1, [r7, #12]
 80008b4:	4805      	ldr	r0, [pc, #20]	; (80008cc <LPT_Task+0x58>)
 80008b6:	f002 fa67 	bl	8002d88 <HAL_UART_Transmit>

		vTaskDelay(1000);
 80008ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008be:	f004 f903 	bl	8004ac8 <vTaskDelay>
	{
 80008c2:	e7dd      	b.n	8000880 <LPT_Task+0xc>
 80008c4:	080058ec 	.word	0x080058ec
 80008c8:	08005918 	.word	0x08005918
 80008cc:	20000fa0 	.word	0x20000fa0
 80008d0:	08005940 	.word	0x08005940

080008d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a04      	ldr	r2, [pc, #16]	; (80008f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d101      	bne.n	80008ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008e6:	f000 f935 	bl	8000b54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40012c00 	.word	0x40012c00

080008f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fe:	e7fe      	b.n	80008fe <Error_Handler+0x6>

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	4a11      	ldr	r2, [pc, #68]	; (800094c <HAL_MspInit+0x4c>)
 8000908:	4b10      	ldr	r3, [pc, #64]	; (800094c <HAL_MspInit+0x4c>)
 800090a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6613      	str	r3, [r2, #96]	; 0x60
 8000912:	4b0e      	ldr	r3, [pc, #56]	; (800094c <HAL_MspInit+0x4c>)
 8000914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800091e:	4a0b      	ldr	r2, [pc, #44]	; (800094c <HAL_MspInit+0x4c>)
 8000920:	4b0a      	ldr	r3, [pc, #40]	; (800094c <HAL_MspInit+0x4c>)
 8000922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000928:	6593      	str	r3, [r2, #88]	; 0x58
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <HAL_MspInit+0x4c>)
 800092c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800092e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000936:	2200      	movs	r2, #0
 8000938:	210f      	movs	r1, #15
 800093a:	f06f 0001 	mvn.w	r0, #1
 800093e:	f000 fa01 	bl	8000d44 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40021000 	.word	0x40021000

08000950 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	; 0x28
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a17      	ldr	r2, [pc, #92]	; (80009cc <HAL_UART_MspInit+0x7c>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d128      	bne.n	80009c4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000972:	4a17      	ldr	r2, [pc, #92]	; (80009d0 <HAL_UART_MspInit+0x80>)
 8000974:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <HAL_UART_MspInit+0x80>)
 8000976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000978:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800097c:	6593      	str	r3, [r2, #88]	; 0x58
 800097e:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <HAL_UART_MspInit+0x80>)
 8000980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000986:	613b      	str	r3, [r7, #16]
 8000988:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4a11      	ldr	r2, [pc, #68]	; (80009d0 <HAL_UART_MspInit+0x80>)
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <HAL_UART_MspInit+0x80>)
 800098e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <HAL_UART_MspInit+0x80>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009a2:	230c      	movs	r3, #12
 80009a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a6:	2302      	movs	r3, #2
 80009a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ae:	2303      	movs	r3, #3
 80009b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009b2:	2307      	movs	r3, #7
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	4619      	mov	r1, r3
 80009bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c0:	f000 f9ea 	bl	8000d98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009c4:	bf00      	nop
 80009c6:	3728      	adds	r7, #40	; 0x28
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40004400 	.word	0x40004400
 80009d0:	40021000 	.word	0x40021000

080009d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08c      	sub	sp, #48	; 0x30
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80009e4:	2200      	movs	r2, #0
 80009e6:	6879      	ldr	r1, [r7, #4]
 80009e8:	2019      	movs	r0, #25
 80009ea:	f000 f9ab 	bl	8000d44 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80009ee:	2019      	movs	r0, #25
 80009f0:	f000 f9c4 	bl	8000d7c <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009f4:	4a1e      	ldr	r2, [pc, #120]	; (8000a70 <HAL_InitTick+0x9c>)
 80009f6:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <HAL_InitTick+0x9c>)
 80009f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80009fe:	6613      	str	r3, [r2, #96]	; 0x60
 8000a00:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <HAL_InitTick+0x9c>)
 8000a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a0c:	f107 0210 	add.w	r2, r7, #16
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f001 f954 	bl	8001cc4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a1c:	f001 f93c 	bl	8001c98 <HAL_RCC_GetPCLK2Freq>
 8000a20:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a24:	4a13      	ldr	r2, [pc, #76]	; (8000a74 <HAL_InitTick+0xa0>)
 8000a26:	fba2 2303 	umull	r2, r3, r2, r3
 8000a2a:	0c9b      	lsrs	r3, r3, #18
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a30:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a32:	4a12      	ldr	r2, [pc, #72]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a36:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a3c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a3e:	4a0e      	ldr	r2, [pc, #56]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a42:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000a50:	4809      	ldr	r0, [pc, #36]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a52:	f001 fe79 	bl	8002748 <HAL_TIM_Base_Init>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d104      	bne.n	8000a66 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000a5c:	4806      	ldr	r0, [pc, #24]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a5e:	f001 fed5 	bl	800280c <HAL_TIM_Base_Start_IT>
 8000a62:	4603      	mov	r3, r0
 8000a64:	e000      	b.n	8000a68 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3730      	adds	r7, #48	; 0x30
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40021000 	.word	0x40021000
 8000a74:	431bde83 	.word	0x431bde83
 8000a78:	20001024 	.word	0x20001024
 8000a7c:	40012c00 	.word	0x40012c00

08000a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a84:	e7fe      	b.n	8000a84 <NMI_Handler+0x4>

08000a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8a:	e7fe      	b.n	8000a8a <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <MemManage_Handler+0x4>

08000a92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <BusFault_Handler+0x4>

08000a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <UsageFault_Handler+0x4>

08000a9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ab0:	4802      	ldr	r0, [pc, #8]	; (8000abc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000ab2:	f001 ff1b 	bl	80028ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20001024 	.word	0x20001024

08000ac0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ac4:	4a15      	ldr	r2, [pc, #84]	; (8000b1c <SystemInit+0x5c>)
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <SystemInit+0x5c>)
 8000ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000acc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ad0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000ad4:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <SystemInit+0x60>)
 8000ad6:	4b12      	ldr	r3, [pc, #72]	; (8000b20 <SystemInit+0x60>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <SystemInit+0x60>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000ae6:	4a0e      	ldr	r2, [pc, #56]	; (8000b20 <SystemInit+0x60>)
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	; (8000b20 <SystemInit+0x60>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000af0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000af4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000af6:	4b0a      	ldr	r3, [pc, #40]	; (8000b20 <SystemInit+0x60>)
 8000af8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000afc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000afe:	4a08      	ldr	r2, [pc, #32]	; (8000b20 <SystemInit+0x60>)
 8000b00:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <SystemInit+0x60>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b08:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000b0a:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <SystemInit+0x60>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	619a      	str	r2, [r3, #24]
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	e000ed00 	.word	0xe000ed00
 8000b20:	40021000 	.word	0x40021000

08000b24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b2e:	2003      	movs	r0, #3
 8000b30:	f000 f8fd 	bl	8000d2e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b34:	2000      	movs	r0, #0
 8000b36:	f7ff ff4d 	bl	80009d4 <HAL_InitTick>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d002      	beq.n	8000b46 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	71fb      	strb	r3, [r7, #7]
 8000b44:	e001      	b.n	8000b4a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b46:	f7ff fedb 	bl	8000900 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <HAL_IncTick+0x20>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4b06      	ldr	r3, [pc, #24]	; (8000b78 <HAL_IncTick+0x24>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4413      	add	r3, r2
 8000b64:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <HAL_IncTick+0x24>)
 8000b66:	6013      	str	r3, [r2, #0]
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	20000008 	.word	0x20000008
 8000b78:	20001070 	.word	0x20001070

08000b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <HAL_GetTick+0x14>)
 8000b82:	681b      	ldr	r3, [r3, #0]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	20001070 	.word	0x20001070

08000b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b9c:	f7ff ffee 	bl	8000b7c <HAL_GetTick>
 8000ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bac:	d005      	beq.n	8000bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000bae:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <HAL_Delay+0x40>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bba:	bf00      	nop
 8000bbc:	f7ff ffde 	bl	8000b7c <HAL_GetTick>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	1ad2      	subs	r2, r2, r3
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d3f7      	bcc.n	8000bbc <HAL_Delay+0x28>
  {
  }
}
 8000bcc:	bf00      	nop
 8000bce:	3710      	adds	r7, #16
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000008 	.word	0x20000008

08000bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f003 0307 	and.w	r3, r3, #7
 8000be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be8:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <__NVIC_SetPriorityGrouping+0x44>)
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bee:	68ba      	ldr	r2, [r7, #8]
 8000bf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c0a:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <__NVIC_SetPriorityGrouping+0x44>)
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	60d3      	str	r3, [r2, #12]
}
 8000c10:	bf00      	nop
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c24:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <__NVIC_GetPriorityGrouping+0x18>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	0a1b      	lsrs	r3, r3, #8
 8000c2a:	f003 0307 	and.w	r3, r3, #7
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	db0b      	blt.n	8000c66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c4e:	4909      	ldr	r1, [pc, #36]	; (8000c74 <__NVIC_EnableIRQ+0x38>)
 8000c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c54:	095b      	lsrs	r3, r3, #5
 8000c56:	79fa      	ldrb	r2, [r7, #7]
 8000c58:	f002 021f 	and.w	r2, r2, #31
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	e000e100 	.word	0xe000e100

08000c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	6039      	str	r1, [r7, #0]
 8000c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	db0a      	blt.n	8000ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8c:	490d      	ldr	r1, [pc, #52]	; (8000cc4 <__NVIC_SetPriority+0x4c>)
 8000c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c92:	683a      	ldr	r2, [r7, #0]
 8000c94:	b2d2      	uxtb	r2, r2
 8000c96:	0112      	lsls	r2, r2, #4
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	440b      	add	r3, r1
 8000c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca0:	e00a      	b.n	8000cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca2:	4909      	ldr	r1, [pc, #36]	; (8000cc8 <__NVIC_SetPriority+0x50>)
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	f003 030f 	and.w	r3, r3, #15
 8000caa:	3b04      	subs	r3, #4
 8000cac:	683a      	ldr	r2, [r7, #0]
 8000cae:	b2d2      	uxtb	r2, r2
 8000cb0:	0112      	lsls	r2, r2, #4
 8000cb2:	b2d2      	uxtb	r2, r2
 8000cb4:	440b      	add	r3, r1
 8000cb6:	761a      	strb	r2, [r3, #24]
}
 8000cb8:	bf00      	nop
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	e000e100 	.word	0xe000e100
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b089      	sub	sp, #36	; 0x24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	f1c3 0307 	rsb	r3, r3, #7
 8000ce6:	2b04      	cmp	r3, #4
 8000ce8:	bf28      	it	cs
 8000cea:	2304      	movcs	r3, #4
 8000cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	3304      	adds	r3, #4
 8000cf2:	2b06      	cmp	r3, #6
 8000cf4:	d902      	bls.n	8000cfc <NVIC_EncodePriority+0x30>
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	3b03      	subs	r3, #3
 8000cfa:	e000      	b.n	8000cfe <NVIC_EncodePriority+0x32>
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d00:	2201      	movs	r2, #1
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	1e5a      	subs	r2, r3, #1
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	401a      	ands	r2, r3
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d12:	2101      	movs	r1, #1
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1a:	1e59      	subs	r1, r3, #1
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	4313      	orrs	r3, r2
         );
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3724      	adds	r7, #36	; 0x24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b082      	sub	sp, #8
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d36:	6878      	ldr	r0, [r7, #4]
 8000d38:	f7ff ff4e 	bl	8000bd8 <__NVIC_SetPriorityGrouping>
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
 8000d50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d56:	f7ff ff63 	bl	8000c20 <__NVIC_GetPriorityGrouping>
 8000d5a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	68b9      	ldr	r1, [r7, #8]
 8000d60:	6978      	ldr	r0, [r7, #20]
 8000d62:	f7ff ffb3 	bl	8000ccc <NVIC_EncodePriority>
 8000d66:	4602      	mov	r2, r0
 8000d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6c:	4611      	mov	r1, r2
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff ff82 	bl	8000c78 <__NVIC_SetPriority>
}
 8000d74:	bf00      	nop
 8000d76:	3718      	adds	r7, #24
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff ff56 	bl	8000c3c <__NVIC_EnableIRQ>
}
 8000d90:	bf00      	nop
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b087      	sub	sp, #28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da6:	e17f      	b.n	80010a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	2101      	movs	r1, #1
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	fa01 f303 	lsl.w	r3, r1, r3
 8000db4:	4013      	ands	r3, r2
 8000db6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f000 8171 	beq.w	80010a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d00b      	beq.n	8000de0 <HAL_GPIO_Init+0x48>
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	2b02      	cmp	r3, #2
 8000dce:	d007      	beq.n	8000de0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dd4:	2b11      	cmp	r3, #17
 8000dd6:	d003      	beq.n	8000de0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	2b12      	cmp	r3, #18
 8000dde:	d130      	bne.n	8000e42 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	2203      	movs	r2, #3
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	43db      	mvns	r3, r3
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	68da      	ldr	r2, [r3, #12]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e16:	2201      	movs	r2, #1
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1e:	43db      	mvns	r3, r3
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	091b      	lsrs	r3, r3, #4
 8000e2c:	f003 0201 	and.w	r2, r3, #1
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f003 0303 	and.w	r3, r3, #3
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d118      	bne.n	8000e80 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e54:	2201      	movs	r2, #1
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	08db      	lsrs	r3, r3, #3
 8000e6a:	f003 0201 	and.w	r2, r3, #1
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	43db      	mvns	r3, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	689a      	ldr	r2, [r3, #8]
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	693a      	ldr	r2, [r7, #16]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d003      	beq.n	8000ec0 <HAL_GPIO_Init+0x128>
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b12      	cmp	r3, #18
 8000ebe:	d123      	bne.n	8000f08 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	08da      	lsrs	r2, r3, #3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3208      	adds	r2, #8
 8000ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	f003 0307 	and.w	r3, r3, #7
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	220f      	movs	r2, #15
 8000ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8000edc:	43db      	mvns	r3, r3
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	691a      	ldr	r2, [r3, #16]
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	f003 0307 	and.w	r3, r3, #7
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	08da      	lsrs	r2, r3, #3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3208      	adds	r2, #8
 8000f02:	6939      	ldr	r1, [r7, #16]
 8000f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	2203      	movs	r2, #3
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 0203 	and.w	r2, r3, #3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	f000 80ac 	beq.w	80010a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4a:	4a5e      	ldr	r2, [pc, #376]	; (80010c4 <HAL_GPIO_Init+0x32c>)
 8000f4c:	4b5d      	ldr	r3, [pc, #372]	; (80010c4 <HAL_GPIO_Init+0x32c>)
 8000f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6613      	str	r3, [r2, #96]	; 0x60
 8000f56:	4b5b      	ldr	r3, [pc, #364]	; (80010c4 <HAL_GPIO_Init+0x32c>)
 8000f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f62:	4a59      	ldr	r2, [pc, #356]	; (80010c8 <HAL_GPIO_Init+0x330>)
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	089b      	lsrs	r3, r3, #2
 8000f68:	3302      	adds	r3, #2
 8000f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	f003 0303 	and.w	r3, r3, #3
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	220f      	movs	r2, #15
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f8c:	d025      	beq.n	8000fda <HAL_GPIO_Init+0x242>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a4e      	ldr	r2, [pc, #312]	; (80010cc <HAL_GPIO_Init+0x334>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d01f      	beq.n	8000fd6 <HAL_GPIO_Init+0x23e>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a4d      	ldr	r2, [pc, #308]	; (80010d0 <HAL_GPIO_Init+0x338>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d019      	beq.n	8000fd2 <HAL_GPIO_Init+0x23a>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a4c      	ldr	r2, [pc, #304]	; (80010d4 <HAL_GPIO_Init+0x33c>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d013      	beq.n	8000fce <HAL_GPIO_Init+0x236>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a4b      	ldr	r2, [pc, #300]	; (80010d8 <HAL_GPIO_Init+0x340>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d00d      	beq.n	8000fca <HAL_GPIO_Init+0x232>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a4a      	ldr	r2, [pc, #296]	; (80010dc <HAL_GPIO_Init+0x344>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d007      	beq.n	8000fc6 <HAL_GPIO_Init+0x22e>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a49      	ldr	r2, [pc, #292]	; (80010e0 <HAL_GPIO_Init+0x348>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d101      	bne.n	8000fc2 <HAL_GPIO_Init+0x22a>
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	e00c      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fc2:	2307      	movs	r3, #7
 8000fc4:	e00a      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fc6:	2305      	movs	r3, #5
 8000fc8:	e008      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fca:	2304      	movs	r3, #4
 8000fcc:	e006      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e004      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e002      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e000      	b.n	8000fdc <HAL_GPIO_Init+0x244>
 8000fda:	2300      	movs	r3, #0
 8000fdc:	697a      	ldr	r2, [r7, #20]
 8000fde:	f002 0203 	and.w	r2, r2, #3
 8000fe2:	0092      	lsls	r2, r2, #2
 8000fe4:	4093      	lsls	r3, r2
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fec:	4936      	ldr	r1, [pc, #216]	; (80010c8 <HAL_GPIO_Init+0x330>)
 8000fee:	697b      	ldr	r3, [r7, #20]
 8000ff0:	089b      	lsrs	r3, r3, #2
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000ffa:	4b3a      	ldr	r3, [pc, #232]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	43db      	mvns	r3, r3
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001012:	2b00      	cmp	r3, #0
 8001014:	d003      	beq.n	800101e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4313      	orrs	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800101e:	4a31      	ldr	r2, [pc, #196]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001024:	4b2f      	ldr	r3, [pc, #188]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	43db      	mvns	r3, r3
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	4013      	ands	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d003      	beq.n	8001048 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001048:	4a26      	ldr	r2, [pc, #152]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800104e:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	43db      	mvns	r3, r3
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d003      	beq.n	8001072 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	4313      	orrs	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001072:	4a1c      	ldr	r2, [pc, #112]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001078:	4b1a      	ldr	r3, [pc, #104]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800109c:	4a11      	ldr	r2, [pc, #68]	; (80010e4 <HAL_GPIO_Init+0x34c>)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	3301      	adds	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	fa22 f303 	lsr.w	r3, r2, r3
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f47f ae78 	bne.w	8000da8 <HAL_GPIO_Init+0x10>
  }
}
 80010b8:	bf00      	nop
 80010ba:	371c      	adds	r7, #28
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40010000 	.word	0x40010000
 80010cc:	48000400 	.word	0x48000400
 80010d0:	48000800 	.word	0x48000800
 80010d4:	48000c00 	.word	0x48000c00
 80010d8:	48001000 	.word	0x48001000
 80010dc:	48001400 	.word	0x48001400
 80010e0:	48001800 	.word	0x48001800
 80010e4:	40010400 	.word	0x40010400

080010e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <HAL_PWREx_GetVoltageRange+0x18>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	40007000 	.word	0x40007000

08001104 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001112:	d130      	bne.n	8001176 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001114:	4b23      	ldr	r3, [pc, #140]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800111c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001120:	d038      	beq.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001122:	4a20      	ldr	r2, [pc, #128]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001124:	4b1f      	ldr	r3, [pc, #124]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800112c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001130:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001132:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2232      	movs	r2, #50	; 0x32
 8001138:	fb02 f303 	mul.w	r3, r2, r3
 800113c:	4a1b      	ldr	r2, [pc, #108]	; (80011ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800113e:	fba2 2303 	umull	r2, r3, r2, r3
 8001142:	0c9b      	lsrs	r3, r3, #18
 8001144:	3301      	adds	r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001148:	e002      	b.n	8001150 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	3b01      	subs	r3, #1
 800114e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001150:	4b14      	ldr	r3, [pc, #80]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001158:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800115c:	d102      	bne.n	8001164 <HAL_PWREx_ControlVoltageScaling+0x60>
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1f2      	bne.n	800114a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001164:	4b0f      	ldr	r3, [pc, #60]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800116c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001170:	d110      	bne.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e00f      	b.n	8001196 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001176:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800117e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001182:	d007      	beq.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001184:	4a07      	ldr	r2, [pc, #28]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001186:	4b07      	ldr	r3, [pc, #28]	; (80011a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800118e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001192:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40007000 	.word	0x40007000
 80011a8:	20000000 	.word	0x20000000
 80011ac:	431bde83 	.word	0x431bde83

080011b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d101      	bne.n	80011c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	e3d4      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011c2:	4ba1      	ldr	r3, [pc, #644]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011cc:	4b9e      	ldr	r3, [pc, #632]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	f003 0303 	and.w	r3, r3, #3
 80011d4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0310 	and.w	r3, r3, #16
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f000 80e4 	beq.w	80013ac <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d007      	beq.n	80011fa <HAL_RCC_OscConfig+0x4a>
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	2b0c      	cmp	r3, #12
 80011ee:	f040 808b 	bne.w	8001308 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	f040 8087 	bne.w	8001308 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011fa:	4b93      	ldr	r3, [pc, #588]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d005      	beq.n	8001212 <HAL_RCC_OscConfig+0x62>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d101      	bne.n	8001212 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
 8001210:	e3ac      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a1a      	ldr	r2, [r3, #32]
 8001216:	4b8c      	ldr	r3, [pc, #560]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0308 	and.w	r3, r3, #8
 800121e:	2b00      	cmp	r3, #0
 8001220:	d004      	beq.n	800122c <HAL_RCC_OscConfig+0x7c>
 8001222:	4b89      	ldr	r3, [pc, #548]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800122a:	e005      	b.n	8001238 <HAL_RCC_OscConfig+0x88>
 800122c:	4b86      	ldr	r3, [pc, #536]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 800122e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001232:	091b      	lsrs	r3, r3, #4
 8001234:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001238:	429a      	cmp	r2, r3
 800123a:	d923      	bls.n	8001284 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	4618      	mov	r0, r3
 8001242:	f000 fd71 	bl	8001d28 <RCC_SetFlashLatencyFromMSIRange>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e38d      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001250:	4a7d      	ldr	r2, [pc, #500]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001252:	4b7d      	ldr	r3, [pc, #500]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f043 0308 	orr.w	r3, r3, #8
 800125a:	6013      	str	r3, [r2, #0]
 800125c:	497a      	ldr	r1, [pc, #488]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 800125e:	4b7a      	ldr	r3, [pc, #488]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6a1b      	ldr	r3, [r3, #32]
 800126a:	4313      	orrs	r3, r2
 800126c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800126e:	4976      	ldr	r1, [pc, #472]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001270:	4b75      	ldr	r3, [pc, #468]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	4313      	orrs	r3, r2
 8001280:	604b      	str	r3, [r1, #4]
 8001282:	e025      	b.n	80012d0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001284:	4a70      	ldr	r2, [pc, #448]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001286:	4b70      	ldr	r3, [pc, #448]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f043 0308 	orr.w	r3, r3, #8
 800128e:	6013      	str	r3, [r2, #0]
 8001290:	496d      	ldr	r1, [pc, #436]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001292:	4b6d      	ldr	r3, [pc, #436]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	4313      	orrs	r3, r2
 80012a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012a2:	4969      	ldr	r1, [pc, #420]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80012a4:	4b68      	ldr	r3, [pc, #416]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	021b      	lsls	r3, r3, #8
 80012b2:	4313      	orrs	r3, r2
 80012b4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fd31 	bl	8001d28 <RCC_SetFlashLatencyFromMSIRange>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80012cc:	2301      	movs	r3, #1
 80012ce:	e34d      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012d0:	f000 fc36 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 80012d4:	4601      	mov	r1, r0
 80012d6:	4b5c      	ldr	r3, [pc, #368]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	091b      	lsrs	r3, r3, #4
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	4a5a      	ldr	r2, [pc, #360]	; (800144c <HAL_RCC_OscConfig+0x29c>)
 80012e2:	5cd3      	ldrb	r3, [r2, r3]
 80012e4:	f003 031f 	and.w	r3, r3, #31
 80012e8:	fa21 f303 	lsr.w	r3, r1, r3
 80012ec:	4a58      	ldr	r2, [pc, #352]	; (8001450 <HAL_RCC_OscConfig+0x2a0>)
 80012ee:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012f0:	4b58      	ldr	r3, [pc, #352]	; (8001454 <HAL_RCC_OscConfig+0x2a4>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fb6d 	bl	80009d4 <HAL_InitTick>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d052      	beq.n	80013aa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	e331      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d032      	beq.n	8001376 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001310:	4a4d      	ldr	r2, [pc, #308]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001312:	4b4d      	ldr	r3, [pc, #308]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f043 0301 	orr.w	r3, r3, #1
 800131a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800131c:	f7ff fc2e 	bl	8000b7c <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001324:	f7ff fc2a 	bl	8000b7c <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e31a      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001336:	4b44      	ldr	r3, [pc, #272]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0f0      	beq.n	8001324 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001342:	4a41      	ldr	r2, [pc, #260]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001344:	4b40      	ldr	r3, [pc, #256]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f043 0308 	orr.w	r3, r3, #8
 800134c:	6013      	str	r3, [r2, #0]
 800134e:	493e      	ldr	r1, [pc, #248]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001350:	4b3d      	ldr	r3, [pc, #244]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a1b      	ldr	r3, [r3, #32]
 800135c:	4313      	orrs	r3, r2
 800135e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001360:	4939      	ldr	r1, [pc, #228]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001362:	4b39      	ldr	r3, [pc, #228]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69db      	ldr	r3, [r3, #28]
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	4313      	orrs	r3, r2
 8001372:	604b      	str	r3, [r1, #4]
 8001374:	e01a      	b.n	80013ac <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001376:	4a34      	ldr	r2, [pc, #208]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001378:	4b33      	ldr	r3, [pc, #204]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f023 0301 	bic.w	r3, r3, #1
 8001380:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001382:	f7ff fbfb 	bl	8000b7c <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001388:	e008      	b.n	800139c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800138a:	f7ff fbf7 	bl	8000b7c <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d901      	bls.n	800139c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e2e7      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800139c:	4b2a      	ldr	r3, [pc, #168]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0302 	and.w	r3, r3, #2
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d1f0      	bne.n	800138a <HAL_RCC_OscConfig+0x1da>
 80013a8:	e000      	b.n	80013ac <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013aa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0301 	and.w	r3, r3, #1
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d074      	beq.n	80014a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d005      	beq.n	80013ca <HAL_RCC_OscConfig+0x21a>
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	2b0c      	cmp	r3, #12
 80013c2:	d10e      	bne.n	80013e2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	2b03      	cmp	r3, #3
 80013c8:	d10b      	bne.n	80013e2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ca:	4b1f      	ldr	r3, [pc, #124]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d064      	beq.n	80014a0 <HAL_RCC_OscConfig+0x2f0>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d160      	bne.n	80014a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e2c4      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013ea:	d106      	bne.n	80013fa <HAL_RCC_OscConfig+0x24a>
 80013ec:	4a16      	ldr	r2, [pc, #88]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80013ee:	4b16      	ldr	r3, [pc, #88]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f6:	6013      	str	r3, [r2, #0]
 80013f8:	e01d      	b.n	8001436 <HAL_RCC_OscConfig+0x286>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001402:	d10c      	bne.n	800141e <HAL_RCC_OscConfig+0x26e>
 8001404:	4a10      	ldr	r2, [pc, #64]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800140e:	6013      	str	r3, [r2, #0]
 8001410:	4a0d      	ldr	r2, [pc, #52]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001412:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	e00b      	b.n	8001436 <HAL_RCC_OscConfig+0x286>
 800141e:	4a0a      	ldr	r2, [pc, #40]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	4a07      	ldr	r2, [pc, #28]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_RCC_OscConfig+0x298>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001434:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d01c      	beq.n	8001478 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143e:	f7ff fb9d 	bl	8000b7c <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001444:	e011      	b.n	800146a <HAL_RCC_OscConfig+0x2ba>
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000
 800144c:	08005958 	.word	0x08005958
 8001450:	20000000 	.word	0x20000000
 8001454:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001458:	f7ff fb90 	bl	8000b7c <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b64      	cmp	r3, #100	; 0x64
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e280      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800146a:	4baf      	ldr	r3, [pc, #700]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f0      	beq.n	8001458 <HAL_RCC_OscConfig+0x2a8>
 8001476:	e014      	b.n	80014a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001478:	f7ff fb80 	bl	8000b7c <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001480:	f7ff fb7c 	bl	8000b7c <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b64      	cmp	r3, #100	; 0x64
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e26c      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001492:	4ba5      	ldr	r3, [pc, #660]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f0      	bne.n	8001480 <HAL_RCC_OscConfig+0x2d0>
 800149e:	e000      	b.n	80014a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d060      	beq.n	8001570 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d005      	beq.n	80014c0 <HAL_RCC_OscConfig+0x310>
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	2b0c      	cmp	r3, #12
 80014b8:	d119      	bne.n	80014ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d116      	bne.n	80014ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014c0:	4b99      	ldr	r3, [pc, #612]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d005      	beq.n	80014d8 <HAL_RCC_OscConfig+0x328>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e249      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d8:	4993      	ldr	r1, [pc, #588]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80014da:	4b93      	ldr	r3, [pc, #588]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	061b      	lsls	r3, r3, #24
 80014e8:	4313      	orrs	r3, r2
 80014ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014ec:	e040      	b.n	8001570 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d023      	beq.n	800153e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014f6:	4a8c      	ldr	r2, [pc, #560]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80014f8:	4b8b      	ldr	r3, [pc, #556]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001502:	f7ff fb3b 	bl	8000b7c <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001508:	e008      	b.n	800151c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800150a:	f7ff fb37 	bl	8000b7c <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d901      	bls.n	800151c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e227      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800151c:	4b82      	ldr	r3, [pc, #520]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0f0      	beq.n	800150a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001528:	497f      	ldr	r1, [pc, #508]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 800152a:	4b7f      	ldr	r3, [pc, #508]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	691b      	ldr	r3, [r3, #16]
 8001536:	061b      	lsls	r3, r3, #24
 8001538:	4313      	orrs	r3, r2
 800153a:	604b      	str	r3, [r1, #4]
 800153c:	e018      	b.n	8001570 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800153e:	4a7a      	ldr	r2, [pc, #488]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001540:	4b79      	ldr	r3, [pc, #484]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154a:	f7ff fb17 	bl	8000b7c <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001552:	f7ff fb13 	bl	8000b7c <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e203      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001564:	4b70      	ldr	r3, [pc, #448]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1f0      	bne.n	8001552 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0308 	and.w	r3, r3, #8
 8001578:	2b00      	cmp	r3, #0
 800157a:	d03c      	beq.n	80015f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d01c      	beq.n	80015be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001584:	4a68      	ldr	r2, [pc, #416]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001586:	4b68      	ldr	r3, [pc, #416]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001588:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001594:	f7ff faf2 	bl	8000b7c <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff faee 	bl	8000b7c <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e1de      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015ae:	4b5e      	ldr	r3, [pc, #376]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80015b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d0ef      	beq.n	800159c <HAL_RCC_OscConfig+0x3ec>
 80015bc:	e01b      	b.n	80015f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015be:	4a5a      	ldr	r2, [pc, #360]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80015c0:	4b59      	ldr	r3, [pc, #356]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80015c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015c6:	f023 0301 	bic.w	r3, r3, #1
 80015ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ce:	f7ff fad5 	bl	8000b7c <HAL_GetTick>
 80015d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015d4:	e008      	b.n	80015e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d6:	f7ff fad1 	bl	8000b7c <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d901      	bls.n	80015e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e1c1      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015e8:	4b4f      	ldr	r3, [pc, #316]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80015ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1ef      	bne.n	80015d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0304 	and.w	r3, r3, #4
 80015fe:	2b00      	cmp	r3, #0
 8001600:	f000 80a6 	beq.w	8001750 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001604:	2300      	movs	r3, #0
 8001606:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001608:	4b47      	ldr	r3, [pc, #284]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 800160a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800160c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d10d      	bne.n	8001630 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001614:	4a44      	ldr	r2, [pc, #272]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001616:	4b44      	ldr	r3, [pc, #272]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800161e:	6593      	str	r3, [r2, #88]	; 0x58
 8001620:	4b41      	ldr	r3, [pc, #260]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001622:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001628:	60bb      	str	r3, [r7, #8]
 800162a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800162c:	2301      	movs	r3, #1
 800162e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001630:	4b3e      	ldr	r3, [pc, #248]	; (800172c <HAL_RCC_OscConfig+0x57c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001638:	2b00      	cmp	r3, #0
 800163a:	d118      	bne.n	800166e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800163c:	4a3b      	ldr	r2, [pc, #236]	; (800172c <HAL_RCC_OscConfig+0x57c>)
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <HAL_RCC_OscConfig+0x57c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001646:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001648:	f7ff fa98 	bl	8000b7c <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001650:	f7ff fa94 	bl	8000b7c <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e184      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <HAL_RCC_OscConfig+0x57c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0f0      	beq.n	8001650 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d108      	bne.n	8001688 <HAL_RCC_OscConfig+0x4d8>
 8001676:	4a2c      	ldr	r2, [pc, #176]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001678:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 800167a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001686:	e024      	b.n	80016d2 <HAL_RCC_OscConfig+0x522>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	2b05      	cmp	r3, #5
 800168e:	d110      	bne.n	80016b2 <HAL_RCC_OscConfig+0x502>
 8001690:	4a25      	ldr	r2, [pc, #148]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001692:	4b25      	ldr	r3, [pc, #148]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 8001694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001698:	f043 0304 	orr.w	r3, r3, #4
 800169c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016a0:	4a21      	ldr	r2, [pc, #132]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016a2:	4b21      	ldr	r3, [pc, #132]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016b0:	e00f      	b.n	80016d2 <HAL_RCC_OscConfig+0x522>
 80016b2:	4a1d      	ldr	r2, [pc, #116]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016b4:	4b1c      	ldr	r3, [pc, #112]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ba:	f023 0301 	bic.w	r3, r3, #1
 80016be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016c2:	4a19      	ldr	r2, [pc, #100]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016c4:	4b18      	ldr	r3, [pc, #96]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ca:	f023 0304 	bic.w	r3, r3, #4
 80016ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d016      	beq.n	8001708 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016da:	f7ff fa4f 	bl	8000b7c <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016e0:	e00a      	b.n	80016f8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f7ff fa4b 	bl	8000b7c <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e139      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <HAL_RCC_OscConfig+0x578>)
 80016fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0ed      	beq.n	80016e2 <HAL_RCC_OscConfig+0x532>
 8001706:	e01a      	b.n	800173e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001708:	f7ff fa38 	bl	8000b7c <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800170e:	e00f      	b.n	8001730 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001710:	f7ff fa34 	bl	8000b7c <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	f241 3288 	movw	r2, #5000	; 0x1388
 800171e:	4293      	cmp	r3, r2
 8001720:	d906      	bls.n	8001730 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e122      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
 8001726:	bf00      	nop
 8001728:	40021000 	.word	0x40021000
 800172c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001730:	4b90      	ldr	r3, [pc, #576]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1e8      	bne.n	8001710 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800173e:	7ffb      	ldrb	r3, [r7, #31]
 8001740:	2b01      	cmp	r3, #1
 8001742:	d105      	bne.n	8001750 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001744:	4a8b      	ldr	r2, [pc, #556]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001746:	4b8b      	ldr	r3, [pc, #556]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800174e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001754:	2b00      	cmp	r3, #0
 8001756:	f000 8108 	beq.w	800196a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	2b02      	cmp	r3, #2
 8001760:	f040 80d0 	bne.w	8001904 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001764:	4b83      	ldr	r3, [pc, #524]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f003 0203 	and.w	r2, r3, #3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001774:	429a      	cmp	r2, r3
 8001776:	d130      	bne.n	80017da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	3b01      	subs	r3, #1
 8001784:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001786:	429a      	cmp	r2, r3
 8001788:	d127      	bne.n	80017da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001794:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001796:	429a      	cmp	r2, r3
 8001798:	d11f      	bne.n	80017da <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017a4:	2a07      	cmp	r2, #7
 80017a6:	bf14      	ite	ne
 80017a8:	2201      	movne	r2, #1
 80017aa:	2200      	moveq	r2, #0
 80017ac:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d113      	bne.n	80017da <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017bc:	085b      	lsrs	r3, r3, #1
 80017be:	3b01      	subs	r3, #1
 80017c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d109      	bne.n	80017da <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d0:	085b      	lsrs	r3, r3, #1
 80017d2:	3b01      	subs	r3, #1
 80017d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d06e      	beq.n	80018b8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	2b0c      	cmp	r3, #12
 80017de:	d069      	beq.n	80018b4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017e0:	4b64      	ldr	r3, [pc, #400]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d105      	bne.n	80017f8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80017ec:	4b61      	ldr	r3, [pc, #388]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e0b7      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80017fc:	4a5d      	ldr	r2, [pc, #372]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80017fe:	4b5d      	ldr	r3, [pc, #372]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001806:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001808:	f7ff f9b8 	bl	8000b7c <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001810:	f7ff f9b4 	bl	8000b7c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e0a4      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001822:	4b54      	ldr	r3, [pc, #336]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800182e:	4851      	ldr	r0, [pc, #324]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001830:	4b50      	ldr	r3, [pc, #320]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001832:	68da      	ldr	r2, [r3, #12]
 8001834:	4b50      	ldr	r3, [pc, #320]	; (8001978 <HAL_RCC_OscConfig+0x7c8>)
 8001836:	4013      	ands	r3, r2
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001840:	3a01      	subs	r2, #1
 8001842:	0112      	lsls	r2, r2, #4
 8001844:	4311      	orrs	r1, r2
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800184a:	0212      	lsls	r2, r2, #8
 800184c:	4311      	orrs	r1, r2
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001852:	0852      	lsrs	r2, r2, #1
 8001854:	3a01      	subs	r2, #1
 8001856:	0552      	lsls	r2, r2, #21
 8001858:	4311      	orrs	r1, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800185e:	0852      	lsrs	r2, r2, #1
 8001860:	3a01      	subs	r2, #1
 8001862:	0652      	lsls	r2, r2, #25
 8001864:	4311      	orrs	r1, r2
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800186a:	0912      	lsrs	r2, r2, #4
 800186c:	0452      	lsls	r2, r2, #17
 800186e:	430a      	orrs	r2, r1
 8001870:	4313      	orrs	r3, r2
 8001872:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001874:	4a3f      	ldr	r2, [pc, #252]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001876:	4b3f      	ldr	r3, [pc, #252]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800187e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001880:	4a3c      	ldr	r2, [pc, #240]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001882:	4b3c      	ldr	r3, [pc, #240]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800188a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800188c:	f7ff f976 	bl	8000b7c <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001894:	f7ff f972 	bl	8000b7c <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e062      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018a6:	4b33      	ldr	r3, [pc, #204]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018b2:	e05a      	b.n	800196a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e059      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018b8:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d152      	bne.n	800196a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018c4:	4a2b      	ldr	r2, [pc, #172]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018c6:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018d0:	4a28      	ldr	r2, [pc, #160]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018d2:	4b28      	ldr	r3, [pc, #160]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018dc:	f7ff f94e 	bl	8000b7c <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e4:	f7ff f94a 	bl	8000b7c <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e03a      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f6:	4b1f      	ldr	r3, [pc, #124]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f0      	beq.n	80018e4 <HAL_RCC_OscConfig+0x734>
 8001902:	e032      	b.n	800196a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	2b0c      	cmp	r3, #12
 8001908:	d02d      	beq.n	8001966 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800190a:	4a1a      	ldr	r2, [pc, #104]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 800190c:	4b19      	ldr	r3, [pc, #100]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001914:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001916:	4b17      	ldr	r3, [pc, #92]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d105      	bne.n	800192e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001922:	4a14      	ldr	r2, [pc, #80]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	f023 0303 	bic.w	r3, r3, #3
 800192c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800192e:	4a11      	ldr	r2, [pc, #68]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001930:	4b10      	ldr	r3, [pc, #64]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800193c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193e:	f7ff f91d 	bl	8000b7c <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001946:	f7ff f919 	bl	8000b7c <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e009      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001958:	4b06      	ldr	r3, [pc, #24]	; (8001974 <HAL_RCC_OscConfig+0x7c4>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1f0      	bne.n	8001946 <HAL_RCC_OscConfig+0x796>
 8001964:	e001      	b.n	800196a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e000      	b.n	800196c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3720      	adds	r7, #32
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40021000 	.word	0x40021000
 8001978:	f99d808c 	.word	0xf99d808c

0800197c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d101      	bne.n	8001990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e0c8      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001990:	4b66      	ldr	r3, [pc, #408]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0207 	and.w	r2, r3, #7
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d210      	bcs.n	80019c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199e:	4963      	ldr	r1, [pc, #396]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 80019a0:	4b62      	ldr	r3, [pc, #392]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f023 0207 	bic.w	r2, r3, #7
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ae:	4b5f      	ldr	r3, [pc, #380]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0207 	and.w	r2, r3, #7
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0b0      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d04c      	beq.n	8001a66 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	2b03      	cmp	r3, #3
 80019d2:	d107      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d4:	4b56      	ldr	r3, [pc, #344]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d121      	bne.n	8001a24 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e09e      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d107      	bne.n	80019fc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019ec:	4b50      	ldr	r3, [pc, #320]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d115      	bne.n	8001a24 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e092      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d107      	bne.n	8001a14 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a04:	4b4a      	ldr	r3, [pc, #296]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d109      	bne.n	8001a24 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e086      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a14:	4b46      	ldr	r3, [pc, #280]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e07e      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a24:	4942      	ldr	r1, [pc, #264]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a26:	4b42      	ldr	r3, [pc, #264]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f023 0203 	bic.w	r2, r3, #3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a36:	f7ff f8a1 	bl	8000b7c <HAL_GetTick>
 8001a3a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3c:	e00a      	b.n	8001a54 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a3e:	f7ff f89d 	bl	8000b7c <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e066      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a54:	4b36      	ldr	r3, [pc, #216]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 020c 	and.w	r2, r3, #12
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d1eb      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d008      	beq.n	8001a84 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a72:	492f      	ldr	r1, [pc, #188]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a74:	4b2e      	ldr	r3, [pc, #184]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a84:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0207 	and.w	r2, r3, #7
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d910      	bls.n	8001ab4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a92:	4926      	ldr	r1, [pc, #152]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 8001a94:	4b25      	ldr	r3, [pc, #148]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f023 0207 	bic.w	r2, r3, #7
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa2:	4b22      	ldr	r3, [pc, #136]	; (8001b2c <HAL_RCC_ClockConfig+0x1b0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0207 	and.w	r2, r3, #7
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d001      	beq.n	8001ab4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e036      	b.n	8001b22 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0304 	and.w	r3, r3, #4
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d008      	beq.n	8001ad2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ac0:	491b      	ldr	r1, [pc, #108]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0308 	and.w	r3, r3, #8
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d009      	beq.n	8001af2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ade:	4914      	ldr	r1, [pc, #80]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001ae0:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	4313      	orrs	r3, r2
 8001af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001af2:	f000 f825 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 8001af6:	4601      	mov	r1, r0
 8001af8:	4b0d      	ldr	r3, [pc, #52]	; (8001b30 <HAL_RCC_ClockConfig+0x1b4>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	091b      	lsrs	r3, r3, #4
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	4a0c      	ldr	r2, [pc, #48]	; (8001b34 <HAL_RCC_ClockConfig+0x1b8>)
 8001b04:	5cd3      	ldrb	r3, [r2, r3]
 8001b06:	f003 031f 	and.w	r3, r3, #31
 8001b0a:	fa21 f303 	lsr.w	r3, r1, r3
 8001b0e:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <HAL_RCC_ClockConfig+0x1bc>)
 8001b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <HAL_RCC_ClockConfig+0x1c0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7fe ff5c 	bl	80009d4 <HAL_InitTick>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b20:	7afb      	ldrb	r3, [r7, #11]
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40022000 	.word	0x40022000
 8001b30:	40021000 	.word	0x40021000
 8001b34:	08005958 	.word	0x08005958
 8001b38:	20000000 	.word	0x20000000
 8001b3c:	20000004 	.word	0x20000004

08001b40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b089      	sub	sp, #36	; 0x24
 8001b44:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b4e:	4b3d      	ldr	r3, [pc, #244]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
 8001b56:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b58:	4b3a      	ldr	r3, [pc, #232]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d005      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0x34>
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	2b0c      	cmp	r3, #12
 8001b6c:	d121      	bne.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d11e      	bne.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b74:	4b33      	ldr	r3, [pc, #204]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0308 	and.w	r3, r3, #8
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d107      	bne.n	8001b90 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b80:	4b30      	ldr	r3, [pc, #192]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b86:	0a1b      	lsrs	r3, r3, #8
 8001b88:	f003 030f 	and.w	r3, r3, #15
 8001b8c:	61fb      	str	r3, [r7, #28]
 8001b8e:	e005      	b.n	8001b9c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001b90:	4b2c      	ldr	r3, [pc, #176]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	091b      	lsrs	r3, r3, #4
 8001b96:	f003 030f 	and.w	r3, r3, #15
 8001b9a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001b9c:	4a2a      	ldr	r2, [pc, #168]	; (8001c48 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d10d      	bne.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bb0:	e00a      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	2b04      	cmp	r3, #4
 8001bb6:	d102      	bne.n	8001bbe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bb8:	4b24      	ldr	r3, [pc, #144]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001bba:	61bb      	str	r3, [r7, #24]
 8001bbc:	e004      	b.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d101      	bne.n	8001bc8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bc4:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bc6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	2b0c      	cmp	r3, #12
 8001bcc:	d133      	bne.n	8001c36 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bce:	4b1d      	ldr	r3, [pc, #116]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d002      	beq.n	8001be4 <HAL_RCC_GetSysClockFreq+0xa4>
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d003      	beq.n	8001bea <HAL_RCC_GetSysClockFreq+0xaa>
 8001be2:	e005      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <HAL_RCC_GetSysClockFreq+0x10c>)
 8001be6:	617b      	str	r3, [r7, #20]
      break;
 8001be8:	e005      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001bea:	4b19      	ldr	r3, [pc, #100]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bec:	617b      	str	r3, [r7, #20]
      break;
 8001bee:	e002      	b.n	8001bf6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	617b      	str	r3, [r7, #20]
      break;
 8001bf4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bf6:	4b13      	ldr	r3, [pc, #76]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	091b      	lsrs	r3, r3, #4
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	3301      	adds	r3, #1
 8001c02:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c04:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	fb02 f203 	mul.w	r2, r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0e5b      	lsrs	r3, r3, #25
 8001c22:	f003 0303 	and.w	r3, r3, #3
 8001c26:	3301      	adds	r3, #1
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c34:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c36:	69bb      	ldr	r3, [r7, #24]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3724      	adds	r7, #36	; 0x24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40021000 	.word	0x40021000
 8001c48:	08005970 	.word	0x08005970
 8001c4c:	00f42400 	.word	0x00f42400
 8001c50:	007a1200 	.word	0x007a1200

08001c54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c58:	4b03      	ldr	r3, [pc, #12]	; (8001c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000000 	.word	0x20000000

08001c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001c70:	f7ff fff0 	bl	8001c54 <HAL_RCC_GetHCLKFreq>
 8001c74:	4601      	mov	r1, r0
 8001c76:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	0a1b      	lsrs	r3, r3, #8
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	4a04      	ldr	r2, [pc, #16]	; (8001c94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c82:	5cd3      	ldrb	r3, [r2, r3]
 8001c84:	f003 031f 	and.w	r3, r3, #31
 8001c88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40021000 	.word	0x40021000
 8001c94:	08005968 	.word	0x08005968

08001c98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001c9c:	f7ff ffda 	bl	8001c54 <HAL_RCC_GetHCLKFreq>
 8001ca0:	4601      	mov	r1, r0
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	0adb      	lsrs	r3, r3, #11
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001cae:	5cd3      	ldrb	r3, [r2, r3]
 8001cb0:	f003 031f 	and.w	r3, r3, #31
 8001cb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	08005968 	.word	0x08005968

08001cc4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001cd4:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <HAL_RCC_GetClockConfig+0x5c>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	f003 0203 	and.w	r2, r3, #3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001ce0:	4b0f      	ldr	r3, [pc, #60]	; (8001d20 <HAL_RCC_GetClockConfig+0x5c>)
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001cec:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <HAL_RCC_GetClockConfig+0x5c>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001cf8:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <HAL_RCC_GetClockConfig+0x5c>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	08db      	lsrs	r3, r3, #3
 8001cfe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001d06:	4b07      	ldr	r3, [pc, #28]	; (8001d24 <HAL_RCC_GetClockConfig+0x60>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0207 	and.w	r2, r3, #7
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	601a      	str	r2, [r3, #0]
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40022000 	.word	0x40022000

08001d28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d30:	2300      	movs	r3, #0
 8001d32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d34:	4b2a      	ldr	r3, [pc, #168]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d003      	beq.n	8001d48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d40:	f7ff f9d2 	bl	80010e8 <HAL_PWREx_GetVoltageRange>
 8001d44:	6178      	str	r0, [r7, #20]
 8001d46:	e014      	b.n	8001d72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d48:	4a25      	ldr	r2, [pc, #148]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d4a:	4b25      	ldr	r3, [pc, #148]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d52:	6593      	str	r3, [r2, #88]	; 0x58
 8001d54:	4b22      	ldr	r3, [pc, #136]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d60:	f7ff f9c2 	bl	80010e8 <HAL_PWREx_GetVoltageRange>
 8001d64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d66:	4a1e      	ldr	r2, [pc, #120]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d68:	4b1d      	ldr	r3, [pc, #116]	; (8001de0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d78:	d10b      	bne.n	8001d92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b80      	cmp	r3, #128	; 0x80
 8001d7e:	d919      	bls.n	8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2ba0      	cmp	r3, #160	; 0xa0
 8001d84:	d902      	bls.n	8001d8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d86:	2302      	movs	r3, #2
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	e013      	b.n	8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	e010      	b.n	8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b80      	cmp	r3, #128	; 0x80
 8001d96:	d902      	bls.n	8001d9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d98:	2303      	movs	r3, #3
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	e00a      	b.n	8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b80      	cmp	r3, #128	; 0x80
 8001da2:	d102      	bne.n	8001daa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001da4:	2302      	movs	r3, #2
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	e004      	b.n	8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b70      	cmp	r3, #112	; 0x70
 8001dae:	d101      	bne.n	8001db4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001db0:	2301      	movs	r3, #1
 8001db2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001db4:	490b      	ldr	r1, [pc, #44]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001db6:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f023 0207 	bic.w	r2, r3, #7
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dc4:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0207 	and.w	r2, r3, #7
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d001      	beq.n	8001dd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e000      	b.n	8001dd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40022000 	.word	0x40022000

08001de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001df0:	2300      	movs	r3, #0
 8001df2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001df4:	2300      	movs	r3, #0
 8001df6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d03f      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e0c:	d01c      	beq.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001e0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e12:	d802      	bhi.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00e      	beq.n	8001e36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001e18:	e01f      	b.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001e1a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e1e:	d003      	beq.n	8001e28 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001e20:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e24:	d01c      	beq.n	8001e60 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001e26:	e018      	b.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e28:	4a85      	ldr	r2, [pc, #532]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e2a:	4b85      	ldr	r3, [pc, #532]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e32:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e34:	e015      	b.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 fab9 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 8001e42:	4603      	mov	r3, r0
 8001e44:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e46:	e00c      	b.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3320      	adds	r3, #32
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 fba0 	bl	8002594 <RCCEx_PLLSAI2_Config>
 8001e54:	4603      	mov	r3, r0
 8001e56:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e58:	e003      	b.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e5e:	e000      	b.n	8001e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001e60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e62:	7cfb      	ldrb	r3, [r7, #19]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d10b      	bne.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e68:	4975      	ldr	r1, [pc, #468]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e6a:	4b75      	ldr	r3, [pc, #468]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e70:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e7e:	e001      	b.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e80:	7cfb      	ldrb	r3, [r7, #19]
 8001e82:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d03f      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e98:	d01c      	beq.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001e9a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e9e:	d802      	bhi.n	8001ea6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00e      	beq.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001ea4:	e01f      	b.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001ea6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001eaa:	d003      	beq.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001eac:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001eb0:	d01c      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001eb2:	e018      	b.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001eb4:	4a62      	ldr	r2, [pc, #392]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eb6:	4b62      	ldr	r3, [pc, #392]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ebe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ec0:	e015      	b.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	3304      	adds	r3, #4
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 fa73 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ed2:	e00c      	b.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3320      	adds	r3, #32
 8001ed8:	2100      	movs	r1, #0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 fb5a 	bl	8002594 <RCCEx_PLLSAI2_Config>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ee4:	e003      	b.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	74fb      	strb	r3, [r7, #19]
      break;
 8001eea:	e000      	b.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001eec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001eee:	7cfb      	ldrb	r3, [r7, #19]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10b      	bne.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ef4:	4952      	ldr	r1, [pc, #328]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ef6:	4b52      	ldr	r3, [pc, #328]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001efc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f04:	4313      	orrs	r3, r2
 8001f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f0a:	e001      	b.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f0c:	7cfb      	ldrb	r3, [r7, #19]
 8001f0e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 80a0 	beq.w	800205e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f22:	4b47      	ldr	r3, [pc, #284]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e000      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001f32:	2300      	movs	r3, #0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d00d      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f38:	4a41      	ldr	r2, [pc, #260]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f3a:	4b41      	ldr	r3, [pc, #260]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f42:	6593      	str	r3, [r2, #88]	; 0x58
 8001f44:	4b3e      	ldr	r3, [pc, #248]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f50:	2301      	movs	r3, #1
 8001f52:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f54:	4a3b      	ldr	r2, [pc, #236]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001f56:	4b3b      	ldr	r3, [pc, #236]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f60:	f7fe fe0c 	bl	8000b7c <HAL_GetTick>
 8001f64:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f66:	e009      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f68:	f7fe fe08 	bl	8000b7c <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d902      	bls.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	74fb      	strb	r3, [r7, #19]
        break;
 8001f7a:	e005      	b.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f7c:	4b31      	ldr	r3, [pc, #196]	; (8002044 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0ef      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001f88:	7cfb      	ldrb	r3, [r7, #19]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d15c      	bne.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f98:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d01f      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d019      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fac:	4b24      	ldr	r3, [pc, #144]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fb8:	4a21      	ldr	r2, [pc, #132]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fba:	4b21      	ldr	r3, [pc, #132]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fc8:	4a1d      	ldr	r2, [pc, #116]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fca:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fd8:	4a19      	ldr	r2, [pc, #100]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d016      	beq.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fea:	f7fe fdc7 	bl	8000b7c <HAL_GetTick>
 8001fee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff0:	e00b      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff2:	f7fe fdc3 	bl	8000b7c <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002000:	4293      	cmp	r3, r2
 8002002:	d902      	bls.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	74fb      	strb	r3, [r7, #19]
            break;
 8002008:	e006      	b.n	8002018 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800200a:	4b0d      	ldr	r3, [pc, #52]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800200c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d0ec      	beq.n	8001ff2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002018:	7cfb      	ldrb	r3, [r7, #19]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10c      	bne.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800201e:	4908      	ldr	r1, [pc, #32]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002020:	4b07      	ldr	r3, [pc, #28]	; (8002040 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002026:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002030:	4313      	orrs	r3, r2
 8002032:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002036:	e009      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002038:	7cfb      	ldrb	r3, [r7, #19]
 800203a:	74bb      	strb	r3, [r7, #18]
 800203c:	e006      	b.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x264>
 800203e:	bf00      	nop
 8002040:	40021000 	.word	0x40021000
 8002044:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002048:	7cfb      	ldrb	r3, [r7, #19]
 800204a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800204c:	7c7b      	ldrb	r3, [r7, #17]
 800204e:	2b01      	cmp	r3, #1
 8002050:	d105      	bne.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002052:	4a9e      	ldr	r2, [pc, #632]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002054:	4b9d      	ldr	r3, [pc, #628]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800205c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00a      	beq.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800206a:	4998      	ldr	r1, [pc, #608]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800206c:	4b97      	ldr	r3, [pc, #604]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800206e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002072:	f023 0203 	bic.w	r2, r3, #3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800207a:	4313      	orrs	r3, r2
 800207c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0302 	and.w	r3, r3, #2
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00a      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800208c:	498f      	ldr	r1, [pc, #572]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800208e:	4b8f      	ldr	r3, [pc, #572]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002094:	f023 020c 	bic.w	r2, r3, #12
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00a      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020ae:	4987      	ldr	r1, [pc, #540]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020b0:	4b86      	ldr	r3, [pc, #536]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020b6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00a      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020d0:	497e      	ldr	r1, [pc, #504]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020d2:	4b7e      	ldr	r3, [pc, #504]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020d8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0310 	and.w	r3, r3, #16
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d00a      	beq.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020f2:	4976      	ldr	r1, [pc, #472]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020f4:	4b75      	ldr	r3, [pc, #468]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002102:	4313      	orrs	r3, r2
 8002104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 0320 	and.w	r3, r3, #32
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00a      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002114:	496d      	ldr	r1, [pc, #436]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002116:	4b6d      	ldr	r3, [pc, #436]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800211c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002124:	4313      	orrs	r3, r2
 8002126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00a      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002136:	4965      	ldr	r1, [pc, #404]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002138:	4b64      	ldr	r3, [pc, #400]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002146:	4313      	orrs	r3, r2
 8002148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00a      	beq.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002158:	495c      	ldr	r1, [pc, #368]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800215a:	4b5c      	ldr	r3, [pc, #368]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800215c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002160:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800217a:	4954      	ldr	r1, [pc, #336]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800217c:	4b53      	ldr	r3, [pc, #332]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002182:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800218a:	4313      	orrs	r3, r2
 800218c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00a      	beq.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800219c:	494b      	ldr	r1, [pc, #300]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800219e:	4b4b      	ldr	r3, [pc, #300]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d00a      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021be:	4943      	ldr	r1, [pc, #268]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021c0:	4b42      	ldr	r3, [pc, #264]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ce:	4313      	orrs	r3, r2
 80021d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d028      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021e0:	493a      	ldr	r1, [pc, #232]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021e2:	4b3a      	ldr	r3, [pc, #232]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021f0:	4313      	orrs	r3, r2
 80021f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021fe:	d106      	bne.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002200:	4a32      	ldr	r2, [pc, #200]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002202:	4b32      	ldr	r3, [pc, #200]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800220a:	60d3      	str	r3, [r2, #12]
 800220c:	e011      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002212:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002216:	d10c      	bne.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3304      	adds	r3, #4
 800221c:	2101      	movs	r1, #1
 800221e:	4618      	mov	r0, r3
 8002220:	f000 f8c8 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 8002224:	4603      	mov	r3, r0
 8002226:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800222e:	7cfb      	ldrb	r3, [r7, #19]
 8002230:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d028      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800223e:	4923      	ldr	r1, [pc, #140]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002240:	4b22      	ldr	r3, [pc, #136]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002246:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224e:	4313      	orrs	r3, r2
 8002250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002258:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800225c:	d106      	bne.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800225e:	4a1b      	ldr	r2, [pc, #108]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002268:	60d3      	str	r3, [r2, #12]
 800226a:	e011      	b.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002270:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002274:	d10c      	bne.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3304      	adds	r3, #4
 800227a:	2101      	movs	r1, #1
 800227c:	4618      	mov	r0, r3
 800227e:	f000 f899 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 8002282:	4603      	mov	r3, r0
 8002284:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002286:	7cfb      	ldrb	r3, [r7, #19]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 800228c:	7cfb      	ldrb	r3, [r7, #19]
 800228e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002298:	2b00      	cmp	r3, #0
 800229a:	d02b      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800229c:	490b      	ldr	r1, [pc, #44]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800229e:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022ac:	4313      	orrs	r3, r2
 80022ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022ba:	d109      	bne.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022bc:	4a03      	ldr	r2, [pc, #12]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022be:	4b03      	ldr	r3, [pc, #12]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022c6:	60d3      	str	r3, [r2, #12]
 80022c8:	e014      	b.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80022ca:	bf00      	nop
 80022cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	3304      	adds	r3, #4
 80022de:	2101      	movs	r1, #1
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 f867 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 80022e6:	4603      	mov	r3, r0
 80022e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022ea:	7cfb      	ldrb	r3, [r7, #19]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80022f0:	7cfb      	ldrb	r3, [r7, #19]
 80022f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d02f      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002300:	492b      	ldr	r1, [pc, #172]	; (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002302:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002308:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800231a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800231e:	d10d      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3304      	adds	r3, #4
 8002324:	2102      	movs	r1, #2
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f844 	bl	80023b4 <RCCEx_PLLSAI1_Config>
 800232c:	4603      	mov	r3, r0
 800232e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002330:	7cfb      	ldrb	r3, [r7, #19]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d014      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002336:	7cfb      	ldrb	r3, [r7, #19]
 8002338:	74bb      	strb	r3, [r7, #18]
 800233a:	e011      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002340:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002344:	d10c      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3320      	adds	r3, #32
 800234a:	2102      	movs	r1, #2
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f921 	bl	8002594 <RCCEx_PLLSAI2_Config>
 8002352:	4603      	mov	r3, r0
 8002354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002356:	7cfb      	ldrb	r3, [r7, #19]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00a      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800236c:	4910      	ldr	r1, [pc, #64]	; (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800236e:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002374:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00b      	beq.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800238e:	4908      	ldr	r1, [pc, #32]	; (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002390:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002396:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023a0:	4313      	orrs	r3, r2
 80023a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3718      	adds	r7, #24
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40021000 	.word	0x40021000

080023b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023c2:	4b73      	ldr	r3, [pc, #460]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d018      	beq.n	8002400 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023ce:	4b70      	ldr	r3, [pc, #448]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f003 0203 	and.w	r2, r3, #3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d10d      	bne.n	80023fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
       ||
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d009      	beq.n	80023fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023e6:	4b6a      	ldr	r3, [pc, #424]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	091b      	lsrs	r3, r3, #4
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
       ||
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d044      	beq.n	8002484 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	73fb      	strb	r3, [r7, #15]
 80023fe:	e041      	b.n	8002484 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b02      	cmp	r3, #2
 8002406:	d00c      	beq.n	8002422 <RCCEx_PLLSAI1_Config+0x6e>
 8002408:	2b03      	cmp	r3, #3
 800240a:	d013      	beq.n	8002434 <RCCEx_PLLSAI1_Config+0x80>
 800240c:	2b01      	cmp	r3, #1
 800240e:	d120      	bne.n	8002452 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002410:	4b5f      	ldr	r3, [pc, #380]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d11d      	bne.n	8002458 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002420:	e01a      	b.n	8002458 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002422:	4b5b      	ldr	r3, [pc, #364]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800242a:	2b00      	cmp	r3, #0
 800242c:	d116      	bne.n	800245c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002432:	e013      	b.n	800245c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002434:	4b56      	ldr	r3, [pc, #344]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d10f      	bne.n	8002460 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002440:	4b53      	ldr	r3, [pc, #332]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002448:	2b00      	cmp	r3, #0
 800244a:	d109      	bne.n	8002460 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002450:	e006      	b.n	8002460 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	73fb      	strb	r3, [r7, #15]
      break;
 8002456:	e004      	b.n	8002462 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002458:	bf00      	nop
 800245a:	e002      	b.n	8002462 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800245c:	bf00      	nop
 800245e:	e000      	b.n	8002462 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002460:	bf00      	nop
    }

    if(status == HAL_OK)
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10d      	bne.n	8002484 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002468:	4849      	ldr	r0, [pc, #292]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800246a:	4b49      	ldr	r3, [pc, #292]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6819      	ldr	r1, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	011b      	lsls	r3, r3, #4
 800247e:	430b      	orrs	r3, r1
 8002480:	4313      	orrs	r3, r2
 8002482:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d17d      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800248a:	4a41      	ldr	r2, [pc, #260]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800248c:	4b40      	ldr	r3, [pc, #256]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002494:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002496:	f7fe fb71 	bl	8000b7c <HAL_GetTick>
 800249a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800249c:	e009      	b.n	80024b2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800249e:	f7fe fb6d 	bl	8000b7c <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d902      	bls.n	80024b2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	73fb      	strb	r3, [r7, #15]
        break;
 80024b0:	e005      	b.n	80024be <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024b2:	4b37      	ldr	r3, [pc, #220]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1ef      	bne.n	800249e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80024be:	7bfb      	ldrb	r3, [r7, #15]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d160      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d111      	bne.n	80024ee <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024ca:	4831      	ldr	r0, [pc, #196]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024cc:	4b30      	ldr	r3, [pc, #192]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80024d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6892      	ldr	r2, [r2, #8]
 80024dc:	0211      	lsls	r1, r2, #8
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	68d2      	ldr	r2, [r2, #12]
 80024e2:	0912      	lsrs	r2, r2, #4
 80024e4:	0452      	lsls	r2, r2, #17
 80024e6:	430a      	orrs	r2, r1
 80024e8:	4313      	orrs	r3, r2
 80024ea:	6103      	str	r3, [r0, #16]
 80024ec:	e027      	b.n	800253e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d112      	bne.n	800251a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024f4:	4826      	ldr	r0, [pc, #152]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024f6:	4b26      	ldr	r3, [pc, #152]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80024fe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6892      	ldr	r2, [r2, #8]
 8002506:	0211      	lsls	r1, r2, #8
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6912      	ldr	r2, [r2, #16]
 800250c:	0852      	lsrs	r2, r2, #1
 800250e:	3a01      	subs	r2, #1
 8002510:	0552      	lsls	r2, r2, #21
 8002512:	430a      	orrs	r2, r1
 8002514:	4313      	orrs	r3, r2
 8002516:	6103      	str	r3, [r0, #16]
 8002518:	e011      	b.n	800253e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800251a:	481d      	ldr	r0, [pc, #116]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800251c:	4b1c      	ldr	r3, [pc, #112]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002524:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6892      	ldr	r2, [r2, #8]
 800252c:	0211      	lsls	r1, r2, #8
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6952      	ldr	r2, [r2, #20]
 8002532:	0852      	lsrs	r2, r2, #1
 8002534:	3a01      	subs	r2, #1
 8002536:	0652      	lsls	r2, r2, #25
 8002538:	430a      	orrs	r2, r1
 800253a:	4313      	orrs	r3, r2
 800253c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800253e:	4a14      	ldr	r2, [pc, #80]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002540:	4b13      	ldr	r3, [pc, #76]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002548:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254a:	f7fe fb17 	bl	8000b7c <HAL_GetTick>
 800254e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002550:	e009      	b.n	8002566 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002552:	f7fe fb13 	bl	8000b7c <HAL_GetTick>
 8002556:	4602      	mov	r2, r0
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d902      	bls.n	8002566 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	73fb      	strb	r3, [r7, #15]
          break;
 8002564:	e005      	b.n	8002572 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002566:	4b0a      	ldr	r3, [pc, #40]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0ef      	beq.n	8002552 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d106      	bne.n	8002586 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002578:	4905      	ldr	r1, [pc, #20]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800257a:	4b05      	ldr	r3, [pc, #20]	; (8002590 <RCCEx_PLLSAI1_Config+0x1dc>)
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	4313      	orrs	r3, r2
 8002584:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002586:	7bfb      	ldrb	r3, [r7, #15]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3710      	adds	r7, #16
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000

08002594 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025a2:	4b68      	ldr	r3, [pc, #416]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d018      	beq.n	80025e0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025ae:	4b65      	ldr	r3, [pc, #404]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	f003 0203 	and.w	r2, r3, #3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d10d      	bne.n	80025da <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
       ||
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d009      	beq.n	80025da <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025c6:	4b5f      	ldr	r3, [pc, #380]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	f003 0307 	and.w	r3, r3, #7
 80025d0:	1c5a      	adds	r2, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
       ||
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d044      	beq.n	8002664 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	73fb      	strb	r3, [r7, #15]
 80025de:	e041      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d00c      	beq.n	8002602 <RCCEx_PLLSAI2_Config+0x6e>
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	d013      	beq.n	8002614 <RCCEx_PLLSAI2_Config+0x80>
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d120      	bne.n	8002632 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025f0:	4b54      	ldr	r3, [pc, #336]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0302 	and.w	r3, r3, #2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d11d      	bne.n	8002638 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002600:	e01a      	b.n	8002638 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002602:	4b50      	ldr	r3, [pc, #320]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800260a:	2b00      	cmp	r3, #0
 800260c:	d116      	bne.n	800263c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002612:	e013      	b.n	800263c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002614:	4b4b      	ldr	r3, [pc, #300]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d10f      	bne.n	8002640 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002620:	4b48      	ldr	r3, [pc, #288]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d109      	bne.n	8002640 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002630:	e006      	b.n	8002640 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	73fb      	strb	r3, [r7, #15]
      break;
 8002636:	e004      	b.n	8002642 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002638:	bf00      	nop
 800263a:	e002      	b.n	8002642 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800263c:	bf00      	nop
 800263e:	e000      	b.n	8002642 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002640:	bf00      	nop
    }

    if(status == HAL_OK)
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10d      	bne.n	8002664 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002648:	483e      	ldr	r0, [pc, #248]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 800264a:	4b3e      	ldr	r3, [pc, #248]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6819      	ldr	r1, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	3b01      	subs	r3, #1
 800265c:	011b      	lsls	r3, r3, #4
 800265e:	430b      	orrs	r3, r1
 8002660:	4313      	orrs	r3, r2
 8002662:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d167      	bne.n	800273a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800266a:	4a36      	ldr	r2, [pc, #216]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 800266c:	4b35      	ldr	r3, [pc, #212]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002674:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002676:	f7fe fa81 	bl	8000b7c <HAL_GetTick>
 800267a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800267c:	e009      	b.n	8002692 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800267e:	f7fe fa7d 	bl	8000b7c <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d902      	bls.n	8002692 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	73fb      	strb	r3, [r7, #15]
        break;
 8002690:	e005      	b.n	800269e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002692:	4b2c      	ldr	r3, [pc, #176]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1ef      	bne.n	800267e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800269e:	7bfb      	ldrb	r3, [r7, #15]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d14a      	bne.n	800273a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d111      	bne.n	80026ce <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026aa:	4826      	ldr	r0, [pc, #152]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026ac:	4b25      	ldr	r3, [pc, #148]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026ae:	695b      	ldr	r3, [r3, #20]
 80026b0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80026b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6892      	ldr	r2, [r2, #8]
 80026bc:	0211      	lsls	r1, r2, #8
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	68d2      	ldr	r2, [r2, #12]
 80026c2:	0912      	lsrs	r2, r2, #4
 80026c4:	0452      	lsls	r2, r2, #17
 80026c6:	430a      	orrs	r2, r1
 80026c8:	4313      	orrs	r3, r2
 80026ca:	6143      	str	r3, [r0, #20]
 80026cc:	e011      	b.n	80026f2 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026ce:	481d      	ldr	r0, [pc, #116]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026d0:	4b1c      	ldr	r3, [pc, #112]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6892      	ldr	r2, [r2, #8]
 80026e0:	0211      	lsls	r1, r2, #8
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	6912      	ldr	r2, [r2, #16]
 80026e6:	0852      	lsrs	r2, r2, #1
 80026e8:	3a01      	subs	r2, #1
 80026ea:	0652      	lsls	r2, r2, #25
 80026ec:	430a      	orrs	r2, r1
 80026ee:	4313      	orrs	r3, r2
 80026f0:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80026f2:	4a14      	ldr	r2, [pc, #80]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026f4:	4b13      	ldr	r3, [pc, #76]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fe:	f7fe fa3d 	bl	8000b7c <HAL_GetTick>
 8002702:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002704:	e009      	b.n	800271a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002706:	f7fe fa39 	bl	8000b7c <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d902      	bls.n	800271a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	73fb      	strb	r3, [r7, #15]
          break;
 8002718:	e005      	b.n	8002726 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800271a:	4b0a      	ldr	r3, [pc, #40]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d0ef      	beq.n	8002706 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002726:	7bfb      	ldrb	r3, [r7, #15]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d106      	bne.n	800273a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800272c:	4905      	ldr	r1, [pc, #20]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 800272e:	4b05      	ldr	r3, [pc, #20]	; (8002744 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002730:	695a      	ldr	r2, [r3, #20]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	4313      	orrs	r3, r2
 8002738:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800273a:	7bfb      	ldrb	r3, [r7, #15]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40021000 	.word	0x40021000

08002748 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e049      	b.n	80027ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d106      	bne.n	8002774 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f841 	bl	80027f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	3304      	adds	r3, #4
 8002784:	4619      	mov	r1, r3
 8002786:	4610      	mov	r0, r2
 8002788:	f000 f9f8 	bl	8002b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027fe:	bf00      	nop
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
	...

0800280c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800281a:	b2db      	uxtb	r3, r3
 800281c:	2b01      	cmp	r3, #1
 800281e:	d001      	beq.n	8002824 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e04f      	b.n	80028c4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	68d2      	ldr	r2, [r2, #12]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a23      	ldr	r2, [pc, #140]	; (80028d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d01d      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x76>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800284e:	d018      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x76>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1f      	ldr	r2, [pc, #124]	; (80028d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x76>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1e      	ldr	r2, [pc, #120]	; (80028d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d00e      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x76>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <HAL_TIM_Base_Start_IT+0xd0>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d009      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x76>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d004      	beq.n	8002882 <HAL_TIM_Base_Start_IT+0x76>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a19      	ldr	r2, [pc, #100]	; (80028e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d115      	bne.n	80028ae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	4b17      	ldr	r3, [pc, #92]	; (80028e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800288a:	4013      	ands	r3, r2
 800288c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2b06      	cmp	r3, #6
 8002892:	d015      	beq.n	80028c0 <HAL_TIM_Base_Start_IT+0xb4>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800289a:	d011      	beq.n	80028c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6812      	ldr	r2, [r2, #0]
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ac:	e008      	b.n	80028c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	f042 0201 	orr.w	r2, r2, #1
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	e000      	b.n	80028c2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	40012c00 	.word	0x40012c00
 80028d4:	40000400 	.word	0x40000400
 80028d8:	40000800 	.word	0x40000800
 80028dc:	40000c00 	.word	0x40000c00
 80028e0:	40013400 	.word	0x40013400
 80028e4:	40014000 	.word	0x40014000
 80028e8:	00010007 	.word	0x00010007

080028ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d122      	bne.n	8002948 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b02      	cmp	r3, #2
 800290e:	d11b      	bne.n	8002948 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f06f 0202 	mvn.w	r2, #2
 8002918:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f905 	bl	8002b3e <HAL_TIM_IC_CaptureCallback>
 8002934:	e005      	b.n	8002942 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f8f7 	bl	8002b2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f908 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	2b04      	cmp	r3, #4
 8002954:	d122      	bne.n	800299c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b04      	cmp	r3, #4
 8002962:	d11b      	bne.n	800299c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f06f 0204 	mvn.w	r2, #4
 800296c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2202      	movs	r2, #2
 8002972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f8db 	bl	8002b3e <HAL_TIM_IC_CaptureCallback>
 8002988:	e005      	b.n	8002996 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f8cd 	bl	8002b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f000 f8de 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	f003 0308 	and.w	r3, r3, #8
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d122      	bne.n	80029f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f003 0308 	and.w	r3, r3, #8
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d11b      	bne.n	80029f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f06f 0208 	mvn.w	r2, #8
 80029c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2204      	movs	r2, #4
 80029c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	f003 0303 	and.w	r3, r3, #3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 f8b1 	bl	8002b3e <HAL_TIM_IC_CaptureCallback>
 80029dc:	e005      	b.n	80029ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f8a3 	bl	8002b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f000 f8b4 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	2b10      	cmp	r3, #16
 80029fc:	d122      	bne.n	8002a44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b10      	cmp	r3, #16
 8002a0a:	d11b      	bne.n	8002a44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0210 	mvn.w	r2, #16
 8002a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2208      	movs	r2, #8
 8002a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f887 	bl	8002b3e <HAL_TIM_IC_CaptureCallback>
 8002a30:	e005      	b.n	8002a3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f879 	bl	8002b2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f000 f88a 	bl	8002b52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d10e      	bne.n	8002a70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d107      	bne.n	8002a70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0201 	mvn.w	r2, #1
 8002a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7fd ff32 	bl	80008d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7a:	2b80      	cmp	r3, #128	; 0x80
 8002a7c:	d10e      	bne.n	8002a9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a88:	2b80      	cmp	r3, #128	; 0x80
 8002a8a:	d107      	bne.n	8002a9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f914 	bl	8002cc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aaa:	d10e      	bne.n	8002aca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ab6:	2b80      	cmp	r3, #128	; 0x80
 8002ab8:	d107      	bne.n	8002aca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f907 	bl	8002cd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	691b      	ldr	r3, [r3, #16]
 8002ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad4:	2b40      	cmp	r3, #64	; 0x40
 8002ad6:	d10e      	bne.n	8002af6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae2:	2b40      	cmp	r3, #64	; 0x40
 8002ae4:	d107      	bne.n	8002af6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f838 	bl	8002b66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	f003 0320 	and.w	r3, r3, #32
 8002b00:	2b20      	cmp	r3, #32
 8002b02:	d10e      	bne.n	8002b22 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	f003 0320 	and.w	r3, r3, #32
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	d107      	bne.n	8002b22 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f06f 0220 	mvn.w	r2, #32
 8002b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f8c7 	bl	8002cb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b32:	bf00      	nop
 8002b34:	370c      	adds	r7, #12
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr

08002b3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b083      	sub	sp, #12
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
	...

08002b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a40      	ldr	r2, [pc, #256]	; (8002c90 <TIM_Base_SetConfig+0x114>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d013      	beq.n	8002bbc <TIM_Base_SetConfig+0x40>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b9a:	d00f      	beq.n	8002bbc <TIM_Base_SetConfig+0x40>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a3d      	ldr	r2, [pc, #244]	; (8002c94 <TIM_Base_SetConfig+0x118>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d00b      	beq.n	8002bbc <TIM_Base_SetConfig+0x40>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a3c      	ldr	r2, [pc, #240]	; (8002c98 <TIM_Base_SetConfig+0x11c>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d007      	beq.n	8002bbc <TIM_Base_SetConfig+0x40>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a3b      	ldr	r2, [pc, #236]	; (8002c9c <TIM_Base_SetConfig+0x120>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d003      	beq.n	8002bbc <TIM_Base_SetConfig+0x40>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a3a      	ldr	r2, [pc, #232]	; (8002ca0 <TIM_Base_SetConfig+0x124>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d108      	bne.n	8002bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a2f      	ldr	r2, [pc, #188]	; (8002c90 <TIM_Base_SetConfig+0x114>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d01f      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bdc:	d01b      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a2c      	ldr	r2, [pc, #176]	; (8002c94 <TIM_Base_SetConfig+0x118>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d017      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a2b      	ldr	r2, [pc, #172]	; (8002c98 <TIM_Base_SetConfig+0x11c>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d013      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a2a      	ldr	r2, [pc, #168]	; (8002c9c <TIM_Base_SetConfig+0x120>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d00f      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a29      	ldr	r2, [pc, #164]	; (8002ca0 <TIM_Base_SetConfig+0x124>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d00b      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a28      	ldr	r2, [pc, #160]	; (8002ca4 <TIM_Base_SetConfig+0x128>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d007      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a27      	ldr	r2, [pc, #156]	; (8002ca8 <TIM_Base_SetConfig+0x12c>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d003      	beq.n	8002c16 <TIM_Base_SetConfig+0x9a>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a26      	ldr	r2, [pc, #152]	; (8002cac <TIM_Base_SetConfig+0x130>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d108      	bne.n	8002c28 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a10      	ldr	r2, [pc, #64]	; (8002c90 <TIM_Base_SetConfig+0x114>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d00f      	beq.n	8002c74 <TIM_Base_SetConfig+0xf8>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a12      	ldr	r2, [pc, #72]	; (8002ca0 <TIM_Base_SetConfig+0x124>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d00b      	beq.n	8002c74 <TIM_Base_SetConfig+0xf8>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a11      	ldr	r2, [pc, #68]	; (8002ca4 <TIM_Base_SetConfig+0x128>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d007      	beq.n	8002c74 <TIM_Base_SetConfig+0xf8>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a10      	ldr	r2, [pc, #64]	; (8002ca8 <TIM_Base_SetConfig+0x12c>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d003      	beq.n	8002c74 <TIM_Base_SetConfig+0xf8>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a0f      	ldr	r2, [pc, #60]	; (8002cac <TIM_Base_SetConfig+0x130>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d103      	bne.n	8002c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	691a      	ldr	r2, [r3, #16]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	615a      	str	r2, [r3, #20]
}
 8002c82:	bf00      	nop
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40012c00 	.word	0x40012c00
 8002c94:	40000400 	.word	0x40000400
 8002c98:	40000800 	.word	0x40000800
 8002c9c:	40000c00 	.word	0x40000c00
 8002ca0:	40013400 	.word	0x40013400
 8002ca4:	40014000 	.word	0x40014000
 8002ca8:	40014400 	.word	0x40014400
 8002cac:	40014800 	.word	0x40014800

08002cb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd6:	4770      	bx	lr

08002cd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e040      	b.n	8002d80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d106      	bne.n	8002d14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f7fd fe1e 	bl	8000950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2224      	movs	r2, #36	; 0x24
 8002d18:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	6812      	ldr	r2, [r2, #0]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	f022 0201 	bic.w	r2, r2, #1
 8002d28:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 f8c0 	bl	8002eb0 <UART_SetConfig>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d101      	bne.n	8002d3a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e022      	b.n	8002d80 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 fb38 	bl	80033b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	6852      	ldr	r2, [r2, #4]
 8002d52:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	6812      	ldr	r2, [r2, #0]
 8002d60:	6892      	ldr	r2, [r2, #8]
 8002d62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	6812      	ldr	r2, [r2, #0]
 8002d72:	f042 0201 	orr.w	r2, r2, #1
 8002d76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 fbbf 	bl	80034fc <UART_CheckIdleState>
 8002d7e:	4603      	mov	r3, r0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	; 0x28
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	603b      	str	r3, [r7, #0]
 8002d94:	4613      	mov	r3, r2
 8002d96:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	f040 8082 	bne.w	8002ea6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d002      	beq.n	8002dae <HAL_UART_Transmit+0x26>
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e07a      	b.n	8002ea8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <HAL_UART_Transmit+0x38>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e073      	b.n	8002ea8 <HAL_UART_Transmit+0x120>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2221      	movs	r2, #33	; 0x21
 8002dd4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dd6:	f7fd fed1 	bl	8000b7c <HAL_GetTick>
 8002dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	88fa      	ldrh	r2, [r7, #6]
 8002de0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	88fa      	ldrh	r2, [r7, #6]
 8002de8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002df4:	d108      	bne.n	8002e08 <HAL_UART_Transmit+0x80>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d104      	bne.n	8002e08 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	61bb      	str	r3, [r7, #24]
 8002e06:	e003      	b.n	8002e10 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002e18:	e02d      	b.n	8002e76 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2200      	movs	r2, #0
 8002e22:	2180      	movs	r1, #128	; 0x80
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 fbb2 	bl	800358e <UART_WaitOnFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e039      	b.n	8002ea8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10b      	bne.n	8002e52 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	8812      	ldrh	r2, [r2, #0]
 8002e42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e46:	b292      	uxth	r2, r2
 8002e48:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	61bb      	str	r3, [r7, #24]
 8002e50:	e008      	b.n	8002e64 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	7812      	ldrb	r2, [r2, #0]
 8002e5a:	b292      	uxth	r2, r2
 8002e5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	3301      	adds	r3, #1
 8002e62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1cb      	bne.n	8002e1a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	2140      	movs	r1, #64	; 0x40
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 fb7e 	bl	800358e <UART_WaitOnFlagUntilTimeout>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e005      	b.n	8002ea8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e000      	b.n	8002ea8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002ea6:	2302      	movs	r3, #2
  }
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3720      	adds	r7, #32
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002eb0:	b5b0      	push	{r4, r5, r7, lr}
 8002eb2:	b088      	sub	sp, #32
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6819      	ldr	r1, [r3, #0]
 8002ede:	4bac      	ldr	r3, [pc, #688]	; (8003190 <UART_SetConfig+0x2e0>)
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	69f9      	ldr	r1, [r7, #28]
 8002ee4:	430b      	orrs	r3, r1
 8002ee6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6812      	ldr	r2, [r2, #0]
 8002ef0:	6852      	ldr	r2, [r2, #4]
 8002ef2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	68d2      	ldr	r2, [r2, #12]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4aa2      	ldr	r2, [pc, #648]	; (8003194 <UART_SetConfig+0x2e4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d004      	beq.n	8002f18 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	69fa      	ldr	r2, [r7, #28]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	6892      	ldr	r2, [r2, #8]
 8002f22:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8002f26:	69fa      	ldr	r2, [r7, #28]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a99      	ldr	r2, [pc, #612]	; (8003198 <UART_SetConfig+0x2e8>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d122      	bne.n	8002f7c <UART_SetConfig+0xcc>
 8002f36:	4b99      	ldr	r3, [pc, #612]	; (800319c <UART_SetConfig+0x2ec>)
 8002f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3c:	f003 0303 	and.w	r3, r3, #3
 8002f40:	2b03      	cmp	r3, #3
 8002f42:	d817      	bhi.n	8002f74 <UART_SetConfig+0xc4>
 8002f44:	a201      	add	r2, pc, #4	; (adr r2, 8002f4c <UART_SetConfig+0x9c>)
 8002f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f4a:	bf00      	nop
 8002f4c:	08002f5d 	.word	0x08002f5d
 8002f50:	08002f69 	.word	0x08002f69
 8002f54:	08002f63 	.word	0x08002f63
 8002f58:	08002f6f 	.word	0x08002f6f
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	76fb      	strb	r3, [r7, #27]
 8002f60:	e0e8      	b.n	8003134 <UART_SetConfig+0x284>
 8002f62:	2302      	movs	r3, #2
 8002f64:	76fb      	strb	r3, [r7, #27]
 8002f66:	e0e5      	b.n	8003134 <UART_SetConfig+0x284>
 8002f68:	2304      	movs	r3, #4
 8002f6a:	76fb      	strb	r3, [r7, #27]
 8002f6c:	e0e2      	b.n	8003134 <UART_SetConfig+0x284>
 8002f6e:	2308      	movs	r3, #8
 8002f70:	76fb      	strb	r3, [r7, #27]
 8002f72:	e0df      	b.n	8003134 <UART_SetConfig+0x284>
 8002f74:	2310      	movs	r3, #16
 8002f76:	76fb      	strb	r3, [r7, #27]
 8002f78:	bf00      	nop
 8002f7a:	e0db      	b.n	8003134 <UART_SetConfig+0x284>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a87      	ldr	r2, [pc, #540]	; (80031a0 <UART_SetConfig+0x2f0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d134      	bne.n	8002ff0 <UART_SetConfig+0x140>
 8002f86:	4b85      	ldr	r3, [pc, #532]	; (800319c <UART_SetConfig+0x2ec>)
 8002f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f8c:	f003 030c 	and.w	r3, r3, #12
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d829      	bhi.n	8002fe8 <UART_SetConfig+0x138>
 8002f94:	a201      	add	r2, pc, #4	; (adr r2, 8002f9c <UART_SetConfig+0xec>)
 8002f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9a:	bf00      	nop
 8002f9c:	08002fd1 	.word	0x08002fd1
 8002fa0:	08002fe9 	.word	0x08002fe9
 8002fa4:	08002fe9 	.word	0x08002fe9
 8002fa8:	08002fe9 	.word	0x08002fe9
 8002fac:	08002fdd 	.word	0x08002fdd
 8002fb0:	08002fe9 	.word	0x08002fe9
 8002fb4:	08002fe9 	.word	0x08002fe9
 8002fb8:	08002fe9 	.word	0x08002fe9
 8002fbc:	08002fd7 	.word	0x08002fd7
 8002fc0:	08002fe9 	.word	0x08002fe9
 8002fc4:	08002fe9 	.word	0x08002fe9
 8002fc8:	08002fe9 	.word	0x08002fe9
 8002fcc:	08002fe3 	.word	0x08002fe3
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	76fb      	strb	r3, [r7, #27]
 8002fd4:	e0ae      	b.n	8003134 <UART_SetConfig+0x284>
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	76fb      	strb	r3, [r7, #27]
 8002fda:	e0ab      	b.n	8003134 <UART_SetConfig+0x284>
 8002fdc:	2304      	movs	r3, #4
 8002fde:	76fb      	strb	r3, [r7, #27]
 8002fe0:	e0a8      	b.n	8003134 <UART_SetConfig+0x284>
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	76fb      	strb	r3, [r7, #27]
 8002fe6:	e0a5      	b.n	8003134 <UART_SetConfig+0x284>
 8002fe8:	2310      	movs	r3, #16
 8002fea:	76fb      	strb	r3, [r7, #27]
 8002fec:	bf00      	nop
 8002fee:	e0a1      	b.n	8003134 <UART_SetConfig+0x284>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a6b      	ldr	r2, [pc, #428]	; (80031a4 <UART_SetConfig+0x2f4>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d120      	bne.n	800303c <UART_SetConfig+0x18c>
 8002ffa:	4b68      	ldr	r3, [pc, #416]	; (800319c <UART_SetConfig+0x2ec>)
 8002ffc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003000:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003004:	2b10      	cmp	r3, #16
 8003006:	d00f      	beq.n	8003028 <UART_SetConfig+0x178>
 8003008:	2b10      	cmp	r3, #16
 800300a:	d802      	bhi.n	8003012 <UART_SetConfig+0x162>
 800300c:	2b00      	cmp	r3, #0
 800300e:	d005      	beq.n	800301c <UART_SetConfig+0x16c>
 8003010:	e010      	b.n	8003034 <UART_SetConfig+0x184>
 8003012:	2b20      	cmp	r3, #32
 8003014:	d005      	beq.n	8003022 <UART_SetConfig+0x172>
 8003016:	2b30      	cmp	r3, #48	; 0x30
 8003018:	d009      	beq.n	800302e <UART_SetConfig+0x17e>
 800301a:	e00b      	b.n	8003034 <UART_SetConfig+0x184>
 800301c:	2300      	movs	r3, #0
 800301e:	76fb      	strb	r3, [r7, #27]
 8003020:	e088      	b.n	8003134 <UART_SetConfig+0x284>
 8003022:	2302      	movs	r3, #2
 8003024:	76fb      	strb	r3, [r7, #27]
 8003026:	e085      	b.n	8003134 <UART_SetConfig+0x284>
 8003028:	2304      	movs	r3, #4
 800302a:	76fb      	strb	r3, [r7, #27]
 800302c:	e082      	b.n	8003134 <UART_SetConfig+0x284>
 800302e:	2308      	movs	r3, #8
 8003030:	76fb      	strb	r3, [r7, #27]
 8003032:	e07f      	b.n	8003134 <UART_SetConfig+0x284>
 8003034:	2310      	movs	r3, #16
 8003036:	76fb      	strb	r3, [r7, #27]
 8003038:	bf00      	nop
 800303a:	e07b      	b.n	8003134 <UART_SetConfig+0x284>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a59      	ldr	r2, [pc, #356]	; (80031a8 <UART_SetConfig+0x2f8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d120      	bne.n	8003088 <UART_SetConfig+0x1d8>
 8003046:	4b55      	ldr	r3, [pc, #340]	; (800319c <UART_SetConfig+0x2ec>)
 8003048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003050:	2b40      	cmp	r3, #64	; 0x40
 8003052:	d00f      	beq.n	8003074 <UART_SetConfig+0x1c4>
 8003054:	2b40      	cmp	r3, #64	; 0x40
 8003056:	d802      	bhi.n	800305e <UART_SetConfig+0x1ae>
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <UART_SetConfig+0x1b8>
 800305c:	e010      	b.n	8003080 <UART_SetConfig+0x1d0>
 800305e:	2b80      	cmp	r3, #128	; 0x80
 8003060:	d005      	beq.n	800306e <UART_SetConfig+0x1be>
 8003062:	2bc0      	cmp	r3, #192	; 0xc0
 8003064:	d009      	beq.n	800307a <UART_SetConfig+0x1ca>
 8003066:	e00b      	b.n	8003080 <UART_SetConfig+0x1d0>
 8003068:	2300      	movs	r3, #0
 800306a:	76fb      	strb	r3, [r7, #27]
 800306c:	e062      	b.n	8003134 <UART_SetConfig+0x284>
 800306e:	2302      	movs	r3, #2
 8003070:	76fb      	strb	r3, [r7, #27]
 8003072:	e05f      	b.n	8003134 <UART_SetConfig+0x284>
 8003074:	2304      	movs	r3, #4
 8003076:	76fb      	strb	r3, [r7, #27]
 8003078:	e05c      	b.n	8003134 <UART_SetConfig+0x284>
 800307a:	2308      	movs	r3, #8
 800307c:	76fb      	strb	r3, [r7, #27]
 800307e:	e059      	b.n	8003134 <UART_SetConfig+0x284>
 8003080:	2310      	movs	r3, #16
 8003082:	76fb      	strb	r3, [r7, #27]
 8003084:	bf00      	nop
 8003086:	e055      	b.n	8003134 <UART_SetConfig+0x284>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a47      	ldr	r2, [pc, #284]	; (80031ac <UART_SetConfig+0x2fc>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d124      	bne.n	80030dc <UART_SetConfig+0x22c>
 8003092:	4b42      	ldr	r3, [pc, #264]	; (800319c <UART_SetConfig+0x2ec>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003098:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800309c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a0:	d012      	beq.n	80030c8 <UART_SetConfig+0x218>
 80030a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a6:	d802      	bhi.n	80030ae <UART_SetConfig+0x1fe>
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d007      	beq.n	80030bc <UART_SetConfig+0x20c>
 80030ac:	e012      	b.n	80030d4 <UART_SetConfig+0x224>
 80030ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030b2:	d006      	beq.n	80030c2 <UART_SetConfig+0x212>
 80030b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030b8:	d009      	beq.n	80030ce <UART_SetConfig+0x21e>
 80030ba:	e00b      	b.n	80030d4 <UART_SetConfig+0x224>
 80030bc:	2300      	movs	r3, #0
 80030be:	76fb      	strb	r3, [r7, #27]
 80030c0:	e038      	b.n	8003134 <UART_SetConfig+0x284>
 80030c2:	2302      	movs	r3, #2
 80030c4:	76fb      	strb	r3, [r7, #27]
 80030c6:	e035      	b.n	8003134 <UART_SetConfig+0x284>
 80030c8:	2304      	movs	r3, #4
 80030ca:	76fb      	strb	r3, [r7, #27]
 80030cc:	e032      	b.n	8003134 <UART_SetConfig+0x284>
 80030ce:	2308      	movs	r3, #8
 80030d0:	76fb      	strb	r3, [r7, #27]
 80030d2:	e02f      	b.n	8003134 <UART_SetConfig+0x284>
 80030d4:	2310      	movs	r3, #16
 80030d6:	76fb      	strb	r3, [r7, #27]
 80030d8:	bf00      	nop
 80030da:	e02b      	b.n	8003134 <UART_SetConfig+0x284>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a2c      	ldr	r2, [pc, #176]	; (8003194 <UART_SetConfig+0x2e4>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d124      	bne.n	8003130 <UART_SetConfig+0x280>
 80030e6:	4b2d      	ldr	r3, [pc, #180]	; (800319c <UART_SetConfig+0x2ec>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f4:	d012      	beq.n	800311c <UART_SetConfig+0x26c>
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fa:	d802      	bhi.n	8003102 <UART_SetConfig+0x252>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <UART_SetConfig+0x260>
 8003100:	e012      	b.n	8003128 <UART_SetConfig+0x278>
 8003102:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003106:	d006      	beq.n	8003116 <UART_SetConfig+0x266>
 8003108:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800310c:	d009      	beq.n	8003122 <UART_SetConfig+0x272>
 800310e:	e00b      	b.n	8003128 <UART_SetConfig+0x278>
 8003110:	2300      	movs	r3, #0
 8003112:	76fb      	strb	r3, [r7, #27]
 8003114:	e00e      	b.n	8003134 <UART_SetConfig+0x284>
 8003116:	2302      	movs	r3, #2
 8003118:	76fb      	strb	r3, [r7, #27]
 800311a:	e00b      	b.n	8003134 <UART_SetConfig+0x284>
 800311c:	2304      	movs	r3, #4
 800311e:	76fb      	strb	r3, [r7, #27]
 8003120:	e008      	b.n	8003134 <UART_SetConfig+0x284>
 8003122:	2308      	movs	r3, #8
 8003124:	76fb      	strb	r3, [r7, #27]
 8003126:	e005      	b.n	8003134 <UART_SetConfig+0x284>
 8003128:	2310      	movs	r3, #16
 800312a:	76fb      	strb	r3, [r7, #27]
 800312c:	bf00      	nop
 800312e:	e001      	b.n	8003134 <UART_SetConfig+0x284>
 8003130:	2310      	movs	r3, #16
 8003132:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a16      	ldr	r2, [pc, #88]	; (8003194 <UART_SetConfig+0x2e4>)
 800313a:	4293      	cmp	r3, r2
 800313c:	f040 8080 	bne.w	8003240 <UART_SetConfig+0x390>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003140:	7efb      	ldrb	r3, [r7, #27]
 8003142:	2b08      	cmp	r3, #8
 8003144:	d836      	bhi.n	80031b4 <UART_SetConfig+0x304>
 8003146:	a201      	add	r2, pc, #4	; (adr r2, 800314c <UART_SetConfig+0x29c>)
 8003148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314c:	08003171 	.word	0x08003171
 8003150:	080031b5 	.word	0x080031b5
 8003154:	08003179 	.word	0x08003179
 8003158:	080031b5 	.word	0x080031b5
 800315c:	0800317f 	.word	0x0800317f
 8003160:	080031b5 	.word	0x080031b5
 8003164:	080031b5 	.word	0x080031b5
 8003168:	080031b5 	.word	0x080031b5
 800316c:	08003187 	.word	0x08003187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003170:	f7fe fd7c 	bl	8001c6c <HAL_RCC_GetPCLK1Freq>
 8003174:	6178      	str	r0, [r7, #20]
        break;
 8003176:	e022      	b.n	80031be <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003178:	4b0d      	ldr	r3, [pc, #52]	; (80031b0 <UART_SetConfig+0x300>)
 800317a:	617b      	str	r3, [r7, #20]
        break;
 800317c:	e01f      	b.n	80031be <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800317e:	f7fe fcdf 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 8003182:	6178      	str	r0, [r7, #20]
        break;
 8003184:	e01b      	b.n	80031be <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800318a:	617b      	str	r3, [r7, #20]
        break;
 800318c:	e017      	b.n	80031be <UART_SetConfig+0x30e>
 800318e:	bf00      	nop
 8003190:	efff69f3 	.word	0xefff69f3
 8003194:	40008000 	.word	0x40008000
 8003198:	40013800 	.word	0x40013800
 800319c:	40021000 	.word	0x40021000
 80031a0:	40004400 	.word	0x40004400
 80031a4:	40004800 	.word	0x40004800
 80031a8:	40004c00 	.word	0x40004c00
 80031ac:	40005000 	.word	0x40005000
 80031b0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	76bb      	strb	r3, [r7, #26]
        break;
 80031bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80eb 	beq.w	800339c <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	441a      	add	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d805      	bhi.n	80031e2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d202      	bcs.n	80031e8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	76bb      	strb	r3, [r7, #26]
 80031e6:	e0d9      	b.n	800339c <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	461a      	mov	r2, r3
 80031ec:	f04f 0300 	mov.w	r3, #0
 80031f0:	021d      	lsls	r5, r3, #8
 80031f2:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80031f6:	0214      	lsls	r4, r2, #8
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	085b      	lsrs	r3, r3, #1
 80031fe:	461a      	mov	r2, r3
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	18a0      	adds	r0, r4, r2
 8003206:	eb45 0103 	adc.w	r1, r5, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f04f 0400 	mov.w	r4, #0
 8003212:	461a      	mov	r2, r3
 8003214:	4623      	mov	r3, r4
 8003216:	f7fc ffe3 	bl	80001e0 <__aeabi_uldivmod>
 800321a:	4603      	mov	r3, r0
 800321c:	460c      	mov	r4, r1
 800321e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003226:	d308      	bcc.n	800323a <UART_SetConfig+0x38a>
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800322e:	d204      	bcs.n	800323a <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	60da      	str	r2, [r3, #12]
 8003238:	e0b0      	b.n	800339c <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	76bb      	strb	r3, [r7, #26]
 800323e:	e0ad      	b.n	800339c <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69db      	ldr	r3, [r3, #28]
 8003244:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003248:	d15c      	bne.n	8003304 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 800324a:	7efb      	ldrb	r3, [r7, #27]
 800324c:	2b08      	cmp	r3, #8
 800324e:	d828      	bhi.n	80032a2 <UART_SetConfig+0x3f2>
 8003250:	a201      	add	r2, pc, #4	; (adr r2, 8003258 <UART_SetConfig+0x3a8>)
 8003252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003256:	bf00      	nop
 8003258:	0800327d 	.word	0x0800327d
 800325c:	08003285 	.word	0x08003285
 8003260:	0800328d 	.word	0x0800328d
 8003264:	080032a3 	.word	0x080032a3
 8003268:	08003293 	.word	0x08003293
 800326c:	080032a3 	.word	0x080032a3
 8003270:	080032a3 	.word	0x080032a3
 8003274:	080032a3 	.word	0x080032a3
 8003278:	0800329b 	.word	0x0800329b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800327c:	f7fe fcf6 	bl	8001c6c <HAL_RCC_GetPCLK1Freq>
 8003280:	6178      	str	r0, [r7, #20]
        break;
 8003282:	e013      	b.n	80032ac <UART_SetConfig+0x3fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003284:	f7fe fd08 	bl	8001c98 <HAL_RCC_GetPCLK2Freq>
 8003288:	6178      	str	r0, [r7, #20]
        break;
 800328a:	e00f      	b.n	80032ac <UART_SetConfig+0x3fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800328c:	4b49      	ldr	r3, [pc, #292]	; (80033b4 <UART_SetConfig+0x504>)
 800328e:	617b      	str	r3, [r7, #20]
        break;
 8003290:	e00c      	b.n	80032ac <UART_SetConfig+0x3fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003292:	f7fe fc55 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 8003296:	6178      	str	r0, [r7, #20]
        break;
 8003298:	e008      	b.n	80032ac <UART_SetConfig+0x3fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800329a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800329e:	617b      	str	r3, [r7, #20]
        break;
 80032a0:	e004      	b.n	80032ac <UART_SetConfig+0x3fc>
      default:
        pclk = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	76bb      	strb	r3, [r7, #26]
        break;
 80032aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d074      	beq.n	800339c <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	005a      	lsls	r2, r3, #1
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	085b      	lsrs	r3, r3, #1
 80032bc:	441a      	add	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	2b0f      	cmp	r3, #15
 80032ce:	d916      	bls.n	80032fe <UART_SetConfig+0x44e>
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d6:	d212      	bcs.n	80032fe <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	b29b      	uxth	r3, r3
 80032dc:	f023 030f 	bic.w	r3, r3, #15
 80032e0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	085b      	lsrs	r3, r3, #1
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	89fb      	ldrh	r3, [r7, #14]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	89fa      	ldrh	r2, [r7, #14]
 80032fa:	60da      	str	r2, [r3, #12]
 80032fc:	e04e      	b.n	800339c <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	76bb      	strb	r3, [r7, #26]
 8003302:	e04b      	b.n	800339c <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003304:	7efb      	ldrb	r3, [r7, #27]
 8003306:	2b08      	cmp	r3, #8
 8003308:	d827      	bhi.n	800335a <UART_SetConfig+0x4aa>
 800330a:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <UART_SetConfig+0x460>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003335 	.word	0x08003335
 8003314:	0800333d 	.word	0x0800333d
 8003318:	08003345 	.word	0x08003345
 800331c:	0800335b 	.word	0x0800335b
 8003320:	0800334b 	.word	0x0800334b
 8003324:	0800335b 	.word	0x0800335b
 8003328:	0800335b 	.word	0x0800335b
 800332c:	0800335b 	.word	0x0800335b
 8003330:	08003353 	.word	0x08003353
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003334:	f7fe fc9a 	bl	8001c6c <HAL_RCC_GetPCLK1Freq>
 8003338:	6178      	str	r0, [r7, #20]
        break;
 800333a:	e013      	b.n	8003364 <UART_SetConfig+0x4b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800333c:	f7fe fcac 	bl	8001c98 <HAL_RCC_GetPCLK2Freq>
 8003340:	6178      	str	r0, [r7, #20]
        break;
 8003342:	e00f      	b.n	8003364 <UART_SetConfig+0x4b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003344:	4b1b      	ldr	r3, [pc, #108]	; (80033b4 <UART_SetConfig+0x504>)
 8003346:	617b      	str	r3, [r7, #20]
        break;
 8003348:	e00c      	b.n	8003364 <UART_SetConfig+0x4b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800334a:	f7fe fbf9 	bl	8001b40 <HAL_RCC_GetSysClockFreq>
 800334e:	6178      	str	r0, [r7, #20]
        break;
 8003350:	e008      	b.n	8003364 <UART_SetConfig+0x4b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003356:	617b      	str	r3, [r7, #20]
        break;
 8003358:	e004      	b.n	8003364 <UART_SetConfig+0x4b4>
      default:
        pclk = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	76bb      	strb	r3, [r7, #26]
        break;
 8003362:	bf00      	nop
    }

    if (pclk != 0U)
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d018      	beq.n	800339c <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	085a      	lsrs	r2, r3, #1
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	441a      	add	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	b29b      	uxth	r3, r3
 800337e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	2b0f      	cmp	r3, #15
 8003384:	d908      	bls.n	8003398 <UART_SetConfig+0x4e8>
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800338c:	d204      	bcs.n	8003398 <UART_SetConfig+0x4e8>
      {
        huart->Instance->BRR = usartdiv;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	693a      	ldr	r2, [r7, #16]
 8003394:	60da      	str	r2, [r3, #12]
 8003396:	e001      	b.n	800339c <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80033a8:	7ebb      	ldrb	r3, [r7, #26]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3720      	adds	r7, #32
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bdb0      	pop	{r4, r5, r7, pc}
 80033b2:	bf00      	nop
 80033b4:	00f42400 	.word	0x00f42400

080033b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00a      	beq.n	80033e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	6852      	ldr	r2, [r2, #4]
 80033d6:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80033de:	430a      	orrs	r2, r1
 80033e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00a      	beq.n	8003404 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6812      	ldr	r2, [r2, #0]
 80033f6:	6852      	ldr	r2, [r2, #4]
 80033f8:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003400:	430a      	orrs	r2, r1
 8003402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00a      	beq.n	8003426 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6812      	ldr	r2, [r2, #0]
 8003418:	6852      	ldr	r2, [r2, #4]
 800341a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003422:	430a      	orrs	r2, r1
 8003424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00a      	beq.n	8003448 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	6852      	ldr	r2, [r2, #4]
 800343c:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003444:	430a      	orrs	r2, r1
 8003446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	f003 0310 	and.w	r3, r3, #16
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00a      	beq.n	800346a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6812      	ldr	r2, [r2, #0]
 800345c:	6892      	ldr	r2, [r2, #8]
 800345e:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003466:	430a      	orrs	r2, r1
 8003468:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	f003 0320 	and.w	r3, r3, #32
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6812      	ldr	r2, [r2, #0]
 800347e:	6892      	ldr	r2, [r2, #8]
 8003480:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003488:	430a      	orrs	r2, r1
 800348a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003494:	2b00      	cmp	r3, #0
 8003496:	d01a      	beq.n	80034ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	6852      	ldr	r2, [r2, #4]
 80034a2:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80034aa:	430a      	orrs	r2, r1
 80034ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034b6:	d10a      	bne.n	80034ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	6852      	ldr	r2, [r2, #4]
 80034c2:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034ca:	430a      	orrs	r2, r1
 80034cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	6852      	ldr	r2, [r2, #4]
 80034e4:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80034e8:	687a      	ldr	r2, [r7, #4]
 80034ea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80034ec:	430a      	orrs	r2, r1
 80034ee:	605a      	str	r2, [r3, #4]
  }
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af02      	add	r7, sp, #8
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800350c:	f7fd fb36 	bl	8000b7c <HAL_GetTick>
 8003510:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b08      	cmp	r3, #8
 800351e:	d10e      	bne.n	800353e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003520:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2200      	movs	r2, #0
 800352a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f82d 	bl	800358e <UART_WaitOnFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e023      	b.n	8003586 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b04      	cmp	r3, #4
 800354a:	d10e      	bne.n	800356a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800354c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f817 	bl	800358e <UART_WaitOnFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e00d      	b.n	8003586 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2220      	movs	r2, #32
 800356e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2220      	movs	r2, #32
 8003574:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3710      	adds	r7, #16
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b084      	sub	sp, #16
 8003592:	af00      	add	r7, sp, #0
 8003594:	60f8      	str	r0, [r7, #12]
 8003596:	60b9      	str	r1, [r7, #8]
 8003598:	603b      	str	r3, [r7, #0]
 800359a:	4613      	mov	r3, r2
 800359c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800359e:	e05e      	b.n	800365e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035a6:	d05a      	beq.n	800365e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a8:	f7fd fae8 	bl	8000b7c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	1ad2      	subs	r2, r2, r3
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d802      	bhi.n	80035be <UART_WaitOnFlagUntilTimeout+0x30>
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d11b      	bne.n	80035f6 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	6812      	ldr	r2, [r2, #0]
 80035c6:	6812      	ldr	r2, [r2, #0]
 80035c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035cc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	6812      	ldr	r2, [r2, #0]
 80035d6:	6892      	ldr	r2, [r2, #8]
 80035d8:	f022 0201 	bic.w	r2, r2, #1
 80035dc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2220      	movs	r2, #32
 80035e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2220      	movs	r2, #32
 80035e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e043      	b.n	800367e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b00      	cmp	r3, #0
 8003602:	d02c      	beq.n	800365e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800360e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003612:	d124      	bne.n	800365e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800361c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	6812      	ldr	r2, [r2, #0]
 8003626:	6812      	ldr	r2, [r2, #0]
 8003628:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800362c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	6812      	ldr	r2, [r2, #0]
 8003636:	6892      	ldr	r2, [r2, #8]
 8003638:	f022 0201 	bic.w	r2, r2, #1
 800363c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2220      	movs	r2, #32
 8003642:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2220      	movs	r2, #32
 8003648:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2220      	movs	r2, #32
 800364e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e00f      	b.n	800367e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	69da      	ldr	r2, [r3, #28]
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	401a      	ands	r2, r3
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	429a      	cmp	r2, r3
 800366c:	bf0c      	ite	eq
 800366e:	2301      	moveq	r3, #1
 8003670:	2300      	movne	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	429a      	cmp	r2, r3
 800367a:	d091      	beq.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f103 0208 	add.w	r2, r3, #8
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800369e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f103 0208 	add.w	r2, r3, #8
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f103 0208 	add.w	r2, r3, #8
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036c6:	b480      	push	{r7}
 80036c8:	b083      	sub	sp, #12
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	689a      	ldr	r2, [r3, #8]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	683a      	ldr	r2, [r7, #0]
 800370a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	601a      	str	r2, [r3, #0]
}
 800371c:	bf00      	nop
 800371e:	3714      	adds	r7, #20
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800373e:	d103      	bne.n	8003748 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	e00c      	b.n	8003762 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3308      	adds	r3, #8
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	e002      	b.n	8003756 <vListInsert+0x2e>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	429a      	cmp	r2, r3
 8003760:	d9f6      	bls.n	8003750 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	683a      	ldr	r2, [r7, #0]
 800377c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	601a      	str	r2, [r3, #0]
}
 800378e:	bf00      	nop
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800379a:	b480      	push	{r7}
 800379c:	b085      	sub	sp, #20
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6892      	ldr	r2, [r2, #8]
 80037b0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6852      	ldr	r2, [r2, #4]
 80037ba:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d103      	bne.n	80037ce <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689a      	ldr	r2, [r3, #8]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	1e5a      	subs	r2, r3, #1
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
	...

080037f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3b04      	subs	r3, #4
 8003800:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003808:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	3b04      	subs	r3, #4
 800380e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f023 0201 	bic.w	r2, r3, #1
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	3b04      	subs	r3, #4
 800381e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003820:	4a0c      	ldr	r2, [pc, #48]	; (8003854 <pxPortInitialiseStack+0x64>)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	3b14      	subs	r3, #20
 800382a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	3b04      	subs	r3, #4
 8003836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f06f 0202 	mvn.w	r2, #2
 800383e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	3b20      	subs	r3, #32
 8003844:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003846:	68fb      	ldr	r3, [r7, #12]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	08003859 	.word	0x08003859

08003858 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800385e:	2300      	movs	r3, #0
 8003860:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003862:	4b11      	ldr	r3, [pc, #68]	; (80038a8 <prvTaskExitError+0x50>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800386a:	d009      	beq.n	8003880 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800386c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003870:	f383 8811 	msr	BASEPRI, r3
 8003874:	f3bf 8f6f 	isb	sy
 8003878:	f3bf 8f4f 	dsb	sy
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	e7fe      	b.n	800387e <prvTaskExitError+0x26>
 8003880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003884:	f383 8811 	msr	BASEPRI, r3
 8003888:	f3bf 8f6f 	isb	sy
 800388c:	f3bf 8f4f 	dsb	sy
 8003890:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003892:	bf00      	nop
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d0fc      	beq.n	8003894 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800389a:	bf00      	nop
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	2000000c 	.word	0x2000000c
 80038ac:	00000000 	.word	0x00000000

080038b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80038b0:	4b07      	ldr	r3, [pc, #28]	; (80038d0 <pxCurrentTCBConst2>)
 80038b2:	6819      	ldr	r1, [r3, #0]
 80038b4:	6808      	ldr	r0, [r1, #0]
 80038b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038ba:	f380 8809 	msr	PSP, r0
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f04f 0000 	mov.w	r0, #0
 80038c6:	f380 8811 	msr	BASEPRI, r0
 80038ca:	4770      	bx	lr
 80038cc:	f3af 8000 	nop.w

080038d0 <pxCurrentTCBConst2>:
 80038d0:	20000e60 	.word	0x20000e60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80038d4:	bf00      	nop
 80038d6:	bf00      	nop

080038d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80038d8:	4808      	ldr	r0, [pc, #32]	; (80038fc <prvPortStartFirstTask+0x24>)
 80038da:	6800      	ldr	r0, [r0, #0]
 80038dc:	6800      	ldr	r0, [r0, #0]
 80038de:	f380 8808 	msr	MSP, r0
 80038e2:	f04f 0000 	mov.w	r0, #0
 80038e6:	f380 8814 	msr	CONTROL, r0
 80038ea:	b662      	cpsie	i
 80038ec:	b661      	cpsie	f
 80038ee:	f3bf 8f4f 	dsb	sy
 80038f2:	f3bf 8f6f 	isb	sy
 80038f6:	df00      	svc	0
 80038f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80038fa:	bf00      	nop
 80038fc:	e000ed08 	.word	0xe000ed08

08003900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003906:	4b44      	ldr	r3, [pc, #272]	; (8003a18 <xPortStartScheduler+0x118>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a44      	ldr	r2, [pc, #272]	; (8003a1c <xPortStartScheduler+0x11c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d109      	bne.n	8003924 <xPortStartScheduler+0x24>
 8003910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003914:	f383 8811 	msr	BASEPRI, r3
 8003918:	f3bf 8f6f 	isb	sy
 800391c:	f3bf 8f4f 	dsb	sy
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	e7fe      	b.n	8003922 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003924:	4b3c      	ldr	r3, [pc, #240]	; (8003a18 <xPortStartScheduler+0x118>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a3d      	ldr	r2, [pc, #244]	; (8003a20 <xPortStartScheduler+0x120>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d109      	bne.n	8003942 <xPortStartScheduler+0x42>
 800392e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003932:	f383 8811 	msr	BASEPRI, r3
 8003936:	f3bf 8f6f 	isb	sy
 800393a:	f3bf 8f4f 	dsb	sy
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	e7fe      	b.n	8003940 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003942:	4b38      	ldr	r3, [pc, #224]	; (8003a24 <xPortStartScheduler+0x124>)
 8003944:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	b2db      	uxtb	r3, r3
 800394c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	22ff      	movs	r2, #255	; 0xff
 8003952:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	b2db      	uxtb	r3, r3
 800395a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800395c:	78fb      	ldrb	r3, [r7, #3]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003964:	b2da      	uxtb	r2, r3
 8003966:	4b30      	ldr	r3, [pc, #192]	; (8003a28 <xPortStartScheduler+0x128>)
 8003968:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800396a:	4b30      	ldr	r3, [pc, #192]	; (8003a2c <xPortStartScheduler+0x12c>)
 800396c:	2207      	movs	r2, #7
 800396e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003970:	e009      	b.n	8003986 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003972:	4b2e      	ldr	r3, [pc, #184]	; (8003a2c <xPortStartScheduler+0x12c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3b01      	subs	r3, #1
 8003978:	4a2c      	ldr	r2, [pc, #176]	; (8003a2c <xPortStartScheduler+0x12c>)
 800397a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800397c:	78fb      	ldrb	r3, [r7, #3]
 800397e:	b2db      	uxtb	r3, r3
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003986:	78fb      	ldrb	r3, [r7, #3]
 8003988:	b2db      	uxtb	r3, r3
 800398a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398e:	2b80      	cmp	r3, #128	; 0x80
 8003990:	d0ef      	beq.n	8003972 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003992:	4b26      	ldr	r3, [pc, #152]	; (8003a2c <xPortStartScheduler+0x12c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f1c3 0307 	rsb	r3, r3, #7
 800399a:	2b04      	cmp	r3, #4
 800399c:	d009      	beq.n	80039b2 <xPortStartScheduler+0xb2>
 800399e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a2:	f383 8811 	msr	BASEPRI, r3
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	60bb      	str	r3, [r7, #8]
 80039b0:	e7fe      	b.n	80039b0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80039b2:	4b1e      	ldr	r3, [pc, #120]	; (8003a2c <xPortStartScheduler+0x12c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	021b      	lsls	r3, r3, #8
 80039b8:	4a1c      	ldr	r2, [pc, #112]	; (8003a2c <xPortStartScheduler+0x12c>)
 80039ba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80039bc:	4b1b      	ldr	r3, [pc, #108]	; (8003a2c <xPortStartScheduler+0x12c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80039c4:	4a19      	ldr	r2, [pc, #100]	; (8003a2c <xPortStartScheduler+0x12c>)
 80039c6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	b2da      	uxtb	r2, r3
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80039d0:	4a17      	ldr	r2, [pc, #92]	; (8003a30 <xPortStartScheduler+0x130>)
 80039d2:	4b17      	ldr	r3, [pc, #92]	; (8003a30 <xPortStartScheduler+0x130>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039da:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80039dc:	4a14      	ldr	r2, [pc, #80]	; (8003a30 <xPortStartScheduler+0x130>)
 80039de:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <xPortStartScheduler+0x130>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80039e6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80039e8:	f000 f8d6 	bl	8003b98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80039ec:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <xPortStartScheduler+0x134>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80039f2:	f000 f8f5 	bl	8003be0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80039f6:	4a10      	ldr	r2, [pc, #64]	; (8003a38 <xPortStartScheduler+0x138>)
 80039f8:	4b0f      	ldr	r3, [pc, #60]	; (8003a38 <xPortStartScheduler+0x138>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003a00:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003a02:	f7ff ff69 	bl	80038d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003a06:	f001 fa53 	bl	8004eb0 <vTaskSwitchContext>
	prvTaskExitError();
 8003a0a:	f7ff ff25 	bl	8003858 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	e000ed00 	.word	0xe000ed00
 8003a1c:	410fc271 	.word	0x410fc271
 8003a20:	410fc270 	.word	0x410fc270
 8003a24:	e000e400 	.word	0xe000e400
 8003a28:	20000280 	.word	0x20000280
 8003a2c:	20000284 	.word	0x20000284
 8003a30:	e000ed20 	.word	0xe000ed20
 8003a34:	2000000c 	.word	0x2000000c
 8003a38:	e000ef34 	.word	0xe000ef34

08003a3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a46:	f383 8811 	msr	BASEPRI, r3
 8003a4a:	f3bf 8f6f 	isb	sy
 8003a4e:	f3bf 8f4f 	dsb	sy
 8003a52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003a54:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <vPortEnterCritical+0x54>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	4a0d      	ldr	r2, [pc, #52]	; (8003a90 <vPortEnterCritical+0x54>)
 8003a5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003a5e:	4b0c      	ldr	r3, [pc, #48]	; (8003a90 <vPortEnterCritical+0x54>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d10e      	bne.n	8003a84 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003a66:	4b0b      	ldr	r3, [pc, #44]	; (8003a94 <vPortEnterCritical+0x58>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d009      	beq.n	8003a84 <vPortEnterCritical+0x48>
 8003a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a74:	f383 8811 	msr	BASEPRI, r3
 8003a78:	f3bf 8f6f 	isb	sy
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	603b      	str	r3, [r7, #0]
 8003a82:	e7fe      	b.n	8003a82 <vPortEnterCritical+0x46>
	}
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	2000000c 	.word	0x2000000c
 8003a94:	e000ed04 	.word	0xe000ed04

08003a98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003a9e:	4b11      	ldr	r3, [pc, #68]	; (8003ae4 <vPortExitCritical+0x4c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d109      	bne.n	8003aba <vPortExitCritical+0x22>
 8003aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	607b      	str	r3, [r7, #4]
 8003ab8:	e7fe      	b.n	8003ab8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003aba:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <vPortExitCritical+0x4c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	4a08      	ldr	r2, [pc, #32]	; (8003ae4 <vPortExitCritical+0x4c>)
 8003ac2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003ac4:	4b07      	ldr	r3, [pc, #28]	; (8003ae4 <vPortExitCritical+0x4c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d104      	bne.n	8003ad6 <vPortExitCritical+0x3e>
 8003acc:	2300      	movs	r3, #0
 8003ace:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	2000000c 	.word	0x2000000c
	...

08003af0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003af0:	f3ef 8009 	mrs	r0, PSP
 8003af4:	f3bf 8f6f 	isb	sy
 8003af8:	4b15      	ldr	r3, [pc, #84]	; (8003b50 <pxCurrentTCBConst>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	f01e 0f10 	tst.w	lr, #16
 8003b00:	bf08      	it	eq
 8003b02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003b06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b0a:	6010      	str	r0, [r2, #0]
 8003b0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003b10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003b14:	f380 8811 	msr	BASEPRI, r0
 8003b18:	f3bf 8f4f 	dsb	sy
 8003b1c:	f3bf 8f6f 	isb	sy
 8003b20:	f001 f9c6 	bl	8004eb0 <vTaskSwitchContext>
 8003b24:	f04f 0000 	mov.w	r0, #0
 8003b28:	f380 8811 	msr	BASEPRI, r0
 8003b2c:	bc09      	pop	{r0, r3}
 8003b2e:	6819      	ldr	r1, [r3, #0]
 8003b30:	6808      	ldr	r0, [r1, #0]
 8003b32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b36:	f01e 0f10 	tst.w	lr, #16
 8003b3a:	bf08      	it	eq
 8003b3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003b40:	f380 8809 	msr	PSP, r0
 8003b44:	f3bf 8f6f 	isb	sy
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	f3af 8000 	nop.w

08003b50 <pxCurrentTCBConst>:
 8003b50:	20000e60 	.word	0x20000e60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003b54:	bf00      	nop
 8003b56:	bf00      	nop

08003b58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003b70:	f001 f8e6 	bl	8004d40 <xTaskIncrementTick>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003b7a:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <SysTick_Handler+0x3c>)
 8003b7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	2300      	movs	r3, #0
 8003b84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003b8c:	bf00      	nop
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	e000ed04 	.word	0xe000ed04

08003b98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003b98:	b480      	push	{r7}
 8003b9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003b9c:	4b0b      	ldr	r3, [pc, #44]	; (8003bcc <vPortSetupTimerInterrupt+0x34>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <vPortSetupTimerInterrupt+0x38>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003ba8:	4a0a      	ldr	r2, [pc, #40]	; (8003bd4 <vPortSetupTimerInterrupt+0x3c>)
 8003baa:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <vPortSetupTimerInterrupt+0x40>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	490b      	ldr	r1, [pc, #44]	; (8003bdc <vPortSetupTimerInterrupt+0x44>)
 8003bb0:	fba1 1303 	umull	r1, r3, r1, r3
 8003bb4:	099b      	lsrs	r3, r3, #6
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003bba:	4b04      	ldr	r3, [pc, #16]	; (8003bcc <vPortSetupTimerInterrupt+0x34>)
 8003bbc:	2207      	movs	r2, #7
 8003bbe:	601a      	str	r2, [r3, #0]
}
 8003bc0:	bf00      	nop
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	e000e010 	.word	0xe000e010
 8003bd0:	e000e018 	.word	0xe000e018
 8003bd4:	e000e014 	.word	0xe000e014
 8003bd8:	20000000 	.word	0x20000000
 8003bdc:	10624dd3 	.word	0x10624dd3

08003be0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003be0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003bf0 <vPortEnableVFP+0x10>
 8003be4:	6801      	ldr	r1, [r0, #0]
 8003be6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003bea:	6001      	str	r1, [r0, #0]
 8003bec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003bee:	bf00      	nop
 8003bf0:	e000ed88 	.word	0xe000ed88

08003bf4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b08a      	sub	sp, #40	; 0x28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003c00:	f000 fff4 	bl	8004bec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003c04:	4b59      	ldr	r3, [pc, #356]	; (8003d6c <pvPortMalloc+0x178>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003c0c:	f000 f91a 	bl	8003e44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003c10:	4b57      	ldr	r3, [pc, #348]	; (8003d70 <pvPortMalloc+0x17c>)
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4013      	ands	r3, r2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f040 8091 	bne.w	8003d40 <pvPortMalloc+0x14c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d01c      	beq.n	8003c5e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003c24:	2208      	movs	r2, #8
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4413      	add	r3, r2
 8003c2a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f003 0307 	and.w	r3, r3, #7
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d013      	beq.n	8003c5e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f023 0307 	bic.w	r3, r3, #7
 8003c3c:	3308      	adds	r3, #8
 8003c3e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f003 0307 	and.w	r3, r3, #7
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d009      	beq.n	8003c5e <pvPortMalloc+0x6a>
	__asm volatile
 8003c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	617b      	str	r3, [r7, #20]
 8003c5c:	e7fe      	b.n	8003c5c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d06d      	beq.n	8003d40 <pvPortMalloc+0x14c>
 8003c64:	4b43      	ldr	r3, [pc, #268]	; (8003d74 <pvPortMalloc+0x180>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d868      	bhi.n	8003d40 <pvPortMalloc+0x14c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003c6e:	4b42      	ldr	r3, [pc, #264]	; (8003d78 <pvPortMalloc+0x184>)
 8003c70:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003c72:	4b41      	ldr	r3, [pc, #260]	; (8003d78 <pvPortMalloc+0x184>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003c78:	e004      	b.n	8003c84 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d203      	bcs.n	8003c96 <pvPortMalloc+0xa2>
 8003c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f1      	bne.n	8003c7a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003c96:	4b35      	ldr	r3, [pc, #212]	; (8003d6c <pvPortMalloc+0x178>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d04f      	beq.n	8003d40 <pvPortMalloc+0x14c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2208      	movs	r2, #8
 8003ca6:	4413      	add	r3, r2
 8003ca8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	6a3b      	ldr	r3, [r7, #32]
 8003cb0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	1ad2      	subs	r2, r2, r3
 8003cba:	2308      	movs	r3, #8
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d91e      	bls.n	8003d00 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d009      	beq.n	8003ce8 <pvPortMalloc+0xf4>
 8003cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd8:	f383 8811 	msr	BASEPRI, r3
 8003cdc:	f3bf 8f6f 	isb	sy
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	613b      	str	r3, [r7, #16]
 8003ce6:	e7fe      	b.n	8003ce6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cea:	685a      	ldr	r2, [r3, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	1ad2      	subs	r2, r2, r3
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003cfa:	69b8      	ldr	r0, [r7, #24]
 8003cfc:	f000 f904 	bl	8003f08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003d00:	4b1c      	ldr	r3, [pc, #112]	; (8003d74 <pvPortMalloc+0x180>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	4a1a      	ldr	r2, [pc, #104]	; (8003d74 <pvPortMalloc+0x180>)
 8003d0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003d0e:	4b19      	ldr	r3, [pc, #100]	; (8003d74 <pvPortMalloc+0x180>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4b1a      	ldr	r3, [pc, #104]	; (8003d7c <pvPortMalloc+0x188>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d203      	bcs.n	8003d22 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003d1a:	4b16      	ldr	r3, [pc, #88]	; (8003d74 <pvPortMalloc+0x180>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a17      	ldr	r2, [pc, #92]	; (8003d7c <pvPortMalloc+0x188>)
 8003d20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	4b12      	ldr	r3, [pc, #72]	; (8003d70 <pvPortMalloc+0x17c>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003d36:	4b12      	ldr	r3, [pc, #72]	; (8003d80 <pvPortMalloc+0x18c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	4a10      	ldr	r2, [pc, #64]	; (8003d80 <pvPortMalloc+0x18c>)
 8003d3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003d40:	f000 ff62 	bl	8004c08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	f003 0307 	and.w	r3, r3, #7
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d009      	beq.n	8003d62 <pvPortMalloc+0x16e>
 8003d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	e7fe      	b.n	8003d60 <pvPortMalloc+0x16c>
	return pvReturn;
 8003d62:	69fb      	ldr	r3, [r7, #28]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3728      	adds	r7, #40	; 0x28
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	20000e48 	.word	0x20000e48
 8003d70:	20000e5c 	.word	0x20000e5c
 8003d74:	20000e4c 	.word	0x20000e4c
 8003d78:	20000e40 	.word	0x20000e40
 8003d7c:	20000e50 	.word	0x20000e50
 8003d80:	20000e54 	.word	0x20000e54

08003d84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d04b      	beq.n	8003e2e <vPortFree+0xaa>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003d96:	2308      	movs	r3, #8
 8003d98:	425b      	negs	r3, r3
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	4b23      	ldr	r3, [pc, #140]	; (8003e38 <vPortFree+0xb4>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4013      	ands	r3, r2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <vPortFree+0x42>
 8003db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	f3bf 8f6f 	isb	sy
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	60fb      	str	r3, [r7, #12]
 8003dc4:	e7fe      	b.n	8003dc4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d009      	beq.n	8003de2 <vPortFree+0x5e>
 8003dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd2:	f383 8811 	msr	BASEPRI, r3
 8003dd6:	f3bf 8f6f 	isb	sy
 8003dda:	f3bf 8f4f 	dsb	sy
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	e7fe      	b.n	8003de0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	4b14      	ldr	r3, [pc, #80]	; (8003e38 <vPortFree+0xb4>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4013      	ands	r3, r2
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01e      	beq.n	8003e2e <vPortFree+0xaa>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d11a      	bne.n	8003e2e <vPortFree+0xaa>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	4b0e      	ldr	r3, [pc, #56]	; (8003e38 <vPortFree+0xb4>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	43db      	mvns	r3, r3
 8003e02:	401a      	ands	r2, r3
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003e08:	f000 fef0 	bl	8004bec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	4b0a      	ldr	r3, [pc, #40]	; (8003e3c <vPortFree+0xb8>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4413      	add	r3, r2
 8003e16:	4a09      	ldr	r2, [pc, #36]	; (8003e3c <vPortFree+0xb8>)
 8003e18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003e1a:	6938      	ldr	r0, [r7, #16]
 8003e1c:	f000 f874 	bl	8003f08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003e20:	4b07      	ldr	r3, [pc, #28]	; (8003e40 <vPortFree+0xbc>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	3301      	adds	r3, #1
 8003e26:	4a06      	ldr	r2, [pc, #24]	; (8003e40 <vPortFree+0xbc>)
 8003e28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003e2a:	f000 feed 	bl	8004c08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003e2e:	bf00      	nop
 8003e30:	3718      	adds	r7, #24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000e5c 	.word	0x20000e5c
 8003e3c:	20000e4c 	.word	0x20000e4c
 8003e40:	20000e58 	.word	0x20000e58

08003e44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003e4a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8003e4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003e50:	4b27      	ldr	r3, [pc, #156]	; (8003ef0 <prvHeapInit+0xac>)
 8003e52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00c      	beq.n	8003e78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	3307      	adds	r3, #7
 8003e62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0307 	bic.w	r3, r3, #7
 8003e6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	4a1f      	ldr	r2, [pc, #124]	; (8003ef0 <prvHeapInit+0xac>)
 8003e74:	4413      	add	r3, r2
 8003e76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003e7c:	4a1d      	ldr	r2, [pc, #116]	; (8003ef4 <prvHeapInit+0xb0>)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003e82:	4b1c      	ldr	r3, [pc, #112]	; (8003ef4 <prvHeapInit+0xb0>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003e90:	2208      	movs	r2, #8
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1a9b      	subs	r3, r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0307 	bic.w	r3, r3, #7
 8003e9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	4a15      	ldr	r2, [pc, #84]	; (8003ef8 <prvHeapInit+0xb4>)
 8003ea4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003ea6:	4b14      	ldr	r3, [pc, #80]	; (8003ef8 <prvHeapInit+0xb4>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003eae:	4b12      	ldr	r3, [pc, #72]	; (8003ef8 <prvHeapInit+0xb4>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68fa      	ldr	r2, [r7, #12]
 8003ebe:	1ad2      	subs	r2, r2, r3
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	; (8003ef8 <prvHeapInit+0xb4>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <prvHeapInit+0xb8>)
 8003ed2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	4a09      	ldr	r2, [pc, #36]	; (8003f00 <prvHeapInit+0xbc>)
 8003eda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003edc:	4b09      	ldr	r3, [pc, #36]	; (8003f04 <prvHeapInit+0xc0>)
 8003ede:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003ee2:	601a      	str	r2, [r3, #0]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	20000288 	.word	0x20000288
 8003ef4:	20000e40 	.word	0x20000e40
 8003ef8:	20000e48 	.word	0x20000e48
 8003efc:	20000e50 	.word	0x20000e50
 8003f00:	20000e4c 	.word	0x20000e4c
 8003f04:	20000e5c 	.word	0x20000e5c

08003f08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003f10:	4b28      	ldr	r3, [pc, #160]	; (8003fb4 <prvInsertBlockIntoFreeList+0xac>)
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	e002      	b.n	8003f1c <prvInsertBlockIntoFreeList+0x14>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	60fb      	str	r3, [r7, #12]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d3f7      	bcc.n	8003f16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	441a      	add	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d108      	bne.n	8003f4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	441a      	add	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	441a      	add	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d118      	bne.n	8003f90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b15      	ldr	r3, [pc, #84]	; (8003fb8 <prvInsertBlockIntoFreeList+0xb0>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d00d      	beq.n	8003f86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	441a      	add	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	e008      	b.n	8003f98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003f86:	4b0c      	ldr	r3, [pc, #48]	; (8003fb8 <prvInsertBlockIntoFreeList+0xb0>)
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	e003      	b.n	8003f98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d002      	beq.n	8003fa6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003fa6:	bf00      	nop
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	20000e40 	.word	0x20000e40
 8003fb8:	20000e48 	.word	0x20000e48

08003fbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d109      	bne.n	8003fe4 <xQueueGenericReset+0x28>
 8003fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd4:	f383 8811 	msr	BASEPRI, r3
 8003fd8:	f3bf 8f6f 	isb	sy
 8003fdc:	f3bf 8f4f 	dsb	sy
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	e7fe      	b.n	8003fe2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003fe4:	f7ff fd2a 	bl	8003a3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff0:	68f9      	ldr	r1, [r7, #12]
 8003ff2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003ff4:	fb01 f303 	mul.w	r3, r1, r3
 8003ff8:	441a      	add	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004014:	3b01      	subs	r3, #1
 8004016:	68f9      	ldr	r1, [r7, #12]
 8004018:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800401a:	fb01 f303 	mul.w	r3, r1, r3
 800401e:	441a      	add	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	22ff      	movs	r2, #255	; 0xff
 8004028:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	22ff      	movs	r2, #255	; 0xff
 8004030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d114      	bne.n	8004064 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d01a      	beq.n	8004078 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	3310      	adds	r3, #16
 8004046:	4618      	mov	r0, r3
 8004048:	f000 ffb0 	bl	8004fac <xTaskRemoveFromEventList>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d012      	beq.n	8004078 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004052:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <xQueueGenericReset+0xcc>)
 8004054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	e009      	b.n	8004078 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	3310      	adds	r3, #16
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff fb0c 	bl	8003686 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3324      	adds	r3, #36	; 0x24
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fb07 	bl	8003686 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004078:	f7ff fd0e 	bl	8003a98 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800407c:	2301      	movs	r3, #1
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	e000ed04 	.word	0xe000ed04

0800408c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800408c:	b580      	push	{r7, lr}
 800408e:	b08a      	sub	sp, #40	; 0x28
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	4613      	mov	r3, r2
 8004098:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d109      	bne.n	80040b4 <xQueueGenericCreate+0x28>
 80040a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a4:	f383 8811 	msr	BASEPRI, r3
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	f3bf 8f4f 	dsb	sy
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	e7fe      	b.n	80040b2 <xQueueGenericCreate+0x26>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	68ba      	ldr	r2, [r7, #8]
 80040b8:	fb02 f303 	mul.w	r3, r2, r3
 80040bc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	3348      	adds	r3, #72	; 0x48
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7ff fd96 	bl	8003bf4 <pvPortMalloc>
 80040c8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d011      	beq.n	80040f4 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80040d0:	69bb      	ldr	r3, [r7, #24]
 80040d2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	3348      	adds	r3, #72	; 0x48
 80040d8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80040e2:	79fa      	ldrb	r2, [r7, #7]
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	4613      	mov	r3, r2
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	68b9      	ldr	r1, [r7, #8]
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 f805 	bl	80040fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80040f4:	69bb      	ldr	r3, [r7, #24]
	}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3720      	adds	r7, #32
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b084      	sub	sp, #16
 8004102:	af00      	add	r7, sp, #0
 8004104:	60f8      	str	r0, [r7, #12]
 8004106:	60b9      	str	r1, [r7, #8]
 8004108:	607a      	str	r2, [r7, #4]
 800410a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d103      	bne.n	800411a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	e002      	b.n	8004120 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800412c:	2101      	movs	r1, #1
 800412e:	69b8      	ldr	r0, [r7, #24]
 8004130:	f7ff ff44 	bl	8003fbc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004134:	bf00      	nop
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00e      	beq.n	8004168 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800415c:	2300      	movs	r3, #0
 800415e:	2200      	movs	r2, #0
 8004160:	2100      	movs	r1, #0
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f81c 	bl	80041a0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004168:	bf00      	nop
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800417a:	2301      	movs	r3, #1
 800417c:	617b      	str	r3, [r7, #20]
 800417e:	2300      	movs	r3, #0
 8004180:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	461a      	mov	r2, r3
 8004186:	6939      	ldr	r1, [r7, #16]
 8004188:	6978      	ldr	r0, [r7, #20]
 800418a:	f7ff ff7f 	bl	800408c <xQueueGenericCreate>
 800418e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f7ff ffd3 	bl	800413c <prvInitialiseMutex>

		return xNewQueue;
 8004196:	68fb      	ldr	r3, [r7, #12]
	}
 8004198:	4618      	mov	r0, r3
 800419a:	3718      	adds	r7, #24
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08e      	sub	sp, #56	; 0x38
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80041ae:	2300      	movs	r3, #0
 80041b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80041b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d109      	bne.n	80041d0 <xQueueGenericSend+0x30>
 80041bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80041ce:	e7fe      	b.n	80041ce <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d103      	bne.n	80041de <xQueueGenericSend+0x3e>
 80041d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <xQueueGenericSend+0x42>
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <xQueueGenericSend+0x44>
 80041e2:	2300      	movs	r3, #0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d109      	bne.n	80041fc <xQueueGenericSend+0x5c>
 80041e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ec:	f383 8811 	msr	BASEPRI, r3
 80041f0:	f3bf 8f6f 	isb	sy
 80041f4:	f3bf 8f4f 	dsb	sy
 80041f8:	627b      	str	r3, [r7, #36]	; 0x24
 80041fa:	e7fe      	b.n	80041fa <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d103      	bne.n	800420a <xQueueGenericSend+0x6a>
 8004202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004206:	2b01      	cmp	r3, #1
 8004208:	d101      	bne.n	800420e <xQueueGenericSend+0x6e>
 800420a:	2301      	movs	r3, #1
 800420c:	e000      	b.n	8004210 <xQueueGenericSend+0x70>
 800420e:	2300      	movs	r3, #0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d109      	bne.n	8004228 <xQueueGenericSend+0x88>
 8004214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004218:	f383 8811 	msr	BASEPRI, r3
 800421c:	f3bf 8f6f 	isb	sy
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	623b      	str	r3, [r7, #32]
 8004226:	e7fe      	b.n	8004226 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004228:	f001 f876 	bl	8005318 <xTaskGetSchedulerState>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d102      	bne.n	8004238 <xQueueGenericSend+0x98>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d101      	bne.n	800423c <xQueueGenericSend+0x9c>
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <xQueueGenericSend+0x9e>
 800423c:	2300      	movs	r3, #0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d109      	bne.n	8004256 <xQueueGenericSend+0xb6>
 8004242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
 800424e:	f3bf 8f4f 	dsb	sy
 8004252:	61fb      	str	r3, [r7, #28]
 8004254:	e7fe      	b.n	8004254 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004256:	f7ff fbf1 	bl	8003a3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800425a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800425e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004262:	429a      	cmp	r2, r3
 8004264:	d302      	bcc.n	800426c <xQueueGenericSend+0xcc>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b02      	cmp	r3, #2
 800426a:	d129      	bne.n	80042c0 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	68b9      	ldr	r1, [r7, #8]
 8004270:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004272:	f000 f9af 	bl	80045d4 <prvCopyDataToQueue>
 8004276:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	3324      	adds	r3, #36	; 0x24
 8004284:	4618      	mov	r0, r3
 8004286:	f000 fe91 	bl	8004fac <xTaskRemoveFromEventList>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d013      	beq.n	80042b8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004290:	4b3f      	ldr	r3, [pc, #252]	; (8004390 <xQueueGenericSend+0x1f0>)
 8004292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	f3bf 8f4f 	dsb	sy
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	e00a      	b.n	80042b8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80042a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d007      	beq.n	80042b8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80042a8:	4b39      	ldr	r3, [pc, #228]	; (8004390 <xQueueGenericSend+0x1f0>)
 80042aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ae:	601a      	str	r2, [r3, #0]
 80042b0:	f3bf 8f4f 	dsb	sy
 80042b4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80042b8:	f7ff fbee 	bl	8003a98 <vPortExitCritical>
				return pdPASS;
 80042bc:	2301      	movs	r3, #1
 80042be:	e063      	b.n	8004388 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80042c6:	f7ff fbe7 	bl	8003a98 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	e05c      	b.n	8004388 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d106      	bne.n	80042e2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042d4:	f107 0314 	add.w	r3, r7, #20
 80042d8:	4618      	mov	r0, r3
 80042da:	f000 fec9 	bl	8005070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042de:	2301      	movs	r3, #1
 80042e0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042e2:	f7ff fbd9 	bl	8003a98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042e6:	f000 fc81 	bl	8004bec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042ea:	f7ff fba7 	bl	8003a3c <vPortEnterCritical>
 80042ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042f4:	b25b      	sxtb	r3, r3
 80042f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042fa:	d103      	bne.n	8004304 <xQueueGenericSend+0x164>
 80042fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004306:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800430a:	b25b      	sxtb	r3, r3
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004310:	d103      	bne.n	800431a <xQueueGenericSend+0x17a>
 8004312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800431a:	f7ff fbbd 	bl	8003a98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800431e:	1d3a      	adds	r2, r7, #4
 8004320:	f107 0314 	add.w	r3, r7, #20
 8004324:	4611      	mov	r1, r2
 8004326:	4618      	mov	r0, r3
 8004328:	f000 feb8 	bl	800509c <xTaskCheckForTimeOut>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d124      	bne.n	800437c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004332:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004334:	f000 fa20 	bl	8004778 <prvIsQueueFull>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	d018      	beq.n	8004370 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800433e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004340:	3310      	adds	r3, #16
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	4611      	mov	r1, r2
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fe0c 	bl	8004f64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800434c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800434e:	f000 f9ab 	bl	80046a8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004352:	f000 fc59 	bl	8004c08 <xTaskResumeAll>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	f47f af7c 	bne.w	8004256 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800435e:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <xQueueGenericSend+0x1f0>)
 8004360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	f3bf 8f6f 	isb	sy
 800436e:	e772      	b.n	8004256 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004370:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004372:	f000 f999 	bl	80046a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004376:	f000 fc47 	bl	8004c08 <xTaskResumeAll>
 800437a:	e76c      	b.n	8004256 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800437c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800437e:	f000 f993 	bl	80046a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004382:	f000 fc41 	bl	8004c08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004386:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004388:	4618      	mov	r0, r3
 800438a:	3738      	adds	r7, #56	; 0x38
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	e000ed04 	.word	0xe000ed04

08004394 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08e      	sub	sp, #56	; 0x38
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800439e:	2300      	movs	r3, #0
 80043a0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80043a6:	2300      	movs	r3, #0
 80043a8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80043aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d109      	bne.n	80043c4 <xQueueSemaphoreTake+0x30>
 80043b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	623b      	str	r3, [r7, #32]
 80043c2:	e7fe      	b.n	80043c2 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80043c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d009      	beq.n	80043e0 <xQueueSemaphoreTake+0x4c>
 80043cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	61fb      	str	r3, [r7, #28]
 80043de:	e7fe      	b.n	80043de <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043e0:	f000 ff9a 	bl	8005318 <xTaskGetSchedulerState>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d102      	bne.n	80043f0 <xQueueSemaphoreTake+0x5c>
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <xQueueSemaphoreTake+0x60>
 80043f0:	2301      	movs	r3, #1
 80043f2:	e000      	b.n	80043f6 <xQueueSemaphoreTake+0x62>
 80043f4:	2300      	movs	r3, #0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d109      	bne.n	800440e <xQueueSemaphoreTake+0x7a>
 80043fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fe:	f383 8811 	msr	BASEPRI, r3
 8004402:	f3bf 8f6f 	isb	sy
 8004406:	f3bf 8f4f 	dsb	sy
 800440a:	61bb      	str	r3, [r7, #24]
 800440c:	e7fe      	b.n	800440c <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800440e:	f7ff fb15 	bl	8003a3c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004416:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800441a:	2b00      	cmp	r3, #0
 800441c:	d024      	beq.n	8004468 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800441e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004420:	1e5a      	subs	r2, r3, #1
 8004422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004424:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d104      	bne.n	8004438 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800442e:	f001 f917 	bl	8005660 <pvTaskIncrementMutexHeldCount>
 8004432:	4602      	mov	r2, r0
 8004434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004436:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d00f      	beq.n	8004460 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004442:	3310      	adds	r3, #16
 8004444:	4618      	mov	r0, r3
 8004446:	f000 fdb1 	bl	8004fac <xTaskRemoveFromEventList>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004450:	4b53      	ldr	r3, [pc, #332]	; (80045a0 <xQueueSemaphoreTake+0x20c>)
 8004452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004456:	601a      	str	r2, [r3, #0]
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004460:	f7ff fb1a 	bl	8003a98 <vPortExitCritical>
				return pdPASS;
 8004464:	2301      	movs	r3, #1
 8004466:	e096      	b.n	8004596 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d110      	bne.n	8004490 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800446e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004470:	2b00      	cmp	r3, #0
 8004472:	d009      	beq.n	8004488 <xQueueSemaphoreTake+0xf4>
 8004474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004478:	f383 8811 	msr	BASEPRI, r3
 800447c:	f3bf 8f6f 	isb	sy
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	617b      	str	r3, [r7, #20]
 8004486:	e7fe      	b.n	8004486 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004488:	f7ff fb06 	bl	8003a98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800448c:	2300      	movs	r3, #0
 800448e:	e082      	b.n	8004596 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004496:	f107 030c 	add.w	r3, r7, #12
 800449a:	4618      	mov	r0, r3
 800449c:	f000 fde8 	bl	8005070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044a0:	2301      	movs	r3, #1
 80044a2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044a4:	f7ff faf8 	bl	8003a98 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044a8:	f000 fba0 	bl	8004bec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044ac:	f7ff fac6 	bl	8003a3c <vPortEnterCritical>
 80044b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044b6:	b25b      	sxtb	r3, r3
 80044b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044bc:	d103      	bne.n	80044c6 <xQueueSemaphoreTake+0x132>
 80044be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044cc:	b25b      	sxtb	r3, r3
 80044ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044d2:	d103      	bne.n	80044dc <xQueueSemaphoreTake+0x148>
 80044d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044dc:	f7ff fadc 	bl	8003a98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044e0:	463a      	mov	r2, r7
 80044e2:	f107 030c 	add.w	r3, r7, #12
 80044e6:	4611      	mov	r1, r2
 80044e8:	4618      	mov	r0, r3
 80044ea:	f000 fdd7 	bl	800509c <xTaskCheckForTimeOut>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d132      	bne.n	800455a <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80044f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80044f6:	f000 f929 	bl	800474c <prvIsQueueEmpty>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d026      	beq.n	800454e <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d109      	bne.n	800451c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8004508:	f7ff fa98 	bl	8003a3c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800450c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	4618      	mov	r0, r3
 8004512:	f000 ff1f 	bl	8005354 <xTaskPriorityInherit>
 8004516:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004518:	f7ff fabe 	bl	8003a98 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800451c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451e:	3324      	adds	r3, #36	; 0x24
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	4611      	mov	r1, r2
 8004524:	4618      	mov	r0, r3
 8004526:	f000 fd1d 	bl	8004f64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800452a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800452c:	f000 f8bc 	bl	80046a8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004530:	f000 fb6a 	bl	8004c08 <xTaskResumeAll>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	f47f af69 	bne.w	800440e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800453c:	4b18      	ldr	r3, [pc, #96]	; (80045a0 <xQueueSemaphoreTake+0x20c>)
 800453e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	e75f      	b.n	800440e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800454e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004550:	f000 f8aa 	bl	80046a8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004554:	f000 fb58 	bl	8004c08 <xTaskResumeAll>
 8004558:	e759      	b.n	800440e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800455a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800455c:	f000 f8a4 	bl	80046a8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004560:	f000 fb52 	bl	8004c08 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004564:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004566:	f000 f8f1 	bl	800474c <prvIsQueueEmpty>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	f43f af4e 	beq.w	800440e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00d      	beq.n	8004594 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8004578:	f7ff fa60 	bl	8003a3c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800457c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800457e:	f000 f811 	bl	80045a4 <prvGetDisinheritPriorityAfterTimeout>
 8004582:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800458a:	4618      	mov	r0, r3
 800458c:	f000 ffdc 	bl	8005548 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004590:	f7ff fa82 	bl	8003a98 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004594:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004596:	4618      	mov	r0, r3
 8004598:	3738      	adds	r7, #56	; 0x38
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	e000ed04 	.word	0xe000ed04

080045a4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d006      	beq.n	80045c2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f1c3 0307 	rsb	r3, r3, #7
 80045be:	60fb      	str	r3, [r7, #12]
 80045c0:	e001      	b.n	80045c6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80045c2:	2300      	movs	r3, #0
 80045c4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80045c6:	68fb      	ldr	r3, [r7, #12]
	}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80045e0:	2300      	movs	r3, #0
 80045e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10d      	bne.n	800460e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d14d      	bne.n	8004696 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 ff1e 	bl	8005440 <xTaskPriorityDisinherit>
 8004604:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	609a      	str	r2, [r3, #8]
 800460c:	e043      	b.n	8004696 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d119      	bne.n	8004648 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6858      	ldr	r0, [r3, #4]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461c:	461a      	mov	r2, r3
 800461e:	68b9      	ldr	r1, [r7, #8]
 8004620:	f001 f8e6 	bl	80057f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462c:	441a      	add	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	429a      	cmp	r2, r3
 800463c:	d32b      	bcc.n	8004696 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	605a      	str	r2, [r3, #4]
 8004646:	e026      	b.n	8004696 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	68d8      	ldr	r0, [r3, #12]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004650:	461a      	mov	r2, r3
 8004652:	68b9      	ldr	r1, [r7, #8]
 8004654:	f001 f8cc 	bl	80057f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004660:	425b      	negs	r3, r3
 8004662:	441a      	add	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d207      	bcs.n	8004684 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467c:	425b      	negs	r3, r3
 800467e:	441a      	add	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b02      	cmp	r3, #2
 8004688:	d105      	bne.n	8004696 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d002      	beq.n	8004696 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	3b01      	subs	r3, #1
 8004694:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800469e:	697b      	ldr	r3, [r7, #20]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80046b0:	f7ff f9c4 	bl	8003a3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046ba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046bc:	e011      	b.n	80046e2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d012      	beq.n	80046ec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	3324      	adds	r3, #36	; 0x24
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 fc6e 	bl	8004fac <xTaskRemoveFromEventList>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046d6:	f000 fd41 	bl	800515c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046da:	7bfb      	ldrb	r3, [r7, #15]
 80046dc:	3b01      	subs	r3, #1
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	dce9      	bgt.n	80046be <prvUnlockQueue+0x16>
 80046ea:	e000      	b.n	80046ee <prvUnlockQueue+0x46>
					break;
 80046ec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	22ff      	movs	r2, #255	; 0xff
 80046f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80046f6:	f7ff f9cf 	bl	8003a98 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80046fa:	f7ff f99f 	bl	8003a3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004704:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004706:	e011      	b.n	800472c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d012      	beq.n	8004736 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3310      	adds	r3, #16
 8004714:	4618      	mov	r0, r3
 8004716:	f000 fc49 	bl	8004fac <xTaskRemoveFromEventList>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d001      	beq.n	8004724 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004720:	f000 fd1c 	bl	800515c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004724:	7bbb      	ldrb	r3, [r7, #14]
 8004726:	3b01      	subs	r3, #1
 8004728:	b2db      	uxtb	r3, r3
 800472a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800472c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004730:	2b00      	cmp	r3, #0
 8004732:	dce9      	bgt.n	8004708 <prvUnlockQueue+0x60>
 8004734:	e000      	b.n	8004738 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004736:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	22ff      	movs	r2, #255	; 0xff
 800473c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004740:	f7ff f9aa 	bl	8003a98 <vPortExitCritical>
}
 8004744:	bf00      	nop
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004754:	f7ff f972 	bl	8003a3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475c:	2b00      	cmp	r3, #0
 800475e:	d102      	bne.n	8004766 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004760:	2301      	movs	r3, #1
 8004762:	60fb      	str	r3, [r7, #12]
 8004764:	e001      	b.n	800476a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004766:	2300      	movs	r3, #0
 8004768:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800476a:	f7ff f995 	bl	8003a98 <vPortExitCritical>

	return xReturn;
 800476e:	68fb      	ldr	r3, [r7, #12]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004780:	f7ff f95c 	bl	8003a3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478c:	429a      	cmp	r2, r3
 800478e:	d102      	bne.n	8004796 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004790:	2301      	movs	r3, #1
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	e001      	b.n	800479a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004796:	2300      	movs	r3, #0
 8004798:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800479a:	f7ff f97d 	bl	8003a98 <vPortExitCritical>

	return xReturn;
 800479e:	68fb      	ldr	r3, [r7, #12]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08e      	sub	sp, #56	; 0x38
 80047ac:	af04      	add	r7, sp, #16
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
 80047b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d109      	bne.n	80047d0 <xTaskCreateStatic+0x28>
 80047bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	e7fe      	b.n	80047ce <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80047d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d109      	bne.n	80047ea <xTaskCreateStatic+0x42>
 80047d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047da:	f383 8811 	msr	BASEPRI, r3
 80047de:	f3bf 8f6f 	isb	sy
 80047e2:	f3bf 8f4f 	dsb	sy
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	e7fe      	b.n	80047e8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047ea:	2354      	movs	r3, #84	; 0x54
 80047ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	2b54      	cmp	r3, #84	; 0x54
 80047f2:	d009      	beq.n	8004808 <xTaskCreateStatic+0x60>
 80047f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	e7fe      	b.n	8004806 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004808:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800480a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480c:	2b00      	cmp	r3, #0
 800480e:	d01e      	beq.n	800484e <xTaskCreateStatic+0xa6>
 8004810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004812:	2b00      	cmp	r3, #0
 8004814:	d01b      	beq.n	800484e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800481e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004822:	2202      	movs	r2, #2
 8004824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004828:	2300      	movs	r3, #0
 800482a:	9303      	str	r3, [sp, #12]
 800482c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482e:	9302      	str	r3, [sp, #8]
 8004830:	f107 0314 	add.w	r3, r7, #20
 8004834:	9301      	str	r3, [sp, #4]
 8004836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	68b9      	ldr	r1, [r7, #8]
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f000 f850 	bl	80048e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004846:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004848:	f000 f8d4 	bl	80049f4 <prvAddNewTaskToReadyList>
 800484c:	e001      	b.n	8004852 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800484e:	2300      	movs	r3, #0
 8004850:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004852:	697b      	ldr	r3, [r7, #20]
	}
 8004854:	4618      	mov	r0, r3
 8004856:	3728      	adds	r7, #40	; 0x28
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08c      	sub	sp, #48	; 0x30
 8004860:	af04      	add	r7, sp, #16
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	603b      	str	r3, [r7, #0]
 8004868:	4613      	mov	r3, r2
 800486a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800486c:	88fb      	ldrh	r3, [r7, #6]
 800486e:	009b      	lsls	r3, r3, #2
 8004870:	4618      	mov	r0, r3
 8004872:	f7ff f9bf 	bl	8003bf4 <pvPortMalloc>
 8004876:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00e      	beq.n	800489c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800487e:	2054      	movs	r0, #84	; 0x54
 8004880:	f7ff f9b8 	bl	8003bf4 <pvPortMalloc>
 8004884:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d003      	beq.n	8004894 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	631a      	str	r2, [r3, #48]	; 0x30
 8004892:	e005      	b.n	80048a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004894:	6978      	ldr	r0, [r7, #20]
 8004896:	f7ff fa75 	bl	8003d84 <vPortFree>
 800489a:	e001      	b.n	80048a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800489c:	2300      	movs	r3, #0
 800489e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d017      	beq.n	80048d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048a6:	69fb      	ldr	r3, [r7, #28]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048ae:	88fa      	ldrh	r2, [r7, #6]
 80048b0:	2300      	movs	r3, #0
 80048b2:	9303      	str	r3, [sp, #12]
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	9302      	str	r3, [sp, #8]
 80048b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ba:	9301      	str	r3, [sp, #4]
 80048bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	68b9      	ldr	r1, [r7, #8]
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 f80e 	bl	80048e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048ca:	69f8      	ldr	r0, [r7, #28]
 80048cc:	f000 f892 	bl	80049f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048d0:	2301      	movs	r3, #1
 80048d2:	61bb      	str	r3, [r7, #24]
 80048d4:	e002      	b.n	80048dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80048da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048dc:	69bb      	ldr	r3, [r7, #24]
	}
 80048de:	4618      	mov	r0, r3
 80048e0:	3720      	adds	r7, #32
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b088      	sub	sp, #32
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	60f8      	str	r0, [r7, #12]
 80048ee:	60b9      	str	r1, [r7, #8]
 80048f0:	607a      	str	r2, [r7, #4]
 80048f2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80048fe:	3b01      	subs	r3, #1
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	f023 0307 	bic.w	r3, r3, #7
 800490c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	2b00      	cmp	r3, #0
 8004916:	d009      	beq.n	800492c <prvInitialiseNewTask+0x46>
 8004918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491c:	f383 8811 	msr	BASEPRI, r3
 8004920:	f3bf 8f6f 	isb	sy
 8004924:	f3bf 8f4f 	dsb	sy
 8004928:	617b      	str	r3, [r7, #20]
 800492a:	e7fe      	b.n	800492a <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d01f      	beq.n	8004972 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004932:	2300      	movs	r3, #0
 8004934:	61fb      	str	r3, [r7, #28]
 8004936:	e012      	b.n	800495e <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	4413      	add	r3, r2
 800493e:	7819      	ldrb	r1, [r3, #0]
 8004940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	4413      	add	r3, r2
 8004946:	3334      	adds	r3, #52	; 0x34
 8004948:	460a      	mov	r2, r1
 800494a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	4413      	add	r3, r2
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d006      	beq.n	8004966 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004958:	69fb      	ldr	r3, [r7, #28]
 800495a:	3301      	adds	r3, #1
 800495c:	61fb      	str	r3, [r7, #28]
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	2b0f      	cmp	r3, #15
 8004962:	d9e9      	bls.n	8004938 <prvInitialiseNewTask+0x52>
 8004964:	e000      	b.n	8004968 <prvInitialiseNewTask+0x82>
			{
				break;
 8004966:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004970:	e003      	b.n	800497a <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800497a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497c:	2b06      	cmp	r3, #6
 800497e:	d901      	bls.n	8004984 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004980:	2306      	movs	r3, #6
 8004982:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004986:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004988:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800498e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004992:	2200      	movs	r2, #0
 8004994:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004998:	3304      	adds	r3, #4
 800499a:	4618      	mov	r0, r3
 800499c:	f7fe fe93 	bl	80036c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a2:	3318      	adds	r3, #24
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7fe fe8e 	bl	80036c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	f1c3 0207 	rsb	r2, r3, #7
 80049b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c2:	2200      	movs	r2, #0
 80049c4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	68f9      	ldr	r1, [r7, #12]
 80049d2:	69b8      	ldr	r0, [r7, #24]
 80049d4:	f7fe ff0c 	bl	80037f0 <pxPortInitialiseStack>
 80049d8:	4602      	mov	r2, r0
 80049da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80049ea:	bf00      	nop
 80049ec:	3720      	adds	r7, #32
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80049fc:	f7ff f81e 	bl	8003a3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a00:	4b2a      	ldr	r3, [pc, #168]	; (8004aac <prvAddNewTaskToReadyList+0xb8>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	3301      	adds	r3, #1
 8004a06:	4a29      	ldr	r2, [pc, #164]	; (8004aac <prvAddNewTaskToReadyList+0xb8>)
 8004a08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a0a:	4b29      	ldr	r3, [pc, #164]	; (8004ab0 <prvAddNewTaskToReadyList+0xbc>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d109      	bne.n	8004a26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a12:	4a27      	ldr	r2, [pc, #156]	; (8004ab0 <prvAddNewTaskToReadyList+0xbc>)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a18:	4b24      	ldr	r3, [pc, #144]	; (8004aac <prvAddNewTaskToReadyList+0xb8>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d110      	bne.n	8004a42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a20:	f000 fbc0 	bl	80051a4 <prvInitialiseTaskLists>
 8004a24:	e00d      	b.n	8004a42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a26:	4b23      	ldr	r3, [pc, #140]	; (8004ab4 <prvAddNewTaskToReadyList+0xc0>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d109      	bne.n	8004a42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a2e:	4b20      	ldr	r3, [pc, #128]	; (8004ab0 <prvAddNewTaskToReadyList+0xbc>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d802      	bhi.n	8004a42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a3c:	4a1c      	ldr	r2, [pc, #112]	; (8004ab0 <prvAddNewTaskToReadyList+0xbc>)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a42:	4b1d      	ldr	r3, [pc, #116]	; (8004ab8 <prvAddNewTaskToReadyList+0xc4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3301      	adds	r3, #1
 8004a48:	4a1b      	ldr	r2, [pc, #108]	; (8004ab8 <prvAddNewTaskToReadyList+0xc4>)
 8004a4a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a50:	2201      	movs	r2, #1
 8004a52:	409a      	lsls	r2, r3
 8004a54:	4b19      	ldr	r3, [pc, #100]	; (8004abc <prvAddNewTaskToReadyList+0xc8>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	4a18      	ldr	r2, [pc, #96]	; (8004abc <prvAddNewTaskToReadyList+0xc8>)
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a62:	4613      	mov	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	4a15      	ldr	r2, [pc, #84]	; (8004ac0 <prvAddNewTaskToReadyList+0xcc>)
 8004a6c:	441a      	add	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3304      	adds	r3, #4
 8004a72:	4619      	mov	r1, r3
 8004a74:	4610      	mov	r0, r2
 8004a76:	f7fe fe33 	bl	80036e0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a7a:	f7ff f80d 	bl	8003a98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	; (8004ab4 <prvAddNewTaskToReadyList+0xc0>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00e      	beq.n	8004aa4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a86:	4b0a      	ldr	r3, [pc, #40]	; (8004ab0 <prvAddNewTaskToReadyList+0xbc>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d207      	bcs.n	8004aa4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a94:	4b0b      	ldr	r3, [pc, #44]	; (8004ac4 <prvAddNewTaskToReadyList+0xd0>)
 8004a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a9a:	601a      	str	r2, [r3, #0]
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004aa4:	bf00      	nop
 8004aa6:	3708      	adds	r7, #8
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	20000f60 	.word	0x20000f60
 8004ab0:	20000e60 	.word	0x20000e60
 8004ab4:	20000f6c 	.word	0x20000f6c
 8004ab8:	20000f7c 	.word	0x20000f7c
 8004abc:	20000f68 	.word	0x20000f68
 8004ac0:	20000e64 	.word	0x20000e64
 8004ac4:	e000ed04 	.word	0xe000ed04

08004ac8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d016      	beq.n	8004b08 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ada:	4b13      	ldr	r3, [pc, #76]	; (8004b28 <vTaskDelay+0x60>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d009      	beq.n	8004af6 <vTaskDelay+0x2e>
 8004ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae6:	f383 8811 	msr	BASEPRI, r3
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	60bb      	str	r3, [r7, #8]
 8004af4:	e7fe      	b.n	8004af4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004af6:	f000 f879 	bl	8004bec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004afa:	2100      	movs	r1, #0
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 fdc3 	bl	8005688 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b02:	f000 f881 	bl	8004c08 <xTaskResumeAll>
 8004b06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d107      	bne.n	8004b1e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004b0e:	4b07      	ldr	r3, [pc, #28]	; (8004b2c <vTaskDelay+0x64>)
 8004b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b1e:	bf00      	nop
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	20000f88 	.word	0x20000f88
 8004b2c:	e000ed04 	.word	0xe000ed04

08004b30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b08a      	sub	sp, #40	; 0x28
 8004b34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b36:	2300      	movs	r3, #0
 8004b38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b3e:	463a      	mov	r2, r7
 8004b40:	1d39      	adds	r1, r7, #4
 8004b42:	f107 0308 	add.w	r3, r7, #8
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fb fcd2 	bl	80004f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b4c:	6839      	ldr	r1, [r7, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	9202      	str	r2, [sp, #8]
 8004b54:	9301      	str	r3, [sp, #4]
 8004b56:	2300      	movs	r3, #0
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	460a      	mov	r2, r1
 8004b5e:	491d      	ldr	r1, [pc, #116]	; (8004bd4 <vTaskStartScheduler+0xa4>)
 8004b60:	481d      	ldr	r0, [pc, #116]	; (8004bd8 <vTaskStartScheduler+0xa8>)
 8004b62:	f7ff fe21 	bl	80047a8 <xTaskCreateStatic>
 8004b66:	4602      	mov	r2, r0
 8004b68:	4b1c      	ldr	r3, [pc, #112]	; (8004bdc <vTaskStartScheduler+0xac>)
 8004b6a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b6c:	4b1b      	ldr	r3, [pc, #108]	; (8004bdc <vTaskStartScheduler+0xac>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b74:	2301      	movs	r3, #1
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	e001      	b.n	8004b7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d115      	bne.n	8004bb0 <vTaskStartScheduler+0x80>
 8004b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b88:	f383 8811 	msr	BASEPRI, r3
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	613b      	str	r3, [r7, #16]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004b96:	4b12      	ldr	r3, [pc, #72]	; (8004be0 <vTaskStartScheduler+0xb0>)
 8004b98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b9c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b9e:	4b11      	ldr	r3, [pc, #68]	; (8004be4 <vTaskStartScheduler+0xb4>)
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ba4:	4b10      	ldr	r3, [pc, #64]	; (8004be8 <vTaskStartScheduler+0xb8>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004baa:	f7fe fea9 	bl	8003900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004bae:	e00d      	b.n	8004bcc <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bb6:	d109      	bne.n	8004bcc <vTaskStartScheduler+0x9c>
 8004bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbc:	f383 8811 	msr	BASEPRI, r3
 8004bc0:	f3bf 8f6f 	isb	sy
 8004bc4:	f3bf 8f4f 	dsb	sy
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	e7fe      	b.n	8004bca <vTaskStartScheduler+0x9a>
}
 8004bcc:	bf00      	nop
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	08005950 	.word	0x08005950
 8004bd8:	08005175 	.word	0x08005175
 8004bdc:	20000f84 	.word	0x20000f84
 8004be0:	20000f80 	.word	0x20000f80
 8004be4:	20000f6c 	.word	0x20000f6c
 8004be8:	20000f64 	.word	0x20000f64

08004bec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004bf0:	4b04      	ldr	r3, [pc, #16]	; (8004c04 <vTaskSuspendAll+0x18>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	4a03      	ldr	r2, [pc, #12]	; (8004c04 <vTaskSuspendAll+0x18>)
 8004bf8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004bfa:	bf00      	nop
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	20000f88 	.word	0x20000f88

08004c08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c12:	2300      	movs	r3, #0
 8004c14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c16:	4b41      	ldr	r3, [pc, #260]	; (8004d1c <xTaskResumeAll+0x114>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d109      	bne.n	8004c32 <xTaskResumeAll+0x2a>
 8004c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	e7fe      	b.n	8004c30 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c32:	f7fe ff03 	bl	8003a3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c36:	4b39      	ldr	r3, [pc, #228]	; (8004d1c <xTaskResumeAll+0x114>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	4a37      	ldr	r2, [pc, #220]	; (8004d1c <xTaskResumeAll+0x114>)
 8004c3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c40:	4b36      	ldr	r3, [pc, #216]	; (8004d1c <xTaskResumeAll+0x114>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d161      	bne.n	8004d0c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c48:	4b35      	ldr	r3, [pc, #212]	; (8004d20 <xTaskResumeAll+0x118>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d05d      	beq.n	8004d0c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c50:	e02e      	b.n	8004cb0 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c52:	4b34      	ldr	r3, [pc, #208]	; (8004d24 <xTaskResumeAll+0x11c>)
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	3318      	adds	r3, #24
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fe fd9b 	bl	800379a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	3304      	adds	r3, #4
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7fe fd96 	bl	800379a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c72:	2201      	movs	r2, #1
 8004c74:	409a      	lsls	r2, r3
 8004c76:	4b2c      	ldr	r3, [pc, #176]	; (8004d28 <xTaskResumeAll+0x120>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	4a2a      	ldr	r2, [pc, #168]	; (8004d28 <xTaskResumeAll+0x120>)
 8004c7e:	6013      	str	r3, [r2, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c84:	4613      	mov	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4a27      	ldr	r2, [pc, #156]	; (8004d2c <xTaskResumeAll+0x124>)
 8004c8e:	441a      	add	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3304      	adds	r3, #4
 8004c94:	4619      	mov	r1, r3
 8004c96:	4610      	mov	r0, r2
 8004c98:	f7fe fd22 	bl	80036e0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca0:	4b23      	ldr	r3, [pc, #140]	; (8004d30 <xTaskResumeAll+0x128>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d302      	bcc.n	8004cb0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004caa:	4b22      	ldr	r3, [pc, #136]	; (8004d34 <xTaskResumeAll+0x12c>)
 8004cac:	2201      	movs	r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cb0:	4b1c      	ldr	r3, [pc, #112]	; (8004d24 <xTaskResumeAll+0x11c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1cc      	bne.n	8004c52 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004cbe:	f000 fb0b 	bl	80052d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004cc2:	4b1d      	ldr	r3, [pc, #116]	; (8004d38 <xTaskResumeAll+0x130>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d010      	beq.n	8004cf0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004cce:	f000 f837 	bl	8004d40 <xTaskIncrementTick>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004cd8:	4b16      	ldr	r3, [pc, #88]	; (8004d34 <xTaskResumeAll+0x12c>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f1      	bne.n	8004cce <xTaskResumeAll+0xc6>

						xPendedTicks = 0;
 8004cea:	4b13      	ldr	r3, [pc, #76]	; (8004d38 <xTaskResumeAll+0x130>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004cf0:	4b10      	ldr	r3, [pc, #64]	; (8004d34 <xTaskResumeAll+0x12c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d009      	beq.n	8004d0c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004cfc:	4b0f      	ldr	r3, [pc, #60]	; (8004d3c <xTaskResumeAll+0x134>)
 8004cfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d0c:	f7fe fec4 	bl	8003a98 <vPortExitCritical>

	return xAlreadyYielded;
 8004d10:	68bb      	ldr	r3, [r7, #8]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000f88 	.word	0x20000f88
 8004d20:	20000f60 	.word	0x20000f60
 8004d24:	20000f20 	.word	0x20000f20
 8004d28:	20000f68 	.word	0x20000f68
 8004d2c:	20000e64 	.word	0x20000e64
 8004d30:	20000e60 	.word	0x20000e60
 8004d34:	20000f74 	.word	0x20000f74
 8004d38:	20000f70 	.word	0x20000f70
 8004d3c:	e000ed04 	.word	0xe000ed04

08004d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d46:	2300      	movs	r3, #0
 8004d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d4a:	4b4e      	ldr	r3, [pc, #312]	; (8004e84 <xTaskIncrementTick+0x144>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f040 808d 	bne.w	8004e6e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d54:	4b4c      	ldr	r3, [pc, #304]	; (8004e88 <xTaskIncrementTick+0x148>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d5c:	4a4a      	ldr	r2, [pc, #296]	; (8004e88 <xTaskIncrementTick+0x148>)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d11f      	bne.n	8004da8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004d68:	4b48      	ldr	r3, [pc, #288]	; (8004e8c <xTaskIncrementTick+0x14c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d009      	beq.n	8004d86 <xTaskIncrementTick+0x46>
 8004d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	603b      	str	r3, [r7, #0]
 8004d84:	e7fe      	b.n	8004d84 <xTaskIncrementTick+0x44>
 8004d86:	4b41      	ldr	r3, [pc, #260]	; (8004e8c <xTaskIncrementTick+0x14c>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	60fb      	str	r3, [r7, #12]
 8004d8c:	4b40      	ldr	r3, [pc, #256]	; (8004e90 <xTaskIncrementTick+0x150>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a3e      	ldr	r2, [pc, #248]	; (8004e8c <xTaskIncrementTick+0x14c>)
 8004d92:	6013      	str	r3, [r2, #0]
 8004d94:	4a3e      	ldr	r2, [pc, #248]	; (8004e90 <xTaskIncrementTick+0x150>)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	4b3e      	ldr	r3, [pc, #248]	; (8004e94 <xTaskIncrementTick+0x154>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	3301      	adds	r3, #1
 8004da0:	4a3c      	ldr	r2, [pc, #240]	; (8004e94 <xTaskIncrementTick+0x154>)
 8004da2:	6013      	str	r3, [r2, #0]
 8004da4:	f000 fa98 	bl	80052d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004da8:	4b3b      	ldr	r3, [pc, #236]	; (8004e98 <xTaskIncrementTick+0x158>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	693a      	ldr	r2, [r7, #16]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d348      	bcc.n	8004e44 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004db2:	4b36      	ldr	r3, [pc, #216]	; (8004e8c <xTaskIncrementTick+0x14c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d104      	bne.n	8004dc6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dbc:	4b36      	ldr	r3, [pc, #216]	; (8004e98 <xTaskIncrementTick+0x158>)
 8004dbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004dc2:	601a      	str	r2, [r3, #0]
					break;
 8004dc4:	e03e      	b.n	8004e44 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dc6:	4b31      	ldr	r3, [pc, #196]	; (8004e8c <xTaskIncrementTick+0x14c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d203      	bcs.n	8004de6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004dde:	4a2e      	ldr	r2, [pc, #184]	; (8004e98 <xTaskIncrementTick+0x158>)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004de4:	e02e      	b.n	8004e44 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	3304      	adds	r3, #4
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fe fcd5 	bl	800379a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d004      	beq.n	8004e02 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	3318      	adds	r3, #24
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7fe fccc 	bl	800379a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e06:	2201      	movs	r2, #1
 8004e08:	409a      	lsls	r2, r3
 8004e0a:	4b24      	ldr	r3, [pc, #144]	; (8004e9c <xTaskIncrementTick+0x15c>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	4a22      	ldr	r2, [pc, #136]	; (8004e9c <xTaskIncrementTick+0x15c>)
 8004e12:	6013      	str	r3, [r2, #0]
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e18:	4613      	mov	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4a1f      	ldr	r2, [pc, #124]	; (8004ea0 <xTaskIncrementTick+0x160>)
 8004e22:	441a      	add	r2, r3
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	3304      	adds	r3, #4
 8004e28:	4619      	mov	r1, r3
 8004e2a:	4610      	mov	r0, r2
 8004e2c:	f7fe fc58 	bl	80036e0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e34:	4b1b      	ldr	r3, [pc, #108]	; (8004ea4 <xTaskIncrementTick+0x164>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d3b9      	bcc.n	8004db2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e42:	e7b6      	b.n	8004db2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e44:	4b17      	ldr	r3, [pc, #92]	; (8004ea4 <xTaskIncrementTick+0x164>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e4a:	4915      	ldr	r1, [pc, #84]	; (8004ea0 <xTaskIncrementTick+0x160>)
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	4413      	add	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d901      	bls.n	8004e60 <xTaskIncrementTick+0x120>
			{
				xSwitchRequired = pdTRUE;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004e60:	4b11      	ldr	r3, [pc, #68]	; (8004ea8 <xTaskIncrementTick+0x168>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d007      	beq.n	8004e78 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	617b      	str	r3, [r7, #20]
 8004e6c:	e004      	b.n	8004e78 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004e6e:	4b0f      	ldr	r3, [pc, #60]	; (8004eac <xTaskIncrementTick+0x16c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	3301      	adds	r3, #1
 8004e74:	4a0d      	ldr	r2, [pc, #52]	; (8004eac <xTaskIncrementTick+0x16c>)
 8004e76:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004e78:	697b      	ldr	r3, [r7, #20]
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000f88 	.word	0x20000f88
 8004e88:	20000f64 	.word	0x20000f64
 8004e8c:	20000f18 	.word	0x20000f18
 8004e90:	20000f1c 	.word	0x20000f1c
 8004e94:	20000f78 	.word	0x20000f78
 8004e98:	20000f80 	.word	0x20000f80
 8004e9c:	20000f68 	.word	0x20000f68
 8004ea0:	20000e64 	.word	0x20000e64
 8004ea4:	20000e60 	.word	0x20000e60
 8004ea8:	20000f74 	.word	0x20000f74
 8004eac:	20000f70 	.word	0x20000f70

08004eb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b087      	sub	sp, #28
 8004eb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004eb6:	4b26      	ldr	r3, [pc, #152]	; (8004f50 <vTaskSwitchContext+0xa0>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004ebe:	4b25      	ldr	r3, [pc, #148]	; (8004f54 <vTaskSwitchContext+0xa4>)
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ec4:	e03e      	b.n	8004f44 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8004ec6:	4b23      	ldr	r3, [pc, #140]	; (8004f54 <vTaskSwitchContext+0xa4>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ecc:	4b22      	ldr	r3, [pc, #136]	; (8004f58 <vTaskSwitchContext+0xa8>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	fab3 f383 	clz	r3, r3
 8004ed8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004eda:	7afb      	ldrb	r3, [r7, #11]
 8004edc:	f1c3 031f 	rsb	r3, r3, #31
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	491e      	ldr	r1, [pc, #120]	; (8004f5c <vTaskSwitchContext+0xac>)
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	4413      	add	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	440b      	add	r3, r1
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d109      	bne.n	8004f0a <vTaskSwitchContext+0x5a>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	607b      	str	r3, [r7, #4]
 8004f08:	e7fe      	b.n	8004f08 <vTaskSwitchContext+0x58>
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	4a11      	ldr	r2, [pc, #68]	; (8004f5c <vTaskSwitchContext+0xac>)
 8004f16:	4413      	add	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	685a      	ldr	r2, [r3, #4]
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	605a      	str	r2, [r3, #4]
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	3308      	adds	r3, #8
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d104      	bne.n	8004f3a <vTaskSwitchContext+0x8a>
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	605a      	str	r2, [r3, #4]
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	4a07      	ldr	r2, [pc, #28]	; (8004f60 <vTaskSwitchContext+0xb0>)
 8004f42:	6013      	str	r3, [r2, #0]
}
 8004f44:	bf00      	nop
 8004f46:	371c      	adds	r7, #28
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	20000f88 	.word	0x20000f88
 8004f54:	20000f74 	.word	0x20000f74
 8004f58:	20000f68 	.word	0x20000f68
 8004f5c:	20000e64 	.word	0x20000e64
 8004f60:	20000e60 	.word	0x20000e60

08004f64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d109      	bne.n	8004f88 <vTaskPlaceOnEventList+0x24>
 8004f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	e7fe      	b.n	8004f86 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f88:	4b07      	ldr	r3, [pc, #28]	; (8004fa8 <vTaskPlaceOnEventList+0x44>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	3318      	adds	r3, #24
 8004f8e:	4619      	mov	r1, r3
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f7fe fbc9 	bl	8003728 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f96:	2101      	movs	r1, #1
 8004f98:	6838      	ldr	r0, [r7, #0]
 8004f9a:	f000 fb75 	bl	8005688 <prvAddCurrentTaskToDelayedList>
}
 8004f9e:	bf00      	nop
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20000e60 	.word	0x20000e60

08004fac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <xTaskRemoveFromEventList+0x2a>
 8004fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	e7fe      	b.n	8004fd4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	3318      	adds	r3, #24
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fe fbdd 	bl	800379a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fe0:	4b1d      	ldr	r3, [pc, #116]	; (8005058 <xTaskRemoveFromEventList+0xac>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d11c      	bne.n	8005022 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	3304      	adds	r3, #4
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fe fbd4 	bl	800379a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	409a      	lsls	r2, r3
 8004ffa:	4b18      	ldr	r3, [pc, #96]	; (800505c <xTaskRemoveFromEventList+0xb0>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	4a16      	ldr	r2, [pc, #88]	; (800505c <xTaskRemoveFromEventList+0xb0>)
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005008:	4613      	mov	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4a13      	ldr	r2, [pc, #76]	; (8005060 <xTaskRemoveFromEventList+0xb4>)
 8005012:	441a      	add	r2, r3
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	3304      	adds	r3, #4
 8005018:	4619      	mov	r1, r3
 800501a:	4610      	mov	r0, r2
 800501c:	f7fe fb60 	bl	80036e0 <vListInsertEnd>
 8005020:	e005      	b.n	800502e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	3318      	adds	r3, #24
 8005026:	4619      	mov	r1, r3
 8005028:	480e      	ldr	r0, [pc, #56]	; (8005064 <xTaskRemoveFromEventList+0xb8>)
 800502a:	f7fe fb59 	bl	80036e0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005032:	4b0d      	ldr	r3, [pc, #52]	; (8005068 <xTaskRemoveFromEventList+0xbc>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005038:	429a      	cmp	r2, r3
 800503a:	d905      	bls.n	8005048 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800503c:	2301      	movs	r3, #1
 800503e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005040:	4b0a      	ldr	r3, [pc, #40]	; (800506c <xTaskRemoveFromEventList+0xc0>)
 8005042:	2201      	movs	r2, #1
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	e001      	b.n	800504c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800504c:	697b      	ldr	r3, [r7, #20]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3718      	adds	r7, #24
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000f88 	.word	0x20000f88
 800505c:	20000f68 	.word	0x20000f68
 8005060:	20000e64 	.word	0x20000e64
 8005064:	20000f20 	.word	0x20000f20
 8005068:	20000e60 	.word	0x20000e60
 800506c:	20000f74 	.word	0x20000f74

08005070 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005078:	4b06      	ldr	r3, [pc, #24]	; (8005094 <vTaskInternalSetTimeOutState+0x24>)
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005080:	4b05      	ldr	r3, [pc, #20]	; (8005098 <vTaskInternalSetTimeOutState+0x28>)
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	605a      	str	r2, [r3, #4]
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr
 8005094:	20000f78 	.word	0x20000f78
 8005098:	20000f64 	.word	0x20000f64

0800509c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b088      	sub	sp, #32
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d109      	bne.n	80050c0 <xTaskCheckForTimeOut+0x24>
 80050ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b0:	f383 8811 	msr	BASEPRI, r3
 80050b4:	f3bf 8f6f 	isb	sy
 80050b8:	f3bf 8f4f 	dsb	sy
 80050bc:	613b      	str	r3, [r7, #16]
 80050be:	e7fe      	b.n	80050be <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d109      	bne.n	80050da <xTaskCheckForTimeOut+0x3e>
 80050c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ca:	f383 8811 	msr	BASEPRI, r3
 80050ce:	f3bf 8f6f 	isb	sy
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	e7fe      	b.n	80050d8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80050da:	f7fe fcaf 	bl	8003a3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80050de:	4b1d      	ldr	r3, [pc, #116]	; (8005154 <xTaskCheckForTimeOut+0xb8>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050f6:	d102      	bne.n	80050fe <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80050f8:	2300      	movs	r3, #0
 80050fa:	61fb      	str	r3, [r7, #28]
 80050fc:	e023      	b.n	8005146 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	4b15      	ldr	r3, [pc, #84]	; (8005158 <xTaskCheckForTimeOut+0xbc>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d007      	beq.n	800511a <xTaskCheckForTimeOut+0x7e>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	429a      	cmp	r2, r3
 8005112:	d802      	bhi.n	800511a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005114:	2301      	movs	r3, #1
 8005116:	61fb      	str	r3, [r7, #28]
 8005118:	e015      	b.n	8005146 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	429a      	cmp	r2, r3
 8005122:	d90b      	bls.n	800513c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	1ad2      	subs	r2, r2, r3
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f7ff ff9d 	bl	8005070 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005136:	2300      	movs	r3, #0
 8005138:	61fb      	str	r3, [r7, #28]
 800513a:	e004      	b.n	8005146 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2200      	movs	r2, #0
 8005140:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005142:	2301      	movs	r3, #1
 8005144:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005146:	f7fe fca7 	bl	8003a98 <vPortExitCritical>

	return xReturn;
 800514a:	69fb      	ldr	r3, [r7, #28]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3720      	adds	r7, #32
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	20000f64 	.word	0x20000f64
 8005158:	20000f78 	.word	0x20000f78

0800515c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800515c:	b480      	push	{r7}
 800515e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005160:	4b03      	ldr	r3, [pc, #12]	; (8005170 <vTaskMissedYield+0x14>)
 8005162:	2201      	movs	r2, #1
 8005164:	601a      	str	r2, [r3, #0]
}
 8005166:	bf00      	nop
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr
 8005170:	20000f74 	.word	0x20000f74

08005174 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800517c:	f000 f852 	bl	8005224 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005180:	4b06      	ldr	r3, [pc, #24]	; (800519c <prvIdleTask+0x28>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d9f9      	bls.n	800517c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005188:	4b05      	ldr	r3, [pc, #20]	; (80051a0 <prvIdleTask+0x2c>)
 800518a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005198:	e7f0      	b.n	800517c <prvIdleTask+0x8>
 800519a:	bf00      	nop
 800519c:	20000e64 	.word	0x20000e64
 80051a0:	e000ed04 	.word	0xe000ed04

080051a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051aa:	2300      	movs	r3, #0
 80051ac:	607b      	str	r3, [r7, #4]
 80051ae:	e00c      	b.n	80051ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	4613      	mov	r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4413      	add	r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	4a12      	ldr	r2, [pc, #72]	; (8005204 <prvInitialiseTaskLists+0x60>)
 80051bc:	4413      	add	r3, r2
 80051be:	4618      	mov	r0, r3
 80051c0:	f7fe fa61 	bl	8003686 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3301      	adds	r3, #1
 80051c8:	607b      	str	r3, [r7, #4]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2b06      	cmp	r3, #6
 80051ce:	d9ef      	bls.n	80051b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80051d0:	480d      	ldr	r0, [pc, #52]	; (8005208 <prvInitialiseTaskLists+0x64>)
 80051d2:	f7fe fa58 	bl	8003686 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80051d6:	480d      	ldr	r0, [pc, #52]	; (800520c <prvInitialiseTaskLists+0x68>)
 80051d8:	f7fe fa55 	bl	8003686 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80051dc:	480c      	ldr	r0, [pc, #48]	; (8005210 <prvInitialiseTaskLists+0x6c>)
 80051de:	f7fe fa52 	bl	8003686 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80051e2:	480c      	ldr	r0, [pc, #48]	; (8005214 <prvInitialiseTaskLists+0x70>)
 80051e4:	f7fe fa4f 	bl	8003686 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80051e8:	480b      	ldr	r0, [pc, #44]	; (8005218 <prvInitialiseTaskLists+0x74>)
 80051ea:	f7fe fa4c 	bl	8003686 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80051ee:	4b0b      	ldr	r3, [pc, #44]	; (800521c <prvInitialiseTaskLists+0x78>)
 80051f0:	4a05      	ldr	r2, [pc, #20]	; (8005208 <prvInitialiseTaskLists+0x64>)
 80051f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80051f4:	4b0a      	ldr	r3, [pc, #40]	; (8005220 <prvInitialiseTaskLists+0x7c>)
 80051f6:	4a05      	ldr	r2, [pc, #20]	; (800520c <prvInitialiseTaskLists+0x68>)
 80051f8:	601a      	str	r2, [r3, #0]
}
 80051fa:	bf00      	nop
 80051fc:	3708      	adds	r7, #8
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	20000e64 	.word	0x20000e64
 8005208:	20000ef0 	.word	0x20000ef0
 800520c:	20000f04 	.word	0x20000f04
 8005210:	20000f20 	.word	0x20000f20
 8005214:	20000f34 	.word	0x20000f34
 8005218:	20000f4c 	.word	0x20000f4c
 800521c:	20000f18 	.word	0x20000f18
 8005220:	20000f1c 	.word	0x20000f1c

08005224 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800522a:	e019      	b.n	8005260 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800522c:	f7fe fc06 	bl	8003a3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005230:	4b0f      	ldr	r3, [pc, #60]	; (8005270 <prvCheckTasksWaitingTermination+0x4c>)
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	3304      	adds	r3, #4
 800523c:	4618      	mov	r0, r3
 800523e:	f7fe faac 	bl	800379a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005242:	4b0c      	ldr	r3, [pc, #48]	; (8005274 <prvCheckTasksWaitingTermination+0x50>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	3b01      	subs	r3, #1
 8005248:	4a0a      	ldr	r2, [pc, #40]	; (8005274 <prvCheckTasksWaitingTermination+0x50>)
 800524a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800524c:	4b0a      	ldr	r3, [pc, #40]	; (8005278 <prvCheckTasksWaitingTermination+0x54>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	3b01      	subs	r3, #1
 8005252:	4a09      	ldr	r2, [pc, #36]	; (8005278 <prvCheckTasksWaitingTermination+0x54>)
 8005254:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005256:	f7fe fc1f 	bl	8003a98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f80e 	bl	800527c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005260:	4b05      	ldr	r3, [pc, #20]	; (8005278 <prvCheckTasksWaitingTermination+0x54>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e1      	bne.n	800522c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005268:	bf00      	nop
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	20000f34 	.word	0x20000f34
 8005274:	20000f60 	.word	0x20000f60
 8005278:	20000f48 	.word	0x20000f48

0800527c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800528a:	2b00      	cmp	r3, #0
 800528c:	d108      	bne.n	80052a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005292:	4618      	mov	r0, r3
 8005294:	f7fe fd76 	bl	8003d84 <vPortFree>
				vPortFree( pxTCB );
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7fe fd73 	bl	8003d84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800529e:	e017      	b.n	80052d0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d103      	bne.n	80052b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7fe fd6a 	bl	8003d84 <vPortFree>
	}
 80052b0:	e00e      	b.n	80052d0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d009      	beq.n	80052d0 <prvDeleteTCB+0x54>
 80052bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c0:	f383 8811 	msr	BASEPRI, r3
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	f3bf 8f4f 	dsb	sy
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	e7fe      	b.n	80052ce <prvDeleteTCB+0x52>
	}
 80052d0:	bf00      	nop
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052de:	4b0c      	ldr	r3, [pc, #48]	; (8005310 <prvResetNextTaskUnblockTime+0x38>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d104      	bne.n	80052f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80052e8:	4b0a      	ldr	r3, [pc, #40]	; (8005314 <prvResetNextTaskUnblockTime+0x3c>)
 80052ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80052f0:	e008      	b.n	8005304 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052f2:	4b07      	ldr	r3, [pc, #28]	; (8005310 <prvResetNextTaskUnblockTime+0x38>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	4a04      	ldr	r2, [pc, #16]	; (8005314 <prvResetNextTaskUnblockTime+0x3c>)
 8005302:	6013      	str	r3, [r2, #0]
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr
 8005310:	20000f18 	.word	0x20000f18
 8005314:	20000f80 	.word	0x20000f80

08005318 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800531e:	4b0b      	ldr	r3, [pc, #44]	; (800534c <xTaskGetSchedulerState+0x34>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d102      	bne.n	800532c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005326:	2301      	movs	r3, #1
 8005328:	607b      	str	r3, [r7, #4]
 800532a:	e008      	b.n	800533e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800532c:	4b08      	ldr	r3, [pc, #32]	; (8005350 <xTaskGetSchedulerState+0x38>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d102      	bne.n	800533a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005334:	2302      	movs	r3, #2
 8005336:	607b      	str	r3, [r7, #4]
 8005338:	e001      	b.n	800533e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800533a:	2300      	movs	r3, #0
 800533c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800533e:	687b      	ldr	r3, [r7, #4]
	}
 8005340:	4618      	mov	r0, r3
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	20000f6c 	.word	0x20000f6c
 8005350:	20000f88 	.word	0x20000f88

08005354 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005360:	2300      	movs	r3, #0
 8005362:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d05e      	beq.n	8005428 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800536e:	4b31      	ldr	r3, [pc, #196]	; (8005434 <xTaskPriorityInherit+0xe0>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005374:	429a      	cmp	r2, r3
 8005376:	d24e      	bcs.n	8005416 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	699b      	ldr	r3, [r3, #24]
 800537c:	2b00      	cmp	r3, #0
 800537e:	db06      	blt.n	800538e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005380:	4b2c      	ldr	r3, [pc, #176]	; (8005434 <xTaskPriorityInherit+0xe0>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005386:	f1c3 0207 	rsb	r2, r3, #7
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	6959      	ldr	r1, [r3, #20]
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005396:	4613      	mov	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	4413      	add	r3, r2
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4a26      	ldr	r2, [pc, #152]	; (8005438 <xTaskPriorityInherit+0xe4>)
 80053a0:	4413      	add	r3, r2
 80053a2:	4299      	cmp	r1, r3
 80053a4:	d12f      	bne.n	8005406 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	3304      	adds	r3, #4
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fe f9f5 	bl	800379a <uxListRemove>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10a      	bne.n	80053cc <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ba:	2201      	movs	r2, #1
 80053bc:	fa02 f303 	lsl.w	r3, r2, r3
 80053c0:	43da      	mvns	r2, r3
 80053c2:	4b1e      	ldr	r3, [pc, #120]	; (800543c <xTaskPriorityInherit+0xe8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4013      	ands	r3, r2
 80053c8:	4a1c      	ldr	r2, [pc, #112]	; (800543c <xTaskPriorityInherit+0xe8>)
 80053ca:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80053cc:	4b19      	ldr	r3, [pc, #100]	; (8005434 <xTaskPriorityInherit+0xe0>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	2201      	movs	r2, #1
 80053dc:	409a      	lsls	r2, r3
 80053de:	4b17      	ldr	r3, [pc, #92]	; (800543c <xTaskPriorityInherit+0xe8>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	4a15      	ldr	r2, [pc, #84]	; (800543c <xTaskPriorityInherit+0xe8>)
 80053e6:	6013      	str	r3, [r2, #0]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ec:	4613      	mov	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4a10      	ldr	r2, [pc, #64]	; (8005438 <xTaskPriorityInherit+0xe4>)
 80053f6:	441a      	add	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	3304      	adds	r3, #4
 80053fc:	4619      	mov	r1, r3
 80053fe:	4610      	mov	r0, r2
 8005400:	f7fe f96e 	bl	80036e0 <vListInsertEnd>
 8005404:	e004      	b.n	8005410 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005406:	4b0b      	ldr	r3, [pc, #44]	; (8005434 <xTaskPriorityInherit+0xe0>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005410:	2301      	movs	r3, #1
 8005412:	60fb      	str	r3, [r7, #12]
 8005414:	e008      	b.n	8005428 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800541a:	4b06      	ldr	r3, [pc, #24]	; (8005434 <xTaskPriorityInherit+0xe0>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005420:	429a      	cmp	r2, r3
 8005422:	d201      	bcs.n	8005428 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005424:	2301      	movs	r3, #1
 8005426:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005428:	68fb      	ldr	r3, [r7, #12]
	}
 800542a:	4618      	mov	r0, r3
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	20000e60 	.word	0x20000e60
 8005438:	20000e64 	.word	0x20000e64
 800543c:	20000f68 	.word	0x20000f68

08005440 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800544c:	2300      	movs	r3, #0
 800544e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d06c      	beq.n	8005530 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005456:	4b39      	ldr	r3, [pc, #228]	; (800553c <xTaskPriorityDisinherit+0xfc>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	429a      	cmp	r2, r3
 800545e:	d009      	beq.n	8005474 <xTaskPriorityDisinherit+0x34>
 8005460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	e7fe      	b.n	8005472 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005478:	2b00      	cmp	r3, #0
 800547a:	d109      	bne.n	8005490 <xTaskPriorityDisinherit+0x50>
 800547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	e7fe      	b.n	800548e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005494:	1e5a      	subs	r2, r3, #1
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d044      	beq.n	8005530 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d140      	bne.n	8005530 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	3304      	adds	r3, #4
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fe f971 	bl	800379a <uxListRemove>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d115      	bne.n	80054ea <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c2:	491f      	ldr	r1, [pc, #124]	; (8005540 <xTaskPriorityDisinherit+0x100>)
 80054c4:	4613      	mov	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	440b      	add	r3, r1
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10a      	bne.n	80054ea <xTaskPriorityDisinherit+0xaa>
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d8:	2201      	movs	r2, #1
 80054da:	fa02 f303 	lsl.w	r3, r2, r3
 80054de:	43da      	mvns	r2, r3
 80054e0:	4b18      	ldr	r3, [pc, #96]	; (8005544 <xTaskPriorityDisinherit+0x104>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4013      	ands	r3, r2
 80054e6:	4a17      	ldr	r2, [pc, #92]	; (8005544 <xTaskPriorityDisinherit+0x104>)
 80054e8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	f1c3 0207 	rsb	r2, r3, #7
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005502:	2201      	movs	r2, #1
 8005504:	409a      	lsls	r2, r3
 8005506:	4b0f      	ldr	r3, [pc, #60]	; (8005544 <xTaskPriorityDisinherit+0x104>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4313      	orrs	r3, r2
 800550c:	4a0d      	ldr	r2, [pc, #52]	; (8005544 <xTaskPriorityDisinherit+0x104>)
 800550e:	6013      	str	r3, [r2, #0]
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4a08      	ldr	r2, [pc, #32]	; (8005540 <xTaskPriorityDisinherit+0x100>)
 800551e:	441a      	add	r2, r3
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	3304      	adds	r3, #4
 8005524:	4619      	mov	r1, r3
 8005526:	4610      	mov	r0, r2
 8005528:	f7fe f8da 	bl	80036e0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800552c:	2301      	movs	r3, #1
 800552e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005530:	697b      	ldr	r3, [r7, #20]
	}
 8005532:	4618      	mov	r0, r3
 8005534:	3718      	adds	r7, #24
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20000e60 	.word	0x20000e60
 8005540:	20000e64 	.word	0x20000e64
 8005544:	20000f68 	.word	0x20000f68

08005548 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005548:	b580      	push	{r7, lr}
 800554a:	b088      	sub	sp, #32
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005556:	2301      	movs	r3, #1
 8005558:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d075      	beq.n	800564c <vTaskPriorityDisinheritAfterTimeout+0x104>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005564:	2b00      	cmp	r3, #0
 8005566:	d109      	bne.n	800557c <vTaskPriorityDisinheritAfterTimeout+0x34>
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	60fb      	str	r3, [r7, #12]
 800557a:	e7fe      	b.n	800557a <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	429a      	cmp	r2, r3
 8005584:	d202      	bcs.n	800558c <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	61fb      	str	r3, [r7, #28]
 800558a:	e002      	b.n	8005592 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005590:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	429a      	cmp	r2, r3
 800559a:	d057      	beq.n	800564c <vTaskPriorityDisinheritAfterTimeout+0x104>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d152      	bne.n	800564c <vTaskPriorityDisinheritAfterTimeout+0x104>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80055a6:	4b2b      	ldr	r3, [pc, #172]	; (8005654 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	69ba      	ldr	r2, [r7, #24]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d109      	bne.n	80055c4 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 80055b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	60bb      	str	r3, [r7, #8]
 80055c2:	e7fe      	b.n	80055c2 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055c8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	69fa      	ldr	r2, [r7, #28]
 80055ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	db04      	blt.n	80055e2 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	f1c3 0207 	rsb	r2, r3, #7
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	6959      	ldr	r1, [r3, #20]
 80055e6:	693a      	ldr	r2, [r7, #16]
 80055e8:	4613      	mov	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4a19      	ldr	r2, [pc, #100]	; (8005658 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80055f2:	4413      	add	r3, r2
 80055f4:	4299      	cmp	r1, r3
 80055f6:	d129      	bne.n	800564c <vTaskPriorityDisinheritAfterTimeout+0x104>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	3304      	adds	r3, #4
 80055fc:	4618      	mov	r0, r3
 80055fe:	f7fe f8cc 	bl	800379a <uxListRemove>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10a      	bne.n	800561e <vTaskPriorityDisinheritAfterTimeout+0xd6>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800560c:	2201      	movs	r2, #1
 800560e:	fa02 f303 	lsl.w	r3, r2, r3
 8005612:	43da      	mvns	r2, r3
 8005614:	4b11      	ldr	r3, [pc, #68]	; (800565c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4013      	ands	r3, r2
 800561a:	4a10      	ldr	r2, [pc, #64]	; (800565c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800561c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005622:	2201      	movs	r2, #1
 8005624:	409a      	lsls	r2, r3
 8005626:	4b0d      	ldr	r3, [pc, #52]	; (800565c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4313      	orrs	r3, r2
 800562c:	4a0b      	ldr	r2, [pc, #44]	; (800565c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005634:	4613      	mov	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4413      	add	r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4a06      	ldr	r2, [pc, #24]	; (8005658 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800563e:	441a      	add	r2, r3
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	3304      	adds	r3, #4
 8005644:	4619      	mov	r1, r3
 8005646:	4610      	mov	r0, r2
 8005648:	f7fe f84a 	bl	80036e0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800564c:	bf00      	nop
 800564e:	3720      	adds	r7, #32
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	20000e60 	.word	0x20000e60
 8005658:	20000e64 	.word	0x20000e64
 800565c:	20000f68 	.word	0x20000f68

08005660 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005664:	4b07      	ldr	r3, [pc, #28]	; (8005684 <pvTaskIncrementMutexHeldCount+0x24>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d004      	beq.n	8005676 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800566c:	4b05      	ldr	r3, [pc, #20]	; (8005684 <pvTaskIncrementMutexHeldCount+0x24>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005672:	3201      	adds	r2, #1
 8005674:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005676:	4b03      	ldr	r3, [pc, #12]	; (8005684 <pvTaskIncrementMutexHeldCount+0x24>)
 8005678:	681b      	ldr	r3, [r3, #0]
	}
 800567a:	4618      	mov	r0, r3
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	20000e60 	.word	0x20000e60

08005688 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005692:	4b29      	ldr	r3, [pc, #164]	; (8005738 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005698:	4b28      	ldr	r3, [pc, #160]	; (800573c <prvAddCurrentTaskToDelayedList+0xb4>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3304      	adds	r3, #4
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fe f87b 	bl	800379a <uxListRemove>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10b      	bne.n	80056c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80056aa:	4b24      	ldr	r3, [pc, #144]	; (800573c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b0:	2201      	movs	r2, #1
 80056b2:	fa02 f303 	lsl.w	r3, r2, r3
 80056b6:	43da      	mvns	r2, r3
 80056b8:	4b21      	ldr	r3, [pc, #132]	; (8005740 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4013      	ands	r3, r2
 80056be:	4a20      	ldr	r2, [pc, #128]	; (8005740 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056c8:	d10a      	bne.n	80056e0 <prvAddCurrentTaskToDelayedList+0x58>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d007      	beq.n	80056e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056d0:	4b1a      	ldr	r3, [pc, #104]	; (800573c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	3304      	adds	r3, #4
 80056d6:	4619      	mov	r1, r3
 80056d8:	481a      	ldr	r0, [pc, #104]	; (8005744 <prvAddCurrentTaskToDelayedList+0xbc>)
 80056da:	f7fe f801 	bl	80036e0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056de:	e026      	b.n	800572e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4413      	add	r3, r2
 80056e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80056e8:	4b14      	ldr	r3, [pc, #80]	; (800573c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d209      	bcs.n	800570c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056f8:	4b13      	ldr	r3, [pc, #76]	; (8005748 <prvAddCurrentTaskToDelayedList+0xc0>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	4b0f      	ldr	r3, [pc, #60]	; (800573c <prvAddCurrentTaskToDelayedList+0xb4>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	3304      	adds	r3, #4
 8005702:	4619      	mov	r1, r3
 8005704:	4610      	mov	r0, r2
 8005706:	f7fe f80f 	bl	8003728 <vListInsert>
}
 800570a:	e010      	b.n	800572e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800570c:	4b0f      	ldr	r3, [pc, #60]	; (800574c <prvAddCurrentTaskToDelayedList+0xc4>)
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	4b0a      	ldr	r3, [pc, #40]	; (800573c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	3304      	adds	r3, #4
 8005716:	4619      	mov	r1, r3
 8005718:	4610      	mov	r0, r2
 800571a:	f7fe f805 	bl	8003728 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800571e:	4b0c      	ldr	r3, [pc, #48]	; (8005750 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68ba      	ldr	r2, [r7, #8]
 8005724:	429a      	cmp	r2, r3
 8005726:	d202      	bcs.n	800572e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005728:	4a09      	ldr	r2, [pc, #36]	; (8005750 <prvAddCurrentTaskToDelayedList+0xc8>)
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	6013      	str	r3, [r2, #0]
}
 800572e:	bf00      	nop
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20000f64 	.word	0x20000f64
 800573c:	20000e60 	.word	0x20000e60
 8005740:	20000f68 	.word	0x20000f68
 8005744:	20000f4c 	.word	0x20000f4c
 8005748:	20000f1c 	.word	0x20000f1c
 800574c:	20000f18 	.word	0x20000f18
 8005750:	20000f80 	.word	0x20000f80

08005754 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005754:	f8df d034 	ldr.w	sp, [pc, #52]	; 800578c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005758:	f7fb f9b2 	bl	8000ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800575c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800575e:	e003      	b.n	8005768 <LoopCopyDataInit>

08005760 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005760:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005762:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005764:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005766:	3104      	adds	r1, #4

08005768 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005768:	480a      	ldr	r0, [pc, #40]	; (8005794 <LoopForever+0xa>)
	ldr	r3, =_edata
 800576a:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <LoopForever+0xe>)
	adds	r2, r0, r1
 800576c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800576e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005770:	d3f6      	bcc.n	8005760 <CopyDataInit>
	ldr	r2, =_sbss
 8005772:	4a0a      	ldr	r2, [pc, #40]	; (800579c <LoopForever+0x12>)
	b	LoopFillZerobss
 8005774:	e002      	b.n	800577c <LoopFillZerobss>

08005776 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005776:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005778:	f842 3b04 	str.w	r3, [r2], #4

0800577c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800577c:	4b08      	ldr	r3, [pc, #32]	; (80057a0 <LoopForever+0x16>)
	cmp	r2, r3
 800577e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005780:	d3f9      	bcc.n	8005776 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005782:	f000 f811 	bl	80057a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005786:	f7fa fef7 	bl	8000578 <main>

0800578a <LoopForever>:

LoopForever:
    b LoopForever
 800578a:	e7fe      	b.n	800578a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800578c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005790:	080059b0 	.word	0x080059b0
	ldr	r0, =_sdata
 8005794:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005798:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 800579c:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80057a0:	20001074 	.word	0x20001074

080057a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80057a4:	e7fe      	b.n	80057a4 <ADC1_2_IRQHandler>
	...

080057a8 <__libc_init_array>:
 80057a8:	b570      	push	{r4, r5, r6, lr}
 80057aa:	4e0d      	ldr	r6, [pc, #52]	; (80057e0 <__libc_init_array+0x38>)
 80057ac:	4c0d      	ldr	r4, [pc, #52]	; (80057e4 <__libc_init_array+0x3c>)
 80057ae:	1ba4      	subs	r4, r4, r6
 80057b0:	10a4      	asrs	r4, r4, #2
 80057b2:	2500      	movs	r5, #0
 80057b4:	42a5      	cmp	r5, r4
 80057b6:	d109      	bne.n	80057cc <__libc_init_array+0x24>
 80057b8:	4e0b      	ldr	r6, [pc, #44]	; (80057e8 <__libc_init_array+0x40>)
 80057ba:	4c0c      	ldr	r4, [pc, #48]	; (80057ec <__libc_init_array+0x44>)
 80057bc:	f000 f82c 	bl	8005818 <_init>
 80057c0:	1ba4      	subs	r4, r4, r6
 80057c2:	10a4      	asrs	r4, r4, #2
 80057c4:	2500      	movs	r5, #0
 80057c6:	42a5      	cmp	r5, r4
 80057c8:	d105      	bne.n	80057d6 <__libc_init_array+0x2e>
 80057ca:	bd70      	pop	{r4, r5, r6, pc}
 80057cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80057d0:	4798      	blx	r3
 80057d2:	3501      	adds	r5, #1
 80057d4:	e7ee      	b.n	80057b4 <__libc_init_array+0xc>
 80057d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80057da:	4798      	blx	r3
 80057dc:	3501      	adds	r5, #1
 80057de:	e7f2      	b.n	80057c6 <__libc_init_array+0x1e>
 80057e0:	080059a8 	.word	0x080059a8
 80057e4:	080059a8 	.word	0x080059a8
 80057e8:	080059a8 	.word	0x080059a8
 80057ec:	080059ac 	.word	0x080059ac

080057f0 <memcpy>:
 80057f0:	b510      	push	{r4, lr}
 80057f2:	1e43      	subs	r3, r0, #1
 80057f4:	440a      	add	r2, r1
 80057f6:	4291      	cmp	r1, r2
 80057f8:	d100      	bne.n	80057fc <memcpy+0xc>
 80057fa:	bd10      	pop	{r4, pc}
 80057fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005800:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005804:	e7f7      	b.n	80057f6 <memcpy+0x6>

08005806 <memset>:
 8005806:	4402      	add	r2, r0
 8005808:	4603      	mov	r3, r0
 800580a:	4293      	cmp	r3, r2
 800580c:	d100      	bne.n	8005810 <memset+0xa>
 800580e:	4770      	bx	lr
 8005810:	f803 1b01 	strb.w	r1, [r3], #1
 8005814:	e7f9      	b.n	800580a <memset+0x4>
	...

08005818 <_init>:
 8005818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581a:	bf00      	nop
 800581c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800581e:	bc08      	pop	{r3}
 8005820:	469e      	mov	lr, r3
 8005822:	4770      	bx	lr

08005824 <_fini>:
 8005824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005826:	bf00      	nop
 8005828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800582a:	bc08      	pop	{r3}
 800582c:	469e      	mov	lr, r3
 800582e:	4770      	bx	lr
