{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715147219869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715147219874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 13:46:59 2024 " "Processing started: Wed May 08 13:46:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715147219874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147219874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147219874 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vga_clk.qip " "Tcl Script File vga_clk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vga_clk.qip " "set_global_assignment -name QIP_FILE vga_clk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1715147219999 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1715147219999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715147220478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715147220478 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab9_soc.qsys " "Elaborating Platform Designer system entity \"lab9_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715147228833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:12 Progress: Loading Final/lab9_soc.qsys " "2024.05.08.13:47:12 Progress: Loading Final/lab9_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147232468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:13 Progress: Reading input file " "2024.05.08.13:47:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147233045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:13 Progress: Adding VGA_text_mode_controller_0 \[VGA_text_mode_controller 1.0\] " "2024.05.08.13:47:13 Progress: Adding VGA_text_mode_controller_0 \[VGA_text_mode_controller 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147233116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module VGA_text_mode_controller_0 " "2024.05.08.13:47:14 Progress: Parameterizing module VGA_text_mode_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.05.08.13:47:14 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module clk_0 " "2024.05.08.13:47:14 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2024.05.08.13:47:14 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module jtag_uart_0 " "2024.05.08.13:47:14 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding keycode \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding keycode \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module keycode " "2024.05.08.13:47:14 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2024.05.08.13:47:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module nios2_gen2_0 " "2024.05.08.13:47:14 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2024.05.08.13:47:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module onchip_memory2_0 " "2024.05.08.13:47:14 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_address " "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_cs " "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_data " "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_r " "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_reset " "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\] " "2024.05.08.13:47:14 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_w " "2024.05.08.13:47:14 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2024.05.08.13:47:14 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module sdram " "2024.05.08.13:47:14 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding sdram_pll \[altpll 18.0\] " "2024.05.08.13:47:14 Progress: Adding sdram_pll \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module sdram_pll " "2024.05.08.13:47:14 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2024.05.08.13:47:14 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing module sysid_qsys_0 " "2024.05.08.13:47:14 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Building connections " "2024.05.08.13:47:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Parameterizing connections " "2024.05.08.13:47:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:14 Progress: Validating " "2024.05.08.13:47:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147234479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.08.13:47:15 Progress: Done reading input file " "2024.05.08.13:47:15 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147235370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab9_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147236157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab9_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147236158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab9_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147236158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab9_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147236158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab9_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147236158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab9_soc: Generating lab9_soc \"lab9_soc\" for QUARTUS_SYNTH " "Lab9_soc: Generating lab9_soc \"lab9_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147236867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147238956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147238972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147238972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147238980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VGA_text_mode_controller_0: \"lab9_soc\" instantiated VGA_text_mode_controller \"VGA_text_mode_controller_0\" " "VGA_text_mode_controller_0: \"lab9_soc\" instantiated VGA_text_mode_controller \"VGA_text_mode_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147242539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab9_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715147242556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab9_soc_jtag_uart_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9851_5773681795970862641.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9851_5773681795970862641.dir/0003_jtag_uart_0_gen//lab9_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/