Analysis & Synthesis report for DE0_CV
Wed Jan 11 09:44:11 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: pll250_0002:pll250_inst|altera_pll:altera_pll_i
 10. Port Connectivity Checks: "pll250_0002:pll250_inst|altera_pll:altera_pll_i"
 11. Port Connectivity Checks: "pll250_0002:pll250_inst"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 11 09:44:11 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; DE0_CV                                         ;
; Top-level Entity Name           ; DE0_CV                                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; DE0_CV             ; DE0_CV             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+---------+
; DE0_CV.v                         ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v                   ;         ;
; singlepath_plode_wrapper.v       ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v ;         ;
; pll250/pll250_0002.v             ; yes             ; User Verilog HDL File  ; C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v       ; pll250  ;
; altera_pll.v                     ; yes             ; Megafunction           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v     ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 0                ;
;     -- 7 input functions                    ; 0                ;
;     -- 6 input functions                    ; 0                ;
;     -- 5 input functions                    ; 0                ;
;     -- 4 input functions                    ; 0                ;
;     -- <=3 input functions                  ; 0                ;
;                                             ;                  ;
; Dedicated logic registers                   ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 67               ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK4_50~output ;
; Maximum fan-out                             ; 1                ;
; Total fan-out                               ; 87               ;
; Average fan-out                             ; 0.62             ;
+---------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |DE0_CV                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 67   ; 0            ; |DE0_CV             ; DE0_CV      ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll250_0002:pll250_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------+
; Parameter Name                       ; Value                  ; Type                         ;
+--------------------------------------+------------------------+------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                       ;
; fractional_vco_multiplier            ; false                  ; String                       ;
; pll_type                             ; General                ; String                       ;
; pll_subtype                          ; General                ; String                       ;
; number_of_clocks                     ; 1                      ; Signed Integer               ;
; operation_mode                       ; direct                 ; String                       ;
; deserialization_factor               ; 4                      ; Signed Integer               ;
; data_rate                            ; 0                      ; Signed Integer               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer               ;
; output_clock_frequency0              ; 250.000000 MHz         ; String                       ;
; phase_shift0                         ; 0 ps                   ; String                       ;
; duty_cycle0                          ; 50                     ; Signed Integer               ;
; output_clock_frequency1              ; 0 MHz                  ; String                       ;
; phase_shift1                         ; 0 ps                   ; String                       ;
; duty_cycle1                          ; 50                     ; Signed Integer               ;
; output_clock_frequency2              ; 0 MHz                  ; String                       ;
; phase_shift2                         ; 0 ps                   ; String                       ;
; duty_cycle2                          ; 50                     ; Signed Integer               ;
; output_clock_frequency3              ; 0 MHz                  ; String                       ;
; phase_shift3                         ; 0 ps                   ; String                       ;
; duty_cycle3                          ; 50                     ; Signed Integer               ;
; output_clock_frequency4              ; 0 MHz                  ; String                       ;
; phase_shift4                         ; 0 ps                   ; String                       ;
; duty_cycle4                          ; 50                     ; Signed Integer               ;
; output_clock_frequency5              ; 0 MHz                  ; String                       ;
; phase_shift5                         ; 0 ps                   ; String                       ;
; duty_cycle5                          ; 50                     ; Signed Integer               ;
; output_clock_frequency6              ; 0 MHz                  ; String                       ;
; phase_shift6                         ; 0 ps                   ; String                       ;
; duty_cycle6                          ; 50                     ; Signed Integer               ;
; output_clock_frequency7              ; 0 MHz                  ; String                       ;
; phase_shift7                         ; 0 ps                   ; String                       ;
; duty_cycle7                          ; 50                     ; Signed Integer               ;
; output_clock_frequency8              ; 0 MHz                  ; String                       ;
; phase_shift8                         ; 0 ps                   ; String                       ;
; duty_cycle8                          ; 50                     ; Signed Integer               ;
; output_clock_frequency9              ; 0 MHz                  ; String                       ;
; phase_shift9                         ; 0 ps                   ; String                       ;
; duty_cycle9                          ; 50                     ; Signed Integer               ;
; output_clock_frequency10             ; 0 MHz                  ; String                       ;
; phase_shift10                        ; 0 ps                   ; String                       ;
; duty_cycle10                         ; 50                     ; Signed Integer               ;
; output_clock_frequency11             ; 0 MHz                  ; String                       ;
; phase_shift11                        ; 0 ps                   ; String                       ;
; duty_cycle11                         ; 50                     ; Signed Integer               ;
; output_clock_frequency12             ; 0 MHz                  ; String                       ;
; phase_shift12                        ; 0 ps                   ; String                       ;
; duty_cycle12                         ; 50                     ; Signed Integer               ;
; output_clock_frequency13             ; 0 MHz                  ; String                       ;
; phase_shift13                        ; 0 ps                   ; String                       ;
; duty_cycle13                         ; 50                     ; Signed Integer               ;
; output_clock_frequency14             ; 0 MHz                  ; String                       ;
; phase_shift14                        ; 0 ps                   ; String                       ;
; duty_cycle14                         ; 50                     ; Signed Integer               ;
; output_clock_frequency15             ; 0 MHz                  ; String                       ;
; phase_shift15                        ; 0 ps                   ; String                       ;
; duty_cycle15                         ; 50                     ; Signed Integer               ;
; output_clock_frequency16             ; 0 MHz                  ; String                       ;
; phase_shift16                        ; 0 ps                   ; String                       ;
; duty_cycle16                         ; 50                     ; Signed Integer               ;
; output_clock_frequency17             ; 0 MHz                  ; String                       ;
; phase_shift17                        ; 0 ps                   ; String                       ;
; duty_cycle17                         ; 50                     ; Signed Integer               ;
; clock_name_0                         ;                        ; String                       ;
; clock_name_1                         ;                        ; String                       ;
; clock_name_2                         ;                        ; String                       ;
; clock_name_3                         ;                        ; String                       ;
; clock_name_4                         ;                        ; String                       ;
; clock_name_5                         ;                        ; String                       ;
; clock_name_6                         ;                        ; String                       ;
; clock_name_7                         ;                        ; String                       ;
; clock_name_8                         ;                        ; String                       ;
; clock_name_global_0                  ; false                  ; String                       ;
; clock_name_global_1                  ; false                  ; String                       ;
; clock_name_global_2                  ; false                  ; String                       ;
; clock_name_global_3                  ; false                  ; String                       ;
; clock_name_global_4                  ; false                  ; String                       ;
; clock_name_global_5                  ; false                  ; String                       ;
; clock_name_global_6                  ; false                  ; String                       ;
; clock_name_global_7                  ; false                  ; String                       ;
; clock_name_global_8                  ; false                  ; String                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer               ;
; m_cnt_bypass_en                      ; false                  ; String                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer               ;
; n_cnt_bypass_en                      ; false                  ; String                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en0                     ; false                  ; String                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en1                     ; false                  ; String                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en2                     ; false                  ; String                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en3                     ; false                  ; String                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en4                     ; false                  ; String                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en5                     ; false                  ; String                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en6                     ; false                  ; String                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en7                     ; false                  ; String                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en8                     ; false                  ; String                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en9                     ; false                  ; String                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en10                    ; false                  ; String                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en11                    ; false                  ; String                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en12                    ; false                  ; String                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en13                    ; false                  ; String                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en14                    ; false                  ; String                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en15                    ; false                  ; String                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en16                    ; false                  ; String                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer               ;
; c_cnt_bypass_en17                    ; false                  ; String                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer               ;
; pll_vco_div                          ; 1                      ; Signed Integer               ;
; pll_slf_rst                          ; false                  ; String                       ;
; pll_bw_sel                           ; low                    ; String                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                       ;
; pll_cp_current                       ; 0                      ; Signed Integer               ;
; pll_bwctrl                           ; 0                      ; Signed Integer               ;
; pll_fractional_division              ; 1                      ; Signed Integer               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                       ;
; mimic_fbclk_type                     ; gclk                   ; String                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer               ;
; refclk1_frequency                    ; 0 MHz                  ; String                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                       ;
+--------------------------------------+------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll250_0002:pll250_inst|altera_pll:altera_pll_i"                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll250_0002:pll250_inst"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked   ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 6                           ;
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Wed Jan 11 09:44:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_sub.v
    Info (12023): Found entity 1: _32bit_SUB File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SUB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_xor.v
    Info (12023): Found entity 1: _32bit_XOR File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_XOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_add.v
    Info (12023): Found entity 1: _32bit_ADD File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_ADD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file half_adder.v
    Info (12023): Found entity 1: half_adder File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/half_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_reg.v
    Info (12023): Found entity 1: _32bit_REG File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_or.v
    Info (12023): Found entity 1: _32bit_OR File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_OR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_slt.v
    Info (12023): Found entity 1: _32bit_SLT File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_SLT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v
    Info (12023): Found entity 1: _32bit_2x1MUX File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_div.v
    Info (12023): Found entity 1: _32bit_DIV File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_datpath.v
    Info (12023): Found entity 1: DIV_datpath File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_datpath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div_control.v
    Info (12023): Found entity 1: DIV_control File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v
    Info (12023): Found entity 1: _32bit_DIV_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/display.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div_test.v
    Info (12023): Found entity 1: DIV_test File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DIV_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decimal_to_7seg.v
    Info (12023): Found entity 1: decimal_to_7seg File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dectoseg_test.v
    Info (12023): Found entity 1: decToSeg_test File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dectoseg_testbench.v
    Info (12023): Found entity 1: decToSeg_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv.v
    Info (12023): Found entity 1: DE0_CV File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file path1.v
    Info (12023): Found entity 1: path1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/path1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file path1_testbench.v
    Info (12023): Found entity 1: path1_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/path1_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_control.v
    Info (12023): Found entity 1: delay_control File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_datapath.v
    Info (12023): Found entity 1: delay_datapath File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay_testbench.v
    Info (12023): Found entity 1: delay_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/delay_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_plode.v
    Info (12023): Found entity 1: singlepath_plode File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v
    Info (12023): Found entity 1: singlepath_plode_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lowtohigh_control.v
    Info (12023): Found entity 1: LowtoHigh_control File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lowtohigh.v
    Info (12023): Found entity 1: LowtoHigh File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v
    Info (12023): Found entity 1: LowtoHigh_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hightolow_testbench.v
    Info (12023): Found entity 1: HightoLow_testbench File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hightolow_control.v
    Info (12023): Found entity 1: HightoLow_control File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hightolow.v
    Info (12023): Found entity 1: HightoLow File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/HightoLow.v Line: 1
Warning (10090): Verilog HDL syntax warning at singlepath_plode_wrapper.v(58): extra block comment delimiter characters /* within block comment File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v
    Info (12023): Found entity 1: singlepath_plode_wrapper File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll250.v
    Info (12023): Found entity 1: pll250 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll250/pll250_0002.v
    Info (12023): Found entity 1: pll250_0002 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_5n.v
    Info (12023): Found entity 1: singlepath_1_5n File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_10.v
    Info (12023): Found entity 1: singlepath_1_10 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_20.v
    Info (12023): Found entity 1: singlepath_1_20 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_50.v
    Info (12023): Found entity 1: singlepath_1_50 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_1_100.v
    Info (12023): Found entity 1: singlepath_1_100 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_1_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2.v
    Info (12023): Found entity 1: singlepath_2 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_5n.v
    Info (12023): Found entity 1: singlepath_2_5n File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_10.v
    Info (12023): Found entity 1: singlepath_2_10 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_20.v
    Info (12023): Found entity 1: singlepath_2_20 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_50.v
    Info (12023): Found entity 1: singlepath_2_50 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_2_100.v
    Info (12023): Found entity 1: singlepath_2_100 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_2_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3.v
    Info (12023): Found entity 1: singlepath_3 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_5.v
    Info (12023): Found entity 1: singlepath_3_5 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_10.v
    Info (12023): Found entity 1: singlepath_3_10 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_20.v
    Info (12023): Found entity 1: singlepath_3_20 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_50.v
    Info (12023): Found entity 1: singlepath_3_50 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file singlepath_3_100.v
    Info (12023): Found entity 1: singlepath_3_100 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/singlepath_3_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1.v
    Info (12023): Found entity 1: spypath_3_1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_5n.v
    Info (12023): Found entity 1: spypath_3_1_5n File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_10.v
    Info (12023): Found entity 1: spypath_3_1_10 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_20.v
    Info (12023): Found entity 1: spypath_3_1_20 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_50.v
    Info (12023): Found entity 1: spypath_3_1_50 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_1_100.v
    Info (12023): Found entity 1: spypath_3_1_100 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_1_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2.v
    Info (12023): Found entity 1: spypath_3_2 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_5n.v
    Info (12023): Found entity 1: spypath_3_2_5n File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_5n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_10.v
    Info (12023): Found entity 1: spypath_3_2_10 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_20.v
    Info (12023): Found entity 1: spypath_3_2_20 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_50.v
    Info (12023): Found entity 1: spypath_3_2_50 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spypath_3_2_100.v
    Info (12023): Found entity 1: spypath_3_2_100 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/spypath_3_2_100.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not3_34.v
    Info (12023): Found entity 1: not3_17 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_5.v
    Info (12023): Found entity 1: not3_17_5n File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_10.v
    Info (12023): Found entity 1: not3_17_10 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_20.v
    Info (12023): Found entity 1: not3_17_20 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_20.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_50.v
    Info (12023): Found entity 1: not3_17_50 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_50.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not3_34_100.v
    Info (12023): Found entity 1: not3_17_100 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/not3_34_100.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at DE0_CV.v(40): created implicit net for "rst" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at LowtoHigh_control.v(21): created implicit net for "ws1" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at LowtoHigh_control.v(22): created implicit net for "ws2" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v Line: 22
Info (12127): Elaborating entity "DE0_CV" for the top level hierarchy
Warning (10739): Verilog HDL warning at DE0_CV.v(46): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 46
Warning (10739): Verilog HDL warning at DE0_CV.v(47): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 47
Warning (10739): Verilog HDL warning at DE0_CV.v(48): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 48
Warning (10739): Verilog HDL warning at DE0_CV.v(49): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 49
Warning (10739): Verilog HDL warning at DE0_CV.v(50): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 50
Warning (10739): Verilog HDL warning at DE0_CV.v(51): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 51
Warning (10739): Verilog HDL warning at DE0_CV.v(52): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 52
Warning (10739): Verilog HDL warning at DE0_CV.v(54): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 54
Warning (10739): Verilog HDL warning at DE0_CV.v(55): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 55
Warning (10739): Verilog HDL warning at DE0_CV.v(56): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 56
Warning (10739): Verilog HDL warning at DE0_CV.v(57): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 57
Warning (10739): Verilog HDL warning at DE0_CV.v(58): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 58
Warning (10739): Verilog HDL warning at DE0_CV.v(59): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 59
Warning (10739): Verilog HDL warning at DE0_CV.v(60): actual bit length 32 differs from formal bit length 1 File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 60
Warning (10034): Output port "HEX0" at DE0_CV.v(15) has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
Warning (10034): Output port "HEX1" at DE0_CV.v(16) has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
Warning (10034): Output port "HEX2" at DE0_CV.v(17) has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
Warning (10034): Output port "HEX3" at DE0_CV.v(18) has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
Warning (10034): Output port "SD_CLK" at DE0_CV.v(27) has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 27
Info (12128): Elaborating entity "pll250_0002" for hierarchy "pll250_0002:pll250_inst" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 43
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll250_0002:pll250_inst|altera_pll:altera_pll_i" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll250_0002:pll250_inst|altera_pll:altera_pll_i" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v Line: 85
Info (12133): Instantiated megafunction "pll250_0002:pll250_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/pll250/pll250_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "250.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll250_0002:pll250_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 12
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 28
    Warning (13040): bidirectional pin "SD_DATA[0]" has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 29
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 29
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 29
    Warning (13040): bidirectional pin "SD_DATA[3]" has no driver File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 15
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 18
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 27
Warning (20013): Ignored 6 assignments for entity "pll250" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll250 -sip pll250.sip -library lib_pll250 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll250 -sip pll250.sip -library lib_pll250 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll250 -sip pll250.sip -library lib_pll250 was ignored
Info (144001): Generated suppressed messages file C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 11
    Warning (15610): No output dependent on input pin "RESET_N" File: C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.v Line: 24
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 6 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Wed Jan 11 09:44:11 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Lenovo/Desktop/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg.


