// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calcOrientationHist (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_0_val_V_address0,
        img_0_val_V_ce0,
        img_0_val_V_q0,
        img_0_val_V_address1,
        img_0_val_V_ce1,
        img_0_val_V_q1,
        img_1_val_V_address0,
        img_1_val_V_ce0,
        img_1_val_V_q0,
        img_1_val_V_address1,
        img_1_val_V_ce1,
        img_1_val_V_q1,
        img_2_val_V_address0,
        img_2_val_V_ce0,
        img_2_val_V_q0,
        img_2_val_V_address1,
        img_2_val_V_ce1,
        img_2_val_V_q1,
        img_3_val_V_address0,
        img_3_val_V_ce0,
        img_3_val_V_q0,
        img_3_val_V_address1,
        img_3_val_V_ce1,
        img_3_val_V_q1,
        img_4_val_V_address0,
        img_4_val_V_ce0,
        img_4_val_V_q0,
        img_4_val_V_address1,
        img_4_val_V_ce1,
        img_4_val_V_q1,
        img_5_val_V_address0,
        img_5_val_V_ce0,
        img_5_val_V_q0,
        img_5_val_V_address1,
        img_5_val_V_ce1,
        img_5_val_V_q1,
        img_val_V_offset,
        img_rows_read,
        img_cols_read,
        r0,
        c0,
        radius,
        sigma_V,
        hist_V_address0,
        hist_V_ce0,
        hist_V_we0,
        hist_V_d0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 27'd131072;
parameter    ap_ST_fsm_pp0_stage1 = 27'd262144;
parameter    ap_ST_fsm_state82 = 27'd524288;
parameter    ap_ST_fsm_state83 = 27'd1048576;
parameter    ap_ST_fsm_state84 = 27'd2097152;
parameter    ap_ST_fsm_state85 = 27'd4194304;
parameter    ap_ST_fsm_pp1_stage0 = 27'd8388608;
parameter    ap_ST_fsm_pp1_stage1 = 27'd16777216;
parameter    ap_ST_fsm_pp1_stage2 = 27'd33554432;
parameter    ap_ST_fsm_state90 = 27'd67108864;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'd18446744073709551615;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] img_0_val_V_address0;
output   img_0_val_V_ce0;
input  [31:0] img_0_val_V_q0;
output  [15:0] img_0_val_V_address1;
output   img_0_val_V_ce1;
input  [31:0] img_0_val_V_q1;
output  [15:0] img_1_val_V_address0;
output   img_1_val_V_ce0;
input  [25:0] img_1_val_V_q0;
output  [15:0] img_1_val_V_address1;
output   img_1_val_V_ce1;
input  [25:0] img_1_val_V_q1;
output  [15:0] img_2_val_V_address0;
output   img_2_val_V_ce0;
input  [25:0] img_2_val_V_q0;
output  [15:0] img_2_val_V_address1;
output   img_2_val_V_ce1;
input  [25:0] img_2_val_V_q1;
output  [15:0] img_3_val_V_address0;
output   img_3_val_V_ce0;
input  [25:0] img_3_val_V_q0;
output  [15:0] img_3_val_V_address1;
output   img_3_val_V_ce1;
input  [25:0] img_3_val_V_q1;
output  [15:0] img_4_val_V_address0;
output   img_4_val_V_ce0;
input  [25:0] img_4_val_V_q0;
output  [15:0] img_4_val_V_address1;
output   img_4_val_V_ce1;
input  [25:0] img_4_val_V_q1;
output  [15:0] img_5_val_V_address0;
output   img_5_val_V_ce0;
input  [25:0] img_5_val_V_q0;
output  [15:0] img_5_val_V_address1;
output   img_5_val_V_ce1;
input  [25:0] img_5_val_V_q1;
input  [31:0] img_val_V_offset;
input  [31:0] img_rows_read;
input  [31:0] img_cols_read;
input  [31:0] r0;
input  [31:0] c0;
input  [31:0] radius;
input  [31:0] sigma_V;
output  [5:0] hist_V_address0;
output   hist_V_ce0;
output   hist_V_we0;
output  [31:0] hist_V_d0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] img_0_val_V_address0;
reg img_0_val_V_ce0;
reg[15:0] img_0_val_V_address1;
reg img_0_val_V_ce1;
reg[15:0] img_1_val_V_address0;
reg img_1_val_V_ce0;
reg[15:0] img_1_val_V_address1;
reg img_1_val_V_ce1;
reg[15:0] img_2_val_V_address0;
reg img_2_val_V_ce0;
reg[15:0] img_2_val_V_address1;
reg img_2_val_V_ce1;
reg[15:0] img_3_val_V_address0;
reg img_3_val_V_ce0;
reg[15:0] img_3_val_V_address1;
reg img_3_val_V_ce1;
reg[15:0] img_4_val_V_address0;
reg img_4_val_V_ce0;
reg[15:0] img_4_val_V_address1;
reg img_4_val_V_ce1;
reg[15:0] img_5_val_V_address0;
reg img_5_val_V_ce0;
reg[15:0] img_5_val_V_address1;
reg img_5_val_V_ce1;
reg hist_V_ce0;
reg hist_V_we0;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] mask_table1_address0;
reg    mask_table1_ce0;
wire   [22:0] mask_table1_q0;
wire   [4:0] one_half_table2_address0;
reg    one_half_table2_ce0;
wire   [23:0] one_half_table2_q0;
reg  signed [31:0] j6_reg_771;
reg   [31:0] omax_V_write_assign_reg_780;
reg   [5:0] i2_reg_792;
wire   [31:0] grp_fu_822_p2;
reg   [31:0] reg_843;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter22;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_state22_pp0_stage0_iter2;
wire    ap_block_state24_pp0_stage0_iter3;
wire    ap_block_state26_pp0_stage0_iter4;
wire    ap_block_state28_pp0_stage0_iter5;
wire    ap_block_state30_pp0_stage0_iter6;
wire    ap_block_state32_pp0_stage0_iter7;
wire    ap_block_state34_pp0_stage0_iter8;
wire    ap_block_state36_pp0_stage0_iter9;
wire    ap_block_state38_pp0_stage0_iter10;
wire    ap_block_state40_pp0_stage0_iter11;
wire    ap_block_state42_pp0_stage0_iter12;
wire    ap_block_state44_pp0_stage0_iter13;
wire    ap_block_state46_pp0_stage0_iter14;
wire    ap_block_state48_pp0_stage0_iter15;
wire    ap_block_state50_pp0_stage0_iter16;
wire    ap_block_state52_pp0_stage0_iter17;
wire    ap_block_state54_pp0_stage0_iter18;
wire    ap_block_state56_pp0_stage0_iter19;
wire    ap_block_state58_pp0_stage0_iter20;
wire    ap_block_state60_pp0_stage0_iter21;
wire    ap_block_state62_pp0_stage0_iter22;
wire    ap_block_state64_pp0_stage0_iter23;
wire    ap_block_state66_pp0_stage0_iter24;
wire    ap_block_state68_pp0_stage0_iter25;
wire    ap_block_state70_pp0_stage0_iter26;
wire    ap_block_state72_pp0_stage0_iter27;
wire    ap_block_state74_pp0_stage0_iter28;
wire    ap_block_state76_pp0_stage0_iter29;
wire    ap_block_state78_pp0_stage0_iter30;
wire    ap_block_state80_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] or_cond4_reg_3713;
reg   [0:0] or_cond4_reg_3713_pp0_iter21_reg;
wire   [31:0] temphist_V_q0;
reg   [31:0] reg_848;
wire    ap_CS_fsm_state83;
wire   [31:0] temphist_V_q1;
wire    ap_CS_fsm_state84;
reg   [31:0] reg_854;
wire   [63:0] tmp_fu_882_p1;
reg   [63:0] tmp_reg_3516;
wire   [0:0] tmp_s_fu_886_p2;
reg   [0:0] tmp_s_reg_3522;
reg   [0:0] is_neg_reg_3527;
wire   [63:0] p_Val2_158_fu_905_p3;
reg   [63:0] p_Val2_158_reg_3533;
wire    ap_CS_fsm_state2;
wire   [31:0] msb_idx_fu_991_p2;
reg   [31:0] msb_idx_reg_3539;
wire   [30:0] tmp_1239_fu_997_p1;
reg   [30:0] tmp_1239_reg_3544;
reg   [0:0] tmp_1240_reg_3549;
wire   [31:0] tmp32_V_50_fu_1115_p3;
reg   [31:0] tmp32_V_50_reg_3554;
wire    ap_CS_fsm_state3;
wire   [31:0] tmp32_V_71_fu_1123_p1;
reg   [31:0] tmp32_V_71_reg_3559;
wire    ap_CS_fsm_state5;
reg   [7:0] p_Result_44_reg_3564;
wire   [31:0] p_03_i8_fu_1181_p3;
reg   [31:0] p_03_i8_reg_3569;
wire    ap_CS_fsm_state6;
reg   [0:0] isneg_reg_3574;
wire    ap_CS_fsm_state14;
reg   [10:0] exp_tmp_V_reg_3580;
wire   [51:0] tmp_1256_fu_1214_p1;
reg   [51:0] tmp_1256_reg_3585;
wire   [0:0] tmp_498_fu_1218_p2;
reg   [0:0] tmp_498_reg_3590;
wire    ap_CS_fsm_state15;
wire   [31:0] expf_scale_V_fu_1452_p3;
reg   [31:0] expf_scale_V_reg_3628;
wire   [5:0] i_12_fu_1466_p2;
wire    ap_CS_fsm_state16;
wire   [31:0] i_15_fu_1477_p2;
reg   [31:0] i_15_reg_3641;
wire   [0:0] exitcond2_fu_1460_p2;
wire   [31:0] tmp_507_fu_1482_p2;
reg   [31:0] tmp_507_reg_3647;
wire   [31:0] tmp_508_fu_1487_p2;
reg   [31:0] tmp_508_reg_3652;
wire  signed [63:0] OP2_V_fu_1492_p1;
reg  signed [63:0] OP2_V_reg_3657;
wire   [2:0] tmp_1260_fu_1495_p1;
reg   [2:0] tmp_1260_reg_3662;
wire   [0:0] tmp_510_fu_1498_p2;
wire    ap_CS_fsm_state17;
wire   [0:0] or_cond_213_fu_1519_p2;
wire   [17:0] tmp_264_cast_fu_1529_p3;
reg   [17:0] tmp_264_cast_reg_3678;
wire   [17:0] tmp_266_cast_fu_1547_p3;
reg   [17:0] tmp_266_cast_reg_3684;
wire   [17:0] tmp_268_cast_fu_1565_p3;
reg   [17:0] tmp_268_cast_reg_3689;
wire   [31:0] tmp_513_fu_1573_p2;
reg   [31:0] tmp_513_reg_3694;
wire   [0:0] tmp_529_fu_1579_p2;
reg   [0:0] tmp_529_reg_3709;
wire   [0:0] or_cond4_fu_1600_p2;
reg   [0:0] or_cond4_reg_3713_pp0_iter1_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter2_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter3_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter4_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter5_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter6_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter7_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter8_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter9_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter10_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter11_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter12_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter13_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter14_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter15_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter16_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter17_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter18_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter19_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter20_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter22_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter23_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter24_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter25_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter26_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter27_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter28_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter29_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter30_reg;
reg   [0:0] or_cond4_reg_3713_pp0_iter31_reg;
wire   [17:0] tmp_1270_fu_1656_p1;
reg   [17:0] tmp_1270_reg_3777;
wire   [31:0] i_op_assign_fu_1666_p2;
reg   [31:0] i_op_assign_reg_3783;
wire   [31:0] j_6_fu_1671_p2;
reg   [31:0] j_6_reg_3788;
reg    ap_enable_reg_pp0_iter0;
wire  signed [31:0] p_Val2_113_fu_1751_p2;
reg  signed [31:0] p_Val2_113_reg_3793;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state19_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_state23_pp0_stage1_iter2;
wire    ap_block_state25_pp0_stage1_iter3;
wire    ap_block_state27_pp0_stage1_iter4;
wire    ap_block_state29_pp0_stage1_iter5;
wire    ap_block_state31_pp0_stage1_iter6;
wire    ap_block_state33_pp0_stage1_iter7;
wire    ap_block_state35_pp0_stage1_iter8;
wire    ap_block_state37_pp0_stage1_iter9;
wire    ap_block_state39_pp0_stage1_iter10;
wire    ap_block_state41_pp0_stage1_iter11;
wire    ap_block_state43_pp0_stage1_iter12;
wire    ap_block_state45_pp0_stage1_iter13;
wire    ap_block_state47_pp0_stage1_iter14;
wire    ap_block_state49_pp0_stage1_iter15;
wire    ap_block_state51_pp0_stage1_iter16;
wire    ap_block_state53_pp0_stage1_iter17;
wire    ap_block_state55_pp0_stage1_iter18;
wire    ap_block_state57_pp0_stage1_iter19;
wire    ap_block_state59_pp0_stage1_iter20;
wire    ap_block_state61_pp0_stage1_iter21;
wire    ap_block_state63_pp0_stage1_iter22;
wire    ap_block_state65_pp0_stage1_iter23;
wire    ap_block_state67_pp0_stage1_iter24;
wire    ap_block_state69_pp0_stage1_iter25;
wire    ap_block_state71_pp0_stage1_iter26;
wire    ap_block_state73_pp0_stage1_iter27;
wire    ap_block_state75_pp0_stage1_iter28;
wire    ap_block_state77_pp0_stage1_iter29;
wire    ap_block_state79_pp0_stage1_iter30;
wire    ap_block_state81_pp0_stage1_iter31;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] tmp_539_fu_1785_p2;
reg   [0:0] tmp_539_reg_3860;
reg   [0:0] tmp_539_reg_3860_pp0_iter1_reg;
reg   [0:0] is_neg_8_reg_3865;
reg   [0:0] is_neg_8_reg_3865_pp0_iter1_reg;
wire   [62:0] tmp_1283_fu_1807_p1;
reg   [62:0] tmp_1283_reg_3871;
wire   [0:0] tmp_558_fu_1811_p2;
reg   [0:0] tmp_558_reg_3877;
reg   [0:0] tmp_558_reg_3877_pp0_iter1_reg;
reg   [0:0] is_neg_9_reg_3882;
reg   [0:0] is_neg_9_reg_3882_pp0_iter1_reg;
wire  signed [31:0] p_Val2_101_fu_1899_p2;
reg  signed [31:0] p_Val2_101_reg_3888;
wire   [47:0] tmp_710_cast_fu_1908_p2;
reg   [47:0] tmp_710_cast_reg_3895;
wire   [0:0] tmp_533_fu_1914_p2;
reg   [0:0] tmp_533_reg_3900;
reg   [0:0] tmp_533_reg_3900_pp0_iter2_reg;
reg   [0:0] is_neg_7_reg_3905;
reg   [0:0] is_neg_7_reg_3905_pp0_iter2_reg;
wire   [31:0] tmp32_V_58_fu_1957_p2;
reg   [31:0] tmp32_V_58_reg_3911;
wire   [7:0] tmp_1274_fu_1963_p1;
reg   [7:0] tmp_1274_reg_3916;
reg   [7:0] tmp_1274_reg_3916_pp0_iter2_reg;
wire   [7:0] tmp_1286_fu_2004_p1;
reg   [7:0] tmp_1286_reg_3921;
reg   [7:0] tmp_1286_reg_3921_pp0_iter2_reg;
wire   [31:0] tmp32_V_64_fu_2070_p3;
reg   [31:0] tmp32_V_64_reg_3926;
reg   [31:0] this_assign_reg_3931;
wire   [31:0] tmp32_V_54_fu_2131_p2;
reg   [31:0] tmp32_V_54_reg_3936;
wire   [7:0] tmp_1272_fu_2137_p1;
reg   [7:0] tmp_1272_reg_3941;
reg   [7:0] tmp_1272_reg_3941_pp0_iter2_reg;
wire   [31:0] tmp32_V_73_fu_2141_p1;
reg   [31:0] tmp32_V_73_reg_3946;
reg   [7:0] p_Result_51_reg_3951;
wire   [31:0] tmp32_V_74_fu_2155_p1;
reg   [31:0] tmp32_V_74_reg_3956;
reg   [7:0] p_Result_55_reg_3961;
wire   [31:0] tmp32_V_72_fu_2169_p1;
reg   [31:0] tmp32_V_72_reg_3966;
reg   [7:0] p_Result_48_reg_3971;
wire   [31:0] x_assign_fu_2225_p3;
reg   [31:0] x_assign_reg_3976;
wire   [31:0] x_assign_s_fu_2274_p3;
reg   [31:0] x_assign_s_reg_3981;
wire   [31:0] grp_fu_838_p2;
reg   [31:0] v_assign_6_reg_3986;
reg   [0:0] isneg_6_reg_3991;
reg   [10:0] exp_tmp_V_6_reg_3997;
wire   [51:0] tmp_1296_fu_2357_p1;
reg   [51:0] tmp_1296_reg_4002;
wire   [0:0] tmp_567_fu_2361_p2;
reg   [0:0] tmp_567_reg_4007;
wire   [23:0] grp_sqrt_fixed_32_16_s_fu_810_ap_return;
reg   [23:0] agg_result_V_i_reg_4013;
wire   [31:0] W_V_fu_2595_p3;
reg   [31:0] W_V_reg_4018;
wire   [47:0] p_Val2_s_215_fu_2609_p2;
reg   [47:0] p_Val2_s_215_reg_4023;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter8_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter9_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter10_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter11_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter12_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter13_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter14_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter15_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter16_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter17_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter18_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter19_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter20_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter21_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter22_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter23_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter24_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter25_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter26_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter27_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter28_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter29_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter30_reg;
reg   [47:0] p_Val2_s_215_reg_4023_pp0_iter31_reg;
wire   [31:0] grp_atan2_cordic_float_s_fu_804_ap_return;
wire   [31:0] grp_fu_815_p2;
reg   [31:0] tmp_545_reg_4033;
reg    ap_enable_reg_pp0_iter18;
reg   [0:0] isneg_5_reg_4038;
reg   [10:0] exp_tmp_V_5_reg_4044;
wire   [51:0] tmp_1277_fu_2641_p1;
reg   [51:0] tmp_1277_reg_4049;
wire   [0:0] tmp_548_fu_2645_p2;
reg   [0:0] tmp_548_reg_4054;
wire   [31:0] p_Val2_187_fu_2861_p3;
reg   [31:0] p_Val2_187_reg_4060;
reg   [0:0] tmp_1281_reg_4066;
wire   [0:0] tmp_576_fu_2892_p2;
reg   [0:0] tmp_576_reg_4071;
reg   [0:0] tmp_576_reg_4071_pp0_iter24_reg;
reg   [0:0] tmp_576_reg_4071_pp0_iter25_reg;
wire   [0:0] is_neg_10_fu_2898_p3;
reg   [0:0] is_neg_10_reg_4076;
reg   [0:0] is_neg_10_reg_4076_pp0_iter24_reg;
wire   [31:0] tmp32_V_68_fu_2942_p2;
reg   [31:0] tmp32_V_68_reg_4081;
wire   [7:0] tmp_1301_fu_2948_p1;
reg   [7:0] tmp_1301_reg_4086;
reg   [7:0] tmp_1301_reg_4086_pp0_iter24_reg;
wire   [31:0] tmp32_V_75_fu_2952_p1;
reg   [31:0] tmp32_V_75_reg_4091;
reg   [7:0] p_Result_59_reg_4096;
wire   [31:0] p_Result_199_fu_2993_p5;
reg   [31:0] p_Result_199_reg_4101;
wire   [31:0] f_24_fu_3004_p1;
wire   [31:0] p_03_i_fu_3008_p3;
reg   [31:0] p_03_i_reg_4111;
reg   [31:0] x_assign_70_reg_4116;
reg    ap_enable_reg_pp0_iter29;
wire   [31:0] t_V_29_fu_3015_p1;
reg   [31:0] t_V_29_reg_4122;
wire   [0:0] tmp_i_i9_fu_3028_p2;
reg   [0:0] tmp_i_i9_reg_4128;
wire   [0:0] tmp_1685_i_i_fu_3034_p2;
reg   [0:0] tmp_1685_i_i_reg_4134;
reg   [0:0] p_Result_202_reg_4149;
wire   [31:0] p_Val2_125_fu_3264_p3;
reg   [31:0] p_Val2_125_reg_4154;
reg   [5:0] temphist_V_addr_14_reg_4160;
wire   [31:0] i_14_fu_3338_p2;
wire    ap_CS_fsm_state82;
wire   [0:0] exitcond_fu_3344_p2;
reg   [0:0] exitcond_reg_4181;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state86_pp1_stage0_iter0;
wire    ap_block_state89_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [63:0] tmp_516_fu_3356_p1;
reg   [63:0] tmp_516_reg_4185;
wire   [32:0] r_V_10_fu_3380_p2;
reg   [32:0] r_V_10_reg_4200;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state87_pp1_stage1_iter0;
wire    ap_block_pp1_stage1_11001;
wire   [5:0] i_13_fu_3397_p2;
reg   [5:0] i_13_reg_4205;
reg    ap_enable_reg_pp1_iter0;
wire   [32:0] r_V_11_fu_3416_p2;
reg   [32:0] r_V_11_reg_4220;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state88_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire   [31:0] tmp_1049_omax_V_load_fu_3508_p3;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
wire    ap_CS_fsm_state85;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state86;
wire    ap_block_pp1_stage2_subdone;
reg   [5:0] temphist_V_address0;
reg    temphist_V_ce0;
reg    temphist_V_we0;
reg   [31:0] temphist_V_d0;
reg   [5:0] temphist_V_address1;
reg    temphist_V_ce1;
reg    temphist_V_we1;
wire    grp_atan2_cordic_float_s_fu_804_ap_start;
wire    grp_atan2_cordic_float_s_fu_804_ap_done;
wire    grp_atan2_cordic_float_s_fu_804_ap_idle;
wire    grp_atan2_cordic_float_s_fu_804_ap_ready;
wire   [31:0] grp_atan2_cordic_float_s_fu_804_y_in;
reg   [5:0] i_reg_750;
reg  signed [31:0] i1_reg_761;
reg  signed [31:0] ap_phi_mux_j6_phi_fu_774_p4;
wire    ap_block_pp0_stage0;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_i2_phi_fu_796_p4;
reg    grp_atan2_cordic_float_s_fu_804_ap_start_reg;
wire   [63:0] tmp_509_fu_1472_p1;
wire  signed [63:0] tmp_269_cast_fu_1621_p1;
wire   [63:0] tmp_270_cast_fu_1646_p1;
wire  signed [63:0] tmp_271_cast_fu_1761_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_272_cast_fu_1775_p1;
wire   [63:0] tmp_1686_i_i_fu_3050_p1;
wire  signed [63:0] tmp_584_fu_3309_p1;
wire   [63:0] tmp_518_fu_3367_p1;
wire   [63:0] tmp_522_fu_3392_p1;
wire    ap_block_pp1_stage1;
wire   [63:0] tmp_523_fu_3403_p1;
wire   [63:0] tmp_526_fu_3422_p1;
wire    ap_block_pp1_stage2;
wire   [31:0] tmp_527_fu_3491_p4;
reg   [31:0] grp_fu_815_p0;
reg   [31:0] grp_fu_815_p1;
reg   [31:0] grp_fu_822_p0;
reg   [31:0] grp_fu_822_p1;
wire    ap_CS_fsm_state7;
reg   [31:0] grp_fu_829_p0;
wire    ap_CS_fsm_state4;
reg   [31:0] grp_fu_832_p0;
reg   [31:0] grp_fu_835_p0;
wire  signed [31:0] r_V_fu_860_p1;
wire   [32:0] r_V_fu_860_p3;
wire  signed [31:0] OP2_V_23_cast_fu_872_p0;
wire  signed [31:0] p_Val2_s_fu_876_p0;
wire  signed [32:0] p_Val2_s_fu_876_p1;
wire   [64:0] p_Val2_s_fu_876_p2;
wire   [63:0] tmp_649_cast_fu_900_p2;
wire   [31:0] tmp_386_fu_911_p4;
wire   [63:0] p_Result_42_fu_921_p1;
reg   [63:0] tmp_490_fu_925_p3;
reg   [31:0] p_Result_s_fu_943_p4;
reg   [63:0] p_Result_187_fu_953_p5;
reg   [63:0] tmp_492_fu_965_p3;
wire   [31:0] tmp_1237_fu_933_p1;
wire   [31:0] tmp_1238_fu_973_p1;
wire   [0:0] tmp_491_fu_937_p2;
wire   [31:0] NZeros_fu_977_p2;
wire   [31:0] num_zeros_fu_983_p3;
wire   [30:0] msb_idx_6_fu_1012_p3;
wire   [25:0] tmp_1241_fu_1018_p4;
wire   [30:0] tmp_493_fu_1037_p2;
wire   [31:0] tmp32_V_fu_1034_p1;
wire   [31:0] tmp_654_cast_fu_1043_p1;
wire   [6:0] tmp_1243_fu_1053_p1;
wire   [95:0] p_Val2_165_cast_fu_1009_p1;
wire   [0:0] tmp_1244_fu_1057_p2;
reg   [95:0] tmp_1246_fu_1069_p4;
wire   [6:0] tmp_1247_fu_1079_p2;
wire   [6:0] tmp_1245_fu_1063_p2;
wire   [6:0] tmp_1249_fu_1093_p3;
wire   [95:0] tmp_1248_fu_1085_p3;
wire   [95:0] tmp_1250_fu_1101_p1;
wire   [95:0] tmp_1251_fu_1105_p2;
wire   [0:0] icmp_fu_1028_p2;
wire   [31:0] tmp32_V_48_fu_1047_p2;
wire   [31:0] tmp32_V_49_fu_1111_p1;
wire   [31:0] grp_fu_829_p1;
wire   [0:0] tmp_494_fu_1137_p2;
wire   [7:0] tmp_1253_fu_1142_p1;
wire   [7:0] tmp83_cast_cast_fu_1145_p3;
wire   [7:0] p_Repl2_64_trunc_fu_1153_p2;
wire   [8:0] tmp_495_fu_1159_p3;
wire   [31:0] p_Result_188_fu_1166_p5;
wire   [31:0] f_fu_1177_p1;
wire   [63:0] grp_fu_835_p1;
wire   [63:0] ireg_V_fu_1188_p1;
wire   [62:0] tmp_1254_fu_1192_p1;
wire   [52:0] tmp_497_fu_1227_p3;
wire   [53:0] p_Result_189_fu_1234_p1;
wire   [53:0] man_V_21_fu_1238_p2;
wire   [11:0] tmp_496_fu_1224_p1;
wire   [11:0] F2_fu_1251_p2;
wire   [0:0] tmp_499_fu_1257_p2;
wire   [11:0] tmp_500_fu_1263_p2;
wire   [11:0] tmp_501_fu_1269_p2;
wire  signed [11:0] sh_amt_fu_1275_p3;
wire   [53:0] man_V_22_fu_1244_p3;
wire   [6:0] tmp_1258_fu_1303_p4;
wire  signed [31:0] sh_amt_cast_fu_1283_p1;
wire   [53:0] tmp_504_fu_1319_p1;
wire   [53:0] tmp_505_fu_1323_p2;
wire   [31:0] tmp_1257_fu_1293_p1;
wire   [0:0] tmp_502_fu_1287_p2;
wire   [0:0] sel_tmp60_fu_1346_p2;
wire   [0:0] sel_tmp65_demorgan_fu_1357_p2;
wire   [0:0] sel_tmp65_fu_1362_p2;
wire   [0:0] tmp_503_fu_1297_p2;
wire   [0:0] sel_tmp66_fu_1368_p2;
wire   [0:0] sel_tmp67_fu_1374_p2;
wire   [0:0] sel_tmp80_demorgan_fu_1392_p2;
wire   [0:0] icmp11_fu_1313_p2;
wire   [0:0] sel_tmp80_fu_1398_p2;
wire   [0:0] sel_tmp81_fu_1404_p2;
wire   [31:0] tmp_506_fu_1340_p2;
wire   [31:0] tmp_1259_fu_1329_p1;
wire   [0:0] sel_tmp74_fu_1386_p2;
wire   [0:0] sel_tmp68_fu_1380_p2;
wire   [31:0] p_078_s_fu_1333_p3;
wire   [0:0] sel_tmp61_fu_1351_p2;
wire   [0:0] or_cond_fu_1418_p2;
wire   [31:0] newSel_fu_1410_p3;
wire   [31:0] newSel20_fu_1424_p3;
wire   [0:0] or_cond7_fu_1432_p2;
wire   [0:0] or_cond8_fu_1446_p2;
wire   [31:0] newSel21_fu_1438_p3;
wire   [31:0] r_fu_1503_p2;
wire   [0:0] tmp_511_fu_1508_p2;
wire   [0:0] tmp_512_fu_1514_p2;
wire   [9:0] tmp_1261_fu_1525_p1;
wire   [9:0] tmp_1262_fu_1537_p1;
wire   [9:0] tmp_1263_fu_1541_p2;
wire   [9:0] tmp_1264_fu_1555_p1;
wire   [9:0] tmp_1265_fu_1559_p2;
wire   [31:0] c_fu_1584_p2;
wire   [0:0] tmp_531_fu_1589_p2;
wire   [0:0] tmp_532_fu_1595_p2;
wire   [17:0] tmp_1266_fu_1606_p1;
wire   [17:0] tmp_1267_fu_1610_p2;
wire   [17:0] tmp_269_fu_1616_p2;
wire   [17:0] tmp_1268_fu_1631_p1;
wire   [17:0] tmp_1269_fu_1635_p2;
wire   [17:0] tmp_270_fu_1641_p2;
wire   [31:0] tmp_557_fu_1660_p2;
wire  signed [31:0] p_Val2_111_fu_1697_p2;
wire  signed [31:0] p_Val2_111_fu_1697_p3;
wire  signed [31:0] p_Val2_111_fu_1697_p4;
wire  signed [31:0] p_Val2_111_fu_1697_p5;
wire  signed [31:0] p_Val2_111_fu_1697_p6;
wire  signed [31:0] p_Val2_112_fu_1734_p2;
wire  signed [31:0] p_Val2_112_fu_1734_p3;
wire  signed [31:0] p_Val2_112_fu_1734_p4;
wire  signed [31:0] p_Val2_112_fu_1734_p5;
wire  signed [31:0] p_Val2_112_fu_1734_p6;
wire   [31:0] p_Val2_111_fu_1697_p8;
wire   [31:0] p_Val2_112_fu_1734_p8;
wire   [17:0] tmp_271_fu_1757_p2;
wire   [17:0] tmp_272_fu_1771_p2;
wire  signed [31:0] p_Val2_104_fu_1802_p0;
wire  signed [31:0] p_Val2_104_fu_1802_p1;
wire   [63:0] p_Val2_104_fu_1802_p2;
wire  signed [31:0] p_Val2_114_fu_1845_p2;
wire  signed [31:0] p_Val2_114_fu_1845_p3;
wire  signed [31:0] p_Val2_114_fu_1845_p4;
wire  signed [31:0] p_Val2_114_fu_1845_p5;
wire  signed [31:0] p_Val2_114_fu_1845_p6;
wire  signed [31:0] p_Val2_115_fu_1882_p2;
wire  signed [31:0] p_Val2_115_fu_1882_p3;
wire  signed [31:0] p_Val2_115_fu_1882_p4;
wire  signed [31:0] p_Val2_115_fu_1882_p5;
wire  signed [31:0] p_Val2_115_fu_1882_p6;
wire   [31:0] p_Val2_114_fu_1845_p8;
wire   [31:0] p_Val2_115_fu_1882_p8;
wire  signed [31:0] tmp_710_cast_fu_1908_p0;
wire  signed [47:0] tmp_8_fu_1905_p1;
wire  signed [31:0] tmp_710_cast_fu_1908_p1;
wire   [31:0] tmp_540_fu_1928_p2;
wire   [31:0] p_Val2_186_fu_1933_p3;
reg   [31:0] p_Result_192_fu_1939_p4;
reg   [31:0] num_zeros_8_fu_1949_p3;
wire   [62:0] tmp_740_cast_fu_1967_p2;
wire   [62:0] p_Val2_170_fu_1972_p3;
wire   [63:0] p_Val2_190_cast_fu_1978_p1;
reg   [63:0] p_Result_195_fu_1982_p4;
reg   [63:0] tmp_559_fu_1992_p3;
wire   [31:0] num_zeros_9_fu_2000_p1;
wire   [31:0] msb_idx_7_fu_2008_p2;
wire   [26:0] tmp_1287_fu_2014_p4;
wire   [31:0] tmp32_V_61_fu_2030_p1;
wire   [31:0] tmp_560_fu_2034_p2;
wire   [5:0] tmp_1289_fu_2046_p1;
wire   [5:0] tmp_1290_fu_2050_p2;
wire   [63:0] tmp_1291_fu_2056_p1;
wire   [63:0] tmp_1292_fu_2060_p2;
wire   [0:0] icmp19_fu_2024_p2;
wire   [31:0] tmp32_V_62_fu_2040_p2;
wire   [31:0] tmp32_V_63_fu_2066_p1;
wire  signed [31:0] tmp_711_cast_fu_2081_p0;
wire  signed [47:0] tmp_9_fu_2078_p1;
wire  signed [31:0] tmp_711_cast_fu_2081_p1;
wire   [47:0] tmp_711_cast_fu_2081_p2;
wire   [47:0] p_Val2_102_fu_2087_p2;
wire   [31:0] tmp_534_fu_2102_p2;
wire   [31:0] p_Val2_185_fu_2107_p3;
reg   [31:0] p_Result_190_fu_2113_p4;
reg   [31:0] num_zeros_7_fu_2123_p3;
wire   [31:0] grp_fu_832_p1;
wire   [0:0] tmp_541_fu_2183_p2;
wire   [7:0] tmp_542_fu_2188_p2;
wire   [7:0] tmp_543_fu_2193_p1;
wire   [7:0] p_Repl2_70_trunc_fu_2197_p2;
wire   [8:0] tmp_544_fu_2203_p3;
wire   [31:0] p_Result_193_fu_2210_p5;
wire   [31:0] f_20_fu_2221_p1;
wire   [0:0] tmp_561_fu_2232_p2;
wire   [7:0] tmp_562_fu_2237_p2;
wire   [7:0] tmp_563_fu_2242_p1;
wire   [7:0] p_Repl2_73_trunc_fu_2246_p2;
wire   [8:0] tmp_564_fu_2252_p3;
wire   [31:0] p_Result_196_fu_2259_p5;
wire   [31:0] f_22_fu_2270_p1;
wire   [0:0] tmp_535_fu_2281_p2;
wire   [7:0] tmp_536_fu_2286_p2;
wire   [7:0] tmp_537_fu_2291_p1;
wire   [7:0] p_Repl2_67_trunc_fu_2295_p2;
wire   [8:0] tmp_538_fu_2301_p3;
wire   [31:0] p_Result_191_fu_2308_p5;
wire   [31:0] f_18_fu_2319_p1;
wire   [63:0] ireg_V_6_fu_2331_p1;
wire   [62:0] tmp_1294_fu_2335_p1;
wire   [52:0] tmp_566_fu_2370_p3;
wire   [53:0] p_Result_197_fu_2377_p1;
wire   [53:0] man_V_27_fu_2381_p2;
wire   [11:0] tmp_565_fu_2367_p1;
wire   [11:0] F2_6_fu_2394_p2;
wire   [0:0] tmp_568_fu_2400_p2;
wire   [11:0] tmp_569_fu_2406_p2;
wire   [11:0] tmp_570_fu_2412_p2;
wire  signed [11:0] sh_amt_6_fu_2418_p3;
wire   [53:0] man_V_28_fu_2387_p3;
wire   [6:0] tmp_1298_fu_2446_p4;
wire  signed [31:0] sh_amt_6_cast_fu_2426_p1;
wire   [53:0] tmp_573_fu_2462_p1;
wire   [53:0] tmp_574_fu_2466_p2;
wire   [31:0] tmp_1297_fu_2436_p1;
wire   [0:0] tmp_571_fu_2430_p2;
wire   [0:0] sel_tmp28_fu_2489_p2;
wire   [0:0] sel_tmp33_demorgan_fu_2500_p2;
wire   [0:0] sel_tmp33_fu_2505_p2;
wire   [0:0] tmp_572_fu_2440_p2;
wire   [0:0] sel_tmp34_fu_2511_p2;
wire   [0:0] sel_tmp35_fu_2517_p2;
wire   [0:0] sel_tmp48_demorgan_fu_2535_p2;
wire   [0:0] icmp22_fu_2456_p2;
wire   [0:0] sel_tmp48_fu_2541_p2;
wire   [0:0] sel_tmp49_fu_2547_p2;
wire   [31:0] tmp_575_fu_2483_p2;
wire   [31:0] tmp_1299_fu_2472_p1;
wire   [0:0] sel_tmp42_fu_2529_p2;
wire   [0:0] sel_tmp36_fu_2523_p2;
wire   [31:0] storemerge_fu_2476_p3;
wire   [0:0] sel_tmp29_fu_2494_p2;
wire   [0:0] or_cond9_fu_2561_p2;
wire   [31:0] newSel22_fu_2553_p3;
wire   [31:0] newSel23_fu_2567_p3;
wire   [0:0] or_cond1_fu_2575_p2;
wire   [0:0] or_cond2_fu_2589_p2;
wire   [31:0] newSel24_fu_2581_p3;
wire  signed [31:0] p_Val2_s_215_fu_2609_p0;
wire   [23:0] p_Val2_s_215_fu_2609_p1;
wire   [63:0] ireg_V_5_fu_2615_p1;
wire   [62:0] tmp_1275_fu_2619_p1;
wire   [52:0] tmp_547_fu_2654_p3;
wire   [53:0] p_Result_194_fu_2661_p1;
wire   [53:0] man_V_24_fu_2665_p2;
wire   [11:0] tmp_546_fu_2651_p1;
wire   [11:0] F2_5_fu_2678_p2;
wire   [0:0] tmp_549_fu_2684_p2;
wire   [11:0] tmp_550_fu_2690_p2;
wire   [11:0] tmp_551_fu_2696_p2;
wire  signed [11:0] sh_amt_5_fu_2702_p3;
wire   [53:0] man_V_25_fu_2671_p3;
wire   [6:0] tmp_1279_fu_2730_p4;
wire  signed [31:0] sh_amt_5_cast_fu_2710_p1;
wire   [53:0] tmp_554_fu_2746_p1;
wire   [53:0] tmp_555_fu_2750_p2;
wire   [31:0] tmp_1278_fu_2720_p1;
wire   [0:0] tmp_552_fu_2714_p2;
wire   [0:0] sel_tmp2_fu_2773_p2;
wire   [0:0] sel_tmp3_fu_2778_p2;
wire   [0:0] sel_tmp7_demorgan_fu_2792_p2;
wire   [0:0] sel_tmp7_fu_2797_p2;
wire   [0:0] tmp_553_fu_2724_p2;
wire   [0:0] sel_tmp8_fu_2803_p2;
wire   [0:0] sel_tmp9_fu_2809_p2;
wire   [0:0] sel_tmp10_fu_2815_p2;
wire   [31:0] storemerge9_fu_2760_p3;
wire   [31:0] sel_tmp4_fu_2784_p3;
wire   [0:0] sel_tmp16_fu_2829_p2;
wire   [31:0] tmp_1280_fu_2756_p1;
wire   [31:0] sel_tmp11_fu_2821_p3;
wire   [0:0] sel_tmp22_demorgan_fu_2843_p2;
wire   [0:0] icmp14_fu_2740_p2;
wire   [0:0] sel_tmp22_fu_2849_p2;
wire   [0:0] sel_tmp23_fu_2855_p2;
wire   [31:0] tmp_556_fu_2767_p2;
wire   [31:0] sel_tmp17_fu_2835_p3;
wire   [31:0] Ang_V_2_fu_2877_p2;
wire   [31:0] p_Val2_118_fu_2882_p3;
wire   [30:0] tmp_1282_fu_2888_p1;
wire   [30:0] tmp_738_cast_fu_2906_p2;
wire   [30:0] p_Val2_188_fu_2912_p3;
wire   [31:0] p_Val2_302_cast_fu_2920_p1;
reg   [31:0] p_Result_198_fu_2924_p4;
reg   [31:0] num_zeros_10_fu_2934_p3;
wire   [0:0] tmp_577_fu_2966_p2;
wire   [7:0] tmp_578_fu_2971_p2;
wire   [7:0] tmp_579_fu_2976_p1;
wire   [7:0] p_Repl2_76_trunc_fu_2980_p2;
wire   [8:0] tmp_580_fu_2986_p3;
wire   [7:0] loc_V_fu_3018_p4;
wire   [4:0] index_V_fu_3040_p4;
wire   [0:0] p_Result_s_214_fu_3056_p3;
wire   [31:0] one_half_i_i_cast_fu_3071_p1;
wire   [31:0] p_Val2_121_fu_3075_p2;
wire   [22:0] loc_V_21_fu_3080_p1;
wire   [22:0] tmp_1688_i_i_fu_3084_p2;
wire   [8:0] tmp_392_fu_3096_p4;
wire   [22:0] xs_sig_V_fu_3090_p2;
wire   [31:0] p_Result_200_fu_3063_p3;
wire   [31:0] p_Result_201_fu_3106_p3;
wire   [31:0] sel_tmp52_v_fu_3114_p3;
wire   [0:0] sel_tmp53_fu_3125_p2;
wire   [0:0] sel_tmp54_fu_3130_p2;
wire   [31:0] sel_tmp52_fu_3121_p1;
wire   [31:0] x_assign_71_fu_3135_p3;
wire   [31:0] p_Val2_181_fu_3142_p1;
wire   [22:0] loc_V_23_fu_3164_p1;
wire   [24:0] tmp_1701_i_i_i_fu_3168_p4;
wire   [7:0] loc_V_22_fu_3154_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_3182_p1;
wire   [8:0] sh_assign_fu_3186_p2;
wire   [7:0] tmp_1702_i_i_i_fu_3200_p2;
wire   [0:0] isNeg_fu_3192_p3;
wire  signed [8:0] tmp_1702_i_i_i_cast_fu_3206_p1;
wire  signed [8:0] sh_assign_7_fu_3210_p3;
wire  signed [31:0] sh_assign_6_i_i_i_ca_fu_3218_p1;
wire  signed [24:0] sh_assign_6_i_i_i_ca_6_fu_3222_p1;
wire   [78:0] tmp_1701_i_i_i_cast3_fu_3178_p1;
wire   [78:0] tmp_1703_i_i_i_fu_3226_p1;
wire   [24:0] tmp_1704_i_i_i_fu_3230_p2;
wire   [0:0] tmp_1307_fu_3242_p3;
wire   [78:0] tmp_1705_i_i_i_fu_3236_p2;
wire   [31:0] tmp_274_fu_3250_p1;
wire   [31:0] tmp_275_fu_3254_p4;
wire   [31:0] p_Val2_i_i_i_fu_3272_p2;
wire   [31:0] p_Val2_189_fu_3277_p3;
wire   [0:0] tmp_581_fu_3283_p2;
wire   [31:0] tmp_582_fu_3289_p2;
wire   [31:0] bin_1_fu_3295_p3;
wire   [31:0] tmp_583_fu_3303_p2;
wire   [47:0] tmp_585_fu_3314_p3;
wire   [47:0] p_Val2_106_fu_3322_p2;
wire   [5:0] tmp_515_fu_3350_p2;
wire   [5:0] tmp_517_fu_3361_p2;
wire  signed [32:0] tmp_519_fu_3372_p1;
wire  signed [32:0] tmp_520_fu_3376_p1;
wire   [5:0] tmp_521_fu_3386_p2;
wire  signed [32:0] tmp_524_fu_3408_p1;
wire  signed [32:0] tmp_525_fu_3412_p1;
wire   [44:0] p_Val2_108_fu_3427_p3;
wire   [46:0] p_Val2_98_fu_3438_p3;
wire   [46:0] p_shl_fu_3449_p3;
wire   [44:0] p_shl1_fu_3461_p3;
wire  signed [47:0] p_shl_cast_fu_3457_p1;
wire  signed [47:0] p_shl1_cast_fu_3469_p1;
wire  signed [47:0] p_Val2_172_cast_fu_3434_p1;
wire  signed [47:0] p_Val2_106_cast_fu_3445_p1;
wire   [47:0] p_Val2_109_fu_3473_p2;
wire   [47:0] tmp84_fu_3479_p2;
wire   [47:0] p_Val2_110_fu_3485_p2;
wire   [0:0] tmp_528_fu_3502_p2;
wire    ap_CS_fsm_state90;
reg   [26:0] ap_NS_fsm;
wire    ap_block_pp1_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [47:0] p_Val2_s_215_fu_2609_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 grp_atan2_cordic_float_s_fu_804_ap_start_reg = 1'b0;
end

calcOrientationHi6jw #(
    .DataWidth( 23 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mask_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mask_table1_address0),
    .ce0(mask_table1_ce0),
    .q0(mask_table1_q0)
);

calcOrientationHi7jG #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
one_half_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(one_half_table2_address0),
    .ce0(one_half_table2_ce0),
    .q0(one_half_table2_q0)
);

calcOrientationHi8jQ #(
    .DataWidth( 32 ),
    .AddressRange( 40 ),
    .AddressWidth( 6 ))
temphist_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temphist_V_address0),
    .ce0(temphist_V_ce0),
    .we0(temphist_V_we0),
    .d0(temphist_V_d0),
    .q0(temphist_V_q0),
    .address1(temphist_V_address1),
    .ce1(temphist_V_ce1),
    .we1(temphist_V_we1),
    .d1(reg_848),
    .q1(temphist_V_q1)
);

atan2_cordic_float_s grp_atan2_cordic_float_s_fu_804(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_atan2_cordic_float_s_fu_804_ap_start),
    .ap_done(grp_atan2_cordic_float_s_fu_804_ap_done),
    .ap_idle(grp_atan2_cordic_float_s_fu_804_ap_idle),
    .ap_ready(grp_atan2_cordic_float_s_fu_804_ap_ready),
    .y_in(grp_atan2_cordic_float_s_fu_804_y_in),
    .x_in(x_assign_reg_3976),
    .ap_return(grp_atan2_cordic_float_s_fu_804_ap_return)
);

sqrt_fixed_32_16_s grp_sqrt_fixed_32_16_s_fu_810(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_V(this_assign_reg_3931),
    .ap_return(grp_sqrt_fixed_32_16_s_fu_810_ap_return)
);

SIFT2_Core_fmul_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fmul_3dEe_U917(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_815_p0),
    .din1(grp_fu_815_p1),
    .ce(1'b1),
    .dout(grp_fu_815_p2)
);

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U918(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_822_p0),
    .din1(grp_fu_822_p1),
    .ce(1'b1),
    .dout(grp_fu_822_p2)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U919(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_829_p0),
    .ce(1'b1),
    .dout(grp_fu_829_p1)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U920(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_832_p0),
    .ce(1'b1),
    .dout(grp_fu_832_p1)
);

SIFT2_Core_fpext_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
SIFT2_Core_fpext_hbi_U921(
    .din0(grp_fu_835_p0),
    .dout(grp_fu_835_p1)
);

SIFT2_Core_fexp_3jbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fexp_3jbC_U922(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(x_assign_s_reg_3981),
    .ce(1'b1),
    .dout(grp_fu_838_p2)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U923(
    .din0(img_0_val_V_q0),
    .din1(p_Val2_111_fu_1697_p2),
    .din2(p_Val2_111_fu_1697_p3),
    .din3(p_Val2_111_fu_1697_p4),
    .din4(p_Val2_111_fu_1697_p5),
    .din5(p_Val2_111_fu_1697_p6),
    .din6(tmp_1260_reg_3662),
    .dout(p_Val2_111_fu_1697_p8)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U924(
    .din0(img_0_val_V_q1),
    .din1(p_Val2_112_fu_1734_p2),
    .din2(p_Val2_112_fu_1734_p3),
    .din3(p_Val2_112_fu_1734_p4),
    .din4(p_Val2_112_fu_1734_p5),
    .din5(p_Val2_112_fu_1734_p6),
    .din6(tmp_1260_reg_3662),
    .dout(p_Val2_112_fu_1734_p8)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U925(
    .din0(img_0_val_V_q0),
    .din1(p_Val2_114_fu_1845_p2),
    .din2(p_Val2_114_fu_1845_p3),
    .din3(p_Val2_114_fu_1845_p4),
    .din4(p_Val2_114_fu_1845_p5),
    .din5(p_Val2_114_fu_1845_p6),
    .din6(tmp_1260_reg_3662),
    .dout(p_Val2_114_fu_1845_p8)
);

SIFT2_Core_mux_63VhK_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_U926(
    .din0(img_0_val_V_q1),
    .din1(p_Val2_115_fu_1882_p2),
    .din2(p_Val2_115_fu_1882_p3),
    .din3(p_Val2_115_fu_1882_p4),
    .din4(p_Val2_115_fu_1882_p5),
    .din5(p_Val2_115_fu_1882_p6),
    .din6(tmp_1260_reg_3662),
    .dout(p_Val2_115_fu_1882_p8)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_510_fu_1498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (or_cond_213_fu_1519_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state18)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end else if (((tmp_510_fu_1498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (or_cond_213_fu_1519_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter31 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state86) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state85)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state86) & (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state86);
        end else if ((((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state85)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_atan2_cordic_float_s_fu_804_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter2_reg == 1'd1))) begin
            grp_atan2_cordic_float_s_fu_804_ap_start_reg <= 1'b1;
        end else if ((grp_atan2_cordic_float_s_fu_804_ap_ready == 1'b1)) begin
            grp_atan2_cordic_float_s_fu_804_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        i1_reg_761 <= i_14_fu_3338_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) & (exitcond2_fu_1460_p2 == 1'd1))) begin
        i1_reg_761 <= i_15_fu_1477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_reg_4181 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i2_reg_792 <= i_13_reg_4205;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        i2_reg_792 <= 6'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i_reg_750 <= 6'd0;
    end else if (((exitcond2_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        i_reg_750 <= i_12_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_529_reg_3709 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j6_reg_771 <= j_6_reg_3788;
    end else if (((tmp_510_fu_1498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (or_cond_213_fu_1519_p2 == 1'd1))) begin
        j6_reg_771 <= i_15_reg_3641;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_reg_4181 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        omax_V_write_assign_reg_780 <= tmp_1049_omax_V_load_fu_3508_p3;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        omax_V_write_assign_reg_780 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        reg_848 <= temphist_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        reg_848 <= temphist_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        reg_854 <= temphist_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        reg_854 <= temphist_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (exitcond2_fu_1460_p2 == 1'd1))) begin
        OP2_V_reg_3657 <= OP2_V_fu_1492_p1;
        i_15_reg_3641 <= i_15_fu_1477_p2;
        tmp_1260_reg_3662 <= tmp_1260_fu_1495_p1;
        tmp_507_reg_3647 <= tmp_507_fu_1482_p2;
        tmp_508_reg_3652 <= tmp_508_fu_1487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter6_reg == 1'd1))) begin
        W_V_reg_4018 <= W_V_fu_2595_p3;
        agg_result_V_i_reg_4013 <= grp_sqrt_fixed_32_16_s_fu_810_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_reg_4181 <= exitcond_fu_3344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter22_reg == 1'd1))) begin
        exp_tmp_V_5_reg_4044 <= {{ireg_V_5_fu_2615_p1[62:52]}};
        isneg_5_reg_4038 <= ireg_V_5_fu_2615_p1[32'd63];
        tmp_1277_reg_4049 <= tmp_1277_fu_2641_p1;
        tmp_548_reg_4054 <= tmp_548_fu_2645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_tmp_V_6_reg_3997 <= {{ireg_V_6_fu_2331_p1[62:52]}};
        isneg_6_reg_3991 <= ireg_V_6_fu_2331_p1[32'd63];
        tmp_1296_reg_4002 <= tmp_1296_fu_2357_p1;
        tmp_567_reg_4007 <= tmp_567_fu_2361_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        exp_tmp_V_reg_3580 <= {{ireg_V_fu_1188_p1[62:52]}};
        isneg_reg_3574 <= ireg_V_fu_1188_p1[32'd63];
        tmp_1256_reg_3585 <= tmp_1256_fu_1214_p1;
        tmp_498_reg_3590 <= tmp_498_fu_1218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        expf_scale_V_reg_3628 <= expf_scale_V_fu_1452_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (exitcond_reg_4181 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        i_13_reg_4205 <= i_13_fu_3397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_529_fu_1579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_fu_1600_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_op_assign_reg_3783 <= i_op_assign_fu_1666_p2;
        tmp_1270_reg_3777 <= tmp_1270_fu_1656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter23_reg == 1'd1))) begin
        is_neg_10_reg_4076 <= p_Val2_118_fu_2882_p3[32'd31];
        tmp32_V_68_reg_4081 <= tmp32_V_68_fu_2942_p2;
        tmp_1301_reg_4086 <= tmp_1301_fu_2948_p1;
        tmp_576_reg_4071 <= tmp_576_fu_2892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        is_neg_10_reg_4076_pp0_iter24_reg <= is_neg_10_reg_4076;
        is_neg_8_reg_3865_pp0_iter1_reg <= is_neg_8_reg_3865;
        is_neg_9_reg_3882_pp0_iter1_reg <= is_neg_9_reg_3882;
        tmp_1272_reg_3941_pp0_iter2_reg <= tmp_1272_reg_3941;
        tmp_1301_reg_4086_pp0_iter24_reg <= tmp_1301_reg_4086;
        tmp_539_reg_3860_pp0_iter1_reg <= tmp_539_reg_3860;
        tmp_558_reg_3877_pp0_iter1_reg <= tmp_558_reg_3877;
        tmp_576_reg_4071_pp0_iter24_reg <= tmp_576_reg_4071;
        tmp_576_reg_4071_pp0_iter25_reg <= tmp_576_reg_4071_pp0_iter24_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        is_neg_7_reg_3905 <= p_Val2_101_fu_1899_p2[32'd31];
        p_Val2_101_reg_3888 <= p_Val2_101_fu_1899_p2;
        tmp_533_reg_3900 <= tmp_533_fu_1914_p2;
        tmp_710_cast_reg_3895 <= tmp_710_cast_fu_1908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        is_neg_7_reg_3905_pp0_iter2_reg <= is_neg_7_reg_3905;
        or_cond4_reg_3713_pp0_iter10_reg <= or_cond4_reg_3713_pp0_iter9_reg;
        or_cond4_reg_3713_pp0_iter11_reg <= or_cond4_reg_3713_pp0_iter10_reg;
        or_cond4_reg_3713_pp0_iter12_reg <= or_cond4_reg_3713_pp0_iter11_reg;
        or_cond4_reg_3713_pp0_iter13_reg <= or_cond4_reg_3713_pp0_iter12_reg;
        or_cond4_reg_3713_pp0_iter14_reg <= or_cond4_reg_3713_pp0_iter13_reg;
        or_cond4_reg_3713_pp0_iter15_reg <= or_cond4_reg_3713_pp0_iter14_reg;
        or_cond4_reg_3713_pp0_iter16_reg <= or_cond4_reg_3713_pp0_iter15_reg;
        or_cond4_reg_3713_pp0_iter17_reg <= or_cond4_reg_3713_pp0_iter16_reg;
        or_cond4_reg_3713_pp0_iter18_reg <= or_cond4_reg_3713_pp0_iter17_reg;
        or_cond4_reg_3713_pp0_iter19_reg <= or_cond4_reg_3713_pp0_iter18_reg;
        or_cond4_reg_3713_pp0_iter1_reg <= or_cond4_reg_3713;
        or_cond4_reg_3713_pp0_iter20_reg <= or_cond4_reg_3713_pp0_iter19_reg;
        or_cond4_reg_3713_pp0_iter21_reg <= or_cond4_reg_3713_pp0_iter20_reg;
        or_cond4_reg_3713_pp0_iter22_reg <= or_cond4_reg_3713_pp0_iter21_reg;
        or_cond4_reg_3713_pp0_iter23_reg <= or_cond4_reg_3713_pp0_iter22_reg;
        or_cond4_reg_3713_pp0_iter24_reg <= or_cond4_reg_3713_pp0_iter23_reg;
        or_cond4_reg_3713_pp0_iter25_reg <= or_cond4_reg_3713_pp0_iter24_reg;
        or_cond4_reg_3713_pp0_iter26_reg <= or_cond4_reg_3713_pp0_iter25_reg;
        or_cond4_reg_3713_pp0_iter27_reg <= or_cond4_reg_3713_pp0_iter26_reg;
        or_cond4_reg_3713_pp0_iter28_reg <= or_cond4_reg_3713_pp0_iter27_reg;
        or_cond4_reg_3713_pp0_iter29_reg <= or_cond4_reg_3713_pp0_iter28_reg;
        or_cond4_reg_3713_pp0_iter2_reg <= or_cond4_reg_3713_pp0_iter1_reg;
        or_cond4_reg_3713_pp0_iter30_reg <= or_cond4_reg_3713_pp0_iter29_reg;
        or_cond4_reg_3713_pp0_iter31_reg <= or_cond4_reg_3713_pp0_iter30_reg;
        or_cond4_reg_3713_pp0_iter3_reg <= or_cond4_reg_3713_pp0_iter2_reg;
        or_cond4_reg_3713_pp0_iter4_reg <= or_cond4_reg_3713_pp0_iter3_reg;
        or_cond4_reg_3713_pp0_iter5_reg <= or_cond4_reg_3713_pp0_iter4_reg;
        or_cond4_reg_3713_pp0_iter6_reg <= or_cond4_reg_3713_pp0_iter5_reg;
        or_cond4_reg_3713_pp0_iter7_reg <= or_cond4_reg_3713_pp0_iter6_reg;
        or_cond4_reg_3713_pp0_iter8_reg <= or_cond4_reg_3713_pp0_iter7_reg;
        or_cond4_reg_3713_pp0_iter9_reg <= or_cond4_reg_3713_pp0_iter8_reg;
        p_Val2_s_215_reg_4023_pp0_iter10_reg <= p_Val2_s_215_reg_4023_pp0_iter9_reg;
        p_Val2_s_215_reg_4023_pp0_iter11_reg <= p_Val2_s_215_reg_4023_pp0_iter10_reg;
        p_Val2_s_215_reg_4023_pp0_iter12_reg <= p_Val2_s_215_reg_4023_pp0_iter11_reg;
        p_Val2_s_215_reg_4023_pp0_iter13_reg <= p_Val2_s_215_reg_4023_pp0_iter12_reg;
        p_Val2_s_215_reg_4023_pp0_iter14_reg <= p_Val2_s_215_reg_4023_pp0_iter13_reg;
        p_Val2_s_215_reg_4023_pp0_iter15_reg <= p_Val2_s_215_reg_4023_pp0_iter14_reg;
        p_Val2_s_215_reg_4023_pp0_iter16_reg <= p_Val2_s_215_reg_4023_pp0_iter15_reg;
        p_Val2_s_215_reg_4023_pp0_iter17_reg <= p_Val2_s_215_reg_4023_pp0_iter16_reg;
        p_Val2_s_215_reg_4023_pp0_iter18_reg <= p_Val2_s_215_reg_4023_pp0_iter17_reg;
        p_Val2_s_215_reg_4023_pp0_iter19_reg <= p_Val2_s_215_reg_4023_pp0_iter18_reg;
        p_Val2_s_215_reg_4023_pp0_iter20_reg <= p_Val2_s_215_reg_4023_pp0_iter19_reg;
        p_Val2_s_215_reg_4023_pp0_iter21_reg <= p_Val2_s_215_reg_4023_pp0_iter20_reg;
        p_Val2_s_215_reg_4023_pp0_iter22_reg <= p_Val2_s_215_reg_4023_pp0_iter21_reg;
        p_Val2_s_215_reg_4023_pp0_iter23_reg <= p_Val2_s_215_reg_4023_pp0_iter22_reg;
        p_Val2_s_215_reg_4023_pp0_iter24_reg <= p_Val2_s_215_reg_4023_pp0_iter23_reg;
        p_Val2_s_215_reg_4023_pp0_iter25_reg <= p_Val2_s_215_reg_4023_pp0_iter24_reg;
        p_Val2_s_215_reg_4023_pp0_iter26_reg <= p_Val2_s_215_reg_4023_pp0_iter25_reg;
        p_Val2_s_215_reg_4023_pp0_iter27_reg <= p_Val2_s_215_reg_4023_pp0_iter26_reg;
        p_Val2_s_215_reg_4023_pp0_iter28_reg <= p_Val2_s_215_reg_4023_pp0_iter27_reg;
        p_Val2_s_215_reg_4023_pp0_iter29_reg <= p_Val2_s_215_reg_4023_pp0_iter28_reg;
        p_Val2_s_215_reg_4023_pp0_iter30_reg <= p_Val2_s_215_reg_4023_pp0_iter29_reg;
        p_Val2_s_215_reg_4023_pp0_iter31_reg <= p_Val2_s_215_reg_4023_pp0_iter30_reg;
        p_Val2_s_215_reg_4023_pp0_iter8_reg <= p_Val2_s_215_reg_4023;
        p_Val2_s_215_reg_4023_pp0_iter9_reg <= p_Val2_s_215_reg_4023_pp0_iter8_reg;
        tmp_1274_reg_3916_pp0_iter2_reg <= tmp_1274_reg_3916;
        tmp_1286_reg_3921_pp0_iter2_reg <= tmp_1286_reg_3921;
        tmp_529_reg_3709 <= tmp_529_fu_1579_p2;
        tmp_533_reg_3900_pp0_iter2_reg <= tmp_533_reg_3900;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_529_reg_3709 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713 == 1'd1))) begin
        is_neg_8_reg_3865 <= p_Val2_113_fu_1751_p2[32'd31];
        is_neg_9_reg_3882 <= p_Val2_104_fu_1802_p2[32'd63];
        p_Val2_113_reg_3793 <= p_Val2_113_fu_1751_p2;
        tmp_1283_reg_3871 <= tmp_1283_fu_1807_p1;
        tmp_539_reg_3860 <= tmp_539_fu_1785_p2;
        tmp_558_reg_3877 <= tmp_558_fu_1811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        is_neg_reg_3527 <= p_Val2_s_fu_876_p2[32'd64];
        tmp_reg_3516[63 : 1] <= tmp_fu_882_p1[63 : 1];
        tmp_s_reg_3522 <= tmp_s_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_529_fu_1579_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_6_reg_3788 <= j_6_fu_1671_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_3522 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        msb_idx_reg_3539 <= msb_idx_fu_991_p2;
        p_Val2_158_reg_3533[63 : 1] <= p_Val2_158_fu_905_p3[63 : 1];
        tmp_1239_reg_3544 <= tmp_1239_fu_997_p1;
        tmp_1240_reg_3549 <= msb_idx_fu_991_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_529_fu_1579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond4_reg_3713 <= or_cond4_fu_1600_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_03_i8_reg_3569 <= p_03_i8_fu_1181_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter25_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_03_i_reg_4111 <= p_03_i_fu_3008_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_576_reg_4071_pp0_iter24_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter24_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_199_reg_4101 <= p_Result_199_fu_2993_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter30_reg == 1'd1))) begin
        p_Result_202_reg_4149 <= p_Val2_181_fu_3142_p1[32'd31];
        p_Val2_125_reg_4154 <= p_Val2_125_fu_3264_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_3522 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        p_Result_44_reg_3564 <= {{tmp32_V_71_fu_1123_p1[30:23]}};
        tmp32_V_71_reg_3559 <= tmp32_V_71_fu_1123_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_533_reg_3900_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter2_reg == 1'd1))) begin
        p_Result_48_reg_3971 <= {{tmp32_V_72_fu_2169_p1[30:23]}};
        tmp32_V_72_reg_3966 <= tmp32_V_72_fu_2169_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_539_reg_3860_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_51_reg_3951 <= {{tmp32_V_73_fu_2141_p1[30:23]}};
        tmp32_V_73_reg_3946 <= tmp32_V_73_fu_2141_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_558_reg_3877_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_55_reg_3961 <= {{tmp32_V_74_fu_2155_p1[30:23]}};
        tmp32_V_74_reg_3956 <= tmp32_V_74_fu_2155_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_576_reg_4071 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter24_reg == 1'd1))) begin
        p_Result_59_reg_4096 <= {{tmp32_V_75_fu_2952_p1[30:23]}};
        tmp32_V_75_reg_4091 <= tmp32_V_75_fu_2952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter22_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_187_reg_4060 <= p_Val2_187_fu_2861_p3;
        tmp_1281_reg_4066 <= p_Val2_187_fu_2861_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_215_reg_4023 <= p_Val2_s_215_fu_2609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (exitcond_reg_4181 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        r_V_10_reg_4200 <= r_V_10_fu_3380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (exitcond_reg_4181 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        r_V_11_reg_4220 <= r_V_11_fu_3416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_843 <= grp_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_29_reg_4122 <= t_V_29_fu_3015_p1;
        tmp_1685_i_i_reg_4134 <= tmp_1685_i_i_fu_3034_p2;
        tmp_i_i9_reg_4128 <= tmp_i_i9_fu_3028_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713_pp0_iter30_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temphist_V_addr_14_reg_4160 <= tmp_584_fu_3309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter1_reg == 1'd1))) begin
        this_assign_reg_3931 <= {{p_Val2_102_fu_2087_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_3522 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp32_V_50_reg_3554 <= tmp32_V_50_fu_1115_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_533_reg_3900 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter1_reg == 1'd1))) begin
        tmp32_V_54_reg_3936 <= tmp32_V_54_fu_2131_p2;
        tmp_1272_reg_3941 <= tmp_1272_fu_2137_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_539_reg_3860 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp32_V_58_reg_3911 <= tmp32_V_58_fu_1957_p2;
        tmp_1274_reg_3916 <= tmp_1274_fu_1963_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_558_reg_3877 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond4_reg_3713 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp32_V_64_reg_3926 <= tmp32_V_64_fu_2070_p3;
        tmp_1286_reg_3921 <= tmp_1286_fu_2004_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_510_fu_1498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (or_cond_213_fu_1519_p2 == 1'd1))) begin
        tmp_264_cast_reg_3678[17 : 8] <= tmp_264_cast_fu_1529_p3[17 : 8];
        tmp_266_cast_reg_3684[17 : 8] <= tmp_266_cast_fu_1547_p3[17 : 8];
        tmp_268_cast_reg_3689[17 : 8] <= tmp_268_cast_fu_1565_p3[17 : 8];
        tmp_513_reg_3694 <= tmp_513_fu_1573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_fu_3344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_516_reg_4185[5 : 0] <= tmp_516_fu_3356_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter18_reg == 1'd1))) begin
        tmp_545_reg_4033 <= grp_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter5_reg == 1'd1))) begin
        v_assign_6_reg_3986 <= grp_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter29_reg == 1'd1))) begin
        x_assign_70_reg_4116 <= grp_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter2_reg == 1'd1))) begin
        x_assign_reg_3976 <= x_assign_fu_2225_p3;
        x_assign_s_reg_3981 <= x_assign_s_fu_2274_p3;
    end
end

always @ (*) begin
    if ((tmp_529_fu_1579_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_3344_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state86 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state86 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_reg_4181 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i2_phi_fu_796_p4 = i_13_reg_4205;
    end else begin
        ap_phi_mux_i2_phi_fu_796_p4 = i2_reg_792;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_529_reg_3709 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j6_phi_fu_774_p4 = j_6_reg_3788;
    end else begin
        ap_phi_mux_j6_phi_fu_774_p4 = j6_reg_771;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_815_p0 = f_24_fu_3004_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_815_p0 = grp_atan2_cordic_float_s_fu_804_ap_return;
    end else begin
        grp_fu_815_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_815_p1 = 32'd1108344832;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_815_p1 = 32'd1127481344;
    end else begin
        grp_fu_815_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_822_p0 = p_03_i_reg_4111;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_822_p0 = tmp_545_reg_4033;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_822_p0 = 32'd3212836864;
    end else begin
        grp_fu_822_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_822_p1 = 32'd1135869952;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_822_p1 = 32'd1078530010;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_822_p1 = p_03_i8_reg_3569;
    end else begin
        grp_fu_822_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_829_p0 = tmp32_V_54_reg_3936;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_829_p0 = tmp32_V_58_reg_3911;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_829_p0 = tmp32_V_50_reg_3554;
    end else begin
        grp_fu_829_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_832_p0 = tmp32_V_68_reg_4081;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_832_p0 = tmp32_V_64_reg_3926;
    end else begin
        grp_fu_832_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_835_p0 = v_assign_6_reg_3986;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter22 == 1'b1)))) begin
        grp_fu_835_p0 = reg_843;
    end else begin
        grp_fu_835_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        hist_V_ce0 = 1'b1;
    end else begin
        hist_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_reg_4181 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        hist_V_we0 = 1'b1;
    end else begin
        hist_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_0_val_V_address0 = tmp_271_cast_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_0_val_V_address0 = tmp_269_cast_fu_1621_p1;
        end else begin
            img_0_val_V_address0 = 'bx;
        end
    end else begin
        img_0_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_0_val_V_address1 = tmp_272_cast_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_0_val_V_address1 = tmp_270_cast_fu_1646_p1;
        end else begin
            img_0_val_V_address1 = 'bx;
        end
    end else begin
        img_0_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_0_val_V_ce0 = 1'b1;
    end else begin
        img_0_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_0_val_V_ce1 = 1'b1;
    end else begin
        img_0_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_1_val_V_address0 = tmp_271_cast_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_1_val_V_address0 = tmp_269_cast_fu_1621_p1;
        end else begin
            img_1_val_V_address0 = 'bx;
        end
    end else begin
        img_1_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_1_val_V_address1 = tmp_272_cast_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_1_val_V_address1 = tmp_270_cast_fu_1646_p1;
        end else begin
            img_1_val_V_address1 = 'bx;
        end
    end else begin
        img_1_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_1_val_V_ce0 = 1'b1;
    end else begin
        img_1_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_1_val_V_ce1 = 1'b1;
    end else begin
        img_1_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_2_val_V_address0 = tmp_271_cast_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_2_val_V_address0 = tmp_269_cast_fu_1621_p1;
        end else begin
            img_2_val_V_address0 = 'bx;
        end
    end else begin
        img_2_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_2_val_V_address1 = tmp_272_cast_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_2_val_V_address1 = tmp_270_cast_fu_1646_p1;
        end else begin
            img_2_val_V_address1 = 'bx;
        end
    end else begin
        img_2_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_2_val_V_ce0 = 1'b1;
    end else begin
        img_2_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_2_val_V_ce1 = 1'b1;
    end else begin
        img_2_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_3_val_V_address0 = tmp_271_cast_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_3_val_V_address0 = tmp_269_cast_fu_1621_p1;
        end else begin
            img_3_val_V_address0 = 'bx;
        end
    end else begin
        img_3_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_3_val_V_address1 = tmp_272_cast_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_3_val_V_address1 = tmp_270_cast_fu_1646_p1;
        end else begin
            img_3_val_V_address1 = 'bx;
        end
    end else begin
        img_3_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_3_val_V_ce0 = 1'b1;
    end else begin
        img_3_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_3_val_V_ce1 = 1'b1;
    end else begin
        img_3_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_4_val_V_address0 = tmp_271_cast_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_4_val_V_address0 = tmp_269_cast_fu_1621_p1;
        end else begin
            img_4_val_V_address0 = 'bx;
        end
    end else begin
        img_4_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_4_val_V_address1 = tmp_272_cast_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_4_val_V_address1 = tmp_270_cast_fu_1646_p1;
        end else begin
            img_4_val_V_address1 = 'bx;
        end
    end else begin
        img_4_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_4_val_V_ce0 = 1'b1;
    end else begin
        img_4_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_4_val_V_ce1 = 1'b1;
    end else begin
        img_4_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_5_val_V_address0 = tmp_271_cast_fu_1761_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_5_val_V_address0 = tmp_269_cast_fu_1621_p1;
        end else begin
            img_5_val_V_address0 = 'bx;
        end
    end else begin
        img_5_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            img_5_val_V_address1 = tmp_272_cast_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            img_5_val_V_address1 = tmp_270_cast_fu_1646_p1;
        end else begin
            img_5_val_V_address1 = 'bx;
        end
    end else begin
        img_5_val_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_5_val_V_ce0 = 1'b1;
    end else begin
        img_5_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_5_val_V_ce1 = 1'b1;
    end else begin
        img_5_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mask_table1_ce0 = 1'b1;
    end else begin
        mask_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        one_half_table2_ce0 = 1'b1;
    end else begin
        one_half_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        temphist_V_address0 = tmp_523_fu_3403_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        temphist_V_address0 = tmp_518_fu_3367_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        temphist_V_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        temphist_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        temphist_V_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temphist_V_address0 = temphist_V_addr_14_reg_4160;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        temphist_V_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        temphist_V_address0 = tmp_509_fu_1472_p1;
    end else begin
        temphist_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2))) begin
        temphist_V_address1 = tmp_526_fu_3422_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        temphist_V_address1 = tmp_522_fu_3392_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        temphist_V_address1 = tmp_516_fu_3356_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        temphist_V_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        temphist_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        temphist_V_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temphist_V_address1 = tmp_584_fu_3309_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        temphist_V_address1 = 64'd37;
    end else begin
        temphist_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temphist_V_ce0 = 1'b1;
    end else begin
        temphist_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state83) | ((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        temphist_V_ce1 = 1'b1;
    end else begin
        temphist_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        temphist_V_d0 = reg_854;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        temphist_V_d0 = {{p_Val2_106_fu_3322_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        temphist_V_d0 = 32'd0;
    end else begin
        temphist_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond4_reg_3713_pp0_iter31_reg == 1'd1)) | ((exitcond2_fu_1460_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        temphist_V_we0 = 1'b1;
    end else begin
        temphist_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state84))) begin
        temphist_V_we1 = 1'b1;
    end else begin
        temphist_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (exitcond2_fu_1460_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((tmp_510_fu_1498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (or_cond_213_fu_1519_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((or_cond_213_fu_1519_p2 == 1'd0) & (tmp_510_fu_1498_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_529_fu_1579_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_529_fu_1579_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter30 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter30 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond_fu_3344_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond_fu_3344_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ang_V_2_fu_2877_p2 = (32'd23592960 + p_Val2_187_reg_4060);

assign F2_5_fu_2678_p2 = (12'd1075 - tmp_546_fu_2651_p1);

assign F2_6_fu_2394_p2 = (12'd1075 - tmp_565_fu_2367_p1);

assign F2_fu_1251_p2 = (12'd1075 - tmp_496_fu_1224_p1);

assign NZeros_fu_977_p2 = (tmp_1237_fu_933_p1 + tmp_1238_fu_973_p1);

assign OP2_V_23_cast_fu_872_p0 = sigma_V;

assign OP2_V_fu_1492_p1 = $signed(expf_scale_V_reg_3628);

assign W_V_fu_2595_p3 = ((or_cond2_fu_2589_p2[0:0] === 1'b1) ? newSel24_fu_2581_p3 : 32'd0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd26];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage1_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage1_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_return = omax_V_write_assign_reg_780;

assign bin_1_fu_3295_p3 = ((tmp_581_fu_3283_p2[0:0] === 1'b1) ? tmp_582_fu_3289_p2 : p_Val2_189_fu_3277_p3);

assign c_fu_1584_p2 = ($signed(ap_phi_mux_j6_phi_fu_774_p4) + $signed(c0));

assign exitcond2_fu_1460_p2 = ((i_reg_750 == 6'd40) ? 1'b1 : 1'b0);

assign exitcond_fu_3344_p2 = ((ap_phi_mux_i2_phi_fu_796_p4 == 6'd38) ? 1'b1 : 1'b0);

assign expf_scale_V_fu_1452_p3 = ((or_cond8_fu_1446_p2[0:0] === 1'b1) ? newSel21_fu_1438_p3 : 32'd0);

assign f_18_fu_2319_p1 = p_Result_191_fu_2308_p5;

assign f_20_fu_2221_p1 = p_Result_193_fu_2210_p5;

assign f_22_fu_2270_p1 = p_Result_196_fu_2259_p5;

assign f_24_fu_3004_p1 = p_Result_199_reg_4101;

assign f_fu_1177_p1 = p_Result_188_fu_1166_p5;

assign grp_atan2_cordic_float_s_fu_804_ap_start = grp_atan2_cordic_float_s_fu_804_ap_start_reg;

assign grp_atan2_cordic_float_s_fu_804_y_in = ((tmp_533_reg_3900_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_18_fu_2319_p1);

assign hist_V_address0 = tmp_516_reg_4185;

assign hist_V_d0 = {{p_Val2_110_fu_3485_p2[47:16]}};

assign i_12_fu_1466_p2 = (i_reg_750 + 6'd1);

assign i_13_fu_3397_p2 = (i2_reg_792 + 6'd1);

assign i_14_fu_3338_p2 = ($signed(i1_reg_761) + $signed(32'd1));

assign i_15_fu_1477_p2 = (32'd0 - radius);

assign i_op_assign_fu_1666_p2 = (tmp_557_fu_1660_p2 + tmp_513_reg_3694);

assign icmp11_fu_1313_p2 = ((tmp_1258_fu_1303_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp14_fu_2740_p2 = ((tmp_1279_fu_2730_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp19_fu_2024_p2 = ((tmp_1287_fu_2014_p4 == 27'd0) ? 1'b1 : 1'b0);

assign icmp22_fu_2456_p2 = ((tmp_1298_fu_2446_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1028_p2 = ((tmp_1241_fu_1018_p4 == 26'd0) ? 1'b1 : 1'b0);

assign index_V_fu_3040_p4 = {{t_V_29_fu_3015_p1[27:23]}};

assign ireg_V_5_fu_2615_p1 = grp_fu_835_p1;

assign ireg_V_6_fu_2331_p1 = grp_fu_835_p1;

assign ireg_V_fu_1188_p1 = grp_fu_835_p1;

assign isNeg_fu_3192_p3 = sh_assign_fu_3186_p2[32'd8];

assign is_neg_10_fu_2898_p3 = p_Val2_118_fu_2882_p3[32'd31];

assign j_6_fu_1671_p2 = ($signed(ap_phi_mux_j6_phi_fu_774_p4) + $signed(32'd1));

assign loc_V_21_fu_3080_p1 = p_Val2_121_fu_3075_p2[22:0];

assign loc_V_22_fu_3154_p4 = {{p_Val2_181_fu_3142_p1[30:23]}};

assign loc_V_23_fu_3164_p1 = p_Val2_181_fu_3142_p1[22:0];

assign loc_V_fu_3018_p4 = {{t_V_29_fu_3015_p1[30:23]}};

assign man_V_21_fu_1238_p2 = (54'd0 - p_Result_189_fu_1234_p1);

assign man_V_22_fu_1244_p3 = ((isneg_reg_3574[0:0] === 1'b1) ? man_V_21_fu_1238_p2 : p_Result_189_fu_1234_p1);

assign man_V_24_fu_2665_p2 = (54'd0 - p_Result_194_fu_2661_p1);

assign man_V_25_fu_2671_p3 = ((isneg_5_reg_4038[0:0] === 1'b1) ? man_V_24_fu_2665_p2 : p_Result_194_fu_2661_p1);

assign man_V_27_fu_2381_p2 = (54'd0 - p_Result_197_fu_2377_p1);

assign man_V_28_fu_2387_p3 = ((isneg_6_reg_3991[0:0] === 1'b1) ? man_V_27_fu_2381_p2 : p_Result_197_fu_2377_p1);

assign mask_table1_address0 = tmp_1686_i_i_fu_3050_p1;

assign msb_idx_6_fu_1012_p3 = ((tmp_1240_reg_3549[0:0] === 1'b1) ? 31'd0 : tmp_1239_reg_3544);

assign msb_idx_7_fu_2008_p2 = (num_zeros_9_fu_2000_p1 ^ 32'd63);

assign msb_idx_fu_991_p2 = (32'd95 - num_zeros_fu_983_p3);

assign newSel20_fu_1424_p3 = ((sel_tmp68_fu_1380_p2[0:0] === 1'b1) ? p_078_s_fu_1333_p3 : tmp_1257_fu_1293_p1);

assign newSel21_fu_1438_p3 = ((or_cond_fu_1418_p2[0:0] === 1'b1) ? newSel_fu_1410_p3 : newSel20_fu_1424_p3);

assign newSel22_fu_2553_p3 = ((sel_tmp49_fu_2547_p2[0:0] === 1'b1) ? tmp_575_fu_2483_p2 : tmp_1299_fu_2472_p1);

assign newSel23_fu_2567_p3 = ((sel_tmp36_fu_2523_p2[0:0] === 1'b1) ? storemerge_fu_2476_p3 : tmp_1297_fu_2436_p1);

assign newSel24_fu_2581_p3 = ((or_cond9_fu_2561_p2[0:0] === 1'b1) ? newSel22_fu_2553_p3 : newSel23_fu_2567_p3);

assign newSel_fu_1410_p3 = ((sel_tmp81_fu_1404_p2[0:0] === 1'b1) ? tmp_506_fu_1340_p2 : tmp_1259_fu_1329_p1);


always @ (p_Result_198_fu_2924_p4) begin
    if (p_Result_198_fu_2924_p4[0] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd0;
    end else if (p_Result_198_fu_2924_p4[1] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd1;
    end else if (p_Result_198_fu_2924_p4[2] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd2;
    end else if (p_Result_198_fu_2924_p4[3] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd3;
    end else if (p_Result_198_fu_2924_p4[4] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd4;
    end else if (p_Result_198_fu_2924_p4[5] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd5;
    end else if (p_Result_198_fu_2924_p4[6] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd6;
    end else if (p_Result_198_fu_2924_p4[7] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd7;
    end else if (p_Result_198_fu_2924_p4[8] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd8;
    end else if (p_Result_198_fu_2924_p4[9] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd9;
    end else if (p_Result_198_fu_2924_p4[10] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd10;
    end else if (p_Result_198_fu_2924_p4[11] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd11;
    end else if (p_Result_198_fu_2924_p4[12] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd12;
    end else if (p_Result_198_fu_2924_p4[13] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd13;
    end else if (p_Result_198_fu_2924_p4[14] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd14;
    end else if (p_Result_198_fu_2924_p4[15] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd15;
    end else if (p_Result_198_fu_2924_p4[16] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd16;
    end else if (p_Result_198_fu_2924_p4[17] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd17;
    end else if (p_Result_198_fu_2924_p4[18] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd18;
    end else if (p_Result_198_fu_2924_p4[19] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd19;
    end else if (p_Result_198_fu_2924_p4[20] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd20;
    end else if (p_Result_198_fu_2924_p4[21] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd21;
    end else if (p_Result_198_fu_2924_p4[22] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd22;
    end else if (p_Result_198_fu_2924_p4[23] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd23;
    end else if (p_Result_198_fu_2924_p4[24] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd24;
    end else if (p_Result_198_fu_2924_p4[25] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd25;
    end else if (p_Result_198_fu_2924_p4[26] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd26;
    end else if (p_Result_198_fu_2924_p4[27] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd27;
    end else if (p_Result_198_fu_2924_p4[28] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd28;
    end else if (p_Result_198_fu_2924_p4[29] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd29;
    end else if (p_Result_198_fu_2924_p4[30] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd30;
    end else if (p_Result_198_fu_2924_p4[31] == 1'b1) begin
        num_zeros_10_fu_2934_p3 = 32'd31;
    end else begin
        num_zeros_10_fu_2934_p3 = 32'd32;
    end
end


always @ (p_Result_190_fu_2113_p4) begin
    if (p_Result_190_fu_2113_p4[0] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd0;
    end else if (p_Result_190_fu_2113_p4[1] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd1;
    end else if (p_Result_190_fu_2113_p4[2] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd2;
    end else if (p_Result_190_fu_2113_p4[3] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd3;
    end else if (p_Result_190_fu_2113_p4[4] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd4;
    end else if (p_Result_190_fu_2113_p4[5] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd5;
    end else if (p_Result_190_fu_2113_p4[6] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd6;
    end else if (p_Result_190_fu_2113_p4[7] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd7;
    end else if (p_Result_190_fu_2113_p4[8] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd8;
    end else if (p_Result_190_fu_2113_p4[9] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd9;
    end else if (p_Result_190_fu_2113_p4[10] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd10;
    end else if (p_Result_190_fu_2113_p4[11] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd11;
    end else if (p_Result_190_fu_2113_p4[12] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd12;
    end else if (p_Result_190_fu_2113_p4[13] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd13;
    end else if (p_Result_190_fu_2113_p4[14] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd14;
    end else if (p_Result_190_fu_2113_p4[15] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd15;
    end else if (p_Result_190_fu_2113_p4[16] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd16;
    end else if (p_Result_190_fu_2113_p4[17] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd17;
    end else if (p_Result_190_fu_2113_p4[18] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd18;
    end else if (p_Result_190_fu_2113_p4[19] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd19;
    end else if (p_Result_190_fu_2113_p4[20] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd20;
    end else if (p_Result_190_fu_2113_p4[21] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd21;
    end else if (p_Result_190_fu_2113_p4[22] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd22;
    end else if (p_Result_190_fu_2113_p4[23] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd23;
    end else if (p_Result_190_fu_2113_p4[24] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd24;
    end else if (p_Result_190_fu_2113_p4[25] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd25;
    end else if (p_Result_190_fu_2113_p4[26] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd26;
    end else if (p_Result_190_fu_2113_p4[27] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd27;
    end else if (p_Result_190_fu_2113_p4[28] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd28;
    end else if (p_Result_190_fu_2113_p4[29] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd29;
    end else if (p_Result_190_fu_2113_p4[30] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd30;
    end else if (p_Result_190_fu_2113_p4[31] == 1'b1) begin
        num_zeros_7_fu_2123_p3 = 32'd31;
    end else begin
        num_zeros_7_fu_2123_p3 = 32'd32;
    end
end


always @ (p_Result_192_fu_1939_p4) begin
    if (p_Result_192_fu_1939_p4[0] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd0;
    end else if (p_Result_192_fu_1939_p4[1] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd1;
    end else if (p_Result_192_fu_1939_p4[2] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd2;
    end else if (p_Result_192_fu_1939_p4[3] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd3;
    end else if (p_Result_192_fu_1939_p4[4] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd4;
    end else if (p_Result_192_fu_1939_p4[5] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd5;
    end else if (p_Result_192_fu_1939_p4[6] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd6;
    end else if (p_Result_192_fu_1939_p4[7] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd7;
    end else if (p_Result_192_fu_1939_p4[8] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd8;
    end else if (p_Result_192_fu_1939_p4[9] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd9;
    end else if (p_Result_192_fu_1939_p4[10] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd10;
    end else if (p_Result_192_fu_1939_p4[11] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd11;
    end else if (p_Result_192_fu_1939_p4[12] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd12;
    end else if (p_Result_192_fu_1939_p4[13] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd13;
    end else if (p_Result_192_fu_1939_p4[14] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd14;
    end else if (p_Result_192_fu_1939_p4[15] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd15;
    end else if (p_Result_192_fu_1939_p4[16] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd16;
    end else if (p_Result_192_fu_1939_p4[17] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd17;
    end else if (p_Result_192_fu_1939_p4[18] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd18;
    end else if (p_Result_192_fu_1939_p4[19] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd19;
    end else if (p_Result_192_fu_1939_p4[20] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd20;
    end else if (p_Result_192_fu_1939_p4[21] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd21;
    end else if (p_Result_192_fu_1939_p4[22] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd22;
    end else if (p_Result_192_fu_1939_p4[23] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd23;
    end else if (p_Result_192_fu_1939_p4[24] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd24;
    end else if (p_Result_192_fu_1939_p4[25] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd25;
    end else if (p_Result_192_fu_1939_p4[26] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd26;
    end else if (p_Result_192_fu_1939_p4[27] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd27;
    end else if (p_Result_192_fu_1939_p4[28] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd28;
    end else if (p_Result_192_fu_1939_p4[29] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd29;
    end else if (p_Result_192_fu_1939_p4[30] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd30;
    end else if (p_Result_192_fu_1939_p4[31] == 1'b1) begin
        num_zeros_8_fu_1949_p3 = 32'd31;
    end else begin
        num_zeros_8_fu_1949_p3 = 32'd32;
    end
end

assign num_zeros_9_fu_2000_p1 = tmp_559_fu_1992_p3[31:0];

assign num_zeros_fu_983_p3 = ((tmp_491_fu_937_p2[0:0] === 1'b1) ? NZeros_fu_977_p2 : tmp_1237_fu_933_p1);

assign one_half_i_i_cast_fu_3071_p1 = one_half_table2_q0;

assign one_half_table2_address0 = tmp_1686_i_i_fu_3050_p1;

assign or_cond1_fu_2575_p2 = (sel_tmp36_fu_2523_p2 | sel_tmp29_fu_2494_p2);

assign or_cond2_fu_2589_p2 = (or_cond9_fu_2561_p2 | or_cond1_fu_2575_p2);

assign or_cond4_fu_1600_p2 = (tmp_532_fu_1595_p2 & tmp_531_fu_1589_p2);

assign or_cond7_fu_1432_p2 = (sel_tmp68_fu_1380_p2 | sel_tmp61_fu_1351_p2);

assign or_cond8_fu_1446_p2 = (or_cond_fu_1418_p2 | or_cond7_fu_1432_p2);

assign or_cond9_fu_2561_p2 = (sel_tmp49_fu_2547_p2 | sel_tmp42_fu_2529_p2);

assign or_cond_213_fu_1519_p2 = (tmp_512_fu_1514_p2 & tmp_511_fu_1508_p2);

assign or_cond_fu_1418_p2 = (sel_tmp81_fu_1404_p2 | sel_tmp74_fu_1386_p2);

assign p_03_i8_fu_1181_p3 = ((tmp_s_reg_3522[0:0] === 1'b1) ? 32'd0 : f_fu_1177_p1);

assign p_03_i_fu_3008_p3 = ((tmp_576_reg_4071_pp0_iter25_reg[0:0] === 1'b1) ? 32'd0 : grp_fu_815_p2);

assign p_078_s_fu_1333_p3 = ((isneg_reg_3574[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_Repl2_64_trunc_fu_1153_p2 = (tmp_1253_fu_1142_p1 + tmp83_cast_cast_fu_1145_p3);

assign p_Repl2_67_trunc_fu_2295_p2 = (tmp_536_fu_2286_p2 + tmp_537_fu_2291_p1);

assign p_Repl2_70_trunc_fu_2197_p2 = (tmp_542_fu_2188_p2 + tmp_543_fu_2193_p1);

assign p_Repl2_73_trunc_fu_2246_p2 = (tmp_562_fu_2237_p2 + tmp_563_fu_2242_p1);

assign p_Repl2_76_trunc_fu_2980_p2 = (tmp_578_fu_2971_p2 + tmp_579_fu_2976_p1);

integer ap_tvar_int_0;

always @ (p_Result_s_fu_943_p4) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 | ap_tvar_int_0 < 32) begin
            p_Result_187_fu_953_p5[ap_tvar_int_0] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_0];
        end else if (63 - ap_tvar_int_0 >= 32) begin
            p_Result_187_fu_953_p5[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_187_fu_953_p5[ap_tvar_int_0] = p_Result_s_fu_943_p4[63 - ap_tvar_int_0];
        end
    end
end

assign p_Result_188_fu_1166_p5 = {{tmp_495_fu_1159_p3}, {tmp32_V_71_reg_3559[22:0]}};

assign p_Result_189_fu_1234_p1 = tmp_497_fu_1227_p3;

integer ap_tvar_int_1;

always @ (p_Val2_185_fu_2107_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_190_fu_2113_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_190_fu_2113_p4[ap_tvar_int_1] = p_Val2_185_fu_2107_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_191_fu_2308_p5 = {{tmp_538_fu_2301_p3}, {tmp32_V_72_reg_3966[22:0]}};

integer ap_tvar_int_2;

always @ (p_Val2_186_fu_1933_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_192_fu_1939_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_192_fu_1939_p4[ap_tvar_int_2] = p_Val2_186_fu_1933_p3[31 - ap_tvar_int_2];
        end
    end
end

assign p_Result_193_fu_2210_p5 = {{tmp_544_fu_2203_p3}, {tmp32_V_73_reg_3946[22:0]}};

assign p_Result_194_fu_2661_p1 = tmp_547_fu_2654_p3;

integer ap_tvar_int_3;

always @ (p_Val2_190_cast_fu_1978_p1) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 63 - 0) begin
            p_Result_195_fu_1982_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_195_fu_1982_p4[ap_tvar_int_3] = p_Val2_190_cast_fu_1978_p1[63 - ap_tvar_int_3];
        end
    end
end

assign p_Result_196_fu_2259_p5 = {{tmp_564_fu_2252_p3}, {tmp32_V_74_reg_3956[22:0]}};

assign p_Result_197_fu_2377_p1 = tmp_566_fu_2370_p3;

integer ap_tvar_int_4;

always @ (p_Val2_302_cast_fu_2920_p1) begin
    for (ap_tvar_int_4 = 32 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 31 - 0) begin
            p_Result_198_fu_2924_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_198_fu_2924_p4[ap_tvar_int_4] = p_Val2_302_cast_fu_2920_p1[31 - ap_tvar_int_4];
        end
    end
end

assign p_Result_199_fu_2993_p5 = {{tmp_580_fu_2986_p3}, {tmp32_V_75_reg_4091[22:0]}};

assign p_Result_200_fu_3063_p3 = {{p_Result_s_214_fu_3056_p3}, {31'd0}};

assign p_Result_201_fu_3106_p3 = {{tmp_392_fu_3096_p4}, {xs_sig_V_fu_3090_p2}};

assign p_Result_42_fu_921_p1 = tmp_386_fu_911_p4;

assign p_Result_s_214_fu_3056_p3 = t_V_29_reg_4122[32'd31];

integer ap_tvar_int_5;

always @ (p_Val2_158_fu_905_p3) begin
    for (ap_tvar_int_5 = 32 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 31 - 0) begin
            p_Result_s_fu_943_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_s_fu_943_p4[ap_tvar_int_5] = p_Val2_158_fu_905_p3[31 - ap_tvar_int_5];
        end
    end
end

assign p_Val2_101_fu_1899_p2 = (p_Val2_114_fu_1845_p8 - p_Val2_115_fu_1882_p8);

assign p_Val2_102_fu_2087_p2 = (tmp_710_cast_reg_3895 + tmp_711_cast_fu_2081_p2);

assign p_Val2_104_fu_1802_p0 = i_op_assign_reg_3783;

assign p_Val2_104_fu_1802_p1 = OP2_V_reg_3657;

assign p_Val2_104_fu_1802_p2 = ($signed(p_Val2_104_fu_1802_p0) * $signed(p_Val2_104_fu_1802_p1));

assign p_Val2_106_cast_fu_3445_p1 = $signed(p_Val2_98_fu_3438_p3);

assign p_Val2_106_fu_3322_p2 = (tmp_585_fu_3314_p3 + p_Val2_s_215_reg_4023_pp0_iter31_reg);

assign p_Val2_108_fu_3427_p3 = {{r_V_10_reg_4200}, {12'd0}};

assign p_Val2_109_fu_3473_p2 = ($signed(p_shl_cast_fu_3457_p1) - $signed(p_shl1_cast_fu_3469_p1));

assign p_Val2_110_fu_3485_p2 = (p_Val2_109_fu_3473_p2 + tmp84_fu_3479_p2);

assign p_Val2_111_fu_1697_p2 = $signed(img_1_val_V_q0);

assign p_Val2_111_fu_1697_p3 = $signed(img_2_val_V_q0);

assign p_Val2_111_fu_1697_p4 = $signed(img_3_val_V_q0);

assign p_Val2_111_fu_1697_p5 = $signed(img_4_val_V_q0);

assign p_Val2_111_fu_1697_p6 = $signed(img_5_val_V_q0);

assign p_Val2_112_fu_1734_p2 = $signed(img_1_val_V_q1);

assign p_Val2_112_fu_1734_p3 = $signed(img_2_val_V_q1);

assign p_Val2_112_fu_1734_p4 = $signed(img_3_val_V_q1);

assign p_Val2_112_fu_1734_p5 = $signed(img_4_val_V_q1);

assign p_Val2_112_fu_1734_p6 = $signed(img_5_val_V_q1);

assign p_Val2_113_fu_1751_p2 = (p_Val2_111_fu_1697_p8 - p_Val2_112_fu_1734_p8);

assign p_Val2_114_fu_1845_p2 = $signed(img_1_val_V_q0);

assign p_Val2_114_fu_1845_p3 = $signed(img_2_val_V_q0);

assign p_Val2_114_fu_1845_p4 = $signed(img_3_val_V_q0);

assign p_Val2_114_fu_1845_p5 = $signed(img_4_val_V_q0);

assign p_Val2_114_fu_1845_p6 = $signed(img_5_val_V_q0);

assign p_Val2_115_fu_1882_p2 = $signed(img_1_val_V_q1);

assign p_Val2_115_fu_1882_p3 = $signed(img_2_val_V_q1);

assign p_Val2_115_fu_1882_p4 = $signed(img_3_val_V_q1);

assign p_Val2_115_fu_1882_p5 = $signed(img_4_val_V_q1);

assign p_Val2_115_fu_1882_p6 = $signed(img_5_val_V_q1);

assign p_Val2_118_fu_2882_p3 = ((tmp_1281_reg_4066[0:0] === 1'b1) ? Ang_V_2_fu_2877_p2 : p_Val2_187_reg_4060);

assign p_Val2_121_fu_3075_p2 = (t_V_29_reg_4122 + one_half_i_i_cast_fu_3071_p1);

assign p_Val2_125_fu_3264_p3 = ((isNeg_fu_3192_p3[0:0] === 1'b1) ? tmp_274_fu_3250_p1 : tmp_275_fu_3254_p4);

assign p_Val2_158_fu_905_p3 = ((is_neg_reg_3527[0:0] === 1'b1) ? tmp_649_cast_fu_900_p2 : tmp_reg_3516);

assign p_Val2_165_cast_fu_1009_p1 = p_Val2_158_reg_3533;

assign p_Val2_170_fu_1972_p3 = ((is_neg_9_reg_3882[0:0] === 1'b1) ? tmp_740_cast_fu_1967_p2 : tmp_1283_reg_3871);

assign p_Val2_172_cast_fu_3434_p1 = $signed(p_Val2_108_fu_3427_p3);

assign p_Val2_181_fu_3142_p1 = x_assign_71_fu_3135_p3;

assign p_Val2_185_fu_2107_p3 = ((is_neg_7_reg_3905[0:0] === 1'b1) ? tmp_534_fu_2102_p2 : p_Val2_101_reg_3888);

assign p_Val2_186_fu_1933_p3 = ((is_neg_8_reg_3865[0:0] === 1'b1) ? tmp_540_fu_1928_p2 : p_Val2_113_reg_3793);

assign p_Val2_187_fu_2861_p3 = ((sel_tmp23_fu_2855_p2[0:0] === 1'b1) ? tmp_556_fu_2767_p2 : sel_tmp17_fu_2835_p3);

assign p_Val2_188_fu_2912_p3 = ((is_neg_10_fu_2898_p3[0:0] === 1'b1) ? tmp_738_cast_fu_2906_p2 : tmp_1282_fu_2888_p1);

assign p_Val2_189_fu_3277_p3 = ((p_Result_202_reg_4149[0:0] === 1'b1) ? p_Val2_i_i_i_fu_3272_p2 : p_Val2_125_reg_4154);

assign p_Val2_190_cast_fu_1978_p1 = p_Val2_170_fu_1972_p3;

assign p_Val2_302_cast_fu_2920_p1 = p_Val2_188_fu_2912_p3;

assign p_Val2_98_fu_3438_p3 = {{r_V_11_reg_4220}, {14'd0}};

assign p_Val2_i_i_i_fu_3272_p2 = (32'd0 - p_Val2_125_reg_4154);

assign p_Val2_s_215_fu_2609_p0 = W_V_reg_4018;

assign p_Val2_s_215_fu_2609_p1 = p_Val2_s_215_fu_2609_p10;

assign p_Val2_s_215_fu_2609_p10 = agg_result_V_i_reg_4013;

assign p_Val2_s_215_fu_2609_p2 = ($signed(p_Val2_s_215_fu_2609_p0) * $signed({{1'b0}, {p_Val2_s_215_fu_2609_p1}}));

assign p_Val2_s_fu_876_p0 = OP2_V_23_cast_fu_872_p0;

assign p_Val2_s_fu_876_p1 = r_V_fu_860_p3;

assign p_Val2_s_fu_876_p2 = ($signed(p_Val2_s_fu_876_p0) * $signed(p_Val2_s_fu_876_p1));

assign p_shl1_cast_fu_3469_p1 = $signed(p_shl1_fu_3461_p3);

assign p_shl1_fu_3461_p3 = {{temphist_V_q1}, {13'd0}};

assign p_shl_cast_fu_3457_p1 = $signed(p_shl_fu_3449_p3);

assign p_shl_fu_3449_p3 = {{temphist_V_q1}, {15'd0}};

assign r_V_10_fu_3380_p2 = ($signed(tmp_519_fu_3372_p1) + $signed(tmp_520_fu_3376_p1));

assign r_V_11_fu_3416_p2 = ($signed(tmp_524_fu_3408_p1) + $signed(tmp_525_fu_3412_p1));

assign r_V_fu_860_p1 = sigma_V;

assign r_V_fu_860_p3 = {{r_V_fu_860_p1}, {1'd0}};

assign r_fu_1503_p2 = ($signed(i1_reg_761) + $signed(r0));

assign sel_tmp10_fu_2815_p2 = (sel_tmp9_fu_2809_p2 & sel_tmp8_fu_2803_p2);

assign sel_tmp11_fu_2821_p3 = ((sel_tmp10_fu_2815_p2[0:0] === 1'b1) ? storemerge9_fu_2760_p3 : sel_tmp4_fu_2784_p3);

assign sel_tmp16_fu_2829_p2 = (tmp_553_fu_2724_p2 & sel_tmp8_fu_2803_p2);

assign sel_tmp17_fu_2835_p3 = ((sel_tmp16_fu_2829_p2[0:0] === 1'b1) ? tmp_1280_fu_2756_p1 : sel_tmp11_fu_2821_p3);

assign sel_tmp22_demorgan_fu_2843_p2 = (tmp_549_fu_2684_p2 | sel_tmp7_demorgan_fu_2792_p2);

assign sel_tmp22_fu_2849_p2 = (sel_tmp22_demorgan_fu_2843_p2 ^ 1'd1);

assign sel_tmp23_fu_2855_p2 = (sel_tmp22_fu_2849_p2 & icmp14_fu_2740_p2);

assign sel_tmp28_fu_2489_p2 = (tmp_567_reg_4007 ^ 1'd1);

assign sel_tmp29_fu_2494_p2 = (tmp_571_fu_2430_p2 & sel_tmp28_fu_2489_p2);

assign sel_tmp2_fu_2773_p2 = (tmp_548_reg_4054 ^ 1'd1);

assign sel_tmp33_demorgan_fu_2500_p2 = (tmp_571_fu_2430_p2 | tmp_567_reg_4007);

assign sel_tmp33_fu_2505_p2 = (sel_tmp33_demorgan_fu_2500_p2 ^ 1'd1);

assign sel_tmp34_fu_2511_p2 = (tmp_568_fu_2400_p2 & sel_tmp33_fu_2505_p2);

assign sel_tmp35_fu_2517_p2 = (tmp_572_fu_2440_p2 ^ 1'd1);

assign sel_tmp36_fu_2523_p2 = (sel_tmp35_fu_2517_p2 & sel_tmp34_fu_2511_p2);

assign sel_tmp3_fu_2778_p2 = (tmp_552_fu_2714_p2 & sel_tmp2_fu_2773_p2);

assign sel_tmp42_fu_2529_p2 = (tmp_572_fu_2440_p2 & sel_tmp34_fu_2511_p2);

assign sel_tmp48_demorgan_fu_2535_p2 = (tmp_568_fu_2400_p2 | sel_tmp33_demorgan_fu_2500_p2);

assign sel_tmp48_fu_2541_p2 = (sel_tmp48_demorgan_fu_2535_p2 ^ 1'd1);

assign sel_tmp49_fu_2547_p2 = (sel_tmp48_fu_2541_p2 & icmp22_fu_2456_p2);

assign sel_tmp4_fu_2784_p3 = ((sel_tmp3_fu_2778_p2[0:0] === 1'b1) ? tmp_1278_fu_2720_p1 : 32'd0);

assign sel_tmp52_fu_3121_p1 = sel_tmp52_v_fu_3114_p3;

assign sel_tmp52_v_fu_3114_p3 = ((tmp_i_i9_reg_4128[0:0] === 1'b1) ? p_Result_200_fu_3063_p3 : p_Result_201_fu_3106_p3);

assign sel_tmp53_fu_3125_p2 = (tmp_i_i9_reg_4128 ^ 1'd1);

assign sel_tmp54_fu_3130_p2 = (tmp_1685_i_i_reg_4134 & sel_tmp53_fu_3125_p2);

assign sel_tmp60_fu_1346_p2 = (tmp_498_reg_3590 ^ 1'd1);

assign sel_tmp61_fu_1351_p2 = (tmp_502_fu_1287_p2 & sel_tmp60_fu_1346_p2);

assign sel_tmp65_demorgan_fu_1357_p2 = (tmp_502_fu_1287_p2 | tmp_498_reg_3590);

assign sel_tmp65_fu_1362_p2 = (sel_tmp65_demorgan_fu_1357_p2 ^ 1'd1);

assign sel_tmp66_fu_1368_p2 = (tmp_499_fu_1257_p2 & sel_tmp65_fu_1362_p2);

assign sel_tmp67_fu_1374_p2 = (tmp_503_fu_1297_p2 ^ 1'd1);

assign sel_tmp68_fu_1380_p2 = (sel_tmp67_fu_1374_p2 & sel_tmp66_fu_1368_p2);

assign sel_tmp74_fu_1386_p2 = (tmp_503_fu_1297_p2 & sel_tmp66_fu_1368_p2);

assign sel_tmp7_demorgan_fu_2792_p2 = (tmp_552_fu_2714_p2 | tmp_548_reg_4054);

assign sel_tmp7_fu_2797_p2 = (sel_tmp7_demorgan_fu_2792_p2 ^ 1'd1);

assign sel_tmp80_demorgan_fu_1392_p2 = (tmp_499_fu_1257_p2 | sel_tmp65_demorgan_fu_1357_p2);

assign sel_tmp80_fu_1398_p2 = (sel_tmp80_demorgan_fu_1392_p2 ^ 1'd1);

assign sel_tmp81_fu_1404_p2 = (sel_tmp80_fu_1398_p2 & icmp11_fu_1313_p2);

assign sel_tmp8_fu_2803_p2 = (tmp_549_fu_2684_p2 & sel_tmp7_fu_2797_p2);

assign sel_tmp9_fu_2809_p2 = (tmp_553_fu_2724_p2 ^ 1'd1);

assign sh_amt_5_cast_fu_2710_p1 = sh_amt_5_fu_2702_p3;

assign sh_amt_5_fu_2702_p3 = ((tmp_549_fu_2684_p2[0:0] === 1'b1) ? tmp_550_fu_2690_p2 : tmp_551_fu_2696_p2);

assign sh_amt_6_cast_fu_2426_p1 = sh_amt_6_fu_2418_p3;

assign sh_amt_6_fu_2418_p3 = ((tmp_568_fu_2400_p2[0:0] === 1'b1) ? tmp_569_fu_2406_p2 : tmp_570_fu_2412_p2);

assign sh_amt_cast_fu_1283_p1 = sh_amt_fu_1275_p3;

assign sh_amt_fu_1275_p3 = ((tmp_499_fu_1257_p2[0:0] === 1'b1) ? tmp_500_fu_1263_p2 : tmp_501_fu_1269_p2);

assign sh_assign_6_i_i_i_ca_6_fu_3222_p1 = sh_assign_7_fu_3210_p3;

assign sh_assign_6_i_i_i_ca_fu_3218_p1 = sh_assign_7_fu_3210_p3;

assign sh_assign_7_fu_3210_p3 = ((isNeg_fu_3192_p3[0:0] === 1'b1) ? tmp_1702_i_i_i_cast_fu_3206_p1 : sh_assign_fu_3186_p2);

assign sh_assign_fu_3186_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_3182_p1));

assign storemerge9_fu_2760_p3 = ((isneg_5_reg_4038[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign storemerge_fu_2476_p3 = ((isneg_6_reg_3991[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign t_V_29_fu_3015_p1 = x_assign_70_reg_4116;

assign tmp32_V_48_fu_1047_p2 = tmp32_V_fu_1034_p1 << tmp_654_cast_fu_1043_p1;

assign tmp32_V_49_fu_1111_p1 = tmp_1251_fu_1105_p2[31:0];

assign tmp32_V_50_fu_1115_p3 = ((icmp_fu_1028_p2[0:0] === 1'b1) ? tmp32_V_48_fu_1047_p2 : tmp32_V_49_fu_1111_p1);

assign tmp32_V_54_fu_2131_p2 = p_Val2_185_fu_2107_p3 << num_zeros_7_fu_2123_p3;

assign tmp32_V_58_fu_1957_p2 = p_Val2_186_fu_1933_p3 << num_zeros_8_fu_1949_p3;

assign tmp32_V_61_fu_2030_p1 = p_Val2_170_fu_1972_p3[31:0];

assign tmp32_V_62_fu_2040_p2 = tmp32_V_61_fu_2030_p1 << tmp_560_fu_2034_p2;

assign tmp32_V_63_fu_2066_p1 = tmp_1292_fu_2060_p2[31:0];

assign tmp32_V_64_fu_2070_p3 = ((icmp19_fu_2024_p2[0:0] === 1'b1) ? tmp32_V_62_fu_2040_p2 : tmp32_V_63_fu_2066_p1);

assign tmp32_V_68_fu_2942_p2 = p_Val2_302_cast_fu_2920_p1 << num_zeros_10_fu_2934_p3;

assign tmp32_V_71_fu_1123_p1 = grp_fu_829_p1;

assign tmp32_V_72_fu_2169_p1 = grp_fu_829_p1;

assign tmp32_V_73_fu_2141_p1 = grp_fu_829_p1;

assign tmp32_V_74_fu_2155_p1 = grp_fu_832_p1;

assign tmp32_V_75_fu_2952_p1 = grp_fu_832_p1;

assign tmp32_V_fu_1034_p1 = p_Val2_158_reg_3533[31:0];

assign tmp83_cast_cast_fu_1145_p3 = ((tmp_494_fu_1137_p2[0:0] === 1'b1) ? 8'd96 : 8'd95);

assign tmp84_fu_3479_p2 = ($signed(p_Val2_172_cast_fu_3434_p1) + $signed(p_Val2_106_cast_fu_3445_p1));

assign tmp_1049_omax_V_load_fu_3508_p3 = ((tmp_528_fu_3502_p2[0:0] === 1'b1) ? tmp_527_fu_3491_p4 : omax_V_write_assign_reg_780);

assign tmp_1237_fu_933_p1 = tmp_490_fu_925_p3[31:0];

assign tmp_1238_fu_973_p1 = tmp_492_fu_965_p3[31:0];

assign tmp_1239_fu_997_p1 = msb_idx_fu_991_p2[30:0];

assign tmp_1241_fu_1018_p4 = {{msb_idx_6_fu_1012_p3[30:5]}};

assign tmp_1243_fu_1053_p1 = msb_idx_6_fu_1012_p3[6:0];

assign tmp_1244_fu_1057_p2 = ((msb_idx_6_fu_1012_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1245_fu_1063_p2 = ($signed(7'd97) + $signed(tmp_1243_fu_1053_p1));

integer ap_tvar_int_6;

always @ (p_Val2_165_cast_fu_1009_p1) begin
    for (ap_tvar_int_6 = 96 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 95 - 0) begin
            tmp_1246_fu_1069_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            tmp_1246_fu_1069_p4[ap_tvar_int_6] = p_Val2_165_cast_fu_1009_p1[95 - ap_tvar_int_6];
        end
    end
end

assign tmp_1247_fu_1079_p2 = ($signed(7'd126) - $signed(tmp_1243_fu_1053_p1));

assign tmp_1248_fu_1085_p3 = ((tmp_1244_fu_1057_p2[0:0] === 1'b1) ? tmp_1246_fu_1069_p4 : p_Val2_165_cast_fu_1009_p1);

assign tmp_1249_fu_1093_p3 = ((tmp_1244_fu_1057_p2[0:0] === 1'b1) ? tmp_1247_fu_1079_p2 : tmp_1245_fu_1063_p2);

assign tmp_1250_fu_1101_p1 = tmp_1249_fu_1093_p3;

assign tmp_1251_fu_1105_p2 = tmp_1248_fu_1085_p3 >> tmp_1250_fu_1101_p1;

assign tmp_1253_fu_1142_p1 = msb_idx_reg_3539[7:0];

assign tmp_1254_fu_1192_p1 = ireg_V_fu_1188_p1[62:0];

assign tmp_1256_fu_1214_p1 = ireg_V_fu_1188_p1[51:0];

assign tmp_1257_fu_1293_p1 = man_V_22_fu_1244_p3[31:0];

assign tmp_1258_fu_1303_p4 = {{sh_amt_fu_1275_p3[11:5]}};

assign tmp_1259_fu_1329_p1 = tmp_505_fu_1323_p2[31:0];

assign tmp_1260_fu_1495_p1 = img_val_V_offset[2:0];

assign tmp_1261_fu_1525_p1 = r_fu_1503_p2[9:0];

assign tmp_1262_fu_1537_p1 = r_fu_1503_p2[9:0];

assign tmp_1263_fu_1541_p2 = (10'd1 + tmp_1262_fu_1537_p1);

assign tmp_1264_fu_1555_p1 = r_fu_1503_p2[9:0];

assign tmp_1265_fu_1559_p2 = ($signed(10'd1023) + $signed(tmp_1264_fu_1555_p1));

assign tmp_1266_fu_1606_p1 = c_fu_1584_p2[17:0];

assign tmp_1267_fu_1610_p2 = (18'd1 + tmp_1266_fu_1606_p1);

assign tmp_1268_fu_1631_p1 = c_fu_1584_p2[17:0];

assign tmp_1269_fu_1635_p2 = ($signed(18'd262143) + $signed(tmp_1268_fu_1631_p1));

assign tmp_1270_fu_1656_p1 = c_fu_1584_p2[17:0];

assign tmp_1272_fu_2137_p1 = num_zeros_7_fu_2123_p3[7:0];

assign tmp_1274_fu_1963_p1 = num_zeros_8_fu_1949_p3[7:0];

assign tmp_1275_fu_2619_p1 = ireg_V_5_fu_2615_p1[62:0];

assign tmp_1277_fu_2641_p1 = ireg_V_5_fu_2615_p1[51:0];

assign tmp_1278_fu_2720_p1 = man_V_25_fu_2671_p3[31:0];

assign tmp_1279_fu_2730_p4 = {{sh_amt_5_fu_2702_p3[11:5]}};

assign tmp_1280_fu_2756_p1 = tmp_555_fu_2750_p2[31:0];

assign tmp_1282_fu_2888_p1 = p_Val2_118_fu_2882_p3[30:0];

assign tmp_1283_fu_1807_p1 = p_Val2_104_fu_1802_p2[62:0];

assign tmp_1286_fu_2004_p1 = tmp_559_fu_1992_p3[7:0];

assign tmp_1287_fu_2014_p4 = {{msb_idx_7_fu_2008_p2[31:5]}};

assign tmp_1289_fu_2046_p1 = msb_idx_7_fu_2008_p2[5:0];

assign tmp_1290_fu_2050_p2 = ($signed(6'd33) + $signed(tmp_1289_fu_2046_p1));

assign tmp_1291_fu_2056_p1 = tmp_1290_fu_2050_p2;

assign tmp_1292_fu_2060_p2 = p_Val2_190_cast_fu_1978_p1 >> tmp_1291_fu_2056_p1;

assign tmp_1294_fu_2335_p1 = ireg_V_6_fu_2331_p1[62:0];

assign tmp_1296_fu_2357_p1 = ireg_V_6_fu_2331_p1[51:0];

assign tmp_1297_fu_2436_p1 = man_V_28_fu_2387_p3[31:0];

assign tmp_1298_fu_2446_p4 = {{sh_amt_6_fu_2418_p3[11:5]}};

assign tmp_1299_fu_2472_p1 = tmp_574_fu_2466_p2[31:0];

assign tmp_1301_fu_2948_p1 = num_zeros_10_fu_2934_p3[7:0];

assign tmp_1307_fu_3242_p3 = tmp_1704_i_i_i_fu_3230_p2[32'd24];

assign tmp_1685_i_i_fu_3034_p2 = ((loc_V_fu_3018_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1686_i_i_fu_3050_p1 = index_V_fu_3040_p4;

assign tmp_1688_i_i_fu_3084_p2 = (mask_table1_q0 ^ 23'd8388607);

assign tmp_1701_i_i_i_cast3_fu_3178_p1 = tmp_1701_i_i_i_fu_3168_p4;

assign tmp_1701_i_i_i_fu_3168_p4 = {{{{1'd1}, {loc_V_23_fu_3164_p1}}}, {1'd0}};

assign tmp_1702_i_i_i_cast_fu_3206_p1 = $signed(tmp_1702_i_i_i_fu_3200_p2);

assign tmp_1702_i_i_i_fu_3200_p2 = (8'd127 - loc_V_22_fu_3154_p4);

assign tmp_1703_i_i_i_fu_3226_p1 = $unsigned(sh_assign_6_i_i_i_ca_fu_3218_p1);

assign tmp_1704_i_i_i_fu_3230_p2 = tmp_1701_i_i_i_fu_3168_p4 >> sh_assign_6_i_i_i_ca_6_fu_3222_p1;

assign tmp_1705_i_i_i_fu_3236_p2 = tmp_1701_i_i_i_cast3_fu_3178_p1 << tmp_1703_i_i_i_fu_3226_p1;

assign tmp_264_cast_fu_1529_p3 = {{tmp_1261_fu_1525_p1}, {8'd0}};

assign tmp_266_cast_fu_1547_p3 = {{tmp_1263_fu_1541_p2}, {8'd0}};

assign tmp_268_cast_fu_1565_p3 = {{tmp_1265_fu_1559_p2}, {8'd0}};

assign tmp_269_cast_fu_1621_p1 = $signed(tmp_269_fu_1616_p2);

assign tmp_269_fu_1616_p2 = (tmp_264_cast_reg_3678 + tmp_1267_fu_1610_p2);

assign tmp_270_cast_fu_1646_p1 = tmp_270_fu_1641_p2;

assign tmp_270_fu_1641_p2 = (tmp_264_cast_reg_3678 + tmp_1269_fu_1635_p2);

assign tmp_271_cast_fu_1761_p1 = $signed(tmp_271_fu_1757_p2);

assign tmp_271_fu_1757_p2 = (tmp_266_cast_reg_3684 + tmp_1270_reg_3777);

assign tmp_272_cast_fu_1775_p1 = tmp_272_fu_1771_p2;

assign tmp_272_fu_1771_p2 = (tmp_268_cast_reg_3689 + tmp_1270_reg_3777);

assign tmp_274_fu_3250_p1 = tmp_1307_fu_3242_p3;

assign tmp_275_fu_3254_p4 = {{tmp_1705_i_i_i_fu_3236_p2[55:24]}};

assign tmp_386_fu_911_p4 = {{p_Val2_158_fu_905_p3[63:32]}};

assign tmp_392_fu_3096_p4 = {{p_Val2_121_fu_3075_p2[31:23]}};

always @ (p_Result_42_fu_921_p1) begin
    if (p_Result_42_fu_921_p1[63] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd0;
    end else if (p_Result_42_fu_921_p1[62] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd1;
    end else if (p_Result_42_fu_921_p1[61] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd2;
    end else if (p_Result_42_fu_921_p1[60] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd3;
    end else if (p_Result_42_fu_921_p1[59] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd4;
    end else if (p_Result_42_fu_921_p1[58] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd5;
    end else if (p_Result_42_fu_921_p1[57] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd6;
    end else if (p_Result_42_fu_921_p1[56] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd7;
    end else if (p_Result_42_fu_921_p1[55] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd8;
    end else if (p_Result_42_fu_921_p1[54] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd9;
    end else if (p_Result_42_fu_921_p1[53] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd10;
    end else if (p_Result_42_fu_921_p1[52] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd11;
    end else if (p_Result_42_fu_921_p1[51] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd12;
    end else if (p_Result_42_fu_921_p1[50] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd13;
    end else if (p_Result_42_fu_921_p1[49] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd14;
    end else if (p_Result_42_fu_921_p1[48] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd15;
    end else if (p_Result_42_fu_921_p1[47] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd16;
    end else if (p_Result_42_fu_921_p1[46] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd17;
    end else if (p_Result_42_fu_921_p1[45] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd18;
    end else if (p_Result_42_fu_921_p1[44] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd19;
    end else if (p_Result_42_fu_921_p1[43] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd20;
    end else if (p_Result_42_fu_921_p1[42] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd21;
    end else if (p_Result_42_fu_921_p1[41] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd22;
    end else if (p_Result_42_fu_921_p1[40] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd23;
    end else if (p_Result_42_fu_921_p1[39] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd24;
    end else if (p_Result_42_fu_921_p1[38] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd25;
    end else if (p_Result_42_fu_921_p1[37] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd26;
    end else if (p_Result_42_fu_921_p1[36] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd27;
    end else if (p_Result_42_fu_921_p1[35] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd28;
    end else if (p_Result_42_fu_921_p1[34] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd29;
    end else if (p_Result_42_fu_921_p1[33] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd30;
    end else if (p_Result_42_fu_921_p1[32] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd31;
    end else if (p_Result_42_fu_921_p1[31] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd32;
    end else if (p_Result_42_fu_921_p1[30] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd33;
    end else if (p_Result_42_fu_921_p1[29] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd34;
    end else if (p_Result_42_fu_921_p1[28] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd35;
    end else if (p_Result_42_fu_921_p1[27] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd36;
    end else if (p_Result_42_fu_921_p1[26] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd37;
    end else if (p_Result_42_fu_921_p1[25] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd38;
    end else if (p_Result_42_fu_921_p1[24] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd39;
    end else if (p_Result_42_fu_921_p1[23] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd40;
    end else if (p_Result_42_fu_921_p1[22] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd41;
    end else if (p_Result_42_fu_921_p1[21] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd42;
    end else if (p_Result_42_fu_921_p1[20] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd43;
    end else if (p_Result_42_fu_921_p1[19] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd44;
    end else if (p_Result_42_fu_921_p1[18] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd45;
    end else if (p_Result_42_fu_921_p1[17] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd46;
    end else if (p_Result_42_fu_921_p1[16] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd47;
    end else if (p_Result_42_fu_921_p1[15] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd48;
    end else if (p_Result_42_fu_921_p1[14] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd49;
    end else if (p_Result_42_fu_921_p1[13] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd50;
    end else if (p_Result_42_fu_921_p1[12] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd51;
    end else if (p_Result_42_fu_921_p1[11] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd52;
    end else if (p_Result_42_fu_921_p1[10] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd53;
    end else if (p_Result_42_fu_921_p1[9] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd54;
    end else if (p_Result_42_fu_921_p1[8] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd55;
    end else if (p_Result_42_fu_921_p1[7] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd56;
    end else if (p_Result_42_fu_921_p1[6] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd57;
    end else if (p_Result_42_fu_921_p1[5] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd58;
    end else if (p_Result_42_fu_921_p1[4] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd59;
    end else if (p_Result_42_fu_921_p1[3] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd60;
    end else if (p_Result_42_fu_921_p1[2] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd61;
    end else if (p_Result_42_fu_921_p1[1] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd62;
    end else if (p_Result_42_fu_921_p1[0] == 1'b1) begin
        tmp_490_fu_925_p3 = 64'd63;
    end else begin
        tmp_490_fu_925_p3 = 64'd64;
    end
end

assign tmp_491_fu_937_p2 = ((tmp_386_fu_911_p4 == 32'd0) ? 1'b1 : 1'b0);

always @ (p_Result_187_fu_953_p5) begin
    if (p_Result_187_fu_953_p5[63] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd0;
    end else if (p_Result_187_fu_953_p5[62] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd1;
    end else if (p_Result_187_fu_953_p5[61] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd2;
    end else if (p_Result_187_fu_953_p5[60] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd3;
    end else if (p_Result_187_fu_953_p5[59] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd4;
    end else if (p_Result_187_fu_953_p5[58] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd5;
    end else if (p_Result_187_fu_953_p5[57] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd6;
    end else if (p_Result_187_fu_953_p5[56] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd7;
    end else if (p_Result_187_fu_953_p5[55] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd8;
    end else if (p_Result_187_fu_953_p5[54] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd9;
    end else if (p_Result_187_fu_953_p5[53] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd10;
    end else if (p_Result_187_fu_953_p5[52] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd11;
    end else if (p_Result_187_fu_953_p5[51] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd12;
    end else if (p_Result_187_fu_953_p5[50] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd13;
    end else if (p_Result_187_fu_953_p5[49] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd14;
    end else if (p_Result_187_fu_953_p5[48] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd15;
    end else if (p_Result_187_fu_953_p5[47] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd16;
    end else if (p_Result_187_fu_953_p5[46] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd17;
    end else if (p_Result_187_fu_953_p5[45] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd18;
    end else if (p_Result_187_fu_953_p5[44] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd19;
    end else if (p_Result_187_fu_953_p5[43] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd20;
    end else if (p_Result_187_fu_953_p5[42] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd21;
    end else if (p_Result_187_fu_953_p5[41] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd22;
    end else if (p_Result_187_fu_953_p5[40] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd23;
    end else if (p_Result_187_fu_953_p5[39] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd24;
    end else if (p_Result_187_fu_953_p5[38] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd25;
    end else if (p_Result_187_fu_953_p5[37] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd26;
    end else if (p_Result_187_fu_953_p5[36] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd27;
    end else if (p_Result_187_fu_953_p5[35] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd28;
    end else if (p_Result_187_fu_953_p5[34] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd29;
    end else if (p_Result_187_fu_953_p5[33] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd30;
    end else if (p_Result_187_fu_953_p5[32] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd31;
    end else if (p_Result_187_fu_953_p5[31] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd32;
    end else if (p_Result_187_fu_953_p5[30] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd33;
    end else if (p_Result_187_fu_953_p5[29] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd34;
    end else if (p_Result_187_fu_953_p5[28] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd35;
    end else if (p_Result_187_fu_953_p5[27] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd36;
    end else if (p_Result_187_fu_953_p5[26] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd37;
    end else if (p_Result_187_fu_953_p5[25] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd38;
    end else if (p_Result_187_fu_953_p5[24] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd39;
    end else if (p_Result_187_fu_953_p5[23] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd40;
    end else if (p_Result_187_fu_953_p5[22] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd41;
    end else if (p_Result_187_fu_953_p5[21] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd42;
    end else if (p_Result_187_fu_953_p5[20] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd43;
    end else if (p_Result_187_fu_953_p5[19] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd44;
    end else if (p_Result_187_fu_953_p5[18] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd45;
    end else if (p_Result_187_fu_953_p5[17] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd46;
    end else if (p_Result_187_fu_953_p5[16] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd47;
    end else if (p_Result_187_fu_953_p5[15] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd48;
    end else if (p_Result_187_fu_953_p5[14] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd49;
    end else if (p_Result_187_fu_953_p5[13] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd50;
    end else if (p_Result_187_fu_953_p5[12] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd51;
    end else if (p_Result_187_fu_953_p5[11] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd52;
    end else if (p_Result_187_fu_953_p5[10] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd53;
    end else if (p_Result_187_fu_953_p5[9] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd54;
    end else if (p_Result_187_fu_953_p5[8] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd55;
    end else if (p_Result_187_fu_953_p5[7] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd56;
    end else if (p_Result_187_fu_953_p5[6] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd57;
    end else if (p_Result_187_fu_953_p5[5] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd58;
    end else if (p_Result_187_fu_953_p5[4] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd59;
    end else if (p_Result_187_fu_953_p5[3] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd60;
    end else if (p_Result_187_fu_953_p5[2] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd61;
    end else if (p_Result_187_fu_953_p5[1] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd62;
    end else if (p_Result_187_fu_953_p5[0] == 1'b1) begin
        tmp_492_fu_965_p3 = 64'd63;
    end else begin
        tmp_492_fu_965_p3 = 64'd64;
    end
end

assign tmp_493_fu_1037_p2 = (31'd31 - msb_idx_6_fu_1012_p3);

assign tmp_494_fu_1137_p2 = ((p_Result_44_reg_3564 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_495_fu_1159_p3 = {{is_neg_reg_3527}, {p_Repl2_64_trunc_fu_1153_p2}};

assign tmp_496_fu_1224_p1 = exp_tmp_V_reg_3580;

assign tmp_497_fu_1227_p3 = {{1'd1}, {tmp_1256_reg_3585}};

assign tmp_498_fu_1218_p2 = ((tmp_1254_fu_1192_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_499_fu_1257_p2 = (($signed(F2_fu_1251_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_500_fu_1263_p2 = ($signed(12'd4080) + $signed(F2_fu_1251_p2));

assign tmp_501_fu_1269_p2 = (12'd16 - F2_fu_1251_p2);

assign tmp_502_fu_1287_p2 = ((F2_fu_1251_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_503_fu_1297_p2 = ((sh_amt_fu_1275_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_504_fu_1319_p1 = $unsigned(sh_amt_cast_fu_1283_p1);

assign tmp_505_fu_1323_p2 = $signed(man_V_22_fu_1244_p3) >>> tmp_504_fu_1319_p1;

assign tmp_506_fu_1340_p2 = tmp_1257_fu_1293_p1 << sh_amt_cast_fu_1283_p1;

assign tmp_507_fu_1482_p2 = ($signed(32'd4294967295) + $signed(img_rows_read));

assign tmp_508_fu_1487_p2 = ($signed(32'd4294967295) + $signed(img_cols_read));

assign tmp_509_fu_1472_p1 = i_reg_750;

assign tmp_510_fu_1498_p2 = (($signed(i1_reg_761) > $signed(radius)) ? 1'b1 : 1'b0);

assign tmp_511_fu_1508_p2 = (($signed(r_fu_1503_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_512_fu_1514_p2 = (($signed(r_fu_1503_p2) < $signed(tmp_507_reg_3647)) ? 1'b1 : 1'b0);

assign tmp_513_fu_1573_p2 = ($signed(i1_reg_761) * $signed(i1_reg_761));

assign tmp_515_fu_3350_p2 = ($signed(ap_phi_mux_i2_phi_fu_796_p4) + $signed(6'd62));

assign tmp_516_fu_3356_p1 = tmp_515_fu_3350_p2;

assign tmp_517_fu_3361_p2 = (ap_phi_mux_i2_phi_fu_796_p4 + 6'd2);

assign tmp_518_fu_3367_p1 = tmp_517_fu_3361_p2;

assign tmp_519_fu_3372_p1 = $signed(temphist_V_q1);

assign tmp_520_fu_3376_p1 = $signed(temphist_V_q0);

assign tmp_521_fu_3386_p2 = ($signed(i2_reg_792) + $signed(6'd63));

assign tmp_522_fu_3392_p1 = tmp_521_fu_3386_p2;

assign tmp_523_fu_3403_p1 = i_13_fu_3397_p2;

assign tmp_524_fu_3408_p1 = $signed(temphist_V_q1);

assign tmp_525_fu_3412_p1 = $signed(temphist_V_q0);

assign tmp_526_fu_3422_p1 = i2_reg_792;

assign tmp_527_fu_3491_p4 = {{p_Val2_110_fu_3485_p2[47:16]}};

assign tmp_528_fu_3502_p2 = (($signed(tmp_527_fu_3491_p4) > $signed(omax_V_write_assign_reg_780)) ? 1'b1 : 1'b0);

assign tmp_529_fu_1579_p2 = (($signed(ap_phi_mux_j6_phi_fu_774_p4) > $signed(radius)) ? 1'b1 : 1'b0);

assign tmp_531_fu_1589_p2 = (($signed(c_fu_1584_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_532_fu_1595_p2 = (($signed(c_fu_1584_p2) < $signed(tmp_508_reg_3652)) ? 1'b1 : 1'b0);

assign tmp_533_fu_1914_p2 = ((p_Val2_114_fu_1845_p8 == p_Val2_115_fu_1882_p8) ? 1'b1 : 1'b0);

assign tmp_534_fu_2102_p2 = ($signed(32'd0) - $signed(p_Val2_101_reg_3888));

assign tmp_535_fu_2281_p2 = ((p_Result_48_reg_3971 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_536_fu_2286_p2 = ($signed(8'd142) - $signed(tmp_1272_reg_3941_pp0_iter2_reg));

assign tmp_537_fu_2291_p1 = tmp_535_fu_2281_p2;

assign tmp_538_fu_2301_p3 = {{is_neg_7_reg_3905_pp0_iter2_reg}, {p_Repl2_67_trunc_fu_2295_p2}};

assign tmp_539_fu_1785_p2 = ((p_Val2_111_fu_1697_p8 == p_Val2_112_fu_1734_p8) ? 1'b1 : 1'b0);

assign tmp_540_fu_1928_p2 = ($signed(32'd0) - $signed(p_Val2_113_reg_3793));

assign tmp_541_fu_2183_p2 = ((p_Result_51_reg_3951 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_542_fu_2188_p2 = ($signed(8'd142) - $signed(tmp_1274_reg_3916_pp0_iter2_reg));

assign tmp_543_fu_2193_p1 = tmp_541_fu_2183_p2;

assign tmp_544_fu_2203_p3 = {{is_neg_8_reg_3865_pp0_iter1_reg}, {p_Repl2_70_trunc_fu_2197_p2}};

assign tmp_546_fu_2651_p1 = exp_tmp_V_5_reg_4044;

assign tmp_547_fu_2654_p3 = {{1'd1}, {tmp_1277_reg_4049}};

assign tmp_548_fu_2645_p2 = ((tmp_1275_fu_2619_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_549_fu_2684_p2 = (($signed(F2_5_fu_2678_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_550_fu_2690_p2 = ($signed(12'd4080) + $signed(F2_5_fu_2678_p2));

assign tmp_551_fu_2696_p2 = (12'd16 - F2_5_fu_2678_p2);

assign tmp_552_fu_2714_p2 = ((F2_5_fu_2678_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_553_fu_2724_p2 = ((sh_amt_5_fu_2702_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_554_fu_2746_p1 = $unsigned(sh_amt_5_cast_fu_2710_p1);

assign tmp_555_fu_2750_p2 = $signed(man_V_25_fu_2671_p3) >>> tmp_554_fu_2746_p1;

assign tmp_556_fu_2767_p2 = tmp_1278_fu_2720_p1 << sh_amt_5_cast_fu_2710_p1;

assign tmp_557_fu_1660_p2 = ($signed(ap_phi_mux_j6_phi_fu_774_p4) * $signed(ap_phi_mux_j6_phi_fu_774_p4));

assign tmp_558_fu_1811_p2 = ((p_Val2_104_fu_1802_p2 == 64'd0) ? 1'b1 : 1'b0);


always @ (p_Result_195_fu_1982_p4) begin
    if (p_Result_195_fu_1982_p4[0] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd0;
    end else if (p_Result_195_fu_1982_p4[1] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd1;
    end else if (p_Result_195_fu_1982_p4[2] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd2;
    end else if (p_Result_195_fu_1982_p4[3] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd3;
    end else if (p_Result_195_fu_1982_p4[4] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd4;
    end else if (p_Result_195_fu_1982_p4[5] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd5;
    end else if (p_Result_195_fu_1982_p4[6] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd6;
    end else if (p_Result_195_fu_1982_p4[7] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd7;
    end else if (p_Result_195_fu_1982_p4[8] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd8;
    end else if (p_Result_195_fu_1982_p4[9] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd9;
    end else if (p_Result_195_fu_1982_p4[10] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd10;
    end else if (p_Result_195_fu_1982_p4[11] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd11;
    end else if (p_Result_195_fu_1982_p4[12] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd12;
    end else if (p_Result_195_fu_1982_p4[13] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd13;
    end else if (p_Result_195_fu_1982_p4[14] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd14;
    end else if (p_Result_195_fu_1982_p4[15] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd15;
    end else if (p_Result_195_fu_1982_p4[16] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd16;
    end else if (p_Result_195_fu_1982_p4[17] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd17;
    end else if (p_Result_195_fu_1982_p4[18] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd18;
    end else if (p_Result_195_fu_1982_p4[19] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd19;
    end else if (p_Result_195_fu_1982_p4[20] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd20;
    end else if (p_Result_195_fu_1982_p4[21] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd21;
    end else if (p_Result_195_fu_1982_p4[22] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd22;
    end else if (p_Result_195_fu_1982_p4[23] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd23;
    end else if (p_Result_195_fu_1982_p4[24] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd24;
    end else if (p_Result_195_fu_1982_p4[25] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd25;
    end else if (p_Result_195_fu_1982_p4[26] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd26;
    end else if (p_Result_195_fu_1982_p4[27] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd27;
    end else if (p_Result_195_fu_1982_p4[28] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd28;
    end else if (p_Result_195_fu_1982_p4[29] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd29;
    end else if (p_Result_195_fu_1982_p4[30] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd30;
    end else if (p_Result_195_fu_1982_p4[31] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd31;
    end else if (p_Result_195_fu_1982_p4[32] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd32;
    end else if (p_Result_195_fu_1982_p4[33] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd33;
    end else if (p_Result_195_fu_1982_p4[34] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd34;
    end else if (p_Result_195_fu_1982_p4[35] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd35;
    end else if (p_Result_195_fu_1982_p4[36] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd36;
    end else if (p_Result_195_fu_1982_p4[37] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd37;
    end else if (p_Result_195_fu_1982_p4[38] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd38;
    end else if (p_Result_195_fu_1982_p4[39] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd39;
    end else if (p_Result_195_fu_1982_p4[40] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd40;
    end else if (p_Result_195_fu_1982_p4[41] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd41;
    end else if (p_Result_195_fu_1982_p4[42] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd42;
    end else if (p_Result_195_fu_1982_p4[43] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd43;
    end else if (p_Result_195_fu_1982_p4[44] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd44;
    end else if (p_Result_195_fu_1982_p4[45] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd45;
    end else if (p_Result_195_fu_1982_p4[46] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd46;
    end else if (p_Result_195_fu_1982_p4[47] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd47;
    end else if (p_Result_195_fu_1982_p4[48] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd48;
    end else if (p_Result_195_fu_1982_p4[49] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd49;
    end else if (p_Result_195_fu_1982_p4[50] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd50;
    end else if (p_Result_195_fu_1982_p4[51] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd51;
    end else if (p_Result_195_fu_1982_p4[52] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd52;
    end else if (p_Result_195_fu_1982_p4[53] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd53;
    end else if (p_Result_195_fu_1982_p4[54] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd54;
    end else if (p_Result_195_fu_1982_p4[55] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd55;
    end else if (p_Result_195_fu_1982_p4[56] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd56;
    end else if (p_Result_195_fu_1982_p4[57] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd57;
    end else if (p_Result_195_fu_1982_p4[58] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd58;
    end else if (p_Result_195_fu_1982_p4[59] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd59;
    end else if (p_Result_195_fu_1982_p4[60] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd60;
    end else if (p_Result_195_fu_1982_p4[61] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd61;
    end else if (p_Result_195_fu_1982_p4[62] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd62;
    end else if (p_Result_195_fu_1982_p4[63] == 1'b1) begin
        tmp_559_fu_1992_p3 = 64'd63;
    end else begin
        tmp_559_fu_1992_p3 = 64'd64;
    end
end

assign tmp_560_fu_2034_p2 = (32'd31 - msb_idx_7_fu_2008_p2);

assign tmp_561_fu_2232_p2 = ((p_Result_55_reg_3961 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_562_fu_2237_p2 = ($signed(8'd174) - $signed(tmp_1286_reg_3921_pp0_iter2_reg));

assign tmp_563_fu_2242_p1 = tmp_561_fu_2232_p2;

assign tmp_564_fu_2252_p3 = {{is_neg_9_reg_3882_pp0_iter1_reg}, {p_Repl2_73_trunc_fu_2246_p2}};

assign tmp_565_fu_2367_p1 = exp_tmp_V_6_reg_3997;

assign tmp_566_fu_2370_p3 = {{1'd1}, {tmp_1296_reg_4002}};

assign tmp_567_fu_2361_p2 = ((tmp_1294_fu_2335_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_568_fu_2400_p2 = (($signed(F2_6_fu_2394_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_569_fu_2406_p2 = ($signed(12'd4080) + $signed(F2_6_fu_2394_p2));

assign tmp_570_fu_2412_p2 = (12'd16 - F2_6_fu_2394_p2);

assign tmp_571_fu_2430_p2 = ((F2_6_fu_2394_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_572_fu_2440_p2 = ((sh_amt_6_fu_2418_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_573_fu_2462_p1 = $unsigned(sh_amt_6_cast_fu_2426_p1);

assign tmp_574_fu_2466_p2 = $signed(man_V_28_fu_2387_p3) >>> tmp_573_fu_2462_p1;

assign tmp_575_fu_2483_p2 = tmp_1297_fu_2436_p1 << sh_amt_6_cast_fu_2426_p1;

assign tmp_576_fu_2892_p2 = ((p_Val2_118_fu_2882_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_577_fu_2966_p2 = ((p_Result_59_reg_4096 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_578_fu_2971_p2 = ($signed(8'd142) - $signed(tmp_1301_reg_4086_pp0_iter24_reg));

assign tmp_579_fu_2976_p1 = tmp_577_fu_2966_p2;

assign tmp_580_fu_2986_p3 = {{is_neg_10_reg_4076_pp0_iter24_reg}, {p_Repl2_76_trunc_fu_2980_p2}};

assign tmp_581_fu_3283_p2 = (($signed(p_Val2_189_fu_3277_p3) > $signed(32'd35)) ? 1'b1 : 1'b0);

assign tmp_582_fu_3289_p2 = ($signed(32'd4294967260) + $signed(p_Val2_189_fu_3277_p3));

assign tmp_583_fu_3303_p2 = (32'd2 + bin_1_fu_3295_p3);

assign tmp_584_fu_3309_p1 = $signed(tmp_583_fu_3303_p2);

assign tmp_585_fu_3314_p3 = {{temphist_V_q1}, {16'd0}};

assign tmp_649_cast_fu_900_p2 = (64'd0 - tmp_reg_3516);

assign tmp_654_cast_fu_1043_p1 = tmp_493_fu_1037_p2;

assign tmp_710_cast_fu_1908_p0 = tmp_8_fu_1905_p1;

assign tmp_710_cast_fu_1908_p1 = tmp_8_fu_1905_p1;

assign tmp_710_cast_fu_1908_p2 = ($signed(tmp_710_cast_fu_1908_p0) * $signed(tmp_710_cast_fu_1908_p1));

assign tmp_711_cast_fu_2081_p0 = tmp_9_fu_2078_p1;

assign tmp_711_cast_fu_2081_p1 = tmp_9_fu_2078_p1;

assign tmp_711_cast_fu_2081_p2 = ($signed(tmp_711_cast_fu_2081_p0) * $signed(tmp_711_cast_fu_2081_p1));

assign tmp_738_cast_fu_2906_p2 = (31'd0 - tmp_1282_fu_2888_p1);

assign tmp_740_cast_fu_1967_p2 = (63'd0 - tmp_1283_reg_3871);

assign tmp_8_fu_1905_p1 = p_Val2_113_reg_3793;

assign tmp_9_fu_2078_p1 = p_Val2_101_reg_3888;

assign tmp_fu_882_p1 = p_Val2_s_fu_876_p2[63:0];

assign tmp_i_i9_fu_3028_p2 = ((loc_V_fu_3018_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_cast_fu_3182_p1 = loc_V_22_fu_3154_p4;

assign tmp_s_fu_886_p2 = ((p_Val2_s_fu_876_p2 == 65'd0) ? 1'b1 : 1'b0);

assign x_assign_71_fu_3135_p3 = ((sel_tmp54_fu_3130_p2[0:0] === 1'b1) ? x_assign_70_reg_4116 : sel_tmp52_fu_3121_p1);

assign x_assign_fu_2225_p3 = ((tmp_539_reg_3860_pp0_iter1_reg[0:0] === 1'b1) ? 32'd0 : f_20_fu_2221_p1);

assign x_assign_s_fu_2274_p3 = ((tmp_558_reg_3877_pp0_iter1_reg[0:0] === 1'b1) ? 32'd0 : f_22_fu_2270_p1);

assign xs_sig_V_fu_3090_p2 = (tmp_1688_i_i_fu_3084_p2 & loc_V_21_fu_3080_p1);

always @ (posedge ap_clk) begin
    tmp_reg_3516[0] <= 1'b0;
    p_Val2_158_reg_3533[0] <= 1'b0;
    tmp_264_cast_reg_3678[7:0] <= 8'b00000000;
    tmp_266_cast_reg_3684[7:0] <= 8'b00000000;
    tmp_268_cast_reg_3689[7:0] <= 8'b00000000;
    tmp_516_reg_4185[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //calcOrientationHist
