<stg><name>AES_Encrypt_Pipeline_VITIS_LOOP_75_11</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_76_2.i88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88:2 %icmp_ln75 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88:3 %add_ln75 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88:4 %br_ln75 = br i1 %icmp_ln75, void %VITIS_LOOP_76_2.i88.split, void %for.inc38.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88.split:0 %i_2_cast16 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast16"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.i88.split:1 %state_addr = getelementptr i8 %state, i64 0, i64 %i_2_cast16

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88.split:2 %xor_ln77 = xor i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln77"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88.split:3 %zext_ln77 = zext i3 %xor_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.i88.split:4 %state_addr_16 = getelementptr i8 %state, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="state_addr_16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88.split:13 %p_cast18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_1

]]></Node>
<StgValue><ssdm name="p_cast18_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_76_2.i88.split:14 %p_cast18_cast_cast = zext i6 %p_cast18_cast

]]></Node>
<StgValue><ssdm name="p_cast18_cast_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.i88.split:15 %w_addr_1 = getelementptr i32 %w, i64 0, i64 %p_cast18_cast_cast

]]></Node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_76_2.i88.split:16 %w_load_1 = load i6 %w_addr_1

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:18 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:22 %state_load_1 = load i4 %state_addr_16

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:33 %store_ln75 = store i3 %add_ln75, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.inc38.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88.split:5 %tmp_3_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_1

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:6 %zext_ln77_1 = zext i4 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.i88.split:7 %state_addr_17 = getelementptr i8 %state, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="state_addr_17"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_76_2.i88.split:8 %sext_ln77 = sext i3 %xor_ln77

]]></Node>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:9 %zext_ln77_2 = zext i4 %sext_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_76_2.i88.split:10 %state_addr_18 = getelementptr i8 %state, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="state_addr_18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_76_2.i88.split:16 %w_load_1 = load i6 %w_addr_1

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.i88.split:17 %trunc_ln77_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln77_s"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:18 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_76_2.i88.split:19 %xor_ln77_1 = xor i8 %state_load, i8 %trunc_ln77_s

]]></Node>
<StgValue><ssdm name="xor_ln77_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.i88.split:21 %trunc_ln77_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln77_14"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:22 %state_load_1 = load i4 %state_addr_16

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_76_2.i88.split:23 %xor_ln77_2 = xor i8 %state_load_1, i8 %trunc_ln77_14

]]></Node>
<StgValue><ssdm name="xor_ln77_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_76_2.i88.split:25 %trunc_ln77_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln77_15"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:26 %state_load_2 = load i4 %state_addr_17

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_76_2.i88.split:29 %trunc_ln77 = trunc i32 %w_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:30 %state_load_3 = load i4 %state_addr_18

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:20 %store_ln77 = store i8 %xor_ln77_1, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:24 %store_ln77 = store i8 %xor_ln77_2, i4 %state_addr_16

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:26 %state_load_2 = load i4 %state_addr_17

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_76_2.i88.split:27 %xor_ln77_3 = xor i8 %state_load_2, i8 %trunc_ln77_15

]]></Node>
<StgValue><ssdm name="xor_ln77_3"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_76_2.i88.split:30 %state_load_3 = load i4 %state_addr_18

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_76_2.i88.split:31 %xor_ln77_4 = xor i8 %state_load_3, i8 %trunc_ln77

]]></Node>
<StgValue><ssdm name="xor_ln77_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_76_2.i88.split:11 %speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln75"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:12 %specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln75"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:28 %store_ln77 = store i8 %xor_ln77_3, i4 %state_addr_17

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:32 %store_ln77 = store i8 %xor_ln77_4, i4 %state_addr_18

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_76_2.i88.split:34 %br_ln75 = br void %VITIS_LOOP_76_2.i88

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="w" dir="0" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="w"/><MemPortTyVec>1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="i" fromId="71" toId="7">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="i" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="76" from="i" to="i_1" fromId="7" toId="10">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="84" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="86" from="p_str" to="specpipeline_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="i_1" to="icmp_ln75" fromId="10" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln75" fromId="88" toId="12">
</dataflow>
<dataflow id="90" from="i_1" to="add_ln75" fromId="10" toId="13">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln75" fromId="91" toId="13">
</dataflow>
<dataflow id="93" from="icmp_ln75" to="br_ln75" fromId="12" toId="14">
</dataflow>
<dataflow id="94" from="i_1" to="i_2_cast16" fromId="10" toId="15">
</dataflow>
<dataflow id="95" from="state" to="state_addr" fromId="69" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="state_addr" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="i_2_cast16" to="state_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="99" from="i_1" to="xor_ln77" fromId="10" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_88" to="xor_ln77" fromId="88" toId="17">
</dataflow>
<dataflow id="101" from="xor_ln77" to="zext_ln77" fromId="17" toId="18">
</dataflow>
<dataflow id="102" from="state" to="state_addr_16" fromId="69" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_96" to="state_addr_16" fromId="96" toId="19">
</dataflow>
<dataflow id="104" from="zext_ln77" to="state_addr_16" fromId="18" toId="19">
</dataflow>
<dataflow id="106" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="p_cast18_cast" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="p_cast18_cast" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="i_1" to="p_cast18_cast" fromId="10" toId="20">
</dataflow>
<dataflow id="110" from="p_cast18_cast" to="p_cast18_cast_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="111" from="w" to="w_addr_1" fromId="70" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_96" to="w_addr_1" fromId="96" toId="22">
</dataflow>
<dataflow id="113" from="p_cast18_cast_cast" to="w_addr_1" fromId="21" toId="22">
</dataflow>
<dataflow id="114" from="w_addr_1" to="w_load_1" fromId="22" toId="23">
</dataflow>
<dataflow id="115" from="state_addr" to="state_load" fromId="16" toId="24">
</dataflow>
<dataflow id="116" from="state_addr_16" to="state_load_1" fromId="19" toId="25">
</dataflow>
<dataflow id="117" from="add_ln75" to="store_ln75" fromId="13" toId="26">
</dataflow>
<dataflow id="118" from="i" to="store_ln75" fromId="7" toId="26">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_3_cast" fromId="119" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_121" to="tmp_3_cast" fromId="121" toId="27">
</dataflow>
<dataflow id="123" from="i_1" to="tmp_3_cast" fromId="10" toId="27">
</dataflow>
<dataflow id="124" from="tmp_3_cast" to="zext_ln77_1" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="state" to="state_addr_17" fromId="69" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_96" to="state_addr_17" fromId="96" toId="29">
</dataflow>
<dataflow id="127" from="zext_ln77_1" to="state_addr_17" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="xor_ln77" to="sext_ln77" fromId="17" toId="30">
</dataflow>
<dataflow id="129" from="sext_ln77" to="zext_ln77_2" fromId="30" toId="31">
</dataflow>
<dataflow id="130" from="state" to="state_addr_18" fromId="69" toId="32">
</dataflow>
<dataflow id="131" from="StgValue_96" to="state_addr_18" fromId="96" toId="32">
</dataflow>
<dataflow id="132" from="zext_ln77_2" to="state_addr_18" fromId="31" toId="32">
</dataflow>
<dataflow id="133" from="w_addr_1" to="w_load_1" fromId="22" toId="33">
</dataflow>
<dataflow id="135" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln77_s" fromId="134" toId="34">
</dataflow>
<dataflow id="136" from="w_load_1" to="trunc_ln77_s" fromId="33" toId="34">
</dataflow>
<dataflow id="138" from="StgValue_137" to="trunc_ln77_s" fromId="137" toId="34">
</dataflow>
<dataflow id="140" from="StgValue_139" to="trunc_ln77_s" fromId="139" toId="34">
</dataflow>
<dataflow id="141" from="state_addr" to="state_load" fromId="16" toId="35">
</dataflow>
<dataflow id="142" from="state_load" to="xor_ln77_1" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="trunc_ln77_s" to="xor_ln77_1" fromId="34" toId="36">
</dataflow>
<dataflow id="144" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln77_14" fromId="134" toId="37">
</dataflow>
<dataflow id="145" from="w_load_1" to="trunc_ln77_14" fromId="33" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_146" to="trunc_ln77_14" fromId="146" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_148" to="trunc_ln77_14" fromId="148" toId="37">
</dataflow>
<dataflow id="150" from="state_addr_16" to="state_load_1" fromId="19" toId="38">
</dataflow>
<dataflow id="151" from="state_load_1" to="xor_ln77_2" fromId="38" toId="39">
</dataflow>
<dataflow id="152" from="trunc_ln77_14" to="xor_ln77_2" fromId="37" toId="39">
</dataflow>
<dataflow id="153" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="trunc_ln77_15" fromId="134" toId="40">
</dataflow>
<dataflow id="154" from="w_load_1" to="trunc_ln77_15" fromId="33" toId="40">
</dataflow>
<dataflow id="156" from="StgValue_155" to="trunc_ln77_15" fromId="155" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_157" to="trunc_ln77_15" fromId="157" toId="40">
</dataflow>
<dataflow id="159" from="state_addr_17" to="state_load_2" fromId="29" toId="41">
</dataflow>
<dataflow id="160" from="w_load_1" to="trunc_ln77" fromId="33" toId="42">
</dataflow>
<dataflow id="161" from="state_addr_18" to="state_load_3" fromId="32" toId="43">
</dataflow>
<dataflow id="162" from="xor_ln77_1" to="store_ln77" fromId="36" toId="44">
</dataflow>
<dataflow id="163" from="state_addr" to="store_ln77" fromId="16" toId="44">
</dataflow>
<dataflow id="164" from="xor_ln77_2" to="store_ln77" fromId="39" toId="45">
</dataflow>
<dataflow id="165" from="state_addr_16" to="store_ln77" fromId="19" toId="45">
</dataflow>
<dataflow id="166" from="state_addr_17" to="state_load_2" fromId="29" toId="46">
</dataflow>
<dataflow id="167" from="state_load_2" to="xor_ln77_3" fromId="46" toId="47">
</dataflow>
<dataflow id="168" from="trunc_ln77_15" to="xor_ln77_3" fromId="40" toId="47">
</dataflow>
<dataflow id="169" from="state_addr_18" to="state_load_3" fromId="32" toId="48">
</dataflow>
<dataflow id="170" from="state_load_3" to="xor_ln77_4" fromId="48" toId="49">
</dataflow>
<dataflow id="171" from="trunc_ln77" to="xor_ln77_4" fromId="42" toId="49">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln75" fromId="172" toId="50">
</dataflow>
<dataflow id="175" from="StgValue_174" to="speclooptripcount_ln75" fromId="174" toId="50">
</dataflow>
<dataflow id="176" from="StgValue_174" to="speclooptripcount_ln75" fromId="174" toId="50">
</dataflow>
<dataflow id="177" from="StgValue_174" to="speclooptripcount_ln75" fromId="174" toId="50">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopName" to="specloopname_ln75" fromId="178" toId="51">
</dataflow>
<dataflow id="181" from="empty_3" to="specloopname_ln75" fromId="180" toId="51">
</dataflow>
<dataflow id="182" from="xor_ln77_3" to="store_ln77" fromId="47" toId="52">
</dataflow>
<dataflow id="183" from="state_addr_17" to="store_ln77" fromId="29" toId="52">
</dataflow>
<dataflow id="184" from="xor_ln77_4" to="store_ln77" fromId="49" toId="53">
</dataflow>
<dataflow id="185" from="state_addr_18" to="store_ln77" fromId="32" toId="53">
</dataflow>
<dataflow id="186" from="icmp_ln75" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
