<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-01-30T09:32:59.369+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-01-30T09:32:53.048+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_V_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_V_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: e71dd139&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2654.211 ; gain = 0.000 ; free physical = 197 ; free virtual = 21701&#xA;Post Restoration Checksum: NetGraph: 399dfaa0 NumContArr: ad7fd699 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: e71dd139&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2654.211 ; gain = 0.000 ; free physical = 199 ; free virtual = 21704&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: e71dd139&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2654.211 ; gain = 0.000 ; free physical = 184 ; free virtual = 21689&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: e71dd139&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2654.211 ; gain = 0.000 ; free physical = 184 ; free virtual = 21689&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1315a0839&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2654.211 ; gain = 0.000 ; free physical = 178 ; free virtual = 21683" projectName="hls" solutionName="solution1" date="2024-01-30T09:32:49.163+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-30T09:32:34.304+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_V_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_V_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-01-30T09:32:34.298+0100" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
