{"vcs1":{"timestamp_begin":1698771555.557439207, "rt":0.34, "ut":0.13, "st":0.12}}
{"vcselab":{"timestamp_begin":1698771555.949360061, "rt":0.27, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698771556.253114759, "rt":0.33, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698771555.216357720}
{"VCS_COMP_START_TIME": 1698771555.216357720}
{"VCS_COMP_END_TIME": 1698771556.645049882}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337532}}
{"stitch_vcselab": {"peak_mem": 222556}}
