<stg><name>conv1_Pipeline_KR_KC1</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add52_119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add52_119"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kc = alloca i32 1

]]></Node>
<StgValue><ssdm name="kc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %kr = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %or_ln35_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln35_cast

]]></Node>
<StgValue><ssdm name="or_ln35_cast_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %trunc_ln31_mid2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln31_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln31_mid2_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %zext_ln34_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34_1_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %select_ln42_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
newFuncRoot:9 %or_ln35_cast_cast = zext i8 %or_ln35_cast_read

]]></Node>
<StgValue><ssdm name="or_ln35_cast_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:10 %zext_ln34_1_cast = zext i4 %zext_ln34_1_read

]]></Node>
<StgValue><ssdm name="zext_ln34_1_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:11 %select_ln42_cast = zext i4 %select_ln42_read

]]></Node>
<StgValue><ssdm name="select_ln42_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 0, i4 %kr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i4 0, i4 %kc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20, i32 %add52_119

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.1:0 %indvar_flatten10_load = load i7 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="indvar_flatten10_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1:1 %icmp_ln38 = icmp_eq  i7 %indvar_flatten10_load, i7 81

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.1:2 %add_ln38 = add i7 %indvar_flatten10_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:3 %br_ln38 = br i1 %icmp_ln38, void %for.inc53.1, void %for.inc56.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53.1:1 %kc_load = load i4 %kc

]]></Node>
<StgValue><ssdm name="kc_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.1:6 %icmp_ln39 = icmp_eq  i4 %kc_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc53.1:7 %select_ln38_2 = select i1 %icmp_ln39, i4 0, i4 %kc_load

]]></Node>
<StgValue><ssdm name="select_ln38_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="4">
<![CDATA[
for.inc53.1:23 %zext_ln39 = zext i4 %select_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:31 %add_ln42_1 = add i9 %zext_ln39, i9 %or_ln35_cast_cast

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="19" op_0_bw="9">
<![CDATA[
for.inc53.1:44 %zext_ln42_18 = zext i9 %add_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_18"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc53.1:45 %mul_ln42 = mul i19 %zext_ln42_18, i19 993

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.1:46 %trunc_ln42_1 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %mul_ln42, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.1:58 %add_ln39 = add i4 %select_ln38_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.1:59 %store_ln39 = store i7 %add_ln38, i7 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.1:61 %store_ln39 = store i4 %add_ln39, i4 %kc

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="57" st_id="2" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="58" st_id="3" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="59" st_id="4" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="60" st_id="5" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="61" st_id="6" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="62" st_id="7" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="63" st_id="8" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="64" st_id="9" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="65" st_id="10" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="66" st_id="11" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="67" st_id="12" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53.1:2 %kr_load = load i4 %kr

]]></Node>
<StgValue><ssdm name="kr_load"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.1:3 %add_ln38_1 = add i4 %kr_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc53.1:8 %select_ln38 = select i1 %icmp_ln39, i4 %add_ln38_1, i4 %kr_load

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="4">
<![CDATA[
for.inc53.1:9 %zext_ln42 = zext i4 %select_ln38

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc53.1:10 %add_ln42 = add i5 %select_ln42_cast, i5 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="5">
<![CDATA[
for.inc53.1:11 %zext_ln42_13 = zext i5 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc53.1:12 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln42, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc53.1:13 %add_ln42_8 = add i8 %p_shl2, i8 %zext_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc53.1:14 %add_ln38_4 = add i5 %zext_ln42, i5 %zext_ln34_1_cast

]]></Node>
<StgValue><ssdm name="add_ln38_4"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc53.1:15 %or_ln42_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln38_4, i5 %add_ln38_4

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4">
<![CDATA[
for.inc53.1:16 %zext_ln42_14 = zext i4 %select_ln38_2

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc53.1:17 %add_ln42_9 = add i8 %add_ln42_8, i8 %zext_ln42_14

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.inc53.1:18 %zext_ln42_15 = zext i8 %add_ln42_9

]]></Node>
<StgValue><ssdm name="zext_ln42_15"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:19 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %zext_ln42_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_20"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:20 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %zext_ln42_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_21"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:21 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %zext_ln42_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_22"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:22 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %zext_ln42_15

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_23"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:26 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_24"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:27 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_25"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:28 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_26"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:29 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_27"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53.1:32 %urem_ln42 = urem i9 %add_ln42_1, i9 33

]]></Node>
<StgValue><ssdm name="urem_ln42"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="9">
<![CDATA[
for.inc53.1:33 %zext_ln42_16 = zext i9 %urem_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_16"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc53.1:34 %add_ln42_10 = add i10 %or_ln42_1, i10 %zext_ln42_16

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
for.inc53.1:35 %zext_ln42_17 = zext i10 %add_ln42_10

]]></Node>
<StgValue><ssdm name="zext_ln42_17"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:36 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_56"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:37 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_57"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:38 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_58"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:39 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_59"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:40 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_60"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:41 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_61"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:42 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_62"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.1:43 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln42_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_63"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:47 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:48 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:49 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:50 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:51 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_68"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:52 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_69"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:53 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_70"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:54 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_71"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.1:60 %store_ln39 = store i4 %select_ln38, i4 %kr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="110" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:26 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_24"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:27 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_25"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:28 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_26"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc53.1:29 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 = load i8 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_27"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.1:30 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_24, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_25, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_26, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_27, i2 %trunc_ln31_mid2_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:47 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_64"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:48 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_65"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:49 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_66"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:50 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_67"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:51 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_68"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:52 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_69"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:53 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_70"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="10">
<![CDATA[
for.inc53.1:54 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = load i10 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_71"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc53.1:55 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71, i3 %trunc_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="124" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:56 %mul_1 = fmul i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="125" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:56 %mul_1 = fmul i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="126" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:56 %mul_1 = fmul i32 %tmp_1, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc56.1.exitStub:0 %add52_119_load_1 = load i32 %add52_119

]]></Node>
<StgValue><ssdm name="add52_119_load_1"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc56.1.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add52_119_out, i32 %add52_119_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
for.inc56.1.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc53.1:0 %add52_119_load = load i32 %add52_119

]]></Node>
<StgValue><ssdm name="add52_119_load"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:57 %add52_1 = fadd i32 %add52_119_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="129" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:57 %add52_1 = fadd i32 %add52_119_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="130" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:57 %add52_1 = fadd i32 %add52_119_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.1:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.1:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.1:24 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.1:25 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.1:57 %add52_1 = fadd i32 %add52_119_load, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.1:62 %store_ln39 = store i32 %add52_1, i32 %add52_119

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.1:63 %br_ln39 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
