

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Oct 12 10:51:53 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        project_fir128
* Solution:       solution_var_bit
* Product family: kintex7
* Target device:  xc7k160tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         4|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|      29|      17|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       5|      10|
|Multiplexer      |        -|      -|       -|     118|
|Register         |        -|      -|      70|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      1|     104|     145|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_8sbkb_U1  |fir_mac_muladd_8sbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |c_U           |fir_c           |        0|  5|  10|   128|    5|     1|          640|
    |delay_line_U  |fir_delay_line  |        1|  0|   0|   128|    8|     1|         1024|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        1|  5|  10|   256|   13|     2|         1664|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |grp_fu_118_p2    |     +    |      0|  29|  13|           8|           2|
    |tmp_1_fu_137_p2  |   icmp   |      0|   0|   4|           8|           1|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  29|  17|          16|           3|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |acc_reg_93           |   9|          2|   16|         32|
    |ap_NS_fsm            |  41|          6|    1|          6|
    |delay_line_address0  |  33|          5|    7|         35|
    |delay_line_d0        |  13|          3|    8|         24|
    |grp_fu_118_p0        |  13|          3|    8|         24|
    |i_reg_106            |   9|          2|    8|         16|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 118|         21|   48|        137|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc_reg_93      |  16|   0|   16|          0|
    |ap_CS_fsm       |   5|   0|    5|          0|
    |i_1_reg_196     |   8|   0|    8|          0|
    |i_cast_reg_178  |  32|   0|   32|          0|
    |i_reg_106       |   8|   0|    8|          0|
    |tmp_1_reg_187   |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  70|   0|   70|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   16|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |    8|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

