

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_54_7'
================================================================
* Date:           Mon Jun 26 11:20:00 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.216 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_7  |       24|       24|         2|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      65|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      45|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      45|     101|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_135_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln54_fu_129_p2  |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln56_fu_172_p2  |      icmp|   0|  0|   8|           2|           1|
    |or_ln59_fu_258_p2    |        or|   0|  0|   2|           1|           1|
    |o1_V_1_fu_242_p3     |    select|   0|  0|   8|           1|           8|
    |o2_V_1_fu_250_p3     |    select|   0|  0|   8|           1|           8|
    |o3_V_1_fu_264_p3     |    select|   0|  0|   8|           1|           8|
    |o4_V_1_fu_272_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          18|          42|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_70                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_356              |  5|   0|    5|          0|
    |i_fu_70                  |  5|   0|    5|          0|
    |p_Val2_1_fu_58           |  8|   0|    8|          0|
    |p_Val2_2_fu_62           |  8|   0|    8|          0|
    |p_Val2_3_fu_66           |  8|   0|    8|          0|
    |p_Val2_s_fu_54           |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 45|   0|   45|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_54_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_54_7|  return value|
|temp_V_address0    |  out|    5|   ap_memory|                           temp_V|         array|
|temp_V_ce0         |  out|    1|   ap_memory|                           temp_V|         array|
|temp_V_q0          |   in|    1|   ap_memory|                           temp_V|         array|
|d_V                |   in|    8|     ap_none|                              d_V|        scalar|
|o4_V_2_out         |  out|    8|      ap_vld|                       o4_V_2_out|       pointer|
|o4_V_2_out_ap_vld  |  out|    1|      ap_vld|                       o4_V_2_out|       pointer|
|o3_V_2_out         |  out|    8|      ap_vld|                       o3_V_2_out|       pointer|
|o3_V_2_out_ap_vld  |  out|    1|      ap_vld|                       o3_V_2_out|       pointer|
|o2_V_2_out         |  out|    8|      ap_vld|                       o2_V_2_out|       pointer|
|o2_V_2_out_ap_vld  |  out|    1|      ap_vld|                       o2_V_2_out|       pointer|
|o1_V_2_out         |  out|    8|      ap_vld|                       o1_V_2_out|       pointer|
|o1_V_2_out_ap_vld  |  out|    1|      ap_vld|                       o1_V_2_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------+--------------+

