5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate7.vcd -o generate7.cdd -v generate7.v
3 0 $root $root NA 0 0 1
3 0 main main generate7.v 1 25 1
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
3 0 foo main.f generate7.v 29 33 1
1 x 31 30004 1 0 0 0 1 1 102
