Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Fri Oct 29 17:04:39 2021
| Host         : andre running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  4125 |
|    Minimum number of control sets                        |  4125 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  6130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  4125 |
| >= 0 to < 4        |  2372 |
| >= 4 to < 6        |   946 |
| >= 6 to < 8        |   110 |
| >= 8 to < 10       |   218 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |     6 |
| >= 16              |   425 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5060 |          994 |
| No           | No                    | Yes                    |             225 |           62 |
| No           | Yes                   | No                     |            1629 |          485 |
| Yes          | No                    | No                     |           10083 |         3483 |
| Yes          | No                    | Yes                    |             204 |           38 |
| Yes          | Yes                   | No                     |           13293 |         4699 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I_0                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[8][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[99][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/axi_awready0                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/state_reg[0][0]                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[1][1]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/feeder_pos_reg[15]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/feeder_pos[6]_i_1_n_0                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/init_fetch_cache_i_1_n_0                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.w_active_cnt[1][1]_i_2_n_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4_WIDTH_ID.r_active_cnt[0][1]_i_1_n_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/axi_arready0                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/read_burst_counter_0                                                                                                                                                                                                                           | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/p_1_in[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__70_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/p_1_in[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/p_1_in[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/p_1_in[0]                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[97][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[64][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[80][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_y[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[82][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[47][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_1_n_0                                                                                                                                                                               |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_1_n_0                                                                                                                                                                             |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_1_n_0                                                                                                                                                                             |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/state                                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[21][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[98][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[8][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_1_n_0                                                                                                                                                                             |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_1_n_0                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_1_n_0                                                                                                                                                                             |                6 |              6 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_1_n_0                                                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[83][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_1_n_0                                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[33][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/writes_done_i_1_n_0                                                                                                                                                                              |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[22][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[95][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[18][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[90][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_1_n_0                                                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[37][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_1_n_0                                                                                                                                                                             |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[79][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_1_n_0                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[0][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_1_n_0                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[7][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[23][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[35][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[57][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[32][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[13][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[34][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[43][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[34][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[17][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[1][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[24][15]_i_1_n_0                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[92][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[19][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[40][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[41][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[84][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[36][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[21][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[3][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[37][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[85][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[45][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[86][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[94][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[58][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[15][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[32][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[44][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[87][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[38][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[88][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[93][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[18][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[38][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[63][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[33][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[27][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[67][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[50][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/p_1_in[15]                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/p_1_in[23]                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_1_n_0                                                                                                                                                                               |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[69][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[6][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[70][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_1_n_0                                                                                                                                                                              |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[2][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[60][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[71][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[30][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[68][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[75][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[31][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[4][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[76][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/p_1_in[5]                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[10][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[12][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[46][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_1_n_0                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[49][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[25][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/p_1_in[31]                                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/AXI_lite_Slave_0/inst/slv_reg1[31]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[54][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[77][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[5][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[29][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[14][15]_i_1_n_0                                                                                                                                                                             |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[20][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[11][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[91][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/read_index0                                                                                                                                                                                                                                    | design_1_i/MI_memoryInterface_A_0/inst/read_index[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[62][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_1_n_0                                                                                                                                                                             |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg1[31]_i_2_n_0                                                                                                                                                                                                                                 | design_1_i/AXI_lite_Slave_0/inst/slv_reg1[31]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[17][15]_i_1_n_0                                                                                                                                                                              |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_1_n_0                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[78][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/point_distance/find_sq_root/p_1_in[1]                                                                                                                                      |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/p_1_in[1]                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[96][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_1_n_0                                                                                                                                                                             |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/point_distance/find_sq_root/p_1_in[1]                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/point_distance/find_sq_root/p_1_in[1]                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[89][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[48][15]_i_1_n_0                                                                                                                                                                             |                9 |              9 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[39][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[42][15]_i_1_n_0                                                                                                                                                                             |                9 |              9 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[65][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[59][15]_i_1_n_0                                                                                                                                                                             |                9 |             10 |         1.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_1_n_0                                                                                                                                                                             |                9 |             11 |         1.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[99][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[97][15]_i_1_n_0                                                                                                                                                                             |                8 |             11 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_1_n_0                                                                                                                                                                              |               10 |             11 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[0][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_fcache_x[9][15]_i_1_n_0                                                                                                                                                                              |                7 |             11 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/feeder_pos_reg[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[61][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[20][15]_i_1_n_0                                                                                                                                                                             |               12 |             12 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[55][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[51][15]_i_1_n_0                                                                                                                                                                             |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[56][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[52][15]_i_1_n_0                                                                                                                                                                             |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_1_n_0                                                                                                                                                                              |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |               12 |             12 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[16][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_1_n_0                                                                                                                                                                              |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[22][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_1_n_0                                                                                                                                                                             |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[53][15]_i_1_n_0                                                                                                                                                                             |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[81][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[66][15]_i_1_n_0                                                                                                                                                                             |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[73][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[72][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[74][15]_i_1_n_0                                                                                                                                                                             |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_fcache_x[26][15]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/l1_fcache_x[28][15]_i_1_n_0                                                                                                                                                                             |               13 |             14 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[19][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[44][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/point_pointer_base[15]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[5][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[60][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/genblk1[0].calculate_distance/find_sq_root/E[0]                                                                                                                                                                          | design_1_i/ddr_interface_0/inst/m_controller/reset_core_reg_n_0_[2]                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[24][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/genblk1[0].calculate_distance/find_sq_root/E[0]                                                                                                                                                                          | design_1_i/ddr_interface_0/inst/m_controller/reset_core_reg_n_0_[3]                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/E[0]                                                                                                                                                                                                                     | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |               15 |             16 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/done_reg_inv_0[0]                                                                                                                                                                                                        | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[59][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[61][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[31][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/genblk1[0].calculate_distance/find_sq_root/E[0]                                                                                                                                                                          | design_1_i/ddr_interface_0/inst/m_controller/reset_core_reg_n_0_[0]                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[62][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[70][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[63][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[6][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[68][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[67][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[32][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[66][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[40][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[41][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[54][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[42][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[29][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[43][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[30][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[55][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/genblk1[1].core/cycles                                                                                                                                                                                                                                | design_1_i/ddr_interface_0/inst/m_controller/reset_core_reg_n_0_[3]                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/genblk1[1].core/cycles                                                                                                                                                                                                                                | design_1_i/ddr_interface_0/inst/m_controller/reset_core_reg_n_0_[2]                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/genblk1[1].core/cycles                                                                                                                                                                                                                                | design_1_i/ddr_interface_0/inst/m_controller/reset_core_reg_n_0_[0]                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/genblk1[1].core/cycles                                                                                                                                                                                                                                | design_1_i/ddr_interface_0/inst/m_controller/p_0_in                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[64][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[56][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[69][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[1][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[57][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[58][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/cycle_offset_i_1_n_0                                                                                                                                                                                                                                  | design_1_i/ddr_interface_0/inst/cycle_offset_i_2_n_0                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[46][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[90][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[91][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[92][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[35][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[93][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[94][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[95][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[96][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[97][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[98][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[99][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[8][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[9][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[36][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[23][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[48][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[47][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[25][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[65][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[71][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |               15 |             16 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[72][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[74][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[75][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[76][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[78][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[77][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[79][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[7][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[80][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[81][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_x[73][15]_i_1_n_0                                                                                                                                                                              |               15 |             16 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[82][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[83][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[84][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[85][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[45][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[86][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[87][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[88][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[89][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[10][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[11][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[4][15]_i_2_n_0                                                                                                                                                                                                                             | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[12][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[50][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[16][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[2][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[13][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[14][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[15][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/E[0]                                                                                                                                                                                                                                     | design_1_i/ddr_interface_0/inst/m_controller/i_finish_read[12][0]                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[51][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[53][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[26][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[49][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            | design_1_i/ddr_interface_0/inst/l1_cache_y[95][15]_i_1_n_0                                                                                                                                                                              |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[3][15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[27][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[52][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[28][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/l1_cache_x[39][15]_i_2_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/genblk1[0].calculate_distance/find_sq_root/E[0]                                                                                                                                                                          | design_1_i/ddr_interface_0/inst/m_controller/p_0_in                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/o_readAdress[19]_i_2_n_0                                                                                                                                                                                                                              | design_1_i/ddr_interface_0/inst/o_readAdress[19]_i_1_n_0                                                                                                                                                                                |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/writes_done_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                6 |             26 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |               10 |             29 |         2.90 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/AXI_lite_Slave_0/inst/slv_reg_rden__0                                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/o_write_address[27]_i_2_n_0                                                                                                                                                                                                                           | design_1_i/ddr_interface_0/inst/o_write_address[27]_i_1_n_0                                                                                                                                                                             |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                                      |               10 |             34 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             34 |         1.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             35 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/cache_feeder_x1                                                                                                                                                                                                                          | design_1_i/ddr_interface_0/inst/m_controller/l1_feeder_cache_window_index_reg[7]                                                                                                                                                        |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             39 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             39 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             43 |         3.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             43 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             43 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             43 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             43 |         3.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             43 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             43 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               17 |             43 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/parallel_update_feeder_cache_reg_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[87][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[4][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[53][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[46][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[63][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[71][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[23][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[37][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[21][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[94][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[61][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[88][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[92][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[22][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[62][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[69][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[12][63]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[58][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[30][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[48][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[52][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[67][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[86][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[27][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[40][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[35][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[82][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[15][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[50][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[47][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[78][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[3][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[66][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[54][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[76][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[89][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg                                                                                                                                                                                                                                      | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               39 |             64 |         1.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[84][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[59][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[24][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[73][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[91][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[33][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[32][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/cache_x                                                                                                                                                                                                                                  | design_1_i/ddr_interface_0/inst/m_controller/state_reg[0]_2                                                                                                                                                                             |               43 |             64 |         1.49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[96][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[8][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[11][63]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[1][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               62 |             64 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[9][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[80][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[60][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[57][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[95][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[75][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[45][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[83][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[68][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/cache_x                                                                                                                                                                                                                                  | design_1_i/ddr_interface_0/inst/m_controller/state_reg[2]_rep_51                                                                                                                                                                        |               61 |             64 |         1.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[77][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[6][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/cache_x                                                                                                                                                                                                                                  | design_1_i/ddr_interface_0/inst/m_controller/state_reg[0]_1                                                                                                                                                                             |               42 |             64 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/cache_x                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               40 |             64 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[42][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[70][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[29][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[26][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[56][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[5][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[41][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[2][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               62 |             64 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[25][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[93][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[55][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[28][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[34][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[64][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[90][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[14][63]_i_2_n_0                                                                                                                                                                                                                      | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[18][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[44][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[79][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[16][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[99][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[49][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[72][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[39][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[74][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[98][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[38][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[97][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[81][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[65][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[13][63]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[36][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[17][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[85][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[51][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[20][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[31][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[43][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[19][63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[10][63]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/MI_memoryInterface_A_0/inst/point_reg[7][63]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/MI_memoryInterface_A_0/inst/axi_arvalid0                                                                                                                                                                                     |               64 |             64 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               24 |             67 |         2.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               23 |             67 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               24 |             67 |         2.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               22 |             67 |         3.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               68 |             72 |         1.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             73 |         6.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             73 |         5.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/E[0]                                                                                                                                                                                                                     | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |               41 |             80 |         1.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[3].core/o_inlier_reg_0[0]                                                                                                                                                                                                        | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |               40 |             80 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[2].core/E[0]                                                                                                                                                                                                                     | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |               43 |             80 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/E[0]                                                                                                                                                                                                                     | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |               36 |             80 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               27 |             89 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               24 |             89 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               34 |             89 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             89 |         8.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               31 |             89 |         2.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ddr_interface_0/inst/m_controller/fifo_buffer                                                                                                                                                                                                                              | design_1_i/ddr_interface_0/inst/reset                                                                                                                                                                                                   |               35 |             98 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |               49 |            105 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                         |               33 |            131 |         3.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                 |                                                                                                                                                                                                                                         |               33 |            131 |         3.97 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            145 |         9.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |            145 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               45 |            166 |         3.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |              163 |            734 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              976 |           5751 |         5.89 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


