INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Thu Aug  1 13:59:13 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 tehb12/gen_OEHB[0].OEHB_inst/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller0/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.341ns (39.629%)  route 2.043ns (60.371%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 5.139 - 4.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1366, unset)         1.281     1.281    tehb12/gen_OEHB[0].OEHB_inst/clk
    SLICE_X23Y108        FDCE                                         r  tehb12/gen_OEHB[0].OEHB_inst/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDCE (Prop_fdce_C_Q)         0.223     1.504 r  tehb12/gen_OEHB[0].OEHB_inst/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.444     1.948    tehb12/gen_OEHB[0].OEHB_inst/Q[1]
    SLICE_X22Y108        LUT2 (Prop_lut2_I0_O)        0.043     1.991 r  tehb12/gen_OEHB[0].OEHB_inst/dataOutArray[0]0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.991    cmpi2/S[0]
    SLICE_X22Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.237 r  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=20, routed)          0.735     2.972    control_merge5/oehb1/O187[0]
    SLICE_X21Y115        LUT5 (Prop_lut5_I1_O)        0.043     3.015 f  control_merge5/oehb1/end_valid_INST_0_i_4/O
                         net (fo=8, routed)           0.247     3.262    control_merge5/fork_C1/generateBlocks[0].regblock/full_reg_reg
    SLICE_X21Y116        LUT3 (Prop_lut3_I2_O)        0.043     3.305 r  control_merge5/fork_C1/generateBlocks[0].regblock/end_valid_INST_0_i_2/O
                         net (fo=8, routed)           0.316     3.621    oehb7/counter1_reg[3]
    SLICE_X16Y116        LUT5 (Prop_lut5_I3_O)        0.043     3.664 r  oehb7/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.664    mem_controller0/S[1]
    SLICE_X16Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.920 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.920    mem_controller0/minusOp__0_carry_n_0
    SLICE_X16Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.974 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.974    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X16Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.028 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.028    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X16Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.082 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.082    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.136 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.136    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.190 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.190    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.244 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.244    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120     4.364 r  mem_controller0/minusOp__0_carry__6/O[2]
                         net (fo=2, routed)           0.301     4.665    mem_controller0/counter[30]
    SLICE_X17Y123        FDCE                                         r  mem_controller0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1366, unset)         1.139     5.139    mem_controller0/clk
    SLICE_X17Y123        FDCE                                         r  mem_controller0/counter_reg[30]/C
                         clock pessimism              0.085     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X17Y123        FDCE (Setup_fdce_C_D)       -0.103     5.086    mem_controller0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          5.086    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  0.421    




