{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682360247687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682360247690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 13:17:27 2023 " "Processing started: Mon Apr 24 13:17:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682360247690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682360247690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA-NES -c FPGA-NES " "Command: quartus_sta FPGA-NES -c FPGA-NES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682360247690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682360247762 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1682360248457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360248483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360248483 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682360248958 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1682360248958 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682360249019 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682360249034 ""}
{ "Info" "ISTA_SDC_FOUND" "toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682360249042 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA-NES.sdc " "Reading SDC File: 'FPGA-NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682360249063 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682360249066 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682360249066 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -multiply_by 43 -duty_cycle 50.00 -name \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682360249066 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682360249066 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682360249066 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682360249066 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360249066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 11 *MCLK* node " "Ignored filter at FPGA-NES.sdc(11): *MCLK* could not be matched with a node" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 11 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(11): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\}  " "create_generated_clock -divide_by 12 -source \[get_nodes *MCLK*\] -name \{clock_divider:cpuclkgen\|clock_out\} " {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249097 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 12 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(12): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\} " "create_generated_clock -divide_by 4 -source \[get_nodes *MCLK*\] -name \{clock_divider:ppuclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249097 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock FPGA-NES.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at FPGA-NES.sdc(13): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\} " "create_generated_clock -divide_by 2 -source \[get_nodes *MCLK*\] -name \{clock_divider:vgaclkgen\|clock_out\}" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249097 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 37 clk_dram_ext clock " "Ignored filter at FPGA-NES.sdc(37): clk_dram_ext could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 37 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249097 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA-NES.sdc 38 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA-NES.sdc(38): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249098 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA-NES.sdc 42 u0\|altpll_0\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at FPGA-NES.sdc(42): u0\|altpll_0\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <from> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{ u0\|altpll_0\|sd1\|pll7\|clk\[0\] \}\] \\\n                          -setup 2" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249098 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path FPGA-NES.sdc 41 Argument <to> is an empty collection " "Ignored set_multicycle_path at FPGA-NES.sdc(41): Argument <to> is an empty collection" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 53 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(53): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249098 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 54 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(54): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249098 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 55 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(55): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249098 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA-NES.sdc 56 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA-NES.sdc(56): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682360249098 ""}  } { { "C:/dev/FPGA-NES/src/FPGA-NES.sdc" "" { Text "C:/dev/FPGA-NES/src/FPGA-NES.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682360249098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682360249380 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682360249380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360249925 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682360249927 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682360249941 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682360249994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682360250031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.866 " "Worst-case setup slack is -4.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.866             -38.746 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.866             -38.746 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.897               0.000 MAX10_CLK1_50  " "    7.897               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.611               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.611               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.930               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.930               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.618               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   36.618               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.858               0.000 altera_reserved_tck  " "   42.858               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   77.994               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   77.994               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360250032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 MAX10_CLK1_50  " "    0.242               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.341               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.633               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360250068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.234 " "Worst-case recovery slack is 13.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.234               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.234               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.579               0.000 MAX10_CLK1_50  " "   14.579               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.354               0.000 altera_reserved_tck  " "   47.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  552.832               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  552.832               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360250076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.337 " "Worst-case removal slack is 1.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 altera_reserved_tck  " "    1.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 MAX10_CLK1_50  " "    3.906               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.293               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.293               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.561               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    4.561               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360250085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.553 " "Worst-case minimum pulse width slack is 9.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.553               0.000 MAX10_CLK1_50  " "    9.553               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.923               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.923               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.220               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.220               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.521               0.000 altera_reserved_tck  " "   49.521               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.739               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   92.739               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.777               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  278.777               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360250090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360250090 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.409 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.409" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.657 ns " "Worst Case Available Settling Time: 33.657 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360250144 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360250144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682360250149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682360250171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682360251518 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682360251764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682360251764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360251764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682360251843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.147 " "Worst-case setup slack is -4.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.147             -33.026 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.147             -33.026 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.760               0.000 MAX10_CLK1_50  " "    8.760               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   10.440               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.263               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.263               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.328               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   37.328               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.393               0.000 altera_reserved_tck  " "   43.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.089               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   79.089               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360251844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 MAX10_CLK1_50  " "    0.247               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 altera_reserved_tck  " "    0.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.306               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.307               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.586               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360251875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.833 " "Worst-case recovery slack is 13.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.833               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   13.833               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.106               0.000 MAX10_CLK1_50  " "   15.106               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.524               0.000 altera_reserved_tck  " "   47.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  553.234               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  553.234               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360251881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.247 " "Worst-case removal slack is 1.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247               0.000 altera_reserved_tck  " "    1.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.576               0.000 MAX10_CLK1_50  " "    3.576               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.855               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.855               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.106               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    4.106               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360251889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.576 " "Worst-case minimum pulse width slack is 9.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576               0.000 MAX10_CLK1_50  " "    9.576               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.690               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.941               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.941               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.221               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.221               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.538               0.000 altera_reserved_tck  " "   49.538               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.735               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   92.735               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.773               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  278.773               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360251892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360251892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.409 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.409" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.201 ns " "Worst Case Available Settling Time: 34.201 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360251944 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360251944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682360251948 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682360252137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682360252137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360252138 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682360252169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.128 " "Worst-case setup slack is -2.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.128             -16.950 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.128             -16.950 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.711               0.000 MAX10_CLK1_50  " "   14.711               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.277               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   15.277               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.506               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.506               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.075               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   42.075               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.105               0.000 altera_reserved_tck  " "   47.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   86.051               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   86.051               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360252173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 MAX10_CLK1_50  " "    0.094               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.149               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.244               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360252203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.746 " "Worst-case recovery slack is 16.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.746               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   16.746               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.283               0.000 MAX10_CLK1_50  " "   17.283               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.024               0.000 altera_reserved_tck  " "   49.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  555.496               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  555.496               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360252210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.575 " "Worst-case removal slack is 0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 altera_reserved_tck  " "    0.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 MAX10_CLK1_50  " "    1.900               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.032               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.032               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.153               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    2.153               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360252215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.406 " "Worst-case minimum pulse width slack is 9.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.406               0.000 MAX10_CLK1_50  " "    9.406               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.966               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.966               0.000 mainclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.291               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   46.291               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.385               0.000 altera_reserved_tck  " "   49.385               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.798               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   92.798               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  278.850               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  278.850               0.000 nesclk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682360252220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682360252220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.409 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.409" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.339 ns " "Worst Case Available Settling Time: 37.339 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682360252273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682360252273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682360252950 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682360252953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682360253027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 13:17:33 2023 " "Processing ended: Mon Apr 24 13:17:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682360253027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682360253027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682360253027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682360253027 ""}
