[INFO ORD-0030] Using 1 thread(s)
[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0222] Reading LEF file: pad.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  pad.lef
[INFO ODB-0127] Reading DEF file: make_parasitics5.def
[INFO ODB-0128] Design: RocketTile
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 16 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 2 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
[INFO ODB-0134] Finished DEF file: make_parasitics5.def
Net in1
 Pin capacitance: 2.20
 Wire capacitance: 0.00
 Total capacitance: 2.20
 Number of drivers: 2
 Number of loads: 1
 Number of pins: 2

Driver pins
 in1 input port (0, 0)
 pad1/PAD bidirect (PAD) 2.20 (420, 1000)

Load pins
 pad1/PAD bidirect (PAD) 2.20 (420, 1000)
Net out1
 Pin capacitance: 2.20
 Wire capacitance: 0.00
 Total capacitance: 2.20
 Number of drivers: 1
 Number of loads: 2
 Number of pins: 2

Driver pins
 pad2/PAD bidirect (PAD) 2.20 (15, 1000)

Load pins
 out1 output port (0, 0)
 pad2/PAD bidirect (PAD) 2.20 (15, 1000)
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: (none)
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00 v input external delay
   0.00    0.00 v in1 (in)
   0.02    0.02 v pad1/Y (PAD)
   0.25    0.28 v u1/Z (BUF_X1)
   0.14    0.41 v pad2/PAD (PAD)
   0.00    0.41 v out1 (out)
           0.41   data arrival time
---------------------------------------------------------
(Path is unconstrained)


