// Seed: 88849539
module module_0 (
    output tri1 id_0,
    output tri0 id_1
);
  reg id_4;
  initial begin
    if (1) cover (1'b0);
    else id_4 <= id_4;
  end
  string id_5 = "";
  wire   id_6;
  wire   id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wire id_3
    , id_23,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8
    , id_24,
    output supply0 id_9,
    output tri1 id_10,
    input uwire id_11,
    input wor id_12,
    output wor id_13,
    output wire id_14,
    input tri id_15,
    input supply1 id_16,
    input supply1 id_17,
    output tri id_18,
    input tri1 id_19,
    output wire id_20,
    output uwire id_21
);
  wire id_25;
  module_0(
      id_20, id_9
  );
  wire id_26;
endmodule
