<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CO_P1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BlockChecker_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BlockChecker_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BlockChecker_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VoterPlus_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VoterPlus_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VoterPlus_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demo_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="demo_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="demo_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demo_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drink_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="drink_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drink_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="expr.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="expr.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="expr.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="expr.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="expr.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="expr.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="expr.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="expr.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="expr_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="expr_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="intcheck_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="intcheck_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="intcheck_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="splitter_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_expr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_expr_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ext_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ext_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_gray_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_gray_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_splitter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_splitter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1697185619" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1697185619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698893419" xil_pn:in_ck="1737268052619499374" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1698893419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BlockChecker.v"/>
      <outfile xil_pn:name="BlockChecker_tb.v"/>
      <outfile xil_pn:name="VoterPlus.v"/>
      <outfile xil_pn:name="VoterPlus_tb.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="demo.v"/>
      <outfile xil_pn:name="demo_tb.v"/>
      <outfile xil_pn:name="drink.v"/>
      <outfile xil_pn:name="drink_tb.v"/>
      <outfile xil_pn:name="expr.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="gray.v"/>
      <outfile xil_pn:name="intcheck.v"/>
      <outfile xil_pn:name="intcheck_tb.v"/>
      <outfile xil_pn:name="splitter.v"/>
      <outfile xil_pn:name="tb_expr.v"/>
      <outfile xil_pn:name="tb_ext.v"/>
      <outfile xil_pn:name="tb_gray.v"/>
      <outfile xil_pn:name="tb_splitter.v"/>
    </transform>
    <transform xil_pn:end_ts="1698893421" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6703518991306541199" xil_pn:start_ts="1698893421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698893421" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4582916418918675215" xil_pn:start_ts="1698893421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697215769" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2012686285667656060" xil_pn:start_ts="1697215769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698893421" xil_pn:in_ck="1737268052619499374" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1698893421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BlockChecker.v"/>
      <outfile xil_pn:name="BlockChecker_tb.v"/>
      <outfile xil_pn:name="VoterPlus.v"/>
      <outfile xil_pn:name="VoterPlus_tb.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="demo.v"/>
      <outfile xil_pn:name="demo_tb.v"/>
      <outfile xil_pn:name="drink.v"/>
      <outfile xil_pn:name="drink_tb.v"/>
      <outfile xil_pn:name="expr.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="gray.v"/>
      <outfile xil_pn:name="intcheck.v"/>
      <outfile xil_pn:name="intcheck_tb.v"/>
      <outfile xil_pn:name="splitter.v"/>
      <outfile xil_pn:name="tb_expr.v"/>
      <outfile xil_pn:name="tb_ext.v"/>
      <outfile xil_pn:name="tb_gray.v"/>
      <outfile xil_pn:name="tb_splitter.v"/>
    </transform>
    <transform xil_pn:end_ts="1698893423" xil_pn:in_ck="1737268052619499374" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8803969695305882831" xil_pn:start_ts="1698893421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="demo_tb_beh.prj"/>
      <outfile xil_pn:name="demo_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1698893423" xil_pn:in_ck="1310688887466748222" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5670065569690090604" xil_pn:start_ts="1698893423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="demo_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3365766113150929068" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2012686285667656060" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5821520623872115830" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355548" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="360135033608011526" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355555" xil_pn:in_ck="-5409010173916156907" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-2335270703820050311" xil_pn:start_ts="1697355548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="expr.lso"/>
      <outfile xil_pn:name="expr.ngc"/>
      <outfile xil_pn:name="expr.ngr"/>
      <outfile xil_pn:name="expr.prj"/>
      <outfile xil_pn:name="expr.stx"/>
      <outfile xil_pn:name="expr.syr"/>
      <outfile xil_pn:name="expr.xst"/>
      <outfile xil_pn:name="expr_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1697355555" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435665441" xil_pn:start_ts="1697355555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697355555" xil_pn:in_ck="4463959032357" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4311167780840537555" xil_pn:start_ts="1697355555">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
