<!doctype html>
<html class="no-js" lang="en" data-content_root="../">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../genindex.html" /><link rel="search" title="Search" href="../search.html" /><link rel="next" title="Finite state machines" href="word_fsm.html" /><link rel="prev" title="Registers" href="word_reg.html" />

    <link rel="shortcut icon" href="../_static/yshq_favicon.png"/><!-- Generated with Sphinx 8.2.3 and Furo 2025.04.22.dev1 -->
        <title>Memories - YosysHQ Yosys 0.55-dev documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-ys.css?v=5cc2bdad" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="../_static/custom.css?v=63c85a92" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
      }
    }
  }
</style><script async type="text/javascript" src="/_/static/javascript/readthedocs-addons.js"></script><meta name="readthedocs-project-slug" content="yosys" /><meta name="readthedocs-version-slug" content="latest" /><meta name="readthedocs-resolver-filename" content="/cell/word_mem.html" /><meta name="readthedocs-http-status" content="200" /></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../index.html"><div class="brand">YosysHQ Yosys 0.55-dev documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand"
   title="External link to https://yosyshq.readthedocs.io"
   href="https://yosyshq.readthedocs.io"><div class="sidebar-logo-container">
    <img class="sidebar-logo" src="../_static/yshq_logo.png" alt="Main Brand Logo"/>
  </div>
  
  
  
</a><form class="sidebar-search-container" method="get" action="../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul>
<li class="toctree-l1"><a class="reference internal" href="../index.html">Yosys (index)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">What is Yosys</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../getting_started/index.html">Getting started with Yosys</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of Getting started with Yosys</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/installation.html">Installation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/example_synth.html">Synthesis starter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../getting_started/scripting_intro.html">Scripting in Yosys</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../using_yosys/index.html">Using Yosys (advanced)</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of Using Yosys (advanced)</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../using_yosys/synthesis/index.html">Synthesis in detail</a><input class="toctree-checkbox" id="toctree-checkbox-3" name="toctree-checkbox-3" role="switch" type="checkbox"/><label for="toctree-checkbox-3"><div class="visually-hidden">Toggle navigation of Synthesis in detail</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/synth.html">Synth commands</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/proc.html">Converting process blocks</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/fsm.html">FSM handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/memory.html">Memory handling</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/opt.html">Optimization passes</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/techmap_synth.html">Technology mapping</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/extract.html">The extract pass</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/abc.html">The ABC toolbox</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/synthesis/cell_libs.html">Mapping to cell libraries</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../using_yosys/more_scripting/index.html">More scripting</a><input class="toctree-checkbox" id="toctree-checkbox-4" name="toctree-checkbox-4" role="switch" type="checkbox"/><label for="toctree-checkbox-4"><div class="visually-hidden">Toggle navigation of More scripting</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/load_design.html">Loading a design</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/selections.html">Selections</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/interactive_investigation.html">Interactive design investigation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/model_checking.html">Symbolic model checking</a></li>
<li class="toctree-l3"><a class="reference internal" href="../using_yosys/more_scripting/data_flow_tracking.html">Dataflow tracking</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../yosys_internals/index.html">Yosys internals</a><input class="toctree-checkbox" id="toctree-checkbox-5" name="toctree-checkbox-5" role="switch" type="checkbox"/><label for="toctree-checkbox-5"><div class="visually-hidden">Toggle navigation of Yosys internals</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/flow/index.html">Internal flow</a><input class="toctree-checkbox" id="toctree-checkbox-6" name="toctree-checkbox-6" role="switch" type="checkbox"/><label for="toctree-checkbox-6"><div class="visually-hidden">Toggle navigation of Internal flow</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/overview.html">Flow overview</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/control_and_data.html">Control and data flow</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/flow/verilog_frontend.html">The Verilog and AST frontends</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/formats/index.html">Internal formats</a><input class="toctree-checkbox" id="toctree-checkbox-7" name="toctree-checkbox-7" role="switch" type="checkbox"/><label for="toctree-checkbox-7"><div class="visually-hidden">Toggle navigation of Internal formats</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/formats/rtlil_rep.html">The RTL Intermediate Language (RTLIL)</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="../yosys_internals/extending_yosys/index.html">Working with the Yosys codebase</a><input class="toctree-checkbox" id="toctree-checkbox-8" name="toctree-checkbox-8" role="switch" type="checkbox"/><label for="toctree-checkbox-8"><div class="visually-hidden">Toggle navigation of Working with the Yosys codebase</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/extensions.html">Writing extensions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/build_verific.html">Compiling with Verific library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/functional_ir.html">Writing a new backend using FunctionalIR</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/contributing.html">Contributing to Yosys</a></li>
<li class="toctree-l3"><a class="reference internal" href="../yosys_internals/extending_yosys/test_suites.html">Testing Yosys</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/techmap.html">Techmap by example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/verilog.html">Notes on Verilog support in Yosys</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yosys_internals/hashing.html">Hashing and associative data structures in Yosys</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../appendix/primer.html">A primer on digital circuit synthesis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/rtlil_text.html">RTLIL text representation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/auxlibs.html">Auxiliary libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/auxprogs.html">Auxiliary programs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bib.html">Literature references</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../cell_index.html">Internal cell library</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-9" name="toctree-checkbox-9" role="switch" type="checkbox"/><label for="toctree-checkbox-9"><div class="visually-hidden">Toggle navigation of Internal cell library</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 current has-children"><a class="reference internal" href="index_word.html">Word-level cells</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-10" name="toctree-checkbox-10" role="switch" type="checkbox"/><label for="toctree-checkbox-10"><div class="visually-hidden">Toggle navigation of Word-level cells</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="word_unary.html">Unary operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_binary.html">Binary operators</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_mux.html">Multiplexers</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_reg.html">Registers</a></li>
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">Memories</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_fsm.html">Finite state machines</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_arith.html">Coarse arithmetics</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_logic.html">Arbitrary logic functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_spec.html">Specify rules</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_formal.html">Formal verification cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_debug.html">Debugging cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="word_wire.html">Wire cells</a></li>
</ul>
</li>
<li class="toctree-l2 has-children"><a class="reference internal" href="index_gate.html">Gate-level cells</a><input class="toctree-checkbox" id="toctree-checkbox-11" name="toctree-checkbox-11" role="switch" type="checkbox"/><label for="toctree-checkbox-11"><div class="visually-hidden">Toggle navigation of Gate-level cells</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l3"><a class="reference internal" href="gate_comb_simple.html">Combinatorial cells (simple)</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_comb_combined.html">Combinatorial cells (combined)</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_reg_ff.html">Flip-flop cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_reg_latch.html">Latch cells</a></li>
<li class="toctree-l3"><a class="reference internal" href="gate_other.html">Other gate-level cells</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="properties.html">Cell properties</a></li>
</ul>
</li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../cmd_ref.html">Command line reference</a><input class="toctree-checkbox" id="toctree-checkbox-12" name="toctree-checkbox-12" role="switch" type="checkbox"/><label for="toctree-checkbox-12"><div class="visually-hidden">Toggle navigation of Command line reference</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../appendix/env_vars.html">Yosys environment variables</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc.html">abc - use ABC for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9.html">abc9 - use ABC9 for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9_exe.html">abc9_exe - use ABC9 for technology mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc9_ops.html">abc9_ops - helper functions for ABC9</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abc_new.html">abc_new - (experimental) use ABC for SC technology mapping (new)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/abstract.html">abstract - replace signals with abstract values during formal verification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/add.html">add - add objects to the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/aigmap.html">aigmap - map logic to and-inverter-graph circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/alumacc.html">alumacc - extract ALU and MACC cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/anlogic_eqn.html">anlogic_eqn - Anlogic: Calculate equations for luts</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/anlogic_fixcarry.html">anlogic_fixcarry - Anlogic: fix carry chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/assertpmux.html">assertpmux - adds asserts for parallel muxes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/async2sync.html">async2sync - convert async FF inputs to sync circuits</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/attrmap.html">attrmap - renaming attributes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/attrmvcp.html">attrmvcp - move or copy attributes from wires to driving cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/autoname.html">autoname - automatically assign names to objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/blackbox.html">blackbox - convert modules into blackbox modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bmuxmap.html">bmuxmap - transform $bmux cells to trees of $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/booth.html">booth - map $mul cells to Booth multipliers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/box_derive.html">box_derive - derive box modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bufnorm.html">bufnorm - (experimental) convert design into buffered-normalized form</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bugpoint.html">bugpoint - minimize testcases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/bwmuxmap.html">bwmuxmap - replace $bwmux cells with equivalent logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cd.html">cd - a shortcut for ‘select -module &lt;name&gt;’</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cellmatch.html">cellmatch - match cells to their targets in cell library</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/check.html">check - check for obvious problems in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chformal.html">chformal - change formal constraints of the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chparam.html">chparam - re-evaluate modules with new parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/chtype.html">chtype - change type of cells in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clean.html">clean - remove unused cells and wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clean_zerowidth.html">clean_zerowidth - clean zero-width connections from the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clk2fflogic.html">clk2fflogic - convert clocked FFs to generic $ff cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clkbufmap.html">clkbufmap - insert clock buffers on clock networks</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/clockgate.html">clockgate - extract clock gating out of flip flops</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connect.html">connect - create or remove connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connect_rpc.html">connect_rpc - connect to RPC frontend</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/connwrappers.html">connwrappers - match width of input-output port pairs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/constmap.html">constmap - technology mapping of coarse constant value</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/coolrunner2_fixup.html">coolrunner2_fixup - insert necessary buffer cells for CoolRunner-II architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/coolrunner2_sop.html">coolrunner2_sop - break $sop cells into ANDTERM/ORTERM cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/copy.html">copy - copy modules in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cover.html">cover - print code coverage counters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/cutpoint.html">cutpoint - adds formal cut points to the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/debug.html">debug - run command with debug log messages enabled</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/delete.html">delete - delete objects in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/deminout.html">deminout - demote inout ports to input or output</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/demuxmap.html">demuxmap - transform $demux cells to $eq + $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/design.html">design - save, restore and reset current design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dffinit.html">dffinit - set INIT param on FF cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dfflegalize.html">dfflegalize - convert FFs to types supported by the target</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dfflibmap.html">dfflibmap - technology mapping of flip-flops</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dffunmap.html">dffunmap - unmap clock enable and synchronous reset from FFs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dft_tag.html">dft_tag - create tagging logic for data flow tracking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/dump.html">dump - print parts of the design in RTLIL format</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/echo.html">echo - turning echoing back of commands on and off</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/edgetypes.html">edgetypes - list all types of edges in selection</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/efinix_fixcarry.html">efinix_fixcarry - Efinix: fix carry chain</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_add.html">equiv_add - add a $equiv cell</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_induct.html">equiv_induct - proving $equiv cells using temporal induction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_make.html">equiv_make - prepare a circuit for equivalence checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_mark.html">equiv_mark - mark equivalence checking regions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_miter.html">equiv_miter - extract miter from equiv circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_opt.html">equiv_opt - prove equivalence for optimized circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_purge.html">equiv_purge - purge equivalence checking module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_remove.html">equiv_remove - remove $equiv cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_simple.html">equiv_simple - try proving simple $equiv instances</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_status.html">equiv_status - print status of equivalent checking module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/equiv_struct.html">equiv_struct - structural equivalence checking</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/eval.html">eval - evaluate the circuit given an input</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/example_dt.html">example_dt - drivertools example</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/exec.html">exec - execute commands in the operating system shell</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/expose.html">expose - convert internal signals to module ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract.html">extract - find subcircuits and replace them with cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_counter.html">extract_counter - Extract GreenPak4 counter cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_fa.html">extract_fa - find and extract full/half adders</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extract_reduce.html">extract_reduce - converts gate chains into $reduce_* cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/extractinv.html">extractinv - extract explicit inverter cells for invertible cell pins</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/flatten.html">flatten - flatten design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/flowmap.html">flowmap - pack LUTs with FlowMap</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fmcombine.html">fmcombine - combine two instances of a cell into one</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fminit.html">fminit - set init values/sequences for formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/formalff.html">formalff - prepare FFs for formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/freduce.html">freduce - perform functional reduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm.html">fsm - extract and optimize finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_detect.html">fsm_detect - finding FSMs in design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_expand.html">fsm_expand - expand FSM cells by merging logic into it</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_export.html">fsm_export - exporting FSMs to KISS2 files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_extract.html">fsm_extract - extracting FSMs in design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_info.html">fsm_info - print information on finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_map.html">fsm_map - mapping FSMs to basic logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_opt.html">fsm_opt - optimize finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fsm_recode.html">fsm_recode - recoding finite state machines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/fst2tb.html">fst2tb - generate testbench out of fst file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/future.html">future - resolve future sampled value functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/gatemate_foldinv.html">gatemate_foldinv - fold inverters into Gatemate LUT trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/glift.html">glift - create GLIFT models and optimization problems</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/greenpak4_dffinv.html">greenpak4_dffinv - merge greenpak4 inverters and DFF/latches</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/help.html">help - display help messages</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/hierarchy.html">hierarchy - check, expand and clean up design hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/hilomap.html">hilomap - technology mapping of constant hi- and/or lo-drivers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/history.html">history - show last interactive commands</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_braminit.html">ice40_braminit - iCE40: perform SB_RAM40_4K initialization from file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_dsp.html">ice40_dsp - iCE40: map multipliers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_opt.html">ice40_opt - iCE40: perform simple optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ice40_wrapcarry.html">ice40_wrapcarry - iCE40: wrap carries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/insbuf.html">insbuf - insert buffer cells for connected wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/internal_stats.html">internal_stats - print internal statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/iopadmap.html">iopadmap - technology mapping of i/o pads (or buffers)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/jny.html">jny - write design and metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/json.html">json - write design in JSON format</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/keep_hierarchy.html">keep_hierarchy - selectively add the keep_hierarchy attribute</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/lattice_gsr.html">lattice_gsr - Lattice: handle GSR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/libcache.html">libcache - control caching of technology library data parsed from liberty files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/license.html">license - print license terms</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/log.html">log - print text and log files</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/logger.html">logger - set logger properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ls.html">ls - list modules or objects in modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ltp.html">ltp - print longest topological path</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/lut2mux.html">lut2mux - convert $lut to $_MUX_</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/maccmap.html">maccmap - mapping macc cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory.html">memory - translate memories to basic cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_bmux2rom.html">memory_bmux2rom - convert muxes to ROMs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_bram.html">memory_bram - map memories to block rams</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_collect.html">memory_collect - creating multi-port memory cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_dff.html">memory_dff - merge input/output DFFs into memory read ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_libmap.html">memory_libmap - map memories to cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_map.html">memory_map - translate multiport memories to basic cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_memx.html">memory_memx - emulate vlog sim behavior for mem ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_narrow.html">memory_narrow - split up wide memory ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_nordff.html">memory_nordff - extract read port FFs from memories</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_share.html">memory_share - consolidate memory ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/memory_unpack.html">memory_unpack - unpack multi-port memory cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/microchip_dffopt.html">microchip_dffopt - MICROCHIP: optimize FF control signal usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/microchip_dsp.html">microchip_dsp - MICROCHIP: pack resources into DSPs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/miter.html">miter - automatically create a miter circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/mutate.html">mutate - generate or apply design mutations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/muxcover.html">muxcover - cover trees of MUX cells with wider MUXes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/muxpack.html">muxpack - $mux/$pmux cascades to $pmux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/nlutmap.html">nlutmap - map to LUTs of different sizes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/nx_carry.html">nx_carry - NanoXplore: create carry cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/onehot.html">onehot - optimize $eq cells for onehot signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt.html">opt - perform simple optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_clean.html">opt_clean - remove unused cells and wires</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_demorgan.html">opt_demorgan - Optimize reductions with DeMorgan equivalents</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_dff.html">opt_dff - perform DFF optimizations</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_expr.html">opt_expr - perform const folding and simple expression rewriting</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_ffinv.html">opt_ffinv - push inverters through FFs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_lut.html">opt_lut - optimize LUT cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_lut_ins.html">opt_lut_ins - discard unused LUT inputs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem.html">opt_mem - optimize memories</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_feedback.html">opt_mem_feedback - convert memory read-to-write port feedback paths to write enables</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_priority.html">opt_mem_priority - remove priority relations between write ports that can never collide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_mem_widen.html">opt_mem_widen - optimize memories where all ports are wide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_merge.html">opt_merge - consolidate identical cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_muxtree.html">opt_muxtree - eliminate dead trees in multiplexer trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_reduce.html">opt_reduce - simplify large MUXes and AND/OR gates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/opt_share.html">opt_share - merge mutually exclusive cells of the same type that share an input signal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/paramap.html">paramap - renaming cell parameters</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/peepopt.html">peepopt - collection of peephole optimizers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/plugin.html">plugin - load and list loaded plugins</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/pmux2shiftx.html">pmux2shiftx - transform $pmux cells to $shiftx cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/pmuxtree.html">pmuxtree - transform $pmux cells to trees of $mux cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/portarcs.html">portarcs - derive port arcs for propagation delay</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/portlist.html">portlist - list (top-level) ports</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/prep.html">prep - generic synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/printattrs.html">printattrs - print attributes of selected objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc.html">proc - translate processes to netlists</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_arst.html">proc_arst - detect asynchronous resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_clean.html">proc_clean - remove empty parts of processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_dff.html">proc_dff - extract flip-flops from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_dlatch.html">proc_dlatch - extract latches from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_init.html">proc_init - convert initial block to init attributes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_memwr.html">proc_memwr - extract memory writes from processes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_mux.html">proc_mux - convert decision trees to multiplexers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_prune.html">proc_prune - remove redundant assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_rmdead.html">proc_rmdead - eliminate dead trees in decision trees</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/proc_rom.html">proc_rom - convert switches to ROMs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/qbfsat.html">qbfsat - solve a 2QBF-SAT problem in the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_bram_merge.html">ql_bram_merge - Infers QuickLogic k6n10f BRAM pairs that can operate independently</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_bram_types.html">ql_bram_types - Change TDP36K type to subtypes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_io_regs.html">ql_dsp_io_regs - change types of QL_DSP2 depending on configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_macc.html">ql_dsp_macc - infer QuickLogic multiplier-accumulator DSP cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_dsp_simd.html">ql_dsp_simd - merge QuickLogic K6N10f DSP pairs to operate in SIMD mode</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/ql_ioff.html">ql_ioff - Infer I/O FFs for qlf_k6n10f architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read.html">read - load HDL designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_aiger.html">read_aiger - read AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_blif.html">read_blif - read BLIF file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_json.html">read_json - read JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_liberty.html">read_liberty - read cells from liberty file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_rtlil.html">read_rtlil - read modules from RTLIL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_verilog.html">read_verilog - read modules from Verilog file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_verilog_file_list.html">read_verilog_file_list - parse a Verilog file list</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/read_xaiger2.html">read_xaiger2 - (experimental) read XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/recover_names.html">recover_names - Execute a lossy mapping command and recover original netnames</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/rename.html">rename - rename object in the design</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/rmports.html">rmports - remove module ports with no connections</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sat.html">sat - solve a SAT problem in the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scatter.html">scatter - add additional intermediate nets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scc.html">scc - detect strongly connected components (logic loops)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/scratchpad.html">scratchpad - get/set values in the scratchpad</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/script.html">script - execute commands from file or wire</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/select.html">select - modify and view the list of selected objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setattr.html">setattr - set/unset attributes on objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setenv.html">setenv - set an environment variable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setparam.html">setparam - set/unset parameters on objects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/setundef.html">setundef - replace undef values with defined constants</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/share.html">share - perform sat-based resource sharing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/shell.html">shell - enter interactive command mode</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/show.html">show - generate schematics using graphviz</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/shregmap.html">shregmap - map shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sim.html">sim - simulate the circuit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/simplemap.html">simplemap - mapping simple coarse-grain cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splice.html">splice - create explicit splicing cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splitcells.html">splitcells - split up multi-bit cells</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/splitnets.html">splitnets - split up multi-bit nets</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/sta.html">sta - perform static timing analysis</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/stat.html">stat - print some statistics</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/submod.html">submod - moving part of a module to a new submodule</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/supercover.html">supercover - add hi/lo cover cells for each wire bit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth.html">synth - generic synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_achronix.html">synth_achronix - synthesis for Achronix Speedster22i FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_anlogic.html">synth_anlogic - synthesis for Anlogic FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_coolrunner2.html">synth_coolrunner2 - synthesis for Xilinx Coolrunner-II CPLDs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_easic.html">synth_easic - synthesis for eASIC platform</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_ecp5.html">synth_ecp5 - synthesis for ECP5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_efinix.html">synth_efinix - synthesis for Efinix FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_fabulous.html">synth_fabulous - FABulous synthesis script</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_gatemate.html">synth_gatemate - synthesis for Cologne Chip GateMate FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_gowin.html">synth_gowin - synthesis for Gowin FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_greenpak4.html">synth_greenpak4 - synthesis for GreenPAK4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_ice40.html">synth_ice40 - synthesis for iCE40 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_intel.html">synth_intel - synthesis for Intel (Altera) FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_intel_alm.html">synth_intel_alm - synthesis for ALM-based Intel (Altera) FPGAs.</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_lattice.html">synth_lattice - synthesis for Lattice FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_microchip.html">synth_microchip - synthesis for Microchip FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_nanoxplore.html">synth_nanoxplore - synthesis for NanoXplore FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_nexus.html">synth_nexus - synthesis for Lattice Nexus FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_quicklogic.html">synth_quicklogic - Synthesis for QuickLogic FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_sf2.html">synth_sf2 - synthesis for SmartFusion2 and IGLOO2 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synth_xilinx.html">synth_xilinx - synthesis for Xilinx FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/synthprop.html">synthprop - synthesize SVA properties</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tcl.html">tcl - execute a TCL script file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/techmap.html">techmap - generic technology mapper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tee.html">tee - redirect command output to file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_abcloop.html">test_abcloop - automatically test handling of loops in abc command</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_autotb.html">test_autotb - generate simple test benches</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_cell.html">test_cell - automatically test the implementation of a cell type</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_generic.html">test_generic - test the generic compute graph</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_pmgen.html">test_pmgen - test pass for pmgen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/test_select.html">test_select - call internal selection methods on design for testing purposes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/timeest.html">timeest - estimate timing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/torder.html">torder - print cells in topological order</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/trace.html">trace - redirect command output to file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/tribuf.html">tribuf - infer tri-state buffers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/uniquify.html">uniquify - create unique copies of modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verific.html">verific - load Verilog and VHDL designs using Verific</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verilog_defaults.html">verilog_defaults - set default options for read_verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/verilog_defines.html">verilog_defines - define and undefine verilog defines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/viz.html">viz - visualize data flow graph</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wbflip.html">wbflip - flip the whitebox attribute</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wrapcell.html">wrapcell - wrap individual cells into new modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/wreduce.html">wreduce - reduce the word size of operations if possible</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_aiger.html">write_aiger - write design to AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_aiger2.html">write_aiger2 - (experimental) write design to AIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_blif.html">write_blif - write design to BLIF file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_btor.html">write_btor - write design to BTOR file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_cxxrtl.html">write_cxxrtl - convert design to C++ RTL simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_edif.html">write_edif - write design to EDIF netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_file.html">write_file - write a text to a file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_firrtl.html">write_firrtl - write design to a FIRRTL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_cxx.html">write_functional_cxx - convert design to C++ using the functional backend</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_rosette.html">write_functional_rosette - Generate Rosette compatible Racket from Functional IR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_functional_smt2.html">write_functional_smt2 - Generate SMT-LIB from Functional IR</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_intersynth.html">write_intersynth - write design to InterSynth netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_jny.html">write_jny - generate design metadata</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_json.html">write_json - write design to a JSON file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_rtlil.html">write_rtlil - write design to RTLIL file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_simplec.html">write_simplec - convert design to simple C code</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_smt2.html">write_smt2 - write design to SMT-LIBv2 file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_smv.html">write_smv - write design to SMV file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_spice.html">write_spice - write design to SPICE netlist file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_table.html">write_table - write design as connectivity table</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_verilog.html">write_verilog - write design to Verilog file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_xaiger.html">write_xaiger - write design to XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/write_xaiger2.html">write_xaiger2 - (experimental) write module to XAIGER file</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_dffopt.html">xilinx_dffopt - Xilinx: optimize FF control signal usage</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_dsp.html">xilinx_dsp - Xilinx: pack resources into DSPs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xilinx_srl.html">xilinx_srl - Xilinx shift register extraction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/xprop.html">xprop - formal x propagation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cmd/zinit.html">zinit - add inverters so all FF are zero-initialized</a></li>
</ul>
</li>
</ul>

</div>

<div
  id="furo-sidebar-ad-placement"
  class="flat"
  data-ea-publisher="readthedocs"
  data-ea-type="readthedocs-sidebar"
  data-ea-manual="true"
></div>
</div>



      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="https://github.com/YosysHQ/yosys/blob/main/docs/source/cell/word_mem.rst?plain=true" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div><div class="edit-this-page">
  <a class="muted-link" href="https://github.com/YosysHQ/yosys/edit/main/docs/source/cell/word_mem.rst" title="Edit this page">
    <svg><use href="#svg-pencil"></use></svg>
    <span class="visually-hidden">Edit this page</span>
  </a>
</div><div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="memories">
<span id="sec-memcells"></span><h1>Memories<a class="headerlink" href="#memories" title="Link to this heading">¶</a></h1>
<p>Memories are either represented using <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> objects, <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a>,
<a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a>, and <a class="reference internal" href="#mem.$meminit_v2" title="mem::$meminit_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$meminit_v2</span></code></a> cells, or by <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cells alone.</p>
<p>In the first alternative the <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> objects hold the general metadata
for the memory (bit width, size in number of words, etc.) and for each port a
<a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> (read port) or <a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a> (write port) cell is created. Having
individual cells for read and write ports has the advantage that they can be
consolidated using resource sharing passes. In some cases this drastically
reduces the number of required ports on the memory cell. In this alternative,
memory initialization data is represented by <a class="reference internal" href="#mem.$meminit_v2" title="mem::$meminit_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$meminit_v2</span></code></a> cells, which allow
delaying constant folding for initialization addresses and data until after the
frontend finishes.</p>
<p>The <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> cells have a clock input <code class="docutils literal notranslate"><span class="pre">CLK</span></code>, an enable input <code class="docutils literal notranslate"><span class="pre">EN</span></code>, an
address input <code class="docutils literal notranslate"><span class="pre">ADDR</span></code>, a data output <code class="docutils literal notranslate"><span class="pre">DATA</span></code>, an asynchronous reset input
<code class="docutils literal notranslate"><span class="pre">ARST</span></code>, and a synchronous reset input <code class="docutils literal notranslate"><span class="pre">SRST</span></code>. They also have the following
parameters:</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">MEMID</span></code></dt><dd><p>The name of the <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> object that is associated with this read
port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ABITS</span></code></dt><dd><p>The number of address bits (width of the <code class="docutils literal notranslate"><span class="pre">ADDR</span></code> input port).</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WIDTH</span></code></dt><dd><p>The number of data bits (width of the <code class="docutils literal notranslate"><span class="pre">DATA</span></code> output port).  Note that this
may be a power-of-two multiple of the underlying memory’s width – such ports
are called wide ports and access an aligned group of cells at once.  In this
case, the corresponding low bits of <code class="docutils literal notranslate"><span class="pre">ADDR</span></code> must be tied to 0.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">CLK_ENABLE</span></code></dt><dd><p>When this parameter is non-zero, the clock is used. Otherwise this read port
is asynchronous and the <code class="docutils literal notranslate"><span class="pre">CLK</span></code> input is not used.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">CLK_POLARITY</span></code></dt><dd><p>Clock is active on the positive edge if this parameter has the value <code class="docutils literal notranslate"><span class="pre">1'b1</span></code>
and on the negative edge if this parameter is <code class="docutils literal notranslate"><span class="pre">1'b0</span></code>.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">TRANSPARENCY_MASK</span></code></dt><dd><p>This parameter is a bitmask of write ports that this read port is transparent
with. The bits of this parameter are indexed by the write port’s <code class="docutils literal notranslate"><span class="pre">PORTID</span></code>
parameter. Transparency can only be enabled between synchronous ports sharing
a clock domain. When transparency is enabled for a given port pair, a read
and write to the same address in the same cycle will return the new value.
Otherwise the old value is returned.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">COLLISION_X_MASK</span></code></dt><dd><p>This parameter is a bitmask of write ports that have undefined collision
behavior with this port. The bits of this parameter are indexed by the write
port’s <code class="docutils literal notranslate"><span class="pre">PORTID</span></code> parameter. This behavior can only be enabled between
synchronous ports sharing a clock domain. When undefined collision is enabled
for a given port pair, a read and write to the same address in the same cycle
will return the undefined (all-X) value.This option is exclusive (for a given
port pair) with the transparency option.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ARST_VALUE</span></code></dt><dd><p>Whenever the <code class="docutils literal notranslate"><span class="pre">ARST</span></code> input is asserted, the data output will be reset to
this value. Only used for synchronous ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SRST_VALUE</span></code></dt><dd><p>Whenever the <code class="docutils literal notranslate"><span class="pre">SRST</span></code> input is synchronously asserted, the data output will
be reset to this value. Only used for synchronous ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">INIT_VALUE</span></code></dt><dd><p>The initial value of the data output, for synchronous ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">CE_OVER_SRST</span></code></dt><dd><p>If this parameter is non-zero, the <code class="docutils literal notranslate"><span class="pre">SRST</span></code> input is only recognized when
<code class="docutils literal notranslate"><span class="pre">EN</span></code> is true. Otherwise, <code class="docutils literal notranslate"><span class="pre">SRST</span></code> is recognized regardless of <code class="docutils literal notranslate"><span class="pre">EN</span></code>.</p>
</dd>
</dl>
<p>The <a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a> cells have a clock input <code class="docutils literal notranslate"><span class="pre">CLK</span></code>, an enable input <code class="docutils literal notranslate"><span class="pre">EN</span></code> (one
enable bit for each data bit), an address input <code class="docutils literal notranslate"><span class="pre">ADDR</span></code> and a data input
<code class="docutils literal notranslate"><span class="pre">DATA</span></code>. They also have the following parameters:</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">MEMID</span></code></dt><dd><p>The name of the <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> object that is associated with this write
port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ABITS</span></code></dt><dd><p>The number of address bits (width of the <code class="docutils literal notranslate"><span class="pre">ADDR</span></code> input port).</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WIDTH</span></code></dt><dd><p>The number of data bits (width of the <code class="docutils literal notranslate"><span class="pre">DATA</span></code> output port). Like with
<a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> cells, the width is allowed to be any power-of-two multiple of
memory width, with the corresponding restriction on address.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">CLK_ENABLE</span></code></dt><dd><p>When this parameter is non-zero, the clock is used. Otherwise this write port
is asynchronous and the <code class="docutils literal notranslate"><span class="pre">CLK</span></code> input is not used.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">CLK_POLARITY</span></code></dt><dd><p>Clock is active on positive edge if this parameter has the value <code class="docutils literal notranslate"><span class="pre">1'b1</span></code> and
on the negative edge if this parameter is <code class="docutils literal notranslate"><span class="pre">1'b0</span></code>.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">PORTID</span></code></dt><dd><p>An identifier for this write port, used to index write port bit mask
parameters.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">PRIORITY_MASK</span></code></dt><dd><p>This parameter is a bitmask of write ports that this write port has priority
over in case of writing to the same address.  The bits of this parameter are
indexed by the other write port’s <code class="docutils literal notranslate"><span class="pre">PORTID</span></code> parameter. Write ports can only
have priority over write ports with lower port ID. When two ports write to
the same address and neither has priority over the other, the result is
undefined.  Priority can only be set between two synchronous ports sharing
the same clock domain.</p>
</dd>
</dl>
<p>The <a class="reference internal" href="#mem.$meminit_v2" title="mem::$meminit_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$meminit_v2</span></code></a> cells have an address input <code class="docutils literal notranslate"><span class="pre">ADDR</span></code>, a data input <code class="docutils literal notranslate"><span class="pre">DATA</span></code>,
with the width of the <code class="docutils literal notranslate"><span class="pre">DATA</span></code> port equal to <code class="docutils literal notranslate"><span class="pre">WIDTH</span></code> parameter times <code class="docutils literal notranslate"><span class="pre">WORDS</span></code>
parameter, and a bit enable mask input <code class="docutils literal notranslate"><span class="pre">EN</span></code> with width equal to <code class="docutils literal notranslate"><span class="pre">WIDTH</span></code>
parameter. All three of the inputs must resolve to a constant for synthesis to
succeed.</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">MEMID</span></code></dt><dd><p>The name of the <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> object that is associated with this
initialization cell.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ABITS</span></code></dt><dd><p>The number of address bits (width of the <code class="docutils literal notranslate"><span class="pre">ADDR</span></code> input port).</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WIDTH</span></code></dt><dd><p>The number of data bits per memory location.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WORDS</span></code></dt><dd><p>The number of consecutive memory locations initialized by this cell.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">PRIORITY</span></code></dt><dd><p>The cell with the higher integer value in this parameter wins an
initialization conflict.</p>
</dd>
</dl>
<p>The HDL frontend models a memory using <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> objects and
asynchronous <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> and <a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a> cells. The <a class="reference internal" href="../cmd/memory.html#cmd-memory" title="translate memories to basic cells"><code class="xref cmd cmd-ref docutils literal notranslate"><span class="pre">memory</span></code></a> pass (i.e. its
various sub-passes) migrates <a class="reference internal" href="word_reg.html#reg.$dff" title="reg::$dff"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$dff</span></code></a> cells into the <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> and <a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a>
cells making them synchronous, then converts them to a single <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cell and
(optionally) maps this cell type to <a class="reference internal" href="word_reg.html#reg.$dff" title="reg::$dff"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$dff</span></code></a> cells for the individual words and
multiplexer-based address decoders for the read and write interfaces. When the
last step is disabled or not possible, a <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cell is left in the design.</p>
<p>The <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cell provides the following parameters:</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">MEMID</span></code></dt><dd><p>The name of the original <code class="docutils literal notranslate"><span class="pre">RTLIL::Memory</span></code> object that became this <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a>
cell.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">SIZE</span></code></dt><dd><p>The number of words in the memory.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ABITS</span></code></dt><dd><p>The number of address bits.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WIDTH</span></code></dt><dd><p>The number of data bits per word.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">INIT</span></code></dt><dd><p>The initial memory contents.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code></dt><dd><p>The number of read ports on this memory cell.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_WIDE_CONTINUATION</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing a bitmask of “wide
continuation” read ports. Such ports are used to represent the extra data
bits of wide ports in the combined cell, and must have all control signals
identical with the preceding port, except for address, which must have the
proper sub-cell address encoded in the low bits.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_CLK_ENABLE</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing a clock enable bit for
each read port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_CLK_POLARITY</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing a clock polarity bit for
each read port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_TRANSPARENCY_MASK</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*WR_PORTS</span></code> bits wide, containing a concatenation
of all <code class="docutils literal notranslate"><span class="pre">TRANSPARENCY_MASK</span></code> values of the original <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> cells.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_COLLISION_X_MASK</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*WR_PORTS</span></code> bits wide, containing a concatenation
of all <code class="docutils literal notranslate"><span class="pre">COLLISION_X_MASK</span></code> values of the original <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a> cells.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_CE_OVER_SRST</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, determining relative synchronous
reset and enable priority for each read port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_INIT_VALUE</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*WIDTH</span></code> bits wide, containing the initial value
for each synchronous read port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_ARST_VALUE</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*WIDTH</span></code> bits wide, containing the asynchronous
reset value for each synchronous read port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_SRST_VALUE</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*WIDTH</span></code> bits wide, containing the synchronous
reset value for each synchronous read port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_PORTS</span></code></dt><dd><p>The number of write ports on this memory cell.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_WIDE_CONTINUATION</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">WR_PORTS</span></code> bits wide, containing a bitmask of “wide
continuation” write ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_CLK_ENABLE</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">WR_PORTS</span></code> bits wide, containing a clock enable bit for
each write port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_CLK_POLARITY</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">WR_PORTS</span></code> bits wide, containing a clock polarity bit for
each write port.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_PRIORITY_MASK</span></code></dt><dd><p>This parameter is <code class="docutils literal notranslate"><span class="pre">WR_PORTS*WR_PORTS</span></code> bits wide, containing a concatenation
of all <code class="docutils literal notranslate"><span class="pre">PRIORITY_MASK</span></code> values of the original <a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a> cells.</p>
</dd>
</dl>
<p>The <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cell has the following ports:</p>
<dl class="simple">
<dt><code class="docutils literal notranslate"><span class="pre">RD_CLK</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing all clock signals for the
read ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_EN</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing all enable signals for the
read ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_ADDR</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*ABITS</span></code> bits wide, containing all address signals
for the read ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_DATA</span></code></dt><dd><p>This output is <code class="docutils literal notranslate"><span class="pre">RD_PORTS*WIDTH</span></code> bits wide, containing all data signals for
the read ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_ARST</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing all asynchronous reset
signals for the read ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">RD_SRST</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">RD_PORTS</span></code> bits wide, containing all synchronous reset
signals for the read ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_CLK</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">WR_PORTS</span></code> bits wide, containing all clock signals for the
write ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_EN</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">WR_PORTS*WIDTH</span></code> bits wide, containing all enable signals for
the write ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_ADDR</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">WR_PORTS*ABITS</span></code> bits wide, containing all address signals
for the write ports.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">WR_DATA</span></code></dt><dd><p>This input is <code class="docutils literal notranslate"><span class="pre">WR_PORTS*WIDTH</span></code> bits wide, containing all data signals for
the write ports.</p>
</dd>
</dl>
<p>The <a class="reference internal" href="../cmd/memory_collect.html#cmd-memory_collect" title="creating multi-port memory cells"><code class="xref cmd cmd-ref docutils literal notranslate"><span class="pre">memory_collect</span></code></a> pass can be used to convert discrete <a class="reference internal" href="#mem.$memrd_v2" title="mem::$memrd_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a>,
<a class="reference internal" href="#mem.$memwr_v2" title="mem::$memwr_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a>, and <a class="reference internal" href="#mem.$meminit_v2" title="mem::$meminit_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$meminit_v2</span></code></a> cells belonging to the same memory to a single
<a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cell, whereas the <a class="reference internal" href="../cmd/memory_unpack.html#cmd-memory_unpack" title="unpack multi-port memory cells"><code class="xref cmd cmd-ref docutils literal notranslate"><span class="pre">memory_unpack</span></code></a> pass performs the inverse operation.
The <a class="reference internal" href="../cmd/memory_dff.html#cmd-memory_dff" title="merge input/output DFFs into memory read ports"><code class="xref cmd cmd-ref docutils literal notranslate"><span class="pre">memory_dff</span></code></a> pass can combine asynchronous memory ports that are fed by or
feeding registers into synchronous memory ports. The <a class="reference internal" href="../cmd/memory_bram.html#cmd-memory_bram" title="map memories to block rams"><code class="xref cmd cmd-ref docutils literal notranslate"><span class="pre">memory_bram</span></code></a> pass can be
used to recognize <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a> cells that can be implemented with a block RAM
resource on an FPGA. The <a class="reference internal" href="../cmd/memory_map.html#cmd-memory_map" title="translate multiport memories to basic cells"><code class="xref cmd cmd-ref docutils literal notranslate"><span class="pre">memory_map</span></code></a> pass can be used to implement <a class="reference internal" href="#mem.$mem_v2" title="mem::$mem_v2"><code class="xref cell cell-ref docutils literal notranslate"><span class="pre">$mem_v2</span></code></a>
cells as basic logic: word-wide DFFs and address decoders.</p>
<dl class="cell group">
<dt class="sig sig-object cell">
</dt>
<dd></dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$mem">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$mem</span></span><a class="headerlink" href="#mem.$mem" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$mem.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$mem.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id1">
<div class="code-block-caption"><span class="caption-number">Listing 195 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id1" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2934</span><span class="k">module</span><span class="w"> </span><span class="n">\$mem</span><span class="w"> </span><span class="p">(</span><span class="n">RD_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">RD_EN</span><span class="p">,</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">RD_DATA</span><span class="p">,</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">WR_EN</span><span class="p">,</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">);</span>
<span class="linenos">2935</span>
<span class="linenos">2936</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2937</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">SIZE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="p">;</span>
<span class="linenos">2938</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2939</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="p">;</span>
<span class="linenos">2940</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2941</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">INIT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">&#39;</span><span class="n">bx</span><span class="p">;</span>
<span class="linenos">2942</span>
<span class="linenos">2943</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2944</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">2945</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">2946</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_TRANSPARENT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">2947</span>
<span class="linenos">2948</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">WR_PORTS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2949</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WR_CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">2950</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WR_CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">2951</span>
<span class="linenos">2952</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">;</span>
<span class="linenos">2953</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_EN</span><span class="p">;</span>
<span class="linenos">2954</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">*</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">;</span>
<span class="linenos">2955</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_DATA</span><span class="p">;</span>
<span class="linenos">2956</span>
<span class="linenos">2957</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">;</span>
<span class="linenos">2958</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_EN</span><span class="p">;</span>
<span class="linenos">2959</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">*</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">;</span>
<span class="linenos">2960</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">;</span>
<span class="linenos">2961</span>
<span class="linenos">2962</span><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">memory</span><span class="w"> </span><span class="p">[</span><span class="n">SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="linenos">2963</span>
<span class="linenos">2964</span><span class="w">    </span><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="p">,</span><span class="w"> </span><span class="n">j</span><span class="p">;</span>
<span class="linenos">2965</span><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">LAST_WR_CLK</span><span class="p">;</span>
<span class="linenos">2966</span><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">LAST_RD_CLK</span><span class="p">;</span>
<span class="linenos">2967</span>
<span class="linenos">2968</span><span class="w">    </span><span class="k">function</span><span class="w"> </span><span class="n">port_active</span><span class="p">;</span>
<span class="linenos">2969</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">clk_enable</span><span class="p">;</span>
<span class="linenos">2970</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">clk_polarity</span><span class="p">;</span>
<span class="linenos">2971</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">last_clk</span><span class="p">;</span>
<span class="linenos">2972</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">this_clk</span><span class="p">;</span>
<span class="linenos">2973</span><span class="w">        </span><span class="k">begin</span>
<span class="linenos">2974</span><span class="w">            </span><span class="k">casez</span><span class="w"> </span><span class="p">({</span><span class="n">clk_enable</span><span class="p">,</span><span class="w"> </span><span class="n">clk_polarity</span><span class="p">,</span><span class="w"> </span><span class="n">last_clk</span><span class="p">,</span><span class="w"> </span><span class="n">this_clk</span><span class="p">})</span>
<span class="linenos">2975</span><span class="w">                </span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="o">???:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2976</span><span class="w">                </span><span class="mh">4</span><span class="mb">&#39;b1101</span><span class="o">:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2977</span><span class="w">                </span><span class="mh">4</span><span class="mb">&#39;b1010</span><span class="o">:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2978</span><span class="w">                </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2979</span><span class="w">            </span><span class="k">endcase</span>
<span class="linenos">2980</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2981</span><span class="w">    </span><span class="k">endfunction</span>
<span class="linenos">2982</span>
<span class="linenos">2983</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2984</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">SIZE</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">2985</span><span class="w">            </span><span class="n">memory</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">INIT</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="p">);</span>
<span class="linenos">2986</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2987</span>
<span class="linenos">2988</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">RD_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">RD_DATA</span><span class="p">,</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">WR_EN</span><span class="p">,</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2989</span><span class="w">    </span><span class="no">`ifdef</span><span class="w"> </span><span class="n">SIMLIB_MEMDELAY</span>
<span class="linenos">2990</span><span class="w">        </span><span class="p">#</span><span class="no">`SIMLIB_MEMDELAY</span><span class="p">;</span>
<span class="linenos">2991</span><span class="w">    </span><span class="no">`endif</span>
<span class="linenos">2992</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2993</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">RD_TRANSPARENT</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">RD_EN</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">port_active</span><span class="p">(</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK_POLARITY</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2994</span><span class="w">                </span><span class="c1">// $display(&quot;Read from %s: addr=%b data=%b&quot;, MEMID, RD_ADDR[i*ABITS +: ABITS],  memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET]);</span>
<span class="linenos">2995</span><span class="w">                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">memory</span><span class="p">[</span><span class="n">RD_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">OFFSET</span><span class="p">];</span>
<span class="linenos">2996</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">2997</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2998</span>
<span class="linenos">2999</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WR_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3000</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">port_active</span><span class="p">(</span><span class="n">WR_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK_POLARITY</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_WR_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
<span class="linenos">3001</span><span class="w">                </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">j</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">j</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3002</span><span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">WR_EN</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">j</span><span class="p">])</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3003</span><span class="w">                        </span><span class="c1">// $display(&quot;Write to %s: addr=%b data=%b&quot;, MEMID, WR_ADDR[i*ABITS +: ABITS], WR_DATA[i*WIDTH+j]);</span>
<span class="linenos">3004</span><span class="w">                        </span><span class="n">memory</span><span class="p">[</span><span class="n">WR_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">OFFSET</span><span class="p">][</span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">j</span><span class="p">];</span>
<span class="linenos">3005</span><span class="w">                    </span><span class="k">end</span>
<span class="linenos">3006</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3007</span>
<span class="linenos">3008</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3009</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">RD_TRANSPARENT</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="o">!</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">port_active</span><span class="p">(</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK_POLARITY</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3010</span><span class="w">                </span><span class="c1">// $display(&quot;Transparent read from %s: addr=%b data=%b&quot;, MEMID, RD_ADDR[i*ABITS +: ABITS],  memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET]);</span>
<span class="linenos">3011</span><span class="w">                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">memory</span><span class="p">[</span><span class="n">RD_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">OFFSET</span><span class="p">];</span>
<span class="linenos">3012</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">3013</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3014</span>
<span class="linenos">3015</span><span class="w">        </span><span class="n">LAST_RD_CLK</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">;</span>
<span class="linenos">3016</span><span class="w">        </span><span class="n">LAST_WR_CLK</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">;</span>
<span class="linenos">3017</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3018</span>
<span class="linenos">3019</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$mem_v2">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$mem_v2</span></span><a class="headerlink" href="#mem.$mem_v2" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$mem_v2.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$mem_v2.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id2">
<div class="code-block-caption"><span class="caption-number">Listing 196 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id2" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">3023</span><span class="k">module</span><span class="w"> </span><span class="n">\$mem_v2</span><span class="w"> </span><span class="p">(</span><span class="n">RD_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">RD_EN</span><span class="p">,</span><span class="w"> </span><span class="n">RD_ARST</span><span class="p">,</span><span class="w"> </span><span class="n">RD_SRST</span><span class="p">,</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">RD_DATA</span><span class="p">,</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">WR_EN</span><span class="p">,</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">);</span>
<span class="linenos">3024</span>
<span class="linenos">3025</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">3026</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">SIZE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4</span><span class="p">;</span>
<span class="linenos">3027</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3028</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="p">;</span>
<span class="linenos">3029</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">3030</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">INIT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">&#39;</span><span class="n">bx</span><span class="p">;</span>
<span class="linenos">3031</span>
<span class="linenos">3032</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3033</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">3034</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">3035</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_TRANSPARENCY_MASK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3036</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_COLLISION_X_MASK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3037</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_WIDE_CONTINUATION</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3038</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_CE_OVER_SRST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3039</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_ARST_VALUE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3040</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_SRST_VALUE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3041</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">RD_INIT_VALUE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3042</span>
<span class="linenos">3043</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="n">WR_PORTS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3044</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WR_CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">3045</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WR_CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="linenos">3046</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WR_PRIORITY_MASK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3047</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WR_WIDE_CONTINUATION</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="linenos">3048</span>
<span class="linenos">3049</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">;</span>
<span class="linenos">3050</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_EN</span><span class="p">;</span>
<span class="linenos">3051</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_ARST</span><span class="p">;</span>
<span class="linenos">3052</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_SRST</span><span class="p">;</span>
<span class="linenos">3053</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">*</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">;</span>
<span class="linenos">3054</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">RD_DATA</span><span class="p">;</span>
<span class="linenos">3055</span>
<span class="linenos">3056</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">;</span>
<span class="linenos">3057</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_EN</span><span class="p">;</span>
<span class="linenos">3058</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">*</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">;</span>
<span class="linenos">3059</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">;</span>
<span class="linenos">3060</span>
<span class="linenos">3061</span><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">memory</span><span class="w"> </span><span class="p">[</span><span class="n">SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<span class="linenos">3062</span>
<span class="linenos">3063</span><span class="w">    </span><span class="k">integer</span><span class="w"> </span><span class="n">i</span><span class="p">,</span><span class="w"> </span><span class="n">j</span><span class="p">,</span><span class="w"> </span><span class="n">k</span><span class="p">;</span>
<span class="linenos">3064</span><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">WR_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">LAST_WR_CLK</span><span class="p">;</span>
<span class="linenos">3065</span><span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">RD_PORTS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">LAST_RD_CLK</span><span class="p">;</span>
<span class="linenos">3066</span>
<span class="linenos">3067</span><span class="w">    </span><span class="k">function</span><span class="w"> </span><span class="n">port_active</span><span class="p">;</span>
<span class="linenos">3068</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">clk_enable</span><span class="p">;</span>
<span class="linenos">3069</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">clk_polarity</span><span class="p">;</span>
<span class="linenos">3070</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">last_clk</span><span class="p">;</span>
<span class="linenos">3071</span><span class="w">        </span><span class="k">input</span><span class="w"> </span><span class="n">this_clk</span><span class="p">;</span>
<span class="linenos">3072</span><span class="w">        </span><span class="k">begin</span>
<span class="linenos">3073</span><span class="w">            </span><span class="k">casez</span><span class="w"> </span><span class="p">({</span><span class="n">clk_enable</span><span class="p">,</span><span class="w"> </span><span class="n">clk_polarity</span><span class="p">,</span><span class="w"> </span><span class="n">last_clk</span><span class="p">,</span><span class="w"> </span><span class="n">this_clk</span><span class="p">})</span>
<span class="linenos">3074</span><span class="w">                </span><span class="mh">4</span><span class="mb">&#39;b0</span><span class="o">???:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3075</span><span class="w">                </span><span class="mh">4</span><span class="mb">&#39;b1101</span><span class="o">:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3076</span><span class="w">                </span><span class="mh">4</span><span class="mb">&#39;b1010</span><span class="o">:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">3077</span><span class="w">                </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="n">port_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">3078</span><span class="w">            </span><span class="k">endcase</span>
<span class="linenos">3079</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3080</span><span class="w">    </span><span class="k">endfunction</span>
<span class="linenos">3081</span>
<span class="linenos">3082</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3083</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">SIZE</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3084</span><span class="w">            </span><span class="n">memory</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">INIT</span><span class="w"> </span><span class="o">&gt;&gt;&gt;</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="p">);</span>
<span class="linenos">3085</span><span class="w">        </span><span class="n">RD_DATA</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">RD_INIT_VALUE</span><span class="p">;</span>
<span class="linenos">3086</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3087</span>
<span class="linenos">3088</span><span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="n">RD_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">RD_ARST</span><span class="p">,</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">RD_DATA</span><span class="p">,</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">,</span><span class="w"> </span><span class="n">WR_EN</span><span class="p">,</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3089</span><span class="w">    </span><span class="no">`ifdef</span><span class="w"> </span><span class="n">SIMLIB_MEMDELAY</span>
<span class="linenos">3090</span><span class="w">        </span><span class="p">#</span><span class="no">`SIMLIB_MEMDELAY</span><span class="p">;</span>
<span class="linenos">3091</span><span class="w">    </span><span class="no">`endif</span>
<span class="linenos">3092</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3093</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">RD_EN</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">port_active</span><span class="p">(</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK_POLARITY</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3094</span><span class="w">                </span><span class="c1">// $display(&quot;Read from %s: addr=%b data=%b&quot;, MEMID, RD_ADDR[i*ABITS +: ABITS],  memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET]);</span>
<span class="linenos">3095</span><span class="w">                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">memory</span><span class="p">[</span><span class="n">RD_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">OFFSET</span><span class="p">];</span>
<span class="linenos">3096</span>
<span class="linenos">3097</span><span class="w">                </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">j</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WR_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">j</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3098</span><span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">RD_TRANSPARENCY_MASK</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WR_PORTS</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">port_active</span><span class="p">(</span><span class="n">WR_CLK_ENABLE</span><span class="p">[</span><span class="n">j</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK_POLARITY</span><span class="p">[</span><span class="n">j</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_WR_CLK</span><span class="p">[</span><span class="n">j</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">[</span><span class="n">j</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">[</span><span class="n">j</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">])</span>
<span class="linenos">3099</span><span class="w">                        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">k</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">k</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3100</span><span class="w">                            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">WR_EN</span><span class="p">[</span><span class="n">j</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">k</span><span class="p">])</span>
<span class="linenos">3101</span><span class="w">                                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">k</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">[</span><span class="n">j</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">k</span><span class="p">];</span>
<span class="linenos">3102</span><span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">RD_COLLISION_X_MASK</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WR_PORTS</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">port_active</span><span class="p">(</span><span class="n">WR_CLK_ENABLE</span><span class="p">[</span><span class="n">j</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK_POLARITY</span><span class="p">[</span><span class="n">j</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_WR_CLK</span><span class="p">[</span><span class="n">j</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">[</span><span class="n">j</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">RD_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">WR_ADDR</span><span class="p">[</span><span class="n">j</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">])</span>
<span class="linenos">3103</span><span class="w">                        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">k</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">k</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3104</span><span class="w">                            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">WR_EN</span><span class="p">[</span><span class="n">j</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">k</span><span class="p">])</span>
<span class="linenos">3105</span><span class="w">                                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">k</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="p">&#39;</span><span class="n">bx</span><span class="p">;</span>
<span class="linenos">3106</span><span class="w">                </span><span class="k">end</span>
<span class="linenos">3107</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">3108</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3109</span>
<span class="linenos">3110</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WR_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3111</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">port_active</span><span class="p">(</span><span class="n">WR_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK_POLARITY</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_WR_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
<span class="linenos">3112</span><span class="w">                </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">j</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">;</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">j</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span>
<span class="linenos">3113</span><span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">WR_EN</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">j</span><span class="p">])</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3114</span><span class="w">                        </span><span class="c1">// $display(&quot;Write to %s: addr=%b data=%b&quot;, MEMID, WR_ADDR[i*ABITS +: ABITS], WR_DATA[i*WIDTH+j]);</span>
<span class="linenos">3115</span><span class="w">                        </span><span class="n">memory</span><span class="p">[</span><span class="n">WR_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">OFFSET</span><span class="p">][</span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">WR_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">+</span><span class="n">j</span><span class="p">];</span>
<span class="linenos">3116</span><span class="w">                    </span><span class="k">end</span>
<span class="linenos">3117</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3118</span>
<span class="linenos">3119</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3120</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">])</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3121</span><span class="w">                </span><span class="c1">// $display(&quot;Combinatorial read from %s: addr=%b data=%b&quot;, MEMID, RD_ADDR[i*ABITS +: ABITS],  memory[RD_ADDR[i*ABITS +: ABITS] - OFFSET]);</span>
<span class="linenos">3122</span><span class="w">                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">memory</span><span class="p">[</span><span class="n">RD_ADDR</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">ABITS</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">ABITS</span><span class="p">]</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">OFFSET</span><span class="p">];</span>
<span class="linenos">3123</span><span class="w">            </span><span class="k">end</span>
<span class="linenos">3124</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3125</span>
<span class="linenos">3126</span><span class="w">        </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">RD_PORTS</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">3127</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">RD_SRST</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">port_active</span><span class="p">(</span><span class="n">RD_CLK_ENABLE</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK_POLARITY</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">LAST_RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">[</span><span class="n">i</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">RD_EN</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="o">!</span><span class="n">RD_CE_OVER_SRST</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
<span class="linenos">3128</span><span class="w">                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RD_SRST_VALUE</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">];</span>
<span class="linenos">3129</span><span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">RD_ARST</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<span class="linenos">3130</span><span class="w">                </span><span class="n">RD_DATA</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RD_ARST_VALUE</span><span class="p">[</span><span class="n">i</span><span class="o">*</span><span class="n">WIDTH</span><span class="w"> </span><span class="o">+:</span><span class="w"> </span><span class="n">WIDTH</span><span class="p">];</span>
<span class="linenos">3131</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">3132</span>
<span class="linenos">3133</span><span class="w">        </span><span class="n">LAST_RD_CLK</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RD_CLK</span><span class="p">;</span>
<span class="linenos">3134</span><span class="w">        </span><span class="n">LAST_WR_CLK</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">WR_CLK</span><span class="p">;</span>
<span class="linenos">3135</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">3136</span>
<span class="linenos">3137</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$meminit">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$meminit</span></span><a class="headerlink" href="#mem.$meminit" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$meminit.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$meminit.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id3">
<div class="code-block-caption"><span class="caption-number">Listing 197 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id3" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2885</span><span class="k">module</span><span class="w"> </span><span class="n">\$meminit</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">DATA</span><span class="p">);</span>
<span class="linenos">2886</span>
<span class="linenos">2887</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2888</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2889</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2890</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WORDS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2891</span>
<span class="linenos">2892</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">PRIORITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2893</span>
<span class="linenos">2894</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ADDR</span><span class="p">;</span>
<span class="linenos">2895</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WORDS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DATA</span><span class="p">;</span>
<span class="linenos">2896</span>
<span class="linenos">2897</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2898</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">MEMID</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2899</span><span class="w">            </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Found non-simulatable instance of $meminit!&quot;</span><span class="p">);</span>
<span class="linenos">2900</span><span class="w">            </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">2901</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2902</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2903</span>
<span class="linenos">2904</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$meminit_v2">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$meminit_v2</span></span><a class="headerlink" href="#mem.$meminit_v2" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$meminit_v2.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$meminit_v2.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id4">
<div class="code-block-caption"><span class="caption-number">Listing 198 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id4" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2909</span><span class="k">module</span><span class="w"> </span><span class="n">\$meminit_v2</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">DATA</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">);</span>
<span class="linenos">2910</span>
<span class="linenos">2911</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2912</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2913</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2914</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WORDS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="linenos">2915</span>
<span class="linenos">2916</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">PRIORITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2917</span>
<span class="linenos">2918</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ADDR</span><span class="p">;</span>
<span class="linenos">2919</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WORDS</span><span class="o">*</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DATA</span><span class="p">;</span>
<span class="linenos">2920</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">EN</span><span class="p">;</span>
<span class="linenos">2921</span>
<span class="linenos">2922</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2923</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">MEMID</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2924</span><span class="w">            </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Found non-simulatable instance of $meminit_v2!&quot;</span><span class="p">);</span>
<span class="linenos">2925</span><span class="w">            </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">2926</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2927</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2928</span>
<span class="linenos">2929</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$memrd">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$memrd</span></span><a class="headerlink" href="#mem.$memrd" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$memrd.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$memrd.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id5">
<div class="code-block-caption"><span class="caption-number">Listing 199 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id5" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2776</span><span class="k">module</span><span class="w"> </span><span class="n">\$memrd</span><span class="w"> </span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">,</span><span class="w"> </span><span class="n">ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">DATA</span><span class="p">);</span>
<span class="linenos">2777</span>
<span class="linenos">2778</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2779</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2780</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2781</span>
<span class="linenos">2782</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2783</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2784</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">TRANSPARENT</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2785</span>
<span class="linenos">2786</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">CLK</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">;</span>
<span class="linenos">2787</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ADDR</span><span class="p">;</span>
<span class="linenos">2788</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DATA</span><span class="p">;</span>
<span class="linenos">2789</span>
<span class="linenos">2790</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2791</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">MEMID</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2792</span><span class="w">            </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Found non-simulatable instance of $memrd!&quot;</span><span class="p">);</span>
<span class="linenos">2793</span><span class="w">            </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">2794</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2795</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2796</span>
<span class="linenos">2797</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$memrd_v2">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$memrd_v2</span></span><a class="headerlink" href="#mem.$memrd_v2" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$memrd_v2.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$memrd_v2.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id6">
<div class="code-block-caption"><span class="caption-number">Listing 200 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id6" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2801</span><span class="k">module</span><span class="w"> </span><span class="n">\$memrd_v2</span><span class="w"> </span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">,</span><span class="w"> </span><span class="n">ARST</span><span class="p">,</span><span class="w"> </span><span class="n">SRST</span><span class="p">,</span><span class="w"> </span><span class="n">ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">DATA</span><span class="p">);</span>
<span class="linenos">2802</span>
<span class="linenos">2803</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2804</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2805</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2806</span>
<span class="linenos">2807</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2808</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2809</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">TRANSPARENCY_MASK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2810</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">COLLISION_X_MASK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2811</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ARST_VALUE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2812</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">SRST_VALUE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2813</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">INIT_VALUE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2814</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CE_OVER_SRST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2815</span>
<span class="linenos">2816</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">CLK</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">,</span><span class="w"> </span><span class="n">ARST</span><span class="p">,</span><span class="w"> </span><span class="n">SRST</span><span class="p">;</span>
<span class="linenos">2817</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ADDR</span><span class="p">;</span>
<span class="linenos">2818</span><span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DATA</span><span class="p">;</span>
<span class="linenos">2819</span>
<span class="linenos">2820</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2821</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">MEMID</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2822</span><span class="w">            </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Found non-simulatable instance of $memrd_v2!&quot;</span><span class="p">);</span>
<span class="linenos">2823</span><span class="w">            </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">2824</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2825</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2826</span>
<span class="linenos">2827</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$memwr">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$memwr</span></span><a class="headerlink" href="#mem.$memwr" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$memwr.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$memwr.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id7">
<div class="code-block-caption"><span class="caption-number">Listing 201 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id7" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2832</span><span class="k">module</span><span class="w"> </span><span class="n">\$memwr</span><span class="w"> </span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">,</span><span class="w"> </span><span class="n">ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">DATA</span><span class="p">);</span>
<span class="linenos">2833</span>
<span class="linenos">2834</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2835</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2836</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2837</span>
<span class="linenos">2838</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2839</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2840</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">PRIORITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2841</span>
<span class="linenos">2842</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">CLK</span><span class="p">;</span>
<span class="linenos">2843</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">EN</span><span class="p">;</span>
<span class="linenos">2844</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ADDR</span><span class="p">;</span>
<span class="linenos">2845</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DATA</span><span class="p">;</span>
<span class="linenos">2846</span>
<span class="linenos">2847</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2848</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">MEMID</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2849</span><span class="w">            </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Found non-simulatable instance of $memwr!&quot;</span><span class="p">);</span>
<span class="linenos">2850</span><span class="w">            </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">2851</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2852</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2853</span>
<span class="linenos">2854</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

<dl class="cell def">
<dt class="sig sig-object cell" id="mem.$memwr_v2">
<span class="sig-prename descclassname"><span class="pre">yosys&gt;</span> <span class="pre">help</span> </span><span class="sig-name descname"><span class="pre">$memwr_v2</span></span><a class="headerlink" href="#mem.$memwr_v2" title="Link to this definition">¶</a></dt>
<dd><dl class="cell source">
<dt class="sig sig-object cell" id="mem.$memwr_v2.__source">
<span class="sig-name descname"><span class="pre">Simulation</span> <span class="pre">model</span></span><span class="w"> </span><span class="sig-prename descclassname"><span class="pre">(verilog)</span></span><a class="headerlink" href="#mem.$memwr_v2.__source" title="Link to this definition">¶</a></dt>
</dl>

<div class="literal-block-wrapper docutils container" id="id8">
<div class="code-block-caption"><span class="caption-number">Listing 202 </span><span class="caption-text">simlib.v</span><a class="headerlink" href="#id8" title="Link to this code">¶</a></div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">2857</span><span class="k">module</span><span class="w"> </span><span class="n">\$memwr_v2</span><span class="w"> </span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="w"> </span><span class="n">EN</span><span class="p">,</span><span class="w"> </span><span class="n">ADDR</span><span class="p">,</span><span class="w"> </span><span class="n">DATA</span><span class="p">);</span>
<span class="linenos">2858</span>
<span class="linenos">2859</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">MEMID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">;</span>
<span class="linenos">2860</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">ABITS</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2861</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">;</span>
<span class="linenos">2862</span>
<span class="linenos">2863</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_ENABLE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2864</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">CLK_POLARITY</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2865</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">PORTID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2866</span><span class="w">    </span><span class="k">parameter</span><span class="w"> </span><span class="n">PRIORITY_MASK</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="linenos">2867</span>
<span class="linenos">2868</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">CLK</span><span class="p">;</span>
<span class="linenos">2869</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">EN</span><span class="p">;</span>
<span class="linenos">2870</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">ABITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ADDR</span><span class="p">;</span>
<span class="linenos">2871</span><span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">DATA</span><span class="p">;</span>
<span class="linenos">2872</span>
<span class="linenos">2873</span><span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2874</span><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">MEMID</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="s">&quot;&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">2875</span><span class="w">            </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Found non-simulatable instance of $memwr_v2!&quot;</span><span class="p">);</span>
<span class="linenos">2876</span><span class="w">            </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">2877</span><span class="w">        </span><span class="k">end</span>
<span class="linenos">2878</span><span class="w">    </span><span class="k">end</span>
<span class="linenos">2879</span>
<span class="linenos">2880</span><span class="k">endmodule</span>
</pre></div>
</div>
</div>
</dd></dl>

</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="word_fsm.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">Finite state machines</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="word_reg.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">Registers</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2025 YosysHQ GmbH
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            <div class="icons">
              <a class="muted-link" href="https://readthedocs.org/projects/yosys" aria-label="On Read the Docs">
                <svg x="0px" y="0px" viewBox="-125 217 360 360" xml:space="preserve">
                  <path fill="currentColor" d="M39.2,391.3c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3 c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2 c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,391.3,40.4,391.1,39.2,391.3z M39.2,353.6c-4.2,0.6-7.1,4.4-6.5,8.5 c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4 c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,353.6,40.4,353.4,39.2,353.6z M39.2,315.9 c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8 c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6c-30.1-2.4-46.5-7.9-46.5-7.9 C41.7,315.9,40.4,315.8,39.2,315.9z M39.2,278.3c-4.2,0.6-7.1,4.4-6.5,8.5c0.4,3,2.6,5.5,5.5,6.3c0,0,18.5,6.1,50,8.7 c25.3,2.1,54-1.8,54-1.8c4.2-0.1,7.5-3.6,7.4-7.8c-0.1-4.2-3.6-7.5-7.8-7.4c-0.5,0-1,0.1-1.5,0.2c0,0-28.1,3.5-50.9,1.6 c-30.1-2.4-46.5-7.9-46.5-7.9C41.7,278.2,40.4,278.1,39.2,278.3z M-13.6,238.5c-39.6,0.3-54.3,12.5-54.3,12.5v295.7 c0,0,14.4-12.4,60.8-10.5s55.9,18.2,112.9,19.3s71.3-8.8,71.3-8.8l0.8-301.4c0,0-25.6,7.3-75.6,7.7c-49.9,0.4-61.9-12.7-107.7-14.2 C-8.2,238.6-10.9,238.5-13.6,238.5z M19.5,257.8c0,0,24,7.9,68.3,10.1c37.5,1.9,75-3.7,75-3.7v267.9c0,0-19,10-66.5,6.6 C59.5,536.1,19,522.1,19,522.1L19.5,257.8z M-3.6,264.8c4.2,0,7.7,3.4,7.7,7.7c0,4.2-3.4,7.7-7.7,7.7c0,0-12.4,0.1-20,0.8 c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,0,0,0,0c0,0,11.3-6,27-7.5 C-16,264.9-3.6,264.8-3.6,264.8z M-11,302.6c4.2-0.1,7.4,0,7.4,0c4.2,0.5,7.2,4.3,6.7,8.5c-0.4,3.5-3.2,6.3-6.7,6.7 c0,0-12.4,0.1-20,0.8c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,11.3-6,27-7.5 C-20.5,302.9-15.2,302.7-11,302.6z M-3.6,340.2c4.2,0,7.7,3.4,7.7,7.7s-3.4,7.7-7.7,7.7c0,0-12.4-0.1-20,0.7 c-12.7,1.3-21.4,5.9-21.4,5.9c-3.7,2-8.4,0.5-10.3-3.2c-2-3.7-0.5-8.4,3.2-10.3c0,0,11.3-6,27-7.5C-16,340.1-3.6,340.2-3.6,340.2z" />
                </svg>
              </a><a class="muted-link" href="https://github.com/YosysHQ/yosys" aria-label="On GitHub">
                <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 16 16">
                  <path fill-rule="evenodd" d="M8 0C3.58 0 0 3.58 0 8c0 3.54 2.29 6.53 5.47 7.59.4.07.55-.17.55-.38 0-.19-.01-.82-.01-1.49-2.01.37-2.53-.49-2.69-.94-.09-.23-.48-.94-.82-1.13-.28-.15-.68-.52-.01-.53.63-.01 1.08.58 1.23.82.72 1.21 1.87.87 2.33.66.07-.52.28-.87.51-1.07-1.78-.2-3.64-.89-3.64-3.95 0-.87.31-1.59.82-2.15-.08-.2-.36-1.02.08-2.12 0 0 .67-.21 2.2.82.64-.18 1.32-.27 2-.27.68 0 1.36.09 2 .27 1.53-1.04 2.2-.82 2.2-.82.44 1.1.16 1.92.08 2.12.51.56.82 1.27.82 2.15 0 3.07-1.87 3.75-3.65 3.95.29.25.54.73.54 1.48 0 1.07-.01 1.93-.01 2.2 0 .21.15.46.55.38A8.013 8.013 0 0 0 16 8c0-4.42-3.58-8-8-8z"></path>
                </svg>
              </a>
            </div>
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
          YosysHQ
          </span>
        </div>
        <div class="toc-tree-container yosyshq-links" style="padding-bottom: 0">
          <div class="toc-tree">
            <ul>
              <li></li>
              <li><a class="reference external" href="https://yosyshq.readthedocs.io">Docs</a></li>
              <li><a class="reference external" href="https://blog.yosyshq.com">Blog</a></li>
              <li><a class="reference external" href="https://www.yosyshq.com">Website</a></li>
            </ul>
          </div>
        </div>
        
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">Memories</a><ul>
<li><a class="reference internal" href="#mem.$mem"><code class="docutils literal notranslate"><span class="pre">$mem</span></code></a><ul>
<li><a class="reference internal" href="#mem.$mem.__source"><code class="docutils literal notranslate"><span class="pre">$mem</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$mem_v2"><code class="docutils literal notranslate"><span class="pre">$mem_v2</span></code></a><ul>
<li><a class="reference internal" href="#mem.$mem_v2.__source"><code class="docutils literal notranslate"><span class="pre">$mem_v2</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$meminit"><code class="docutils literal notranslate"><span class="pre">$meminit</span></code></a><ul>
<li><a class="reference internal" href="#mem.$meminit.__source"><code class="docutils literal notranslate"><span class="pre">$meminit</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$meminit_v2"><code class="docutils literal notranslate"><span class="pre">$meminit_v2</span></code></a><ul>
<li><a class="reference internal" href="#mem.$meminit_v2.__source"><code class="docutils literal notranslate"><span class="pre">$meminit_v2</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$memrd"><code class="docutils literal notranslate"><span class="pre">$memrd</span></code></a><ul>
<li><a class="reference internal" href="#mem.$memrd.__source"><code class="docutils literal notranslate"><span class="pre">$memrd</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$memrd_v2"><code class="docutils literal notranslate"><span class="pre">$memrd_v2</span></code></a><ul>
<li><a class="reference internal" href="#mem.$memrd_v2.__source"><code class="docutils literal notranslate"><span class="pre">$memrd_v2</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$memwr"><code class="docutils literal notranslate"><span class="pre">$memwr</span></code></a><ul>
<li><a class="reference internal" href="#mem.$memwr.__source"><code class="docutils literal notranslate"><span class="pre">$memwr</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#mem.$memwr_v2"><code class="docutils literal notranslate"><span class="pre">$memwr_v2</span></code></a><ul>
<li><a class="reference internal" href="#mem.$memwr_v2.__source"><code class="docutils literal notranslate"><span class="pre">$memwr_v2</span> <span class="pre">verilog</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
        
      </div>
      
    </aside>
  </div>
</div><script src="../_static/documentation_options.js?v=33dbc229"></script>
    <script src="../_static/doctools.js?v=9bcbadda"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/scripts/furo-ys.js?v=8d9c4053"></script>
    </body>
</html>