// Seed: 3634893997
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wor id_7,
    output wire id_8,
    output tri0 id_9,
    output wor id_10,
    output supply0 id_11,
    input tri id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri1 id_17
);
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output logic id_2,
    input  wor   id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  logic id_6,
    input  uwire id_7,
    output logic id_8,
    output tri   id_9
);
  always @* id_2 <= id_6;
  assign id_8 = id_6;
  tri id_11 = id_5;
  module_0(
      id_9,
      id_4,
      id_1,
      id_9,
      id_7,
      id_1,
      id_11,
      id_9,
      id_11,
      id_11,
      id_11,
      id_9,
      id_0,
      id_3,
      id_7,
      id_9,
      id_11,
      id_7
  );
  wire id_12;
  wire id_13;
endmodule
