
uart.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002492  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00002492  00002506  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001c44  00000000  00000000  00002510  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a49  00000000  00000000  00004154  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00004b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004cdd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004e4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00006a96  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00007981  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008730  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008890  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008b1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  000092eb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e9       	ldi	r30, 0x92	; 146
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 b7 11 	call	0x236e	; 0x236e <main>
      7a:	0c 94 47 12 	jmp	0x248e	; 0x248e <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 10 12 	jmp	0x2420	; 0x2420 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 2c 12 	jmp	0x2458	; 0x2458 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 10 12 	jmp	0x2420	; 0x2420 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 2c 12 	jmp	0x2458	; 0x2458 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 20 12 	jmp	0x2440	; 0x2440 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_vidsetpindir>:
 */
#include "std_types.h"
#include "registers.h"
#include "utils.h"
extern void DIO_vidsetpindir (u8 port ,u8 pin , u8 dir)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	00 d0       	rcall	.+0      	; 0xb3c <DIO_vidsetpindir+0x6>
     b3c:	00 d0       	rcall	.+0      	; 0xb3e <DIO_vidsetpindir+0x8>
     b3e:	0f 92       	push	r0
     b40:	cd b7       	in	r28, 0x3d	; 61
     b42:	de b7       	in	r29, 0x3e	; 62
     b44:	89 83       	std	Y+1, r24	; 0x01
     b46:	6a 83       	std	Y+2, r22	; 0x02
     b48:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
     b4a:	89 81       	ldd	r24, Y+1	; 0x01
     b4c:	28 2f       	mov	r18, r24
     b4e:	30 e0       	ldi	r19, 0x00	; 0
     b50:	3d 83       	std	Y+5, r19	; 0x05
     b52:	2c 83       	std	Y+4, r18	; 0x04
     b54:	8c 81       	ldd	r24, Y+4	; 0x04
     b56:	9d 81       	ldd	r25, Y+5	; 0x05
     b58:	81 30       	cpi	r24, 0x01	; 1
     b5a:	91 05       	cpc	r25, r1
     b5c:	09 f4       	brne	.+2      	; 0xb60 <DIO_vidsetpindir+0x2a>
     b5e:	46 c0       	rjmp	.+140    	; 0xbec <DIO_vidsetpindir+0xb6>
     b60:	2c 81       	ldd	r18, Y+4	; 0x04
     b62:	3d 81       	ldd	r19, Y+5	; 0x05
     b64:	22 30       	cpi	r18, 0x02	; 2
     b66:	31 05       	cpc	r19, r1
     b68:	2c f4       	brge	.+10     	; 0xb74 <DIO_vidsetpindir+0x3e>
     b6a:	8c 81       	ldd	r24, Y+4	; 0x04
     b6c:	9d 81       	ldd	r25, Y+5	; 0x05
     b6e:	00 97       	sbiw	r24, 0x00	; 0
     b70:	71 f0       	breq	.+28     	; 0xb8e <DIO_vidsetpindir+0x58>
     b72:	c7 c0       	rjmp	.+398    	; 0xd02 <DIO_vidsetpindir+0x1cc>
     b74:	2c 81       	ldd	r18, Y+4	; 0x04
     b76:	3d 81       	ldd	r19, Y+5	; 0x05
     b78:	22 30       	cpi	r18, 0x02	; 2
     b7a:	31 05       	cpc	r19, r1
     b7c:	09 f4       	brne	.+2      	; 0xb80 <DIO_vidsetpindir+0x4a>
     b7e:	65 c0       	rjmp	.+202    	; 0xc4a <DIO_vidsetpindir+0x114>
     b80:	8c 81       	ldd	r24, Y+4	; 0x04
     b82:	9d 81       	ldd	r25, Y+5	; 0x05
     b84:	83 30       	cpi	r24, 0x03	; 3
     b86:	91 05       	cpc	r25, r1
     b88:	09 f4       	brne	.+2      	; 0xb8c <DIO_vidsetpindir+0x56>
     b8a:	8e c0       	rjmp	.+284    	; 0xca8 <DIO_vidsetpindir+0x172>
     b8c:	ba c0       	rjmp	.+372    	; 0xd02 <DIO_vidsetpindir+0x1cc>
	{
	case 0:
		if (dir==0)
     b8e:	8b 81       	ldd	r24, Y+3	; 0x03
     b90:	88 23       	and	r24, r24
     b92:	a1 f4       	brne	.+40     	; 0xbbc <DIO_vidsetpindir+0x86>
			clr_bit(ddra,pin);
     b94:	aa e3       	ldi	r26, 0x3A	; 58
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	ea e3       	ldi	r30, 0x3A	; 58
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	48 2f       	mov	r20, r24
     ba0:	8a 81       	ldd	r24, Y+2	; 0x02
     ba2:	28 2f       	mov	r18, r24
     ba4:	30 e0       	ldi	r19, 0x00	; 0
     ba6:	81 e0       	ldi	r24, 0x01	; 1
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	02 2e       	mov	r0, r18
     bac:	02 c0       	rjmp	.+4      	; 0xbb2 <DIO_vidsetpindir+0x7c>
     bae:	88 0f       	add	r24, r24
     bb0:	99 1f       	adc	r25, r25
     bb2:	0a 94       	dec	r0
     bb4:	e2 f7       	brpl	.-8      	; 0xbae <DIO_vidsetpindir+0x78>
     bb6:	80 95       	com	r24
     bb8:	84 23       	and	r24, r20
     bba:	8c 93       	st	X, r24
		if (dir==1)
     bbc:	8b 81       	ldd	r24, Y+3	; 0x03
     bbe:	81 30       	cpi	r24, 0x01	; 1
     bc0:	09 f0       	breq	.+2      	; 0xbc4 <DIO_vidsetpindir+0x8e>
     bc2:	9f c0       	rjmp	.+318    	; 0xd02 <DIO_vidsetpindir+0x1cc>
			set_bit (ddra,pin);
     bc4:	aa e3       	ldi	r26, 0x3A	; 58
     bc6:	b0 e0       	ldi	r27, 0x00	; 0
     bc8:	ea e3       	ldi	r30, 0x3A	; 58
     bca:	f0 e0       	ldi	r31, 0x00	; 0
     bcc:	80 81       	ld	r24, Z
     bce:	48 2f       	mov	r20, r24
     bd0:	8a 81       	ldd	r24, Y+2	; 0x02
     bd2:	28 2f       	mov	r18, r24
     bd4:	30 e0       	ldi	r19, 0x00	; 0
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	02 2e       	mov	r0, r18
     bdc:	02 c0       	rjmp	.+4      	; 0xbe2 <DIO_vidsetpindir+0xac>
     bde:	88 0f       	add	r24, r24
     be0:	99 1f       	adc	r25, r25
     be2:	0a 94       	dec	r0
     be4:	e2 f7       	brpl	.-8      	; 0xbde <DIO_vidsetpindir+0xa8>
     be6:	84 2b       	or	r24, r20
     be8:	8c 93       	st	X, r24
     bea:	8b c0       	rjmp	.+278    	; 0xd02 <DIO_vidsetpindir+0x1cc>
		break;
	case 1:
		if (dir==0)
     bec:	8b 81       	ldd	r24, Y+3	; 0x03
     bee:	88 23       	and	r24, r24
     bf0:	a1 f4       	brne	.+40     	; 0xc1a <DIO_vidsetpindir+0xe4>
			clr_bit (ddrb,pin);
     bf2:	a7 e3       	ldi	r26, 0x37	; 55
     bf4:	b0 e0       	ldi	r27, 0x00	; 0
     bf6:	e7 e3       	ldi	r30, 0x37	; 55
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	48 2f       	mov	r20, r24
     bfe:	8a 81       	ldd	r24, Y+2	; 0x02
     c00:	28 2f       	mov	r18, r24
     c02:	30 e0       	ldi	r19, 0x00	; 0
     c04:	81 e0       	ldi	r24, 0x01	; 1
     c06:	90 e0       	ldi	r25, 0x00	; 0
     c08:	02 2e       	mov	r0, r18
     c0a:	02 c0       	rjmp	.+4      	; 0xc10 <DIO_vidsetpindir+0xda>
     c0c:	88 0f       	add	r24, r24
     c0e:	99 1f       	adc	r25, r25
     c10:	0a 94       	dec	r0
     c12:	e2 f7       	brpl	.-8      	; 0xc0c <DIO_vidsetpindir+0xd6>
     c14:	80 95       	com	r24
     c16:	84 23       	and	r24, r20
     c18:	8c 93       	st	X, r24
		if (dir==1)
     c1a:	8b 81       	ldd	r24, Y+3	; 0x03
     c1c:	81 30       	cpi	r24, 0x01	; 1
     c1e:	09 f0       	breq	.+2      	; 0xc22 <DIO_vidsetpindir+0xec>
     c20:	70 c0       	rjmp	.+224    	; 0xd02 <DIO_vidsetpindir+0x1cc>
			set_bit (ddrb,pin);
     c22:	a7 e3       	ldi	r26, 0x37	; 55
     c24:	b0 e0       	ldi	r27, 0x00	; 0
     c26:	e7 e3       	ldi	r30, 0x37	; 55
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	80 81       	ld	r24, Z
     c2c:	48 2f       	mov	r20, r24
     c2e:	8a 81       	ldd	r24, Y+2	; 0x02
     c30:	28 2f       	mov	r18, r24
     c32:	30 e0       	ldi	r19, 0x00	; 0
     c34:	81 e0       	ldi	r24, 0x01	; 1
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	02 2e       	mov	r0, r18
     c3a:	02 c0       	rjmp	.+4      	; 0xc40 <DIO_vidsetpindir+0x10a>
     c3c:	88 0f       	add	r24, r24
     c3e:	99 1f       	adc	r25, r25
     c40:	0a 94       	dec	r0
     c42:	e2 f7       	brpl	.-8      	; 0xc3c <DIO_vidsetpindir+0x106>
     c44:	84 2b       	or	r24, r20
     c46:	8c 93       	st	X, r24
     c48:	5c c0       	rjmp	.+184    	; 0xd02 <DIO_vidsetpindir+0x1cc>
		break;
	case 2:
		if (dir==0)
     c4a:	8b 81       	ldd	r24, Y+3	; 0x03
     c4c:	88 23       	and	r24, r24
     c4e:	a1 f4       	brne	.+40     	; 0xc78 <DIO_vidsetpindir+0x142>
			clr_bit (ddrc,pin);
     c50:	a4 e3       	ldi	r26, 0x34	; 52
     c52:	b0 e0       	ldi	r27, 0x00	; 0
     c54:	e4 e3       	ldi	r30, 0x34	; 52
     c56:	f0 e0       	ldi	r31, 0x00	; 0
     c58:	80 81       	ld	r24, Z
     c5a:	48 2f       	mov	r20, r24
     c5c:	8a 81       	ldd	r24, Y+2	; 0x02
     c5e:	28 2f       	mov	r18, r24
     c60:	30 e0       	ldi	r19, 0x00	; 0
     c62:	81 e0       	ldi	r24, 0x01	; 1
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	02 2e       	mov	r0, r18
     c68:	02 c0       	rjmp	.+4      	; 0xc6e <DIO_vidsetpindir+0x138>
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	0a 94       	dec	r0
     c70:	e2 f7       	brpl	.-8      	; 0xc6a <DIO_vidsetpindir+0x134>
     c72:	80 95       	com	r24
     c74:	84 23       	and	r24, r20
     c76:	8c 93       	st	X, r24
		if (dir==1)
     c78:	8b 81       	ldd	r24, Y+3	; 0x03
     c7a:	81 30       	cpi	r24, 0x01	; 1
     c7c:	09 f0       	breq	.+2      	; 0xc80 <DIO_vidsetpindir+0x14a>
     c7e:	41 c0       	rjmp	.+130    	; 0xd02 <DIO_vidsetpindir+0x1cc>
			set_bit (ddrc,pin);
     c80:	a4 e3       	ldi	r26, 0x34	; 52
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	e4 e3       	ldi	r30, 0x34	; 52
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	48 2f       	mov	r20, r24
     c8c:	8a 81       	ldd	r24, Y+2	; 0x02
     c8e:	28 2f       	mov	r18, r24
     c90:	30 e0       	ldi	r19, 0x00	; 0
     c92:	81 e0       	ldi	r24, 0x01	; 1
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	02 2e       	mov	r0, r18
     c98:	02 c0       	rjmp	.+4      	; 0xc9e <DIO_vidsetpindir+0x168>
     c9a:	88 0f       	add	r24, r24
     c9c:	99 1f       	adc	r25, r25
     c9e:	0a 94       	dec	r0
     ca0:	e2 f7       	brpl	.-8      	; 0xc9a <DIO_vidsetpindir+0x164>
     ca2:	84 2b       	or	r24, r20
     ca4:	8c 93       	st	X, r24
     ca6:	2d c0       	rjmp	.+90     	; 0xd02 <DIO_vidsetpindir+0x1cc>
		break;
	case 3:
		if (dir==0)
     ca8:	8b 81       	ldd	r24, Y+3	; 0x03
     caa:	88 23       	and	r24, r24
     cac:	a1 f4       	brne	.+40     	; 0xcd6 <DIO_vidsetpindir+0x1a0>
			clr_bit (ddrd,pin);
     cae:	a1 e3       	ldi	r26, 0x31	; 49
     cb0:	b0 e0       	ldi	r27, 0x00	; 0
     cb2:	e1 e3       	ldi	r30, 0x31	; 49
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	48 2f       	mov	r20, r24
     cba:	8a 81       	ldd	r24, Y+2	; 0x02
     cbc:	28 2f       	mov	r18, r24
     cbe:	30 e0       	ldi	r19, 0x00	; 0
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	02 2e       	mov	r0, r18
     cc6:	02 c0       	rjmp	.+4      	; 0xccc <DIO_vidsetpindir+0x196>
     cc8:	88 0f       	add	r24, r24
     cca:	99 1f       	adc	r25, r25
     ccc:	0a 94       	dec	r0
     cce:	e2 f7       	brpl	.-8      	; 0xcc8 <DIO_vidsetpindir+0x192>
     cd0:	80 95       	com	r24
     cd2:	84 23       	and	r24, r20
     cd4:	8c 93       	st	X, r24
		if (dir==1)
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
     cd8:	81 30       	cpi	r24, 0x01	; 1
     cda:	99 f4       	brne	.+38     	; 0xd02 <DIO_vidsetpindir+0x1cc>
			set_bit (ddrd,pin);
     cdc:	a1 e3       	ldi	r26, 0x31	; 49
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	e1 e3       	ldi	r30, 0x31	; 49
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	48 2f       	mov	r20, r24
     ce8:	8a 81       	ldd	r24, Y+2	; 0x02
     cea:	28 2f       	mov	r18, r24
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	02 2e       	mov	r0, r18
     cf4:	02 c0       	rjmp	.+4      	; 0xcfa <DIO_vidsetpindir+0x1c4>
     cf6:	88 0f       	add	r24, r24
     cf8:	99 1f       	adc	r25, r25
     cfa:	0a 94       	dec	r0
     cfc:	e2 f7       	brpl	.-8      	; 0xcf6 <DIO_vidsetpindir+0x1c0>
     cfe:	84 2b       	or	r24, r20
     d00:	8c 93       	st	X, r24
		break;
	default :
		break;
	}
}
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	cf 91       	pop	r28
     d0e:	df 91       	pop	r29
     d10:	08 95       	ret

00000d12 <DIO_vidwritepinvalue>:

extern void DIO_vidwritepinvalue (u8 port, u8 pin, u8 value)
{
     d12:	df 93       	push	r29
     d14:	cf 93       	push	r28
     d16:	00 d0       	rcall	.+0      	; 0xd18 <DIO_vidwritepinvalue+0x6>
     d18:	00 d0       	rcall	.+0      	; 0xd1a <DIO_vidwritepinvalue+0x8>
     d1a:	0f 92       	push	r0
     d1c:	cd b7       	in	r28, 0x3d	; 61
     d1e:	de b7       	in	r29, 0x3e	; 62
     d20:	89 83       	std	Y+1, r24	; 0x01
     d22:	6a 83       	std	Y+2, r22	; 0x02
     d24:	4b 83       	std	Y+3, r20	; 0x03
	switch (port)
     d26:	89 81       	ldd	r24, Y+1	; 0x01
     d28:	28 2f       	mov	r18, r24
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	3d 83       	std	Y+5, r19	; 0x05
     d2e:	2c 83       	std	Y+4, r18	; 0x04
     d30:	8c 81       	ldd	r24, Y+4	; 0x04
     d32:	9d 81       	ldd	r25, Y+5	; 0x05
     d34:	81 30       	cpi	r24, 0x01	; 1
     d36:	91 05       	cpc	r25, r1
     d38:	09 f4       	brne	.+2      	; 0xd3c <DIO_vidwritepinvalue+0x2a>
     d3a:	46 c0       	rjmp	.+140    	; 0xdc8 <DIO_vidwritepinvalue+0xb6>
     d3c:	2c 81       	ldd	r18, Y+4	; 0x04
     d3e:	3d 81       	ldd	r19, Y+5	; 0x05
     d40:	22 30       	cpi	r18, 0x02	; 2
     d42:	31 05       	cpc	r19, r1
     d44:	2c f4       	brge	.+10     	; 0xd50 <DIO_vidwritepinvalue+0x3e>
     d46:	8c 81       	ldd	r24, Y+4	; 0x04
     d48:	9d 81       	ldd	r25, Y+5	; 0x05
     d4a:	00 97       	sbiw	r24, 0x00	; 0
     d4c:	71 f0       	breq	.+28     	; 0xd6a <DIO_vidwritepinvalue+0x58>
     d4e:	c7 c0       	rjmp	.+398    	; 0xede <DIO_vidwritepinvalue+0x1cc>
     d50:	2c 81       	ldd	r18, Y+4	; 0x04
     d52:	3d 81       	ldd	r19, Y+5	; 0x05
     d54:	22 30       	cpi	r18, 0x02	; 2
     d56:	31 05       	cpc	r19, r1
     d58:	09 f4       	brne	.+2      	; 0xd5c <DIO_vidwritepinvalue+0x4a>
     d5a:	65 c0       	rjmp	.+202    	; 0xe26 <DIO_vidwritepinvalue+0x114>
     d5c:	8c 81       	ldd	r24, Y+4	; 0x04
     d5e:	9d 81       	ldd	r25, Y+5	; 0x05
     d60:	83 30       	cpi	r24, 0x03	; 3
     d62:	91 05       	cpc	r25, r1
     d64:	09 f4       	brne	.+2      	; 0xd68 <DIO_vidwritepinvalue+0x56>
     d66:	8e c0       	rjmp	.+284    	; 0xe84 <DIO_vidwritepinvalue+0x172>
     d68:	ba c0       	rjmp	.+372    	; 0xede <DIO_vidwritepinvalue+0x1cc>
		{
	case 0:
		if (value==0)
     d6a:	8b 81       	ldd	r24, Y+3	; 0x03
     d6c:	88 23       	and	r24, r24
     d6e:	a1 f4       	brne	.+40     	; 0xd98 <DIO_vidwritepinvalue+0x86>
			clr_bit (porta,pin);
     d70:	ab e3       	ldi	r26, 0x3B	; 59
     d72:	b0 e0       	ldi	r27, 0x00	; 0
     d74:	eb e3       	ldi	r30, 0x3B	; 59
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	80 81       	ld	r24, Z
     d7a:	48 2f       	mov	r20, r24
     d7c:	8a 81       	ldd	r24, Y+2	; 0x02
     d7e:	28 2f       	mov	r18, r24
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	02 2e       	mov	r0, r18
     d88:	02 c0       	rjmp	.+4      	; 0xd8e <DIO_vidwritepinvalue+0x7c>
     d8a:	88 0f       	add	r24, r24
     d8c:	99 1f       	adc	r25, r25
     d8e:	0a 94       	dec	r0
     d90:	e2 f7       	brpl	.-8      	; 0xd8a <DIO_vidwritepinvalue+0x78>
     d92:	80 95       	com	r24
     d94:	84 23       	and	r24, r20
     d96:	8c 93       	st	X, r24
		if (value==1)
     d98:	8b 81       	ldd	r24, Y+3	; 0x03
     d9a:	81 30       	cpi	r24, 0x01	; 1
     d9c:	09 f0       	breq	.+2      	; 0xda0 <DIO_vidwritepinvalue+0x8e>
     d9e:	9f c0       	rjmp	.+318    	; 0xede <DIO_vidwritepinvalue+0x1cc>
			set_bit (porta,pin);
     da0:	ab e3       	ldi	r26, 0x3B	; 59
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	eb e3       	ldi	r30, 0x3B	; 59
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	48 2f       	mov	r20, r24
     dac:	8a 81       	ldd	r24, Y+2	; 0x02
     dae:	28 2f       	mov	r18, r24
     db0:	30 e0       	ldi	r19, 0x00	; 0
     db2:	81 e0       	ldi	r24, 0x01	; 1
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	02 2e       	mov	r0, r18
     db8:	02 c0       	rjmp	.+4      	; 0xdbe <DIO_vidwritepinvalue+0xac>
     dba:	88 0f       	add	r24, r24
     dbc:	99 1f       	adc	r25, r25
     dbe:	0a 94       	dec	r0
     dc0:	e2 f7       	brpl	.-8      	; 0xdba <DIO_vidwritepinvalue+0xa8>
     dc2:	84 2b       	or	r24, r20
     dc4:	8c 93       	st	X, r24
     dc6:	8b c0       	rjmp	.+278    	; 0xede <DIO_vidwritepinvalue+0x1cc>
			break;
		case 1:
		if (value==0)
     dc8:	8b 81       	ldd	r24, Y+3	; 0x03
     dca:	88 23       	and	r24, r24
     dcc:	a1 f4       	brne	.+40     	; 0xdf6 <DIO_vidwritepinvalue+0xe4>
			clr_bit (portb,pin);
     dce:	a8 e3       	ldi	r26, 0x38	; 56
     dd0:	b0 e0       	ldi	r27, 0x00	; 0
     dd2:	e8 e3       	ldi	r30, 0x38	; 56
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	48 2f       	mov	r20, r24
     dda:	8a 81       	ldd	r24, Y+2	; 0x02
     ddc:	28 2f       	mov	r18, r24
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	81 e0       	ldi	r24, 0x01	; 1
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	02 2e       	mov	r0, r18
     de6:	02 c0       	rjmp	.+4      	; 0xdec <DIO_vidwritepinvalue+0xda>
     de8:	88 0f       	add	r24, r24
     dea:	99 1f       	adc	r25, r25
     dec:	0a 94       	dec	r0
     dee:	e2 f7       	brpl	.-8      	; 0xde8 <DIO_vidwritepinvalue+0xd6>
     df0:	80 95       	com	r24
     df2:	84 23       	and	r24, r20
     df4:	8c 93       	st	X, r24
		if (value==1)
     df6:	8b 81       	ldd	r24, Y+3	; 0x03
     df8:	81 30       	cpi	r24, 0x01	; 1
     dfa:	09 f0       	breq	.+2      	; 0xdfe <DIO_vidwritepinvalue+0xec>
     dfc:	70 c0       	rjmp	.+224    	; 0xede <DIO_vidwritepinvalue+0x1cc>
			set_bit (portb,pin);
     dfe:	a8 e3       	ldi	r26, 0x38	; 56
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	e8 e3       	ldi	r30, 0x38	; 56
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	48 2f       	mov	r20, r24
     e0a:	8a 81       	ldd	r24, Y+2	; 0x02
     e0c:	28 2f       	mov	r18, r24
     e0e:	30 e0       	ldi	r19, 0x00	; 0
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	02 2e       	mov	r0, r18
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <DIO_vidwritepinvalue+0x10a>
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	0a 94       	dec	r0
     e1e:	e2 f7       	brpl	.-8      	; 0xe18 <DIO_vidwritepinvalue+0x106>
     e20:	84 2b       	or	r24, r20
     e22:	8c 93       	st	X, r24
     e24:	5c c0       	rjmp	.+184    	; 0xede <DIO_vidwritepinvalue+0x1cc>
		break;
	case 2:
		if (value==0)
     e26:	8b 81       	ldd	r24, Y+3	; 0x03
     e28:	88 23       	and	r24, r24
     e2a:	a1 f4       	brne	.+40     	; 0xe54 <DIO_vidwritepinvalue+0x142>
			clr_bit (portc,pin);
     e2c:	a5 e3       	ldi	r26, 0x35	; 53
     e2e:	b0 e0       	ldi	r27, 0x00	; 0
     e30:	e5 e3       	ldi	r30, 0x35	; 53
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	48 2f       	mov	r20, r24
     e38:	8a 81       	ldd	r24, Y+2	; 0x02
     e3a:	28 2f       	mov	r18, r24
     e3c:	30 e0       	ldi	r19, 0x00	; 0
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	02 2e       	mov	r0, r18
     e44:	02 c0       	rjmp	.+4      	; 0xe4a <DIO_vidwritepinvalue+0x138>
     e46:	88 0f       	add	r24, r24
     e48:	99 1f       	adc	r25, r25
     e4a:	0a 94       	dec	r0
     e4c:	e2 f7       	brpl	.-8      	; 0xe46 <DIO_vidwritepinvalue+0x134>
     e4e:	80 95       	com	r24
     e50:	84 23       	and	r24, r20
     e52:	8c 93       	st	X, r24
		if (value==1)
     e54:	8b 81       	ldd	r24, Y+3	; 0x03
     e56:	81 30       	cpi	r24, 0x01	; 1
     e58:	09 f0       	breq	.+2      	; 0xe5c <DIO_vidwritepinvalue+0x14a>
     e5a:	41 c0       	rjmp	.+130    	; 0xede <DIO_vidwritepinvalue+0x1cc>
			set_bit (portc,pin);
     e5c:	a5 e3       	ldi	r26, 0x35	; 53
     e5e:	b0 e0       	ldi	r27, 0x00	; 0
     e60:	e5 e3       	ldi	r30, 0x35	; 53
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	80 81       	ld	r24, Z
     e66:	48 2f       	mov	r20, r24
     e68:	8a 81       	ldd	r24, Y+2	; 0x02
     e6a:	28 2f       	mov	r18, r24
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	02 2e       	mov	r0, r18
     e74:	02 c0       	rjmp	.+4      	; 0xe7a <DIO_vidwritepinvalue+0x168>
     e76:	88 0f       	add	r24, r24
     e78:	99 1f       	adc	r25, r25
     e7a:	0a 94       	dec	r0
     e7c:	e2 f7       	brpl	.-8      	; 0xe76 <DIO_vidwritepinvalue+0x164>
     e7e:	84 2b       	or	r24, r20
     e80:	8c 93       	st	X, r24
     e82:	2d c0       	rjmp	.+90     	; 0xede <DIO_vidwritepinvalue+0x1cc>
			break;
		case 3:
		if (value==0)
     e84:	8b 81       	ldd	r24, Y+3	; 0x03
     e86:	88 23       	and	r24, r24
     e88:	a1 f4       	brne	.+40     	; 0xeb2 <DIO_vidwritepinvalue+0x1a0>
			clr_bit (portd,pin);
     e8a:	a2 e3       	ldi	r26, 0x32	; 50
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	e2 e3       	ldi	r30, 0x32	; 50
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	48 2f       	mov	r20, r24
     e96:	8a 81       	ldd	r24, Y+2	; 0x02
     e98:	28 2f       	mov	r18, r24
     e9a:	30 e0       	ldi	r19, 0x00	; 0
     e9c:	81 e0       	ldi	r24, 0x01	; 1
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	02 2e       	mov	r0, r18
     ea2:	02 c0       	rjmp	.+4      	; 0xea8 <DIO_vidwritepinvalue+0x196>
     ea4:	88 0f       	add	r24, r24
     ea6:	99 1f       	adc	r25, r25
     ea8:	0a 94       	dec	r0
     eaa:	e2 f7       	brpl	.-8      	; 0xea4 <DIO_vidwritepinvalue+0x192>
     eac:	80 95       	com	r24
     eae:	84 23       	and	r24, r20
     eb0:	8c 93       	st	X, r24
		if (value==1)
     eb2:	8b 81       	ldd	r24, Y+3	; 0x03
     eb4:	81 30       	cpi	r24, 0x01	; 1
     eb6:	99 f4       	brne	.+38     	; 0xede <DIO_vidwritepinvalue+0x1cc>
				set_bit (portd,pin);
     eb8:	a2 e3       	ldi	r26, 0x32	; 50
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e2 e3       	ldi	r30, 0x32	; 50
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	48 2f       	mov	r20, r24
     ec4:	8a 81       	ldd	r24, Y+2	; 0x02
     ec6:	28 2f       	mov	r18, r24
     ec8:	30 e0       	ldi	r19, 0x00	; 0
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	02 2e       	mov	r0, r18
     ed0:	02 c0       	rjmp	.+4      	; 0xed6 <DIO_vidwritepinvalue+0x1c4>
     ed2:	88 0f       	add	r24, r24
     ed4:	99 1f       	adc	r25, r25
     ed6:	0a 94       	dec	r0
     ed8:	e2 f7       	brpl	.-8      	; 0xed2 <DIO_vidwritepinvalue+0x1c0>
     eda:	84 2b       	or	r24, r20
     edc:	8c 93       	st	X, r24
			break;
		default :
			break;
		}
}
     ede:	0f 90       	pop	r0
     ee0:	0f 90       	pop	r0
     ee2:	0f 90       	pop	r0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	cf 91       	pop	r28
     eea:	df 91       	pop	r29
     eec:	08 95       	ret

00000eee <DIO_u8readpinvalue>:

extern u8 DIO_u8readpinvalue (u8 port, u8 pin)
{
     eee:	df 93       	push	r29
     ef0:	cf 93       	push	r28
     ef2:	00 d0       	rcall	.+0      	; 0xef4 <DIO_u8readpinvalue+0x6>
     ef4:	00 d0       	rcall	.+0      	; 0xef6 <DIO_u8readpinvalue+0x8>
     ef6:	0f 92       	push	r0
     ef8:	cd b7       	in	r28, 0x3d	; 61
     efa:	de b7       	in	r29, 0x3e	; 62
     efc:	89 83       	std	Y+1, r24	; 0x01
     efe:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
     f00:	89 81       	ldd	r24, Y+1	; 0x01
     f02:	28 2f       	mov	r18, r24
     f04:	30 e0       	ldi	r19, 0x00	; 0
     f06:	3d 83       	std	Y+5, r19	; 0x05
     f08:	2c 83       	std	Y+4, r18	; 0x04
     f0a:	4c 81       	ldd	r20, Y+4	; 0x04
     f0c:	5d 81       	ldd	r21, Y+5	; 0x05
     f0e:	41 30       	cpi	r20, 0x01	; 1
     f10:	51 05       	cpc	r21, r1
     f12:	b1 f1       	breq	.+108    	; 0xf80 <DIO_u8readpinvalue+0x92>
     f14:	8c 81       	ldd	r24, Y+4	; 0x04
     f16:	9d 81       	ldd	r25, Y+5	; 0x05
     f18:	82 30       	cpi	r24, 0x02	; 2
     f1a:	91 05       	cpc	r25, r1
     f1c:	34 f4       	brge	.+12     	; 0xf2a <DIO_u8readpinvalue+0x3c>
     f1e:	2c 81       	ldd	r18, Y+4	; 0x04
     f20:	3d 81       	ldd	r19, Y+5	; 0x05
     f22:	21 15       	cp	r18, r1
     f24:	31 05       	cpc	r19, r1
     f26:	71 f0       	breq	.+28     	; 0xf44 <DIO_u8readpinvalue+0x56>
     f28:	85 c0       	rjmp	.+266    	; 0x1034 <DIO_u8readpinvalue+0x146>
     f2a:	4c 81       	ldd	r20, Y+4	; 0x04
     f2c:	5d 81       	ldd	r21, Y+5	; 0x05
     f2e:	42 30       	cpi	r20, 0x02	; 2
     f30:	51 05       	cpc	r21, r1
     f32:	09 f4       	brne	.+2      	; 0xf36 <DIO_u8readpinvalue+0x48>
     f34:	43 c0       	rjmp	.+134    	; 0xfbc <DIO_u8readpinvalue+0xce>
     f36:	8c 81       	ldd	r24, Y+4	; 0x04
     f38:	9d 81       	ldd	r25, Y+5	; 0x05
     f3a:	83 30       	cpi	r24, 0x03	; 3
     f3c:	91 05       	cpc	r25, r1
     f3e:	09 f4       	brne	.+2      	; 0xf42 <DIO_u8readpinvalue+0x54>
     f40:	5b c0       	rjmp	.+182    	; 0xff8 <DIO_u8readpinvalue+0x10a>
     f42:	78 c0       	rjmp	.+240    	; 0x1034 <DIO_u8readpinvalue+0x146>
	{
	case 0 :
		return get_bit (pina,pin);
     f44:	e9 e3       	ldi	r30, 0x39	; 57
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	80 81       	ld	r24, Z
     f4a:	48 2f       	mov	r20, r24
     f4c:	50 e0       	ldi	r21, 0x00	; 0
     f4e:	8a 81       	ldd	r24, Y+2	; 0x02
     f50:	28 2f       	mov	r18, r24
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <DIO_u8readpinvalue+0x70>
     f5a:	88 0f       	add	r24, r24
     f5c:	99 1f       	adc	r25, r25
     f5e:	2a 95       	dec	r18
     f60:	e2 f7       	brpl	.-8      	; 0xf5a <DIO_u8readpinvalue+0x6c>
     f62:	9a 01       	movw	r18, r20
     f64:	28 23       	and	r18, r24
     f66:	39 23       	and	r19, r25
     f68:	8a 81       	ldd	r24, Y+2	; 0x02
     f6a:	88 2f       	mov	r24, r24
     f6c:	90 e0       	ldi	r25, 0x00	; 0
     f6e:	a9 01       	movw	r20, r18
     f70:	02 c0       	rjmp	.+4      	; 0xf76 <DIO_u8readpinvalue+0x88>
     f72:	55 95       	asr	r21
     f74:	47 95       	ror	r20
     f76:	8a 95       	dec	r24
     f78:	e2 f7       	brpl	.-8      	; 0xf72 <DIO_u8readpinvalue+0x84>
     f7a:	ca 01       	movw	r24, r20
     f7c:	8b 83       	std	Y+3, r24	; 0x03
     f7e:	5c c0       	rjmp	.+184    	; 0x1038 <DIO_u8readpinvalue+0x14a>
		break;
	case 1 :
		return get_bit (pinb,pin);
     f80:	e6 e3       	ldi	r30, 0x36	; 54
     f82:	f0 e0       	ldi	r31, 0x00	; 0
     f84:	80 81       	ld	r24, Z
     f86:	48 2f       	mov	r20, r24
     f88:	50 e0       	ldi	r21, 0x00	; 0
     f8a:	8a 81       	ldd	r24, Y+2	; 0x02
     f8c:	28 2f       	mov	r18, r24
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	02 c0       	rjmp	.+4      	; 0xf9a <DIO_u8readpinvalue+0xac>
     f96:	88 0f       	add	r24, r24
     f98:	99 1f       	adc	r25, r25
     f9a:	2a 95       	dec	r18
     f9c:	e2 f7       	brpl	.-8      	; 0xf96 <DIO_u8readpinvalue+0xa8>
     f9e:	9a 01       	movw	r18, r20
     fa0:	28 23       	and	r18, r24
     fa2:	39 23       	and	r19, r25
     fa4:	8a 81       	ldd	r24, Y+2	; 0x02
     fa6:	88 2f       	mov	r24, r24
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	a9 01       	movw	r20, r18
     fac:	02 c0       	rjmp	.+4      	; 0xfb2 <DIO_u8readpinvalue+0xc4>
     fae:	55 95       	asr	r21
     fb0:	47 95       	ror	r20
     fb2:	8a 95       	dec	r24
     fb4:	e2 f7       	brpl	.-8      	; 0xfae <DIO_u8readpinvalue+0xc0>
     fb6:	ca 01       	movw	r24, r20
     fb8:	8b 83       	std	Y+3, r24	; 0x03
     fba:	3e c0       	rjmp	.+124    	; 0x1038 <DIO_u8readpinvalue+0x14a>
		break;
	case 2 :
		return get_bit (pinc,pin);
     fbc:	e3 e3       	ldi	r30, 0x33	; 51
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	48 2f       	mov	r20, r24
     fc4:	50 e0       	ldi	r21, 0x00	; 0
     fc6:	8a 81       	ldd	r24, Y+2	; 0x02
     fc8:	28 2f       	mov	r18, r24
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <DIO_u8readpinvalue+0xe8>
     fd2:	88 0f       	add	r24, r24
     fd4:	99 1f       	adc	r25, r25
     fd6:	2a 95       	dec	r18
     fd8:	e2 f7       	brpl	.-8      	; 0xfd2 <DIO_u8readpinvalue+0xe4>
     fda:	9a 01       	movw	r18, r20
     fdc:	28 23       	and	r18, r24
     fde:	39 23       	and	r19, r25
     fe0:	8a 81       	ldd	r24, Y+2	; 0x02
     fe2:	88 2f       	mov	r24, r24
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	a9 01       	movw	r20, r18
     fe8:	02 c0       	rjmp	.+4      	; 0xfee <DIO_u8readpinvalue+0x100>
     fea:	55 95       	asr	r21
     fec:	47 95       	ror	r20
     fee:	8a 95       	dec	r24
     ff0:	e2 f7       	brpl	.-8      	; 0xfea <DIO_u8readpinvalue+0xfc>
     ff2:	ca 01       	movw	r24, r20
     ff4:	8b 83       	std	Y+3, r24	; 0x03
     ff6:	20 c0       	rjmp	.+64     	; 0x1038 <DIO_u8readpinvalue+0x14a>
		break;
	case 3 :
		return  get_bit (pind,pin);
     ff8:	e0 e3       	ldi	r30, 0x30	; 48
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	48 2f       	mov	r20, r24
    1000:	50 e0       	ldi	r21, 0x00	; 0
    1002:	8a 81       	ldd	r24, Y+2	; 0x02
    1004:	28 2f       	mov	r18, r24
    1006:	30 e0       	ldi	r19, 0x00	; 0
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	02 c0       	rjmp	.+4      	; 0x1012 <DIO_u8readpinvalue+0x124>
    100e:	88 0f       	add	r24, r24
    1010:	99 1f       	adc	r25, r25
    1012:	2a 95       	dec	r18
    1014:	e2 f7       	brpl	.-8      	; 0x100e <DIO_u8readpinvalue+0x120>
    1016:	9a 01       	movw	r18, r20
    1018:	28 23       	and	r18, r24
    101a:	39 23       	and	r19, r25
    101c:	8a 81       	ldd	r24, Y+2	; 0x02
    101e:	88 2f       	mov	r24, r24
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	a9 01       	movw	r20, r18
    1024:	02 c0       	rjmp	.+4      	; 0x102a <DIO_u8readpinvalue+0x13c>
    1026:	55 95       	asr	r21
    1028:	47 95       	ror	r20
    102a:	8a 95       	dec	r24
    102c:	e2 f7       	brpl	.-8      	; 0x1026 <DIO_u8readpinvalue+0x138>
    102e:	ca 01       	movw	r24, r20
    1030:	8b 83       	std	Y+3, r24	; 0x03
    1032:	02 c0       	rjmp	.+4      	; 0x1038 <DIO_u8readpinvalue+0x14a>
	break;
	default :
		return 2;
    1034:	52 e0       	ldi	r21, 0x02	; 2
    1036:	5b 83       	std	Y+3, r21	; 0x03
    1038:	8b 81       	ldd	r24, Y+3	; 0x03
	}
}
    103a:	0f 90       	pop	r0
    103c:	0f 90       	pop	r0
    103e:	0f 90       	pop	r0
    1040:	0f 90       	pop	r0
    1042:	0f 90       	pop	r0
    1044:	cf 91       	pop	r28
    1046:	df 91       	pop	r29
    1048:	08 95       	ret

0000104a <DIO_vidportdir>:
extern void DIO_vidportdir (u8 port ,u8 direction)
{
    104a:	df 93       	push	r29
    104c:	cf 93       	push	r28
    104e:	00 d0       	rcall	.+0      	; 0x1050 <DIO_vidportdir+0x6>
    1050:	00 d0       	rcall	.+0      	; 0x1052 <DIO_vidportdir+0x8>
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
    1056:	89 83       	std	Y+1, r24	; 0x01
    1058:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    105a:	89 81       	ldd	r24, Y+1	; 0x01
    105c:	28 2f       	mov	r18, r24
    105e:	30 e0       	ldi	r19, 0x00	; 0
    1060:	3c 83       	std	Y+4, r19	; 0x04
    1062:	2b 83       	std	Y+3, r18	; 0x03
    1064:	8b 81       	ldd	r24, Y+3	; 0x03
    1066:	9c 81       	ldd	r25, Y+4	; 0x04
    1068:	81 30       	cpi	r24, 0x01	; 1
    106a:	91 05       	cpc	r25, r1
    106c:	d1 f0       	breq	.+52     	; 0x10a2 <DIO_vidportdir+0x58>
    106e:	2b 81       	ldd	r18, Y+3	; 0x03
    1070:	3c 81       	ldd	r19, Y+4	; 0x04
    1072:	22 30       	cpi	r18, 0x02	; 2
    1074:	31 05       	cpc	r19, r1
    1076:	2c f4       	brge	.+10     	; 0x1082 <DIO_vidportdir+0x38>
    1078:	8b 81       	ldd	r24, Y+3	; 0x03
    107a:	9c 81       	ldd	r25, Y+4	; 0x04
    107c:	00 97       	sbiw	r24, 0x00	; 0
    107e:	61 f0       	breq	.+24     	; 0x1098 <DIO_vidportdir+0x4e>
    1080:	1e c0       	rjmp	.+60     	; 0x10be <DIO_vidportdir+0x74>
    1082:	2b 81       	ldd	r18, Y+3	; 0x03
    1084:	3c 81       	ldd	r19, Y+4	; 0x04
    1086:	22 30       	cpi	r18, 0x02	; 2
    1088:	31 05       	cpc	r19, r1
    108a:	81 f0       	breq	.+32     	; 0x10ac <DIO_vidportdir+0x62>
    108c:	8b 81       	ldd	r24, Y+3	; 0x03
    108e:	9c 81       	ldd	r25, Y+4	; 0x04
    1090:	83 30       	cpi	r24, 0x03	; 3
    1092:	91 05       	cpc	r25, r1
    1094:	81 f0       	breq	.+32     	; 0x10b6 <DIO_vidportdir+0x6c>
    1096:	13 c0       	rjmp	.+38     	; 0x10be <DIO_vidportdir+0x74>
	{
	case 0 :
		ddra=direction;
    1098:	ea e3       	ldi	r30, 0x3A	; 58
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	8a 81       	ldd	r24, Y+2	; 0x02
    109e:	80 83       	st	Z, r24
    10a0:	0e c0       	rjmp	.+28     	; 0x10be <DIO_vidportdir+0x74>
		break;
	case 1 :
		ddrb=direction;
    10a2:	e7 e3       	ldi	r30, 0x37	; 55
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	8a 81       	ldd	r24, Y+2	; 0x02
    10a8:	80 83       	st	Z, r24
    10aa:	09 c0       	rjmp	.+18     	; 0x10be <DIO_vidportdir+0x74>
		break;
	case 2 :
		ddrc=direction;
    10ac:	e4 e3       	ldi	r30, 0x34	; 52
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	8a 81       	ldd	r24, Y+2	; 0x02
    10b2:	80 83       	st	Z, r24
    10b4:	04 c0       	rjmp	.+8      	; 0x10be <DIO_vidportdir+0x74>
		break;
	case 3 :
		ddrd=direction;
    10b6:	e1 e3       	ldi	r30, 0x31	; 49
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	8a 81       	ldd	r24, Y+2	; 0x02
    10bc:	80 83       	st	Z, r24
		break;
	default :
		break;
	}
}
    10be:	0f 90       	pop	r0
    10c0:	0f 90       	pop	r0
    10c2:	0f 90       	pop	r0
    10c4:	0f 90       	pop	r0
    10c6:	cf 91       	pop	r28
    10c8:	df 91       	pop	r29
    10ca:	08 95       	ret

000010cc <DIO_vidportwrite>:
extern void DIO_vidportwrite (u8 port ,u8 input)
{
    10cc:	df 93       	push	r29
    10ce:	cf 93       	push	r28
    10d0:	00 d0       	rcall	.+0      	; 0x10d2 <DIO_vidportwrite+0x6>
    10d2:	00 d0       	rcall	.+0      	; 0x10d4 <DIO_vidportwrite+0x8>
    10d4:	cd b7       	in	r28, 0x3d	; 61
    10d6:	de b7       	in	r29, 0x3e	; 62
    10d8:	89 83       	std	Y+1, r24	; 0x01
    10da:	6a 83       	std	Y+2, r22	; 0x02
	switch (port)
    10dc:	89 81       	ldd	r24, Y+1	; 0x01
    10de:	28 2f       	mov	r18, r24
    10e0:	30 e0       	ldi	r19, 0x00	; 0
    10e2:	3c 83       	std	Y+4, r19	; 0x04
    10e4:	2b 83       	std	Y+3, r18	; 0x03
    10e6:	8b 81       	ldd	r24, Y+3	; 0x03
    10e8:	9c 81       	ldd	r25, Y+4	; 0x04
    10ea:	81 30       	cpi	r24, 0x01	; 1
    10ec:	91 05       	cpc	r25, r1
    10ee:	d1 f0       	breq	.+52     	; 0x1124 <DIO_vidportwrite+0x58>
    10f0:	2b 81       	ldd	r18, Y+3	; 0x03
    10f2:	3c 81       	ldd	r19, Y+4	; 0x04
    10f4:	22 30       	cpi	r18, 0x02	; 2
    10f6:	31 05       	cpc	r19, r1
    10f8:	2c f4       	brge	.+10     	; 0x1104 <DIO_vidportwrite+0x38>
    10fa:	8b 81       	ldd	r24, Y+3	; 0x03
    10fc:	9c 81       	ldd	r25, Y+4	; 0x04
    10fe:	00 97       	sbiw	r24, 0x00	; 0
    1100:	61 f0       	breq	.+24     	; 0x111a <DIO_vidportwrite+0x4e>
    1102:	1e c0       	rjmp	.+60     	; 0x1140 <DIO_vidportwrite+0x74>
    1104:	2b 81       	ldd	r18, Y+3	; 0x03
    1106:	3c 81       	ldd	r19, Y+4	; 0x04
    1108:	22 30       	cpi	r18, 0x02	; 2
    110a:	31 05       	cpc	r19, r1
    110c:	81 f0       	breq	.+32     	; 0x112e <DIO_vidportwrite+0x62>
    110e:	8b 81       	ldd	r24, Y+3	; 0x03
    1110:	9c 81       	ldd	r25, Y+4	; 0x04
    1112:	83 30       	cpi	r24, 0x03	; 3
    1114:	91 05       	cpc	r25, r1
    1116:	81 f0       	breq	.+32     	; 0x1138 <DIO_vidportwrite+0x6c>
    1118:	13 c0       	rjmp	.+38     	; 0x1140 <DIO_vidportwrite+0x74>
	{
	case 0 :
		porta=input;
    111a:	eb e3       	ldi	r30, 0x3B	; 59
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	8a 81       	ldd	r24, Y+2	; 0x02
    1120:	80 83       	st	Z, r24
    1122:	0e c0       	rjmp	.+28     	; 0x1140 <DIO_vidportwrite+0x74>
		break;
	case 1 :
		portb=input;
    1124:	e8 e3       	ldi	r30, 0x38	; 56
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	8a 81       	ldd	r24, Y+2	; 0x02
    112a:	80 83       	st	Z, r24
    112c:	09 c0       	rjmp	.+18     	; 0x1140 <DIO_vidportwrite+0x74>
		break;
	case 2 :
		portc=input;
    112e:	e5 e3       	ldi	r30, 0x35	; 53
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	8a 81       	ldd	r24, Y+2	; 0x02
    1134:	80 83       	st	Z, r24
    1136:	04 c0       	rjmp	.+8      	; 0x1140 <DIO_vidportwrite+0x74>
		break;
	case 3 :
		portd=input;
    1138:	e2 e3       	ldi	r30, 0x32	; 50
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	8a 81       	ldd	r24, Y+2	; 0x02
    113e:	80 83       	st	Z, r24
		break;
	default :
		break;
	}
}
    1140:	0f 90       	pop	r0
    1142:	0f 90       	pop	r0
    1144:	0f 90       	pop	r0
    1146:	0f 90       	pop	r0
    1148:	cf 91       	pop	r28
    114a:	df 91       	pop	r29
    114c:	08 95       	ret

0000114e <LCD_vidwritecommand>:
#include "LCD.h"
#include <avr/delay.h>
#define f_cpu 8000000

extern void LCD_vidwritecommand (u8 command)
{
    114e:	df 93       	push	r29
    1150:	cf 93       	push	r28
    1152:	cd b7       	in	r28, 0x3d	; 61
    1154:	de b7       	in	r29, 0x3e	; 62
    1156:	2f 97       	sbiw	r28, 0x0f	; 15
    1158:	0f b6       	in	r0, 0x3f	; 63
    115a:	f8 94       	cli
    115c:	de bf       	out	0x3e, r29	; 62
    115e:	0f be       	out	0x3f, r0	; 63
    1160:	cd bf       	out	0x3d, r28	; 61
    1162:	8f 87       	std	Y+15, r24	; 0x0f
	//RW=0
	DIO_vidwritepinvalue (control_port,RW,low);
    1164:	82 e0       	ldi	r24, 0x02	; 2
    1166:	61 e0       	ldi	r22, 0x01	; 1
    1168:	40 e0       	ldi	r20, 0x00	; 0
    116a:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
	//RS=0
	DIO_vidwritepinvalue (control_port,RS,low);
    116e:	82 e0       	ldi	r24, 0x02	; 2
    1170:	60 e0       	ldi	r22, 0x00	; 0
    1172:	40 e0       	ldi	r20, 0x00	; 0
    1174:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
	//Data
	DIO_vidportwrite (data_port,command);
    1178:	80 e0       	ldi	r24, 0x00	; 0
    117a:	6f 85       	ldd	r22, Y+15	; 0x0f
    117c:	0e 94 66 08 	call	0x10cc	; 0x10cc <DIO_vidportwrite>
	//start execution E=1
	DIO_vidwritepinvalue(control_port,E,high);
    1180:	82 e0       	ldi	r24, 0x02	; 2
    1182:	62 e0       	ldi	r22, 0x02	; 2
    1184:	41 e0       	ldi	r20, 0x01	; 1
    1186:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
    118a:	80 e0       	ldi	r24, 0x00	; 0
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	a0 e0       	ldi	r26, 0x00	; 0
    1190:	b0 e4       	ldi	r27, 0x40	; 64
    1192:	8b 87       	std	Y+11, r24	; 0x0b
    1194:	9c 87       	std	Y+12, r25	; 0x0c
    1196:	ad 87       	std	Y+13, r26	; 0x0d
    1198:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    119a:	6b 85       	ldd	r22, Y+11	; 0x0b
    119c:	7c 85       	ldd	r23, Y+12	; 0x0c
    119e:	8d 85       	ldd	r24, Y+13	; 0x0d
    11a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    11a2:	20 e0       	ldi	r18, 0x00	; 0
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	4a ef       	ldi	r20, 0xFA	; 250
    11a8:	54 e4       	ldi	r21, 0x44	; 68
    11aa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    11ae:	dc 01       	movw	r26, r24
    11b0:	cb 01       	movw	r24, r22
    11b2:	8f 83       	std	Y+7, r24	; 0x07
    11b4:	98 87       	std	Y+8, r25	; 0x08
    11b6:	a9 87       	std	Y+9, r26	; 0x09
    11b8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11ba:	6f 81       	ldd	r22, Y+7	; 0x07
    11bc:	78 85       	ldd	r23, Y+8	; 0x08
    11be:	89 85       	ldd	r24, Y+9	; 0x09
    11c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    11c2:	20 e0       	ldi	r18, 0x00	; 0
    11c4:	30 e0       	ldi	r19, 0x00	; 0
    11c6:	40 e8       	ldi	r20, 0x80	; 128
    11c8:	5f e3       	ldi	r21, 0x3F	; 63
    11ca:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    11ce:	88 23       	and	r24, r24
    11d0:	2c f4       	brge	.+10     	; 0x11dc <LCD_vidwritecommand+0x8e>
		__ticks = 1;
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	9e 83       	std	Y+6, r25	; 0x06
    11d8:	8d 83       	std	Y+5, r24	; 0x05
    11da:	3f c0       	rjmp	.+126    	; 0x125a <LCD_vidwritecommand+0x10c>
	else if (__tmp > 65535)
    11dc:	6f 81       	ldd	r22, Y+7	; 0x07
    11de:	78 85       	ldd	r23, Y+8	; 0x08
    11e0:	89 85       	ldd	r24, Y+9	; 0x09
    11e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    11e4:	20 e0       	ldi	r18, 0x00	; 0
    11e6:	3f ef       	ldi	r19, 0xFF	; 255
    11e8:	4f e7       	ldi	r20, 0x7F	; 127
    11ea:	57 e4       	ldi	r21, 0x47	; 71
    11ec:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    11f0:	18 16       	cp	r1, r24
    11f2:	4c f5       	brge	.+82     	; 0x1246 <LCD_vidwritecommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    11f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    11f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    11fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    11fc:	20 e0       	ldi	r18, 0x00	; 0
    11fe:	30 e0       	ldi	r19, 0x00	; 0
    1200:	40 e2       	ldi	r20, 0x20	; 32
    1202:	51 e4       	ldi	r21, 0x41	; 65
    1204:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1208:	dc 01       	movw	r26, r24
    120a:	cb 01       	movw	r24, r22
    120c:	bc 01       	movw	r22, r24
    120e:	cd 01       	movw	r24, r26
    1210:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1214:	dc 01       	movw	r26, r24
    1216:	cb 01       	movw	r24, r22
    1218:	9e 83       	std	Y+6, r25	; 0x06
    121a:	8d 83       	std	Y+5, r24	; 0x05
    121c:	0f c0       	rjmp	.+30     	; 0x123c <LCD_vidwritecommand+0xee>
    121e:	88 ec       	ldi	r24, 0xC8	; 200
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	9c 83       	std	Y+4, r25	; 0x04
    1224:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1226:	8b 81       	ldd	r24, Y+3	; 0x03
    1228:	9c 81       	ldd	r25, Y+4	; 0x04
    122a:	01 97       	sbiw	r24, 0x01	; 1
    122c:	f1 f7       	brne	.-4      	; 0x122a <LCD_vidwritecommand+0xdc>
    122e:	9c 83       	std	Y+4, r25	; 0x04
    1230:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1232:	8d 81       	ldd	r24, Y+5	; 0x05
    1234:	9e 81       	ldd	r25, Y+6	; 0x06
    1236:	01 97       	sbiw	r24, 0x01	; 1
    1238:	9e 83       	std	Y+6, r25	; 0x06
    123a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    123c:	8d 81       	ldd	r24, Y+5	; 0x05
    123e:	9e 81       	ldd	r25, Y+6	; 0x06
    1240:	00 97       	sbiw	r24, 0x00	; 0
    1242:	69 f7       	brne	.-38     	; 0x121e <LCD_vidwritecommand+0xd0>
    1244:	14 c0       	rjmp	.+40     	; 0x126e <LCD_vidwritecommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1246:	6f 81       	ldd	r22, Y+7	; 0x07
    1248:	78 85       	ldd	r23, Y+8	; 0x08
    124a:	89 85       	ldd	r24, Y+9	; 0x09
    124c:	9a 85       	ldd	r25, Y+10	; 0x0a
    124e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1252:	dc 01       	movw	r26, r24
    1254:	cb 01       	movw	r24, r22
    1256:	9e 83       	std	Y+6, r25	; 0x06
    1258:	8d 83       	std	Y+5, r24	; 0x05
    125a:	8d 81       	ldd	r24, Y+5	; 0x05
    125c:	9e 81       	ldd	r25, Y+6	; 0x06
    125e:	9a 83       	std	Y+2, r25	; 0x02
    1260:	89 83       	std	Y+1, r24	; 0x01
    1262:	89 81       	ldd	r24, Y+1	; 0x01
    1264:	9a 81       	ldd	r25, Y+2	; 0x02
    1266:	01 97       	sbiw	r24, 0x01	; 1
    1268:	f1 f7       	brne	.-4      	; 0x1266 <LCD_vidwritecommand+0x118>
    126a:	9a 83       	std	Y+2, r25	; 0x02
    126c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_vidwritepinvalue(control_port,E,low);
    126e:	82 e0       	ldi	r24, 0x02	; 2
    1270:	62 e0       	ldi	r22, 0x02	; 2
    1272:	40 e0       	ldi	r20, 0x00	; 0
    1274:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
}
    1278:	2f 96       	adiw	r28, 0x0f	; 15
    127a:	0f b6       	in	r0, 0x3f	; 63
    127c:	f8 94       	cli
    127e:	de bf       	out	0x3e, r29	; 62
    1280:	0f be       	out	0x3f, r0	; 63
    1282:	cd bf       	out	0x3d, r28	; 61
    1284:	cf 91       	pop	r28
    1286:	df 91       	pop	r29
    1288:	08 95       	ret

0000128a <LCD_vidwritedata>:
extern void LCD_vidwritedata (u8 data)
{
    128a:	df 93       	push	r29
    128c:	cf 93       	push	r28
    128e:	cd b7       	in	r28, 0x3d	; 61
    1290:	de b7       	in	r29, 0x3e	; 62
    1292:	2f 97       	sbiw	r28, 0x0f	; 15
    1294:	0f b6       	in	r0, 0x3f	; 63
    1296:	f8 94       	cli
    1298:	de bf       	out	0x3e, r29	; 62
    129a:	0f be       	out	0x3f, r0	; 63
    129c:	cd bf       	out	0x3d, r28	; 61
    129e:	8f 87       	std	Y+15, r24	; 0x0f
	//RW=0
	DIO_vidwritepinvalue (control_port,RW,low);
    12a0:	82 e0       	ldi	r24, 0x02	; 2
    12a2:	61 e0       	ldi	r22, 0x01	; 1
    12a4:	40 e0       	ldi	r20, 0x00	; 0
    12a6:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
	//RS=0
	DIO_vidwritepinvalue (control_port,RS,high);
    12aa:	82 e0       	ldi	r24, 0x02	; 2
    12ac:	60 e0       	ldi	r22, 0x00	; 0
    12ae:	41 e0       	ldi	r20, 0x01	; 1
    12b0:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
	//Data
	DIO_vidportwrite (data_port,data);
    12b4:	80 e0       	ldi	r24, 0x00	; 0
    12b6:	6f 85       	ldd	r22, Y+15	; 0x0f
    12b8:	0e 94 66 08 	call	0x10cc	; 0x10cc <DIO_vidportwrite>
	//start execution E=1
	DIO_vidwritepinvalue(control_port,E,high);
    12bc:	82 e0       	ldi	r24, 0x02	; 2
    12be:	62 e0       	ldi	r22, 0x02	; 2
    12c0:	41 e0       	ldi	r20, 0x01	; 1
    12c2:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
    12c6:	80 e0       	ldi	r24, 0x00	; 0
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	a0 e0       	ldi	r26, 0x00	; 0
    12cc:	b0 e4       	ldi	r27, 0x40	; 64
    12ce:	8b 87       	std	Y+11, r24	; 0x0b
    12d0:	9c 87       	std	Y+12, r25	; 0x0c
    12d2:	ad 87       	std	Y+13, r26	; 0x0d
    12d4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12d6:	6b 85       	ldd	r22, Y+11	; 0x0b
    12d8:	7c 85       	ldd	r23, Y+12	; 0x0c
    12da:	8d 85       	ldd	r24, Y+13	; 0x0d
    12dc:	9e 85       	ldd	r25, Y+14	; 0x0e
    12de:	20 e0       	ldi	r18, 0x00	; 0
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	4a ef       	ldi	r20, 0xFA	; 250
    12e4:	54 e4       	ldi	r21, 0x44	; 68
    12e6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12ea:	dc 01       	movw	r26, r24
    12ec:	cb 01       	movw	r24, r22
    12ee:	8f 83       	std	Y+7, r24	; 0x07
    12f0:	98 87       	std	Y+8, r25	; 0x08
    12f2:	a9 87       	std	Y+9, r26	; 0x09
    12f4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12f6:	6f 81       	ldd	r22, Y+7	; 0x07
    12f8:	78 85       	ldd	r23, Y+8	; 0x08
    12fa:	89 85       	ldd	r24, Y+9	; 0x09
    12fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    12fe:	20 e0       	ldi	r18, 0x00	; 0
    1300:	30 e0       	ldi	r19, 0x00	; 0
    1302:	40 e8       	ldi	r20, 0x80	; 128
    1304:	5f e3       	ldi	r21, 0x3F	; 63
    1306:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    130a:	88 23       	and	r24, r24
    130c:	2c f4       	brge	.+10     	; 0x1318 <LCD_vidwritedata+0x8e>
		__ticks = 1;
    130e:	81 e0       	ldi	r24, 0x01	; 1
    1310:	90 e0       	ldi	r25, 0x00	; 0
    1312:	9e 83       	std	Y+6, r25	; 0x06
    1314:	8d 83       	std	Y+5, r24	; 0x05
    1316:	3f c0       	rjmp	.+126    	; 0x1396 <LCD_vidwritedata+0x10c>
	else if (__tmp > 65535)
    1318:	6f 81       	ldd	r22, Y+7	; 0x07
    131a:	78 85       	ldd	r23, Y+8	; 0x08
    131c:	89 85       	ldd	r24, Y+9	; 0x09
    131e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1320:	20 e0       	ldi	r18, 0x00	; 0
    1322:	3f ef       	ldi	r19, 0xFF	; 255
    1324:	4f e7       	ldi	r20, 0x7F	; 127
    1326:	57 e4       	ldi	r21, 0x47	; 71
    1328:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    132c:	18 16       	cp	r1, r24
    132e:	4c f5       	brge	.+82     	; 0x1382 <LCD_vidwritedata+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1330:	6b 85       	ldd	r22, Y+11	; 0x0b
    1332:	7c 85       	ldd	r23, Y+12	; 0x0c
    1334:	8d 85       	ldd	r24, Y+13	; 0x0d
    1336:	9e 85       	ldd	r25, Y+14	; 0x0e
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	40 e2       	ldi	r20, 0x20	; 32
    133e:	51 e4       	ldi	r21, 0x41	; 65
    1340:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1344:	dc 01       	movw	r26, r24
    1346:	cb 01       	movw	r24, r22
    1348:	bc 01       	movw	r22, r24
    134a:	cd 01       	movw	r24, r26
    134c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1350:	dc 01       	movw	r26, r24
    1352:	cb 01       	movw	r24, r22
    1354:	9e 83       	std	Y+6, r25	; 0x06
    1356:	8d 83       	std	Y+5, r24	; 0x05
    1358:	0f c0       	rjmp	.+30     	; 0x1378 <LCD_vidwritedata+0xee>
    135a:	88 ec       	ldi	r24, 0xC8	; 200
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	9c 83       	std	Y+4, r25	; 0x04
    1360:	8b 83       	std	Y+3, r24	; 0x03
    1362:	8b 81       	ldd	r24, Y+3	; 0x03
    1364:	9c 81       	ldd	r25, Y+4	; 0x04
    1366:	01 97       	sbiw	r24, 0x01	; 1
    1368:	f1 f7       	brne	.-4      	; 0x1366 <LCD_vidwritedata+0xdc>
    136a:	9c 83       	std	Y+4, r25	; 0x04
    136c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    136e:	8d 81       	ldd	r24, Y+5	; 0x05
    1370:	9e 81       	ldd	r25, Y+6	; 0x06
    1372:	01 97       	sbiw	r24, 0x01	; 1
    1374:	9e 83       	std	Y+6, r25	; 0x06
    1376:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1378:	8d 81       	ldd	r24, Y+5	; 0x05
    137a:	9e 81       	ldd	r25, Y+6	; 0x06
    137c:	00 97       	sbiw	r24, 0x00	; 0
    137e:	69 f7       	brne	.-38     	; 0x135a <LCD_vidwritedata+0xd0>
    1380:	14 c0       	rjmp	.+40     	; 0x13aa <LCD_vidwritedata+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1382:	6f 81       	ldd	r22, Y+7	; 0x07
    1384:	78 85       	ldd	r23, Y+8	; 0x08
    1386:	89 85       	ldd	r24, Y+9	; 0x09
    1388:	9a 85       	ldd	r25, Y+10	; 0x0a
    138a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    138e:	dc 01       	movw	r26, r24
    1390:	cb 01       	movw	r24, r22
    1392:	9e 83       	std	Y+6, r25	; 0x06
    1394:	8d 83       	std	Y+5, r24	; 0x05
    1396:	8d 81       	ldd	r24, Y+5	; 0x05
    1398:	9e 81       	ldd	r25, Y+6	; 0x06
    139a:	9a 83       	std	Y+2, r25	; 0x02
    139c:	89 83       	std	Y+1, r24	; 0x01
    139e:	89 81       	ldd	r24, Y+1	; 0x01
    13a0:	9a 81       	ldd	r25, Y+2	; 0x02
    13a2:	01 97       	sbiw	r24, 0x01	; 1
    13a4:	f1 f7       	brne	.-4      	; 0x13a2 <LCD_vidwritedata+0x118>
    13a6:	9a 83       	std	Y+2, r25	; 0x02
    13a8:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_vidwritepinvalue(control_port,E,low);
    13aa:	82 e0       	ldi	r24, 0x02	; 2
    13ac:	62 e0       	ldi	r22, 0x02	; 2
    13ae:	40 e0       	ldi	r20, 0x00	; 0
    13b0:	0e 94 89 06 	call	0xd12	; 0xd12 <DIO_vidwritepinvalue>
}
    13b4:	2f 96       	adiw	r28, 0x0f	; 15
    13b6:	0f b6       	in	r0, 0x3f	; 63
    13b8:	f8 94       	cli
    13ba:	de bf       	out	0x3e, r29	; 62
    13bc:	0f be       	out	0x3f, r0	; 63
    13be:	cd bf       	out	0x3d, r28	; 61
    13c0:	cf 91       	pop	r28
    13c2:	df 91       	pop	r29
    13c4:	08 95       	ret

000013c6 <LCD_vidinit>:
extern void LCD_vidinit (void)
{
    13c6:	df 93       	push	r29
    13c8:	cf 93       	push	r28
    13ca:	cd b7       	in	r28, 0x3d	; 61
    13cc:	de b7       	in	r29, 0x3e	; 62
    13ce:	aa 97       	sbiw	r28, 0x2a	; 42
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	f8 94       	cli
    13d4:	de bf       	out	0x3e, r29	; 62
    13d6:	0f be       	out	0x3f, r0	; 63
    13d8:	cd bf       	out	0x3d, r28	; 61
	DIO_vidsetpindir(control_port,RS,output);
    13da:	82 e0       	ldi	r24, 0x02	; 2
    13dc:	60 e0       	ldi	r22, 0x00	; 0
    13de:	41 e0       	ldi	r20, 0x01	; 1
    13e0:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vidsetpindir>
	DIO_vidsetpindir(control_port,RW ,output);
    13e4:	82 e0       	ldi	r24, 0x02	; 2
    13e6:	61 e0       	ldi	r22, 0x01	; 1
    13e8:	41 e0       	ldi	r20, 0x01	; 1
    13ea:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vidsetpindir>
	DIO_vidsetpindir(control_port,E,output);
    13ee:	82 e0       	ldi	r24, 0x02	; 2
    13f0:	62 e0       	ldi	r22, 0x02	; 2
    13f2:	41 e0       	ldi	r20, 0x01	; 1
    13f4:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vidsetpindir>
	DIO_vidportdir(data_port,0b11111111);
    13f8:	80 e0       	ldi	r24, 0x00	; 0
    13fa:	6f ef       	ldi	r22, 0xFF	; 255
    13fc:	0e 94 25 08 	call	0x104a	; 0x104a <DIO_vidportdir>
    1400:	80 e0       	ldi	r24, 0x00	; 0
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	a8 e4       	ldi	r26, 0x48	; 72
    1406:	b2 e4       	ldi	r27, 0x42	; 66
    1408:	8f a3       	std	Y+39, r24	; 0x27
    140a:	98 a7       	std	Y+40, r25	; 0x28
    140c:	a9 a7       	std	Y+41, r26	; 0x29
    140e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1410:	6f a1       	ldd	r22, Y+39	; 0x27
    1412:	78 a5       	ldd	r23, Y+40	; 0x28
    1414:	89 a5       	ldd	r24, Y+41	; 0x29
    1416:	9a a5       	ldd	r25, Y+42	; 0x2a
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	4a ef       	ldi	r20, 0xFA	; 250
    141e:	54 e4       	ldi	r21, 0x44	; 68
    1420:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1424:	dc 01       	movw	r26, r24
    1426:	cb 01       	movw	r24, r22
    1428:	8b a3       	std	Y+35, r24	; 0x23
    142a:	9c a3       	std	Y+36, r25	; 0x24
    142c:	ad a3       	std	Y+37, r26	; 0x25
    142e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1430:	6b a1       	ldd	r22, Y+35	; 0x23
    1432:	7c a1       	ldd	r23, Y+36	; 0x24
    1434:	8d a1       	ldd	r24, Y+37	; 0x25
    1436:	9e a1       	ldd	r25, Y+38	; 0x26
    1438:	20 e0       	ldi	r18, 0x00	; 0
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	40 e8       	ldi	r20, 0x80	; 128
    143e:	5f e3       	ldi	r21, 0x3F	; 63
    1440:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1444:	88 23       	and	r24, r24
    1446:	2c f4       	brge	.+10     	; 0x1452 <LCD_vidinit+0x8c>
		__ticks = 1;
    1448:	81 e0       	ldi	r24, 0x01	; 1
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	9a a3       	std	Y+34, r25	; 0x22
    144e:	89 a3       	std	Y+33, r24	; 0x21
    1450:	3f c0       	rjmp	.+126    	; 0x14d0 <LCD_vidinit+0x10a>
	else if (__tmp > 65535)
    1452:	6b a1       	ldd	r22, Y+35	; 0x23
    1454:	7c a1       	ldd	r23, Y+36	; 0x24
    1456:	8d a1       	ldd	r24, Y+37	; 0x25
    1458:	9e a1       	ldd	r25, Y+38	; 0x26
    145a:	20 e0       	ldi	r18, 0x00	; 0
    145c:	3f ef       	ldi	r19, 0xFF	; 255
    145e:	4f e7       	ldi	r20, 0x7F	; 127
    1460:	57 e4       	ldi	r21, 0x47	; 71
    1462:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1466:	18 16       	cp	r1, r24
    1468:	4c f5       	brge	.+82     	; 0x14bc <LCD_vidinit+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    146a:	6f a1       	ldd	r22, Y+39	; 0x27
    146c:	78 a5       	ldd	r23, Y+40	; 0x28
    146e:	89 a5       	ldd	r24, Y+41	; 0x29
    1470:	9a a5       	ldd	r25, Y+42	; 0x2a
    1472:	20 e0       	ldi	r18, 0x00	; 0
    1474:	30 e0       	ldi	r19, 0x00	; 0
    1476:	40 e2       	ldi	r20, 0x20	; 32
    1478:	51 e4       	ldi	r21, 0x41	; 65
    147a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    147e:	dc 01       	movw	r26, r24
    1480:	cb 01       	movw	r24, r22
    1482:	bc 01       	movw	r22, r24
    1484:	cd 01       	movw	r24, r26
    1486:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    148a:	dc 01       	movw	r26, r24
    148c:	cb 01       	movw	r24, r22
    148e:	9a a3       	std	Y+34, r25	; 0x22
    1490:	89 a3       	std	Y+33, r24	; 0x21
    1492:	0f c0       	rjmp	.+30     	; 0x14b2 <LCD_vidinit+0xec>
    1494:	88 ec       	ldi	r24, 0xC8	; 200
    1496:	90 e0       	ldi	r25, 0x00	; 0
    1498:	98 a3       	std	Y+32, r25	; 0x20
    149a:	8f 8f       	std	Y+31, r24	; 0x1f
    149c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    149e:	98 a1       	ldd	r25, Y+32	; 0x20
    14a0:	01 97       	sbiw	r24, 0x01	; 1
    14a2:	f1 f7       	brne	.-4      	; 0x14a0 <LCD_vidinit+0xda>
    14a4:	98 a3       	std	Y+32, r25	; 0x20
    14a6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14a8:	89 a1       	ldd	r24, Y+33	; 0x21
    14aa:	9a a1       	ldd	r25, Y+34	; 0x22
    14ac:	01 97       	sbiw	r24, 0x01	; 1
    14ae:	9a a3       	std	Y+34, r25	; 0x22
    14b0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14b2:	89 a1       	ldd	r24, Y+33	; 0x21
    14b4:	9a a1       	ldd	r25, Y+34	; 0x22
    14b6:	00 97       	sbiw	r24, 0x00	; 0
    14b8:	69 f7       	brne	.-38     	; 0x1494 <LCD_vidinit+0xce>
    14ba:	14 c0       	rjmp	.+40     	; 0x14e4 <LCD_vidinit+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14bc:	6b a1       	ldd	r22, Y+35	; 0x23
    14be:	7c a1       	ldd	r23, Y+36	; 0x24
    14c0:	8d a1       	ldd	r24, Y+37	; 0x25
    14c2:	9e a1       	ldd	r25, Y+38	; 0x26
    14c4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14c8:	dc 01       	movw	r26, r24
    14ca:	cb 01       	movw	r24, r22
    14cc:	9a a3       	std	Y+34, r25	; 0x22
    14ce:	89 a3       	std	Y+33, r24	; 0x21
    14d0:	89 a1       	ldd	r24, Y+33	; 0x21
    14d2:	9a a1       	ldd	r25, Y+34	; 0x22
    14d4:	9e 8f       	std	Y+30, r25	; 0x1e
    14d6:	8d 8f       	std	Y+29, r24	; 0x1d
    14d8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14da:	9e 8d       	ldd	r25, Y+30	; 0x1e
    14dc:	01 97       	sbiw	r24, 0x01	; 1
    14de:	f1 f7       	brne	.-4      	; 0x14dc <LCD_vidinit+0x116>
    14e0:	9e 8f       	std	Y+30, r25	; 0x1e
    14e2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms (50);
	LCD_vidwritecommand(0b00111100);
    14e4:	8c e3       	ldi	r24, 0x3C	; 60
    14e6:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	a0 e0       	ldi	r26, 0x00	; 0
    14f0:	b0 e4       	ldi	r27, 0x40	; 64
    14f2:	89 8f       	std	Y+25, r24	; 0x19
    14f4:	9a 8f       	std	Y+26, r25	; 0x1a
    14f6:	ab 8f       	std	Y+27, r26	; 0x1b
    14f8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14fa:	69 8d       	ldd	r22, Y+25	; 0x19
    14fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1500:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1502:	20 e0       	ldi	r18, 0x00	; 0
    1504:	30 e0       	ldi	r19, 0x00	; 0
    1506:	4a ef       	ldi	r20, 0xFA	; 250
    1508:	54 e4       	ldi	r21, 0x44	; 68
    150a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    150e:	dc 01       	movw	r26, r24
    1510:	cb 01       	movw	r24, r22
    1512:	8d 8b       	std	Y+21, r24	; 0x15
    1514:	9e 8b       	std	Y+22, r25	; 0x16
    1516:	af 8b       	std	Y+23, r26	; 0x17
    1518:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    151a:	6d 89       	ldd	r22, Y+21	; 0x15
    151c:	7e 89       	ldd	r23, Y+22	; 0x16
    151e:	8f 89       	ldd	r24, Y+23	; 0x17
    1520:	98 8d       	ldd	r25, Y+24	; 0x18
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	40 e8       	ldi	r20, 0x80	; 128
    1528:	5f e3       	ldi	r21, 0x3F	; 63
    152a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    152e:	88 23       	and	r24, r24
    1530:	2c f4       	brge	.+10     	; 0x153c <LCD_vidinit+0x176>
		__ticks = 1;
    1532:	81 e0       	ldi	r24, 0x01	; 1
    1534:	90 e0       	ldi	r25, 0x00	; 0
    1536:	9c 8b       	std	Y+20, r25	; 0x14
    1538:	8b 8b       	std	Y+19, r24	; 0x13
    153a:	3f c0       	rjmp	.+126    	; 0x15ba <LCD_vidinit+0x1f4>
	else if (__tmp > 65535)
    153c:	6d 89       	ldd	r22, Y+21	; 0x15
    153e:	7e 89       	ldd	r23, Y+22	; 0x16
    1540:	8f 89       	ldd	r24, Y+23	; 0x17
    1542:	98 8d       	ldd	r25, Y+24	; 0x18
    1544:	20 e0       	ldi	r18, 0x00	; 0
    1546:	3f ef       	ldi	r19, 0xFF	; 255
    1548:	4f e7       	ldi	r20, 0x7F	; 127
    154a:	57 e4       	ldi	r21, 0x47	; 71
    154c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1550:	18 16       	cp	r1, r24
    1552:	4c f5       	brge	.+82     	; 0x15a6 <LCD_vidinit+0x1e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1554:	69 8d       	ldd	r22, Y+25	; 0x19
    1556:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1558:	8b 8d       	ldd	r24, Y+27	; 0x1b
    155a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    155c:	20 e0       	ldi	r18, 0x00	; 0
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	40 e2       	ldi	r20, 0x20	; 32
    1562:	51 e4       	ldi	r21, 0x41	; 65
    1564:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1568:	dc 01       	movw	r26, r24
    156a:	cb 01       	movw	r24, r22
    156c:	bc 01       	movw	r22, r24
    156e:	cd 01       	movw	r24, r26
    1570:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1574:	dc 01       	movw	r26, r24
    1576:	cb 01       	movw	r24, r22
    1578:	9c 8b       	std	Y+20, r25	; 0x14
    157a:	8b 8b       	std	Y+19, r24	; 0x13
    157c:	0f c0       	rjmp	.+30     	; 0x159c <LCD_vidinit+0x1d6>
    157e:	88 ec       	ldi	r24, 0xC8	; 200
    1580:	90 e0       	ldi	r25, 0x00	; 0
    1582:	9a 8b       	std	Y+18, r25	; 0x12
    1584:	89 8b       	std	Y+17, r24	; 0x11
    1586:	89 89       	ldd	r24, Y+17	; 0x11
    1588:	9a 89       	ldd	r25, Y+18	; 0x12
    158a:	01 97       	sbiw	r24, 0x01	; 1
    158c:	f1 f7       	brne	.-4      	; 0x158a <LCD_vidinit+0x1c4>
    158e:	9a 8b       	std	Y+18, r25	; 0x12
    1590:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1592:	8b 89       	ldd	r24, Y+19	; 0x13
    1594:	9c 89       	ldd	r25, Y+20	; 0x14
    1596:	01 97       	sbiw	r24, 0x01	; 1
    1598:	9c 8b       	std	Y+20, r25	; 0x14
    159a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    159c:	8b 89       	ldd	r24, Y+19	; 0x13
    159e:	9c 89       	ldd	r25, Y+20	; 0x14
    15a0:	00 97       	sbiw	r24, 0x00	; 0
    15a2:	69 f7       	brne	.-38     	; 0x157e <LCD_vidinit+0x1b8>
    15a4:	14 c0       	rjmp	.+40     	; 0x15ce <LCD_vidinit+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15a6:	6d 89       	ldd	r22, Y+21	; 0x15
    15a8:	7e 89       	ldd	r23, Y+22	; 0x16
    15aa:	8f 89       	ldd	r24, Y+23	; 0x17
    15ac:	98 8d       	ldd	r25, Y+24	; 0x18
    15ae:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    15b2:	dc 01       	movw	r26, r24
    15b4:	cb 01       	movw	r24, r22
    15b6:	9c 8b       	std	Y+20, r25	; 0x14
    15b8:	8b 8b       	std	Y+19, r24	; 0x13
    15ba:	8b 89       	ldd	r24, Y+19	; 0x13
    15bc:	9c 89       	ldd	r25, Y+20	; 0x14
    15be:	98 8b       	std	Y+16, r25	; 0x10
    15c0:	8f 87       	std	Y+15, r24	; 0x0f
    15c2:	8f 85       	ldd	r24, Y+15	; 0x0f
    15c4:	98 89       	ldd	r25, Y+16	; 0x10
    15c6:	01 97       	sbiw	r24, 0x01	; 1
    15c8:	f1 f7       	brne	.-4      	; 0x15c6 <LCD_vidinit+0x200>
    15ca:	98 8b       	std	Y+16, r25	; 0x10
    15cc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (2);
	LCD_vidwritecommand(0b00001110);
    15ce:	8e e0       	ldi	r24, 0x0E	; 14
    15d0:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
    15d4:	80 e0       	ldi	r24, 0x00	; 0
    15d6:	90 e0       	ldi	r25, 0x00	; 0
    15d8:	a0 e0       	ldi	r26, 0x00	; 0
    15da:	b0 e4       	ldi	r27, 0x40	; 64
    15dc:	8b 87       	std	Y+11, r24	; 0x0b
    15de:	9c 87       	std	Y+12, r25	; 0x0c
    15e0:	ad 87       	std	Y+13, r26	; 0x0d
    15e2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15e4:	6b 85       	ldd	r22, Y+11	; 0x0b
    15e6:	7c 85       	ldd	r23, Y+12	; 0x0c
    15e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    15ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    15ec:	20 e0       	ldi	r18, 0x00	; 0
    15ee:	30 e0       	ldi	r19, 0x00	; 0
    15f0:	4a ef       	ldi	r20, 0xFA	; 250
    15f2:	54 e4       	ldi	r21, 0x44	; 68
    15f4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15f8:	dc 01       	movw	r26, r24
    15fa:	cb 01       	movw	r24, r22
    15fc:	8f 83       	std	Y+7, r24	; 0x07
    15fe:	98 87       	std	Y+8, r25	; 0x08
    1600:	a9 87       	std	Y+9, r26	; 0x09
    1602:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1604:	6f 81       	ldd	r22, Y+7	; 0x07
    1606:	78 85       	ldd	r23, Y+8	; 0x08
    1608:	89 85       	ldd	r24, Y+9	; 0x09
    160a:	9a 85       	ldd	r25, Y+10	; 0x0a
    160c:	20 e0       	ldi	r18, 0x00	; 0
    160e:	30 e0       	ldi	r19, 0x00	; 0
    1610:	40 e8       	ldi	r20, 0x80	; 128
    1612:	5f e3       	ldi	r21, 0x3F	; 63
    1614:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1618:	88 23       	and	r24, r24
    161a:	2c f4       	brge	.+10     	; 0x1626 <LCD_vidinit+0x260>
		__ticks = 1;
    161c:	81 e0       	ldi	r24, 0x01	; 1
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	9e 83       	std	Y+6, r25	; 0x06
    1622:	8d 83       	std	Y+5, r24	; 0x05
    1624:	3f c0       	rjmp	.+126    	; 0x16a4 <LCD_vidinit+0x2de>
	else if (__tmp > 65535)
    1626:	6f 81       	ldd	r22, Y+7	; 0x07
    1628:	78 85       	ldd	r23, Y+8	; 0x08
    162a:	89 85       	ldd	r24, Y+9	; 0x09
    162c:	9a 85       	ldd	r25, Y+10	; 0x0a
    162e:	20 e0       	ldi	r18, 0x00	; 0
    1630:	3f ef       	ldi	r19, 0xFF	; 255
    1632:	4f e7       	ldi	r20, 0x7F	; 127
    1634:	57 e4       	ldi	r21, 0x47	; 71
    1636:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    163a:	18 16       	cp	r1, r24
    163c:	4c f5       	brge	.+82     	; 0x1690 <LCD_vidinit+0x2ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    163e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1640:	7c 85       	ldd	r23, Y+12	; 0x0c
    1642:	8d 85       	ldd	r24, Y+13	; 0x0d
    1644:	9e 85       	ldd	r25, Y+14	; 0x0e
    1646:	20 e0       	ldi	r18, 0x00	; 0
    1648:	30 e0       	ldi	r19, 0x00	; 0
    164a:	40 e2       	ldi	r20, 0x20	; 32
    164c:	51 e4       	ldi	r21, 0x41	; 65
    164e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1652:	dc 01       	movw	r26, r24
    1654:	cb 01       	movw	r24, r22
    1656:	bc 01       	movw	r22, r24
    1658:	cd 01       	movw	r24, r26
    165a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    165e:	dc 01       	movw	r26, r24
    1660:	cb 01       	movw	r24, r22
    1662:	9e 83       	std	Y+6, r25	; 0x06
    1664:	8d 83       	std	Y+5, r24	; 0x05
    1666:	0f c0       	rjmp	.+30     	; 0x1686 <LCD_vidinit+0x2c0>
    1668:	88 ec       	ldi	r24, 0xC8	; 200
    166a:	90 e0       	ldi	r25, 0x00	; 0
    166c:	9c 83       	std	Y+4, r25	; 0x04
    166e:	8b 83       	std	Y+3, r24	; 0x03
    1670:	8b 81       	ldd	r24, Y+3	; 0x03
    1672:	9c 81       	ldd	r25, Y+4	; 0x04
    1674:	01 97       	sbiw	r24, 0x01	; 1
    1676:	f1 f7       	brne	.-4      	; 0x1674 <LCD_vidinit+0x2ae>
    1678:	9c 83       	std	Y+4, r25	; 0x04
    167a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    167c:	8d 81       	ldd	r24, Y+5	; 0x05
    167e:	9e 81       	ldd	r25, Y+6	; 0x06
    1680:	01 97       	sbiw	r24, 0x01	; 1
    1682:	9e 83       	std	Y+6, r25	; 0x06
    1684:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1686:	8d 81       	ldd	r24, Y+5	; 0x05
    1688:	9e 81       	ldd	r25, Y+6	; 0x06
    168a:	00 97       	sbiw	r24, 0x00	; 0
    168c:	69 f7       	brne	.-38     	; 0x1668 <LCD_vidinit+0x2a2>
    168e:	14 c0       	rjmp	.+40     	; 0x16b8 <LCD_vidinit+0x2f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1690:	6f 81       	ldd	r22, Y+7	; 0x07
    1692:	78 85       	ldd	r23, Y+8	; 0x08
    1694:	89 85       	ldd	r24, Y+9	; 0x09
    1696:	9a 85       	ldd	r25, Y+10	; 0x0a
    1698:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    169c:	dc 01       	movw	r26, r24
    169e:	cb 01       	movw	r24, r22
    16a0:	9e 83       	std	Y+6, r25	; 0x06
    16a2:	8d 83       	std	Y+5, r24	; 0x05
    16a4:	8d 81       	ldd	r24, Y+5	; 0x05
    16a6:	9e 81       	ldd	r25, Y+6	; 0x06
    16a8:	9a 83       	std	Y+2, r25	; 0x02
    16aa:	89 83       	std	Y+1, r24	; 0x01
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	9a 81       	ldd	r25, Y+2	; 0x02
    16b0:	01 97       	sbiw	r24, 0x01	; 1
    16b2:	f1 f7       	brne	.-4      	; 0x16b0 <LCD_vidinit+0x2ea>
    16b4:	9a 83       	std	Y+2, r25	; 0x02
    16b6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (2);
	LCD_vidwritecommand(0b00000001);
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
}
    16be:	aa 96       	adiw	r28, 0x2a	; 42
    16c0:	0f b6       	in	r0, 0x3f	; 63
    16c2:	f8 94       	cli
    16c4:	de bf       	out	0x3e, r29	; 62
    16c6:	0f be       	out	0x3f, r0	; 63
    16c8:	cd bf       	out	0x3d, r28	; 61
    16ca:	cf 91       	pop	r28
    16cc:	df 91       	pop	r29
    16ce:	08 95       	ret

000016d0 <LCD_setcursorposition>:
extern void LCD_setcursorposition (u8 line,u8 column)
{
    16d0:	df 93       	push	r29
    16d2:	cf 93       	push	r28
    16d4:	00 d0       	rcall	.+0      	; 0x16d6 <LCD_setcursorposition+0x6>
    16d6:	00 d0       	rcall	.+0      	; 0x16d8 <LCD_setcursorposition+0x8>
    16d8:	0f 92       	push	r0
    16da:	cd b7       	in	r28, 0x3d	; 61
    16dc:	de b7       	in	r29, 0x3e	; 62
    16de:	8a 83       	std	Y+2, r24	; 0x02
    16e0:	6b 83       	std	Y+3, r22	; 0x03
	u8 i=0;
    16e2:	19 82       	std	Y+1, r1	; 0x01
	switch (line)
    16e4:	8a 81       	ldd	r24, Y+2	; 0x02
    16e6:	28 2f       	mov	r18, r24
    16e8:	30 e0       	ldi	r19, 0x00	; 0
    16ea:	3d 83       	std	Y+5, r19	; 0x05
    16ec:	2c 83       	std	Y+4, r18	; 0x04
    16ee:	8c 81       	ldd	r24, Y+4	; 0x04
    16f0:	9d 81       	ldd	r25, Y+5	; 0x05
    16f2:	81 30       	cpi	r24, 0x01	; 1
    16f4:	91 05       	cpc	r25, r1
    16f6:	31 f0       	breq	.+12     	; 0x1704 <LCD_setcursorposition+0x34>
    16f8:	2c 81       	ldd	r18, Y+4	; 0x04
    16fa:	3d 81       	ldd	r19, Y+5	; 0x05
    16fc:	22 30       	cpi	r18, 0x02	; 2
    16fe:	31 05       	cpc	r19, r1
    1700:	b9 f0       	breq	.+46     	; 0x1730 <LCD_setcursorposition+0x60>
    1702:	2b c0       	rjmp	.+86     	; 0x175a <LCD_setcursorposition+0x8a>
	{
	case line1 :
		LCD_vidwritecommand(0b10000000);
    1704:	80 e8       	ldi	r24, 0x80	; 128
    1706:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
		LCD_vidwritecommand(cursorleft);
    170a:	80 e1       	ldi	r24, 0x10	; 16
    170c:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
		LCD_vidwritecommand(cursorleft);
    1710:	80 e1       	ldi	r24, 0x10	; 16
    1712:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
		for (i=0;i<=column;i++)
    1716:	19 82       	std	Y+1, r1	; 0x01
    1718:	06 c0       	rjmp	.+12     	; 0x1726 <LCD_setcursorposition+0x56>
		{
			LCD_vidwritecommand(cursorright);
    171a:	84 e1       	ldi	r24, 0x14	; 20
    171c:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
	{
	case line1 :
		LCD_vidwritecommand(0b10000000);
		LCD_vidwritecommand(cursorleft);
		LCD_vidwritecommand(cursorleft);
		for (i=0;i<=column;i++)
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	8f 5f       	subi	r24, 0xFF	; 255
    1724:	89 83       	std	Y+1, r24	; 0x01
    1726:	99 81       	ldd	r25, Y+1	; 0x01
    1728:	8b 81       	ldd	r24, Y+3	; 0x03
    172a:	89 17       	cp	r24, r25
    172c:	b0 f7       	brcc	.-20     	; 0x171a <LCD_setcursorposition+0x4a>
    172e:	15 c0       	rjmp	.+42     	; 0x175a <LCD_setcursorposition+0x8a>
			LCD_vidwritecommand(cursorright);
		}
		break;
	case line2 :

		LCD_vidwritecommand(0b10000000|0x40);
    1730:	80 ec       	ldi	r24, 0xC0	; 192
    1732:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
		LCD_vidwritecommand(cursorleft);
    1736:	80 e1       	ldi	r24, 0x10	; 16
    1738:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
		LCD_vidwritecommand(cursorleft);
    173c:	80 e1       	ldi	r24, 0x10	; 16
    173e:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
		for (i=0;i<=column;i++)
    1742:	19 82       	std	Y+1, r1	; 0x01
    1744:	06 c0       	rjmp	.+12     	; 0x1752 <LCD_setcursorposition+0x82>
				{
					LCD_vidwritecommand(cursorright);
    1746:	84 e1       	ldi	r24, 0x14	; 20
    1748:	0e 94 a7 08 	call	0x114e	; 0x114e <LCD_vidwritecommand>
	case line2 :

		LCD_vidwritecommand(0b10000000|0x40);
		LCD_vidwritecommand(cursorleft);
		LCD_vidwritecommand(cursorleft);
		for (i=0;i<=column;i++)
    174c:	89 81       	ldd	r24, Y+1	; 0x01
    174e:	8f 5f       	subi	r24, 0xFF	; 255
    1750:	89 83       	std	Y+1, r24	; 0x01
    1752:	99 81       	ldd	r25, Y+1	; 0x01
    1754:	8b 81       	ldd	r24, Y+3	; 0x03
    1756:	89 17       	cp	r24, r25
    1758:	b0 f7       	brcc	.-20     	; 0x1746 <LCD_setcursorposition+0x76>
		break;



	}
}
    175a:	0f 90       	pop	r0
    175c:	0f 90       	pop	r0
    175e:	0f 90       	pop	r0
    1760:	0f 90       	pop	r0
    1762:	0f 90       	pop	r0
    1764:	cf 91       	pop	r28
    1766:	df 91       	pop	r29
    1768:	08 95       	ret

0000176a <LCD_vidwritestring>:
extern void LCD_vidwritestring (u8 line,u8 column,u8 string[])
{
    176a:	df 93       	push	r29
    176c:	cf 93       	push	r28
    176e:	cd b7       	in	r28, 0x3d	; 61
    1770:	de b7       	in	r29, 0x3e	; 62
    1772:	a1 97       	sbiw	r28, 0x21	; 33
    1774:	0f b6       	in	r0, 0x3f	; 63
    1776:	f8 94       	cli
    1778:	de bf       	out	0x3e, r29	; 62
    177a:	0f be       	out	0x3f, r0	; 63
    177c:	cd bf       	out	0x3d, r28	; 61
    177e:	8e 8f       	std	Y+30, r24	; 0x1e
    1780:	6f 8f       	std	Y+31, r22	; 0x1f
    1782:	59 a3       	std	Y+33, r21	; 0x21
    1784:	48 a3       	std	Y+32, r20	; 0x20
	u8 i=0;
    1786:	1d 8e       	std	Y+29, r1	; 0x1d
	LCD_setcursorposition(line,column);
    1788:	8e 8d       	ldd	r24, Y+30	; 0x1e
    178a:	6f 8d       	ldd	r22, Y+31	; 0x1f
    178c:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_setcursorposition>
    1790:	80 e0       	ldi	r24, 0x00	; 0
    1792:	90 e0       	ldi	r25, 0x00	; 0
    1794:	a0 e0       	ldi	r26, 0x00	; 0
    1796:	b0 e4       	ldi	r27, 0x40	; 64
    1798:	89 8f       	std	Y+25, r24	; 0x19
    179a:	9a 8f       	std	Y+26, r25	; 0x1a
    179c:	ab 8f       	std	Y+27, r26	; 0x1b
    179e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17a0:	69 8d       	ldd	r22, Y+25	; 0x19
    17a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    17a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    17a8:	20 e0       	ldi	r18, 0x00	; 0
    17aa:	30 e0       	ldi	r19, 0x00	; 0
    17ac:	4a ef       	ldi	r20, 0xFA	; 250
    17ae:	54 e4       	ldi	r21, 0x44	; 68
    17b0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17b4:	dc 01       	movw	r26, r24
    17b6:	cb 01       	movw	r24, r22
    17b8:	8d 8b       	std	Y+21, r24	; 0x15
    17ba:	9e 8b       	std	Y+22, r25	; 0x16
    17bc:	af 8b       	std	Y+23, r26	; 0x17
    17be:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    17c0:	6d 89       	ldd	r22, Y+21	; 0x15
    17c2:	7e 89       	ldd	r23, Y+22	; 0x16
    17c4:	8f 89       	ldd	r24, Y+23	; 0x17
    17c6:	98 8d       	ldd	r25, Y+24	; 0x18
    17c8:	20 e0       	ldi	r18, 0x00	; 0
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	40 e8       	ldi	r20, 0x80	; 128
    17ce:	5f e3       	ldi	r21, 0x3F	; 63
    17d0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    17d4:	88 23       	and	r24, r24
    17d6:	2c f4       	brge	.+10     	; 0x17e2 <LCD_vidwritestring+0x78>
		__ticks = 1;
    17d8:	81 e0       	ldi	r24, 0x01	; 1
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	9c 8b       	std	Y+20, r25	; 0x14
    17de:	8b 8b       	std	Y+19, r24	; 0x13
    17e0:	3f c0       	rjmp	.+126    	; 0x1860 <LCD_vidwritestring+0xf6>
	else if (__tmp > 65535)
    17e2:	6d 89       	ldd	r22, Y+21	; 0x15
    17e4:	7e 89       	ldd	r23, Y+22	; 0x16
    17e6:	8f 89       	ldd	r24, Y+23	; 0x17
    17e8:	98 8d       	ldd	r25, Y+24	; 0x18
    17ea:	20 e0       	ldi	r18, 0x00	; 0
    17ec:	3f ef       	ldi	r19, 0xFF	; 255
    17ee:	4f e7       	ldi	r20, 0x7F	; 127
    17f0:	57 e4       	ldi	r21, 0x47	; 71
    17f2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    17f6:	18 16       	cp	r1, r24
    17f8:	4c f5       	brge	.+82     	; 0x184c <LCD_vidwritestring+0xe2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17fa:	69 8d       	ldd	r22, Y+25	; 0x19
    17fc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17fe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1800:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1802:	20 e0       	ldi	r18, 0x00	; 0
    1804:	30 e0       	ldi	r19, 0x00	; 0
    1806:	40 e2       	ldi	r20, 0x20	; 32
    1808:	51 e4       	ldi	r21, 0x41	; 65
    180a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    180e:	dc 01       	movw	r26, r24
    1810:	cb 01       	movw	r24, r22
    1812:	bc 01       	movw	r22, r24
    1814:	cd 01       	movw	r24, r26
    1816:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    181a:	dc 01       	movw	r26, r24
    181c:	cb 01       	movw	r24, r22
    181e:	9c 8b       	std	Y+20, r25	; 0x14
    1820:	8b 8b       	std	Y+19, r24	; 0x13
    1822:	0f c0       	rjmp	.+30     	; 0x1842 <LCD_vidwritestring+0xd8>
    1824:	88 ec       	ldi	r24, 0xC8	; 200
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	9a 8b       	std	Y+18, r25	; 0x12
    182a:	89 8b       	std	Y+17, r24	; 0x11
    182c:	89 89       	ldd	r24, Y+17	; 0x11
    182e:	9a 89       	ldd	r25, Y+18	; 0x12
    1830:	01 97       	sbiw	r24, 0x01	; 1
    1832:	f1 f7       	brne	.-4      	; 0x1830 <LCD_vidwritestring+0xc6>
    1834:	9a 8b       	std	Y+18, r25	; 0x12
    1836:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1838:	8b 89       	ldd	r24, Y+19	; 0x13
    183a:	9c 89       	ldd	r25, Y+20	; 0x14
    183c:	01 97       	sbiw	r24, 0x01	; 1
    183e:	9c 8b       	std	Y+20, r25	; 0x14
    1840:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1842:	8b 89       	ldd	r24, Y+19	; 0x13
    1844:	9c 89       	ldd	r25, Y+20	; 0x14
    1846:	00 97       	sbiw	r24, 0x00	; 0
    1848:	69 f7       	brne	.-38     	; 0x1824 <LCD_vidwritestring+0xba>
    184a:	95 c0       	rjmp	.+298    	; 0x1976 <LCD_vidwritestring+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    184c:	6d 89       	ldd	r22, Y+21	; 0x15
    184e:	7e 89       	ldd	r23, Y+22	; 0x16
    1850:	8f 89       	ldd	r24, Y+23	; 0x17
    1852:	98 8d       	ldd	r25, Y+24	; 0x18
    1854:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1858:	dc 01       	movw	r26, r24
    185a:	cb 01       	movw	r24, r22
    185c:	9c 8b       	std	Y+20, r25	; 0x14
    185e:	8b 8b       	std	Y+19, r24	; 0x13
    1860:	8b 89       	ldd	r24, Y+19	; 0x13
    1862:	9c 89       	ldd	r25, Y+20	; 0x14
    1864:	98 8b       	std	Y+16, r25	; 0x10
    1866:	8f 87       	std	Y+15, r24	; 0x0f
    1868:	8f 85       	ldd	r24, Y+15	; 0x0f
    186a:	98 89       	ldd	r25, Y+16	; 0x10
    186c:	01 97       	sbiw	r24, 0x01	; 1
    186e:	f1 f7       	brne	.-4      	; 0x186c <LCD_vidwritestring+0x102>
    1870:	98 8b       	std	Y+16, r25	; 0x10
    1872:	8f 87       	std	Y+15, r24	; 0x0f
    1874:	80 c0       	rjmp	.+256    	; 0x1976 <LCD_vidwritestring+0x20c>
	_delay_ms(2);
	while (string[i]!= 0)
	{
		LCD_vidwritedata(string[i]);
    1876:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1878:	28 2f       	mov	r18, r24
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	88 a1       	ldd	r24, Y+32	; 0x20
    187e:	99 a1       	ldd	r25, Y+33	; 0x21
    1880:	fc 01       	movw	r30, r24
    1882:	e2 0f       	add	r30, r18
    1884:	f3 1f       	adc	r31, r19
    1886:	80 81       	ld	r24, Z
    1888:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    188c:	80 e0       	ldi	r24, 0x00	; 0
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	a0 e0       	ldi	r26, 0x00	; 0
    1892:	b0 e4       	ldi	r27, 0x40	; 64
    1894:	8b 87       	std	Y+11, r24	; 0x0b
    1896:	9c 87       	std	Y+12, r25	; 0x0c
    1898:	ad 87       	std	Y+13, r26	; 0x0d
    189a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    189c:	6b 85       	ldd	r22, Y+11	; 0x0b
    189e:	7c 85       	ldd	r23, Y+12	; 0x0c
    18a0:	8d 85       	ldd	r24, Y+13	; 0x0d
    18a2:	9e 85       	ldd	r25, Y+14	; 0x0e
    18a4:	20 e0       	ldi	r18, 0x00	; 0
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	4a ef       	ldi	r20, 0xFA	; 250
    18aa:	54 e4       	ldi	r21, 0x44	; 68
    18ac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18b0:	dc 01       	movw	r26, r24
    18b2:	cb 01       	movw	r24, r22
    18b4:	8f 83       	std	Y+7, r24	; 0x07
    18b6:	98 87       	std	Y+8, r25	; 0x08
    18b8:	a9 87       	std	Y+9, r26	; 0x09
    18ba:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18bc:	6f 81       	ldd	r22, Y+7	; 0x07
    18be:	78 85       	ldd	r23, Y+8	; 0x08
    18c0:	89 85       	ldd	r24, Y+9	; 0x09
    18c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    18c4:	20 e0       	ldi	r18, 0x00	; 0
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	40 e8       	ldi	r20, 0x80	; 128
    18ca:	5f e3       	ldi	r21, 0x3F	; 63
    18cc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    18d0:	88 23       	and	r24, r24
    18d2:	2c f4       	brge	.+10     	; 0x18de <LCD_vidwritestring+0x174>
		__ticks = 1;
    18d4:	81 e0       	ldi	r24, 0x01	; 1
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	9e 83       	std	Y+6, r25	; 0x06
    18da:	8d 83       	std	Y+5, r24	; 0x05
    18dc:	3f c0       	rjmp	.+126    	; 0x195c <LCD_vidwritestring+0x1f2>
	else if (__tmp > 65535)
    18de:	6f 81       	ldd	r22, Y+7	; 0x07
    18e0:	78 85       	ldd	r23, Y+8	; 0x08
    18e2:	89 85       	ldd	r24, Y+9	; 0x09
    18e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    18e6:	20 e0       	ldi	r18, 0x00	; 0
    18e8:	3f ef       	ldi	r19, 0xFF	; 255
    18ea:	4f e7       	ldi	r20, 0x7F	; 127
    18ec:	57 e4       	ldi	r21, 0x47	; 71
    18ee:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    18f2:	18 16       	cp	r1, r24
    18f4:	4c f5       	brge	.+82     	; 0x1948 <LCD_vidwritestring+0x1de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18f6:	6b 85       	ldd	r22, Y+11	; 0x0b
    18f8:	7c 85       	ldd	r23, Y+12	; 0x0c
    18fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    18fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    18fe:	20 e0       	ldi	r18, 0x00	; 0
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	40 e2       	ldi	r20, 0x20	; 32
    1904:	51 e4       	ldi	r21, 0x41	; 65
    1906:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    190a:	dc 01       	movw	r26, r24
    190c:	cb 01       	movw	r24, r22
    190e:	bc 01       	movw	r22, r24
    1910:	cd 01       	movw	r24, r26
    1912:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1916:	dc 01       	movw	r26, r24
    1918:	cb 01       	movw	r24, r22
    191a:	9e 83       	std	Y+6, r25	; 0x06
    191c:	8d 83       	std	Y+5, r24	; 0x05
    191e:	0f c0       	rjmp	.+30     	; 0x193e <LCD_vidwritestring+0x1d4>
    1920:	88 ec       	ldi	r24, 0xC8	; 200
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	9c 83       	std	Y+4, r25	; 0x04
    1926:	8b 83       	std	Y+3, r24	; 0x03
    1928:	8b 81       	ldd	r24, Y+3	; 0x03
    192a:	9c 81       	ldd	r25, Y+4	; 0x04
    192c:	01 97       	sbiw	r24, 0x01	; 1
    192e:	f1 f7       	brne	.-4      	; 0x192c <LCD_vidwritestring+0x1c2>
    1930:	9c 83       	std	Y+4, r25	; 0x04
    1932:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1934:	8d 81       	ldd	r24, Y+5	; 0x05
    1936:	9e 81       	ldd	r25, Y+6	; 0x06
    1938:	01 97       	sbiw	r24, 0x01	; 1
    193a:	9e 83       	std	Y+6, r25	; 0x06
    193c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    193e:	8d 81       	ldd	r24, Y+5	; 0x05
    1940:	9e 81       	ldd	r25, Y+6	; 0x06
    1942:	00 97       	sbiw	r24, 0x00	; 0
    1944:	69 f7       	brne	.-38     	; 0x1920 <LCD_vidwritestring+0x1b6>
    1946:	14 c0       	rjmp	.+40     	; 0x1970 <LCD_vidwritestring+0x206>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1948:	6f 81       	ldd	r22, Y+7	; 0x07
    194a:	78 85       	ldd	r23, Y+8	; 0x08
    194c:	89 85       	ldd	r24, Y+9	; 0x09
    194e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1950:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1954:	dc 01       	movw	r26, r24
    1956:	cb 01       	movw	r24, r22
    1958:	9e 83       	std	Y+6, r25	; 0x06
    195a:	8d 83       	std	Y+5, r24	; 0x05
    195c:	8d 81       	ldd	r24, Y+5	; 0x05
    195e:	9e 81       	ldd	r25, Y+6	; 0x06
    1960:	9a 83       	std	Y+2, r25	; 0x02
    1962:	89 83       	std	Y+1, r24	; 0x01
    1964:	89 81       	ldd	r24, Y+1	; 0x01
    1966:	9a 81       	ldd	r25, Y+2	; 0x02
    1968:	01 97       	sbiw	r24, 0x01	; 1
    196a:	f1 f7       	brne	.-4      	; 0x1968 <LCD_vidwritestring+0x1fe>
    196c:	9a 83       	std	Y+2, r25	; 0x02
    196e:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
				i++;
    1970:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1972:	8f 5f       	subi	r24, 0xFF	; 255
    1974:	8d 8f       	std	Y+29, r24	; 0x1d
extern void LCD_vidwritestring (u8 line,u8 column,u8 string[])
{
	u8 i=0;
	LCD_setcursorposition(line,column);
	_delay_ms(2);
	while (string[i]!= 0)
    1976:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1978:	28 2f       	mov	r18, r24
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	88 a1       	ldd	r24, Y+32	; 0x20
    197e:	99 a1       	ldd	r25, Y+33	; 0x21
    1980:	fc 01       	movw	r30, r24
    1982:	e2 0f       	add	r30, r18
    1984:	f3 1f       	adc	r31, r19
    1986:	80 81       	ld	r24, Z
    1988:	88 23       	and	r24, r24
    198a:	09 f0       	breq	.+2      	; 0x198e <LCD_vidwritestring+0x224>
    198c:	74 cf       	rjmp	.-280    	; 0x1876 <LCD_vidwritestring+0x10c>
	{
		LCD_vidwritedata(string[i]);
		_delay_ms(2);
				i++;
	}
}
    198e:	a1 96       	adiw	r28, 0x21	; 33
    1990:	0f b6       	in	r0, 0x3f	; 63
    1992:	f8 94       	cli
    1994:	de bf       	out	0x3e, r29	; 62
    1996:	0f be       	out	0x3f, r0	; 63
    1998:	cd bf       	out	0x3d, r28	; 61
    199a:	cf 91       	pop	r28
    199c:	df 91       	pop	r29
    199e:	08 95       	ret

000019a0 <LCD_vidwritestringoncursor>:
extern void LCD_vidwritestringoncursor (u8 string[])
{
    19a0:	df 93       	push	r29
    19a2:	cf 93       	push	r28
    19a4:	cd b7       	in	r28, 0x3d	; 61
    19a6:	de b7       	in	r29, 0x3e	; 62
    19a8:	6f 97       	sbiw	r28, 0x1f	; 31
    19aa:	0f b6       	in	r0, 0x3f	; 63
    19ac:	f8 94       	cli
    19ae:	de bf       	out	0x3e, r29	; 62
    19b0:	0f be       	out	0x3f, r0	; 63
    19b2:	cd bf       	out	0x3d, r28	; 61
    19b4:	9f 8f       	std	Y+31, r25	; 0x1f
    19b6:	8e 8f       	std	Y+30, r24	; 0x1e
	u8 i=0;
    19b8:	1d 8e       	std	Y+29, r1	; 0x1d
    19ba:	80 e0       	ldi	r24, 0x00	; 0
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	a0 e0       	ldi	r26, 0x00	; 0
    19c0:	b0 e4       	ldi	r27, 0x40	; 64
    19c2:	89 8f       	std	Y+25, r24	; 0x19
    19c4:	9a 8f       	std	Y+26, r25	; 0x1a
    19c6:	ab 8f       	std	Y+27, r26	; 0x1b
    19c8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19ca:	69 8d       	ldd	r22, Y+25	; 0x19
    19cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19d2:	20 e0       	ldi	r18, 0x00	; 0
    19d4:	30 e0       	ldi	r19, 0x00	; 0
    19d6:	4a ef       	ldi	r20, 0xFA	; 250
    19d8:	54 e4       	ldi	r21, 0x44	; 68
    19da:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19de:	dc 01       	movw	r26, r24
    19e0:	cb 01       	movw	r24, r22
    19e2:	8d 8b       	std	Y+21, r24	; 0x15
    19e4:	9e 8b       	std	Y+22, r25	; 0x16
    19e6:	af 8b       	std	Y+23, r26	; 0x17
    19e8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    19ea:	6d 89       	ldd	r22, Y+21	; 0x15
    19ec:	7e 89       	ldd	r23, Y+22	; 0x16
    19ee:	8f 89       	ldd	r24, Y+23	; 0x17
    19f0:	98 8d       	ldd	r25, Y+24	; 0x18
    19f2:	20 e0       	ldi	r18, 0x00	; 0
    19f4:	30 e0       	ldi	r19, 0x00	; 0
    19f6:	40 e8       	ldi	r20, 0x80	; 128
    19f8:	5f e3       	ldi	r21, 0x3F	; 63
    19fa:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    19fe:	88 23       	and	r24, r24
    1a00:	2c f4       	brge	.+10     	; 0x1a0c <LCD_vidwritestringoncursor+0x6c>
		__ticks = 1;
    1a02:	81 e0       	ldi	r24, 0x01	; 1
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	9c 8b       	std	Y+20, r25	; 0x14
    1a08:	8b 8b       	std	Y+19, r24	; 0x13
    1a0a:	3f c0       	rjmp	.+126    	; 0x1a8a <LCD_vidwritestringoncursor+0xea>
	else if (__tmp > 65535)
    1a0c:	6d 89       	ldd	r22, Y+21	; 0x15
    1a0e:	7e 89       	ldd	r23, Y+22	; 0x16
    1a10:	8f 89       	ldd	r24, Y+23	; 0x17
    1a12:	98 8d       	ldd	r25, Y+24	; 0x18
    1a14:	20 e0       	ldi	r18, 0x00	; 0
    1a16:	3f ef       	ldi	r19, 0xFF	; 255
    1a18:	4f e7       	ldi	r20, 0x7F	; 127
    1a1a:	57 e4       	ldi	r21, 0x47	; 71
    1a1c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1a20:	18 16       	cp	r1, r24
    1a22:	4c f5       	brge	.+82     	; 0x1a76 <LCD_vidwritestringoncursor+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a24:	69 8d       	ldd	r22, Y+25	; 0x19
    1a26:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1a28:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1a2a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1a2c:	20 e0       	ldi	r18, 0x00	; 0
    1a2e:	30 e0       	ldi	r19, 0x00	; 0
    1a30:	40 e2       	ldi	r20, 0x20	; 32
    1a32:	51 e4       	ldi	r21, 0x41	; 65
    1a34:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a38:	dc 01       	movw	r26, r24
    1a3a:	cb 01       	movw	r24, r22
    1a3c:	bc 01       	movw	r22, r24
    1a3e:	cd 01       	movw	r24, r26
    1a40:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a44:	dc 01       	movw	r26, r24
    1a46:	cb 01       	movw	r24, r22
    1a48:	9c 8b       	std	Y+20, r25	; 0x14
    1a4a:	8b 8b       	std	Y+19, r24	; 0x13
    1a4c:	0f c0       	rjmp	.+30     	; 0x1a6c <LCD_vidwritestringoncursor+0xcc>
    1a4e:	88 ec       	ldi	r24, 0xC8	; 200
    1a50:	90 e0       	ldi	r25, 0x00	; 0
    1a52:	9a 8b       	std	Y+18, r25	; 0x12
    1a54:	89 8b       	std	Y+17, r24	; 0x11
    1a56:	89 89       	ldd	r24, Y+17	; 0x11
    1a58:	9a 89       	ldd	r25, Y+18	; 0x12
    1a5a:	01 97       	sbiw	r24, 0x01	; 1
    1a5c:	f1 f7       	brne	.-4      	; 0x1a5a <LCD_vidwritestringoncursor+0xba>
    1a5e:	9a 8b       	std	Y+18, r25	; 0x12
    1a60:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a62:	8b 89       	ldd	r24, Y+19	; 0x13
    1a64:	9c 89       	ldd	r25, Y+20	; 0x14
    1a66:	01 97       	sbiw	r24, 0x01	; 1
    1a68:	9c 8b       	std	Y+20, r25	; 0x14
    1a6a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a6c:	8b 89       	ldd	r24, Y+19	; 0x13
    1a6e:	9c 89       	ldd	r25, Y+20	; 0x14
    1a70:	00 97       	sbiw	r24, 0x00	; 0
    1a72:	69 f7       	brne	.-38     	; 0x1a4e <LCD_vidwritestringoncursor+0xae>
    1a74:	95 c0       	rjmp	.+298    	; 0x1ba0 <LCD_vidwritestringoncursor+0x200>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a76:	6d 89       	ldd	r22, Y+21	; 0x15
    1a78:	7e 89       	ldd	r23, Y+22	; 0x16
    1a7a:	8f 89       	ldd	r24, Y+23	; 0x17
    1a7c:	98 8d       	ldd	r25, Y+24	; 0x18
    1a7e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a82:	dc 01       	movw	r26, r24
    1a84:	cb 01       	movw	r24, r22
    1a86:	9c 8b       	std	Y+20, r25	; 0x14
    1a88:	8b 8b       	std	Y+19, r24	; 0x13
    1a8a:	8b 89       	ldd	r24, Y+19	; 0x13
    1a8c:	9c 89       	ldd	r25, Y+20	; 0x14
    1a8e:	98 8b       	std	Y+16, r25	; 0x10
    1a90:	8f 87       	std	Y+15, r24	; 0x0f
    1a92:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a94:	98 89       	ldd	r25, Y+16	; 0x10
    1a96:	01 97       	sbiw	r24, 0x01	; 1
    1a98:	f1 f7       	brne	.-4      	; 0x1a96 <LCD_vidwritestringoncursor+0xf6>
    1a9a:	98 8b       	std	Y+16, r25	; 0x10
    1a9c:	8f 87       	std	Y+15, r24	; 0x0f
    1a9e:	80 c0       	rjmp	.+256    	; 0x1ba0 <LCD_vidwritestringoncursor+0x200>
	_delay_ms(2);
	while (string[i]!= 0)
	{
		LCD_vidwritedata(string[i]);
    1aa0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1aa2:	28 2f       	mov	r18, r24
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1aa8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1aaa:	fc 01       	movw	r30, r24
    1aac:	e2 0f       	add	r30, r18
    1aae:	f3 1f       	adc	r31, r19
    1ab0:	80 81       	ld	r24, Z
    1ab2:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1ab6:	80 e0       	ldi	r24, 0x00	; 0
    1ab8:	90 e0       	ldi	r25, 0x00	; 0
    1aba:	a0 e0       	ldi	r26, 0x00	; 0
    1abc:	b0 e4       	ldi	r27, 0x40	; 64
    1abe:	8b 87       	std	Y+11, r24	; 0x0b
    1ac0:	9c 87       	std	Y+12, r25	; 0x0c
    1ac2:	ad 87       	std	Y+13, r26	; 0x0d
    1ac4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ac6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ac8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1aca:	8d 85       	ldd	r24, Y+13	; 0x0d
    1acc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ace:	20 e0       	ldi	r18, 0x00	; 0
    1ad0:	30 e0       	ldi	r19, 0x00	; 0
    1ad2:	4a ef       	ldi	r20, 0xFA	; 250
    1ad4:	54 e4       	ldi	r21, 0x44	; 68
    1ad6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ada:	dc 01       	movw	r26, r24
    1adc:	cb 01       	movw	r24, r22
    1ade:	8f 83       	std	Y+7, r24	; 0x07
    1ae0:	98 87       	std	Y+8, r25	; 0x08
    1ae2:	a9 87       	std	Y+9, r26	; 0x09
    1ae4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ae6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ae8:	78 85       	ldd	r23, Y+8	; 0x08
    1aea:	89 85       	ldd	r24, Y+9	; 0x09
    1aec:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aee:	20 e0       	ldi	r18, 0x00	; 0
    1af0:	30 e0       	ldi	r19, 0x00	; 0
    1af2:	40 e8       	ldi	r20, 0x80	; 128
    1af4:	5f e3       	ldi	r21, 0x3F	; 63
    1af6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1afa:	88 23       	and	r24, r24
    1afc:	2c f4       	brge	.+10     	; 0x1b08 <LCD_vidwritestringoncursor+0x168>
		__ticks = 1;
    1afe:	81 e0       	ldi	r24, 0x01	; 1
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	9e 83       	std	Y+6, r25	; 0x06
    1b04:	8d 83       	std	Y+5, r24	; 0x05
    1b06:	3f c0       	rjmp	.+126    	; 0x1b86 <LCD_vidwritestringoncursor+0x1e6>
	else if (__tmp > 65535)
    1b08:	6f 81       	ldd	r22, Y+7	; 0x07
    1b0a:	78 85       	ldd	r23, Y+8	; 0x08
    1b0c:	89 85       	ldd	r24, Y+9	; 0x09
    1b0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b10:	20 e0       	ldi	r18, 0x00	; 0
    1b12:	3f ef       	ldi	r19, 0xFF	; 255
    1b14:	4f e7       	ldi	r20, 0x7F	; 127
    1b16:	57 e4       	ldi	r21, 0x47	; 71
    1b18:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1b1c:	18 16       	cp	r1, r24
    1b1e:	4c f5       	brge	.+82     	; 0x1b72 <LCD_vidwritestringoncursor+0x1d2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b20:	6b 85       	ldd	r22, Y+11	; 0x0b
    1b22:	7c 85       	ldd	r23, Y+12	; 0x0c
    1b24:	8d 85       	ldd	r24, Y+13	; 0x0d
    1b26:	9e 85       	ldd	r25, Y+14	; 0x0e
    1b28:	20 e0       	ldi	r18, 0x00	; 0
    1b2a:	30 e0       	ldi	r19, 0x00	; 0
    1b2c:	40 e2       	ldi	r20, 0x20	; 32
    1b2e:	51 e4       	ldi	r21, 0x41	; 65
    1b30:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b34:	dc 01       	movw	r26, r24
    1b36:	cb 01       	movw	r24, r22
    1b38:	bc 01       	movw	r22, r24
    1b3a:	cd 01       	movw	r24, r26
    1b3c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b40:	dc 01       	movw	r26, r24
    1b42:	cb 01       	movw	r24, r22
    1b44:	9e 83       	std	Y+6, r25	; 0x06
    1b46:	8d 83       	std	Y+5, r24	; 0x05
    1b48:	0f c0       	rjmp	.+30     	; 0x1b68 <LCD_vidwritestringoncursor+0x1c8>
    1b4a:	88 ec       	ldi	r24, 0xC8	; 200
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	9c 83       	std	Y+4, r25	; 0x04
    1b50:	8b 83       	std	Y+3, r24	; 0x03
    1b52:	8b 81       	ldd	r24, Y+3	; 0x03
    1b54:	9c 81       	ldd	r25, Y+4	; 0x04
    1b56:	01 97       	sbiw	r24, 0x01	; 1
    1b58:	f1 f7       	brne	.-4      	; 0x1b56 <LCD_vidwritestringoncursor+0x1b6>
    1b5a:	9c 83       	std	Y+4, r25	; 0x04
    1b5c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b5e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b60:	9e 81       	ldd	r25, Y+6	; 0x06
    1b62:	01 97       	sbiw	r24, 0x01	; 1
    1b64:	9e 83       	std	Y+6, r25	; 0x06
    1b66:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b68:	8d 81       	ldd	r24, Y+5	; 0x05
    1b6a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b6c:	00 97       	sbiw	r24, 0x00	; 0
    1b6e:	69 f7       	brne	.-38     	; 0x1b4a <LCD_vidwritestringoncursor+0x1aa>
    1b70:	14 c0       	rjmp	.+40     	; 0x1b9a <LCD_vidwritestringoncursor+0x1fa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b72:	6f 81       	ldd	r22, Y+7	; 0x07
    1b74:	78 85       	ldd	r23, Y+8	; 0x08
    1b76:	89 85       	ldd	r24, Y+9	; 0x09
    1b78:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b7a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b7e:	dc 01       	movw	r26, r24
    1b80:	cb 01       	movw	r24, r22
    1b82:	9e 83       	std	Y+6, r25	; 0x06
    1b84:	8d 83       	std	Y+5, r24	; 0x05
    1b86:	8d 81       	ldd	r24, Y+5	; 0x05
    1b88:	9e 81       	ldd	r25, Y+6	; 0x06
    1b8a:	9a 83       	std	Y+2, r25	; 0x02
    1b8c:	89 83       	std	Y+1, r24	; 0x01
    1b8e:	89 81       	ldd	r24, Y+1	; 0x01
    1b90:	9a 81       	ldd	r25, Y+2	; 0x02
    1b92:	01 97       	sbiw	r24, 0x01	; 1
    1b94:	f1 f7       	brne	.-4      	; 0x1b92 <LCD_vidwritestringoncursor+0x1f2>
    1b96:	9a 83       	std	Y+2, r25	; 0x02
    1b98:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
				i++;
    1b9a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b9c:	8f 5f       	subi	r24, 0xFF	; 255
    1b9e:	8d 8f       	std	Y+29, r24	; 0x1d
}
extern void LCD_vidwritestringoncursor (u8 string[])
{
	u8 i=0;
	_delay_ms(2);
	while (string[i]!= 0)
    1ba0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1ba2:	28 2f       	mov	r18, r24
    1ba4:	30 e0       	ldi	r19, 0x00	; 0
    1ba6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1ba8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1baa:	fc 01       	movw	r30, r24
    1bac:	e2 0f       	add	r30, r18
    1bae:	f3 1f       	adc	r31, r19
    1bb0:	80 81       	ld	r24, Z
    1bb2:	88 23       	and	r24, r24
    1bb4:	09 f0       	breq	.+2      	; 0x1bb8 <LCD_vidwritestringoncursor+0x218>
    1bb6:	74 cf       	rjmp	.-280    	; 0x1aa0 <LCD_vidwritestringoncursor+0x100>
	{
		LCD_vidwritedata(string[i]);
		_delay_ms(2);
				i++;
	}
}
    1bb8:	6f 96       	adiw	r28, 0x1f	; 31
    1bba:	0f b6       	in	r0, 0x3f	; 63
    1bbc:	f8 94       	cli
    1bbe:	de bf       	out	0x3e, r29	; 62
    1bc0:	0f be       	out	0x3f, r0	; 63
    1bc2:	cd bf       	out	0x3d, r28	; 61
    1bc4:	cf 91       	pop	r28
    1bc6:	df 91       	pop	r29
    1bc8:	08 95       	ret

00001bca <LCD_viddisplaynumber>:

extern void LCD_viddisplaynumber(u8 line,u8 column,u32 num)
{
    1bca:	df 93       	push	r29
    1bcc:	cf 93       	push	r28
    1bce:	cd b7       	in	r28, 0x3d	; 61
    1bd0:	de b7       	in	r29, 0x3e	; 62
    1bd2:	2b 97       	sbiw	r28, 0x0b	; 11
    1bd4:	0f b6       	in	r0, 0x3f	; 63
    1bd6:	f8 94       	cli
    1bd8:	de bf       	out	0x3e, r29	; 62
    1bda:	0f be       	out	0x3f, r0	; 63
    1bdc:	cd bf       	out	0x3d, r28	; 61
    1bde:	8e 83       	std	Y+6, r24	; 0x06
    1be0:	6f 83       	std	Y+7, r22	; 0x07
    1be2:	28 87       	std	Y+8, r18	; 0x08
    1be4:	39 87       	std	Y+9, r19	; 0x09
    1be6:	4a 87       	std	Y+10, r20	; 0x0a
    1be8:	5b 87       	std	Y+11, r21	; 0x0b
	u32 num1;
	u8 i;
	LCD_setcursorposition(line,column);
    1bea:	8e 81       	ldd	r24, Y+6	; 0x06
    1bec:	6f 81       	ldd	r22, Y+7	; 0x07
    1bee:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <LCD_setcursorposition>
	num1=num/10000;
    1bf2:	88 85       	ldd	r24, Y+8	; 0x08
    1bf4:	99 85       	ldd	r25, Y+9	; 0x09
    1bf6:	aa 85       	ldd	r26, Y+10	; 0x0a
    1bf8:	bb 85       	ldd	r27, Y+11	; 0x0b
    1bfa:	20 e1       	ldi	r18, 0x10	; 16
    1bfc:	37 e2       	ldi	r19, 0x27	; 39
    1bfe:	40 e0       	ldi	r20, 0x00	; 0
    1c00:	50 e0       	ldi	r21, 0x00	; 0
    1c02:	bc 01       	movw	r22, r24
    1c04:	cd 01       	movw	r24, r26
    1c06:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1c0a:	da 01       	movw	r26, r20
    1c0c:	c9 01       	movw	r24, r18
    1c0e:	8a 83       	std	Y+2, r24	; 0x02
    1c10:	9b 83       	std	Y+3, r25	; 0x03
    1c12:	ac 83       	std	Y+4, r26	; 0x04
    1c14:	bd 83       	std	Y+5, r27	; 0x05
	if (num1 !=0 )
    1c16:	8a 81       	ldd	r24, Y+2	; 0x02
    1c18:	9b 81       	ldd	r25, Y+3	; 0x03
    1c1a:	ac 81       	ldd	r26, Y+4	; 0x04
    1c1c:	bd 81       	ldd	r27, Y+5	; 0x05
    1c1e:	00 97       	sbiw	r24, 0x00	; 0
    1c20:	a1 05       	cpc	r26, r1
    1c22:	b1 05       	cpc	r27, r1
    1c24:	39 f0       	breq	.+14     	; 0x1c34 <LCD_viddisplaynumber+0x6a>
	{
		i=1;
    1c26:	81 e0       	ldi	r24, 0x01	; 1
    1c28:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidwritedata(num1+48);
    1c2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c2c:	80 5d       	subi	r24, 0xD0	; 208
    1c2e:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1c32:	04 c0       	rjmp	.+8      	; 0x1c3c <LCD_viddisplaynumber+0x72>
	}
	else
	{
		i=0;
    1c34:	19 82       	std	Y+1, r1	; 0x01
		LCD_vidwritedata(' ');
    1c36:	80 e2       	ldi	r24, 0x20	; 32
    1c38:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
	}
	num=num%10000;
    1c3c:	88 85       	ldd	r24, Y+8	; 0x08
    1c3e:	99 85       	ldd	r25, Y+9	; 0x09
    1c40:	aa 85       	ldd	r26, Y+10	; 0x0a
    1c42:	bb 85       	ldd	r27, Y+11	; 0x0b
    1c44:	20 e1       	ldi	r18, 0x10	; 16
    1c46:	37 e2       	ldi	r19, 0x27	; 39
    1c48:	40 e0       	ldi	r20, 0x00	; 0
    1c4a:	50 e0       	ldi	r21, 0x00	; 0
    1c4c:	bc 01       	movw	r22, r24
    1c4e:	cd 01       	movw	r24, r26
    1c50:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1c54:	dc 01       	movw	r26, r24
    1c56:	cb 01       	movw	r24, r22
    1c58:	88 87       	std	Y+8, r24	; 0x08
    1c5a:	99 87       	std	Y+9, r25	; 0x09
    1c5c:	aa 87       	std	Y+10, r26	; 0x0a
    1c5e:	bb 87       	std	Y+11, r27	; 0x0b
	num1=num/1000;
    1c60:	88 85       	ldd	r24, Y+8	; 0x08
    1c62:	99 85       	ldd	r25, Y+9	; 0x09
    1c64:	aa 85       	ldd	r26, Y+10	; 0x0a
    1c66:	bb 85       	ldd	r27, Y+11	; 0x0b
    1c68:	28 ee       	ldi	r18, 0xE8	; 232
    1c6a:	33 e0       	ldi	r19, 0x03	; 3
    1c6c:	40 e0       	ldi	r20, 0x00	; 0
    1c6e:	50 e0       	ldi	r21, 0x00	; 0
    1c70:	bc 01       	movw	r22, r24
    1c72:	cd 01       	movw	r24, r26
    1c74:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1c78:	da 01       	movw	r26, r20
    1c7a:	c9 01       	movw	r24, r18
    1c7c:	8a 83       	std	Y+2, r24	; 0x02
    1c7e:	9b 83       	std	Y+3, r25	; 0x03
    1c80:	ac 83       	std	Y+4, r26	; 0x04
    1c82:	bd 83       	std	Y+5, r27	; 0x05
	if (i==1)
    1c84:	89 81       	ldd	r24, Y+1	; 0x01
    1c86:	81 30       	cpi	r24, 0x01	; 1
    1c88:	29 f4       	brne	.+10     	; 0x1c94 <LCD_viddisplaynumber+0xca>
	{
		i==1;
		LCD_vidwritedata(num1+48);
    1c8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c8c:	80 5d       	subi	r24, 0xD0	; 208
    1c8e:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1c92:	16 c0       	rjmp	.+44     	; 0x1cc0 <LCD_viddisplaynumber+0xf6>
	}
	else if (i==0)
    1c94:	89 81       	ldd	r24, Y+1	; 0x01
    1c96:	88 23       	and	r24, r24
    1c98:	99 f4       	brne	.+38     	; 0x1cc0 <LCD_viddisplaynumber+0xf6>
	{
	if (num1 !=0 )
    1c9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c9c:	9b 81       	ldd	r25, Y+3	; 0x03
    1c9e:	ac 81       	ldd	r26, Y+4	; 0x04
    1ca0:	bd 81       	ldd	r27, Y+5	; 0x05
    1ca2:	00 97       	sbiw	r24, 0x00	; 0
    1ca4:	a1 05       	cpc	r26, r1
    1ca6:	b1 05       	cpc	r27, r1
    1ca8:	39 f0       	breq	.+14     	; 0x1cb8 <LCD_viddisplaynumber+0xee>
	{
		i=1;
    1caa:	81 e0       	ldi	r24, 0x01	; 1
    1cac:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidwritedata(num1+48);
    1cae:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb0:	80 5d       	subi	r24, 0xD0	; 208
    1cb2:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1cb6:	04 c0       	rjmp	.+8      	; 0x1cc0 <LCD_viddisplaynumber+0xf6>
	}
	else
	{
		i=0;
    1cb8:	19 82       	std	Y+1, r1	; 0x01
		LCD_vidwritedata(' ');
    1cba:	80 e2       	ldi	r24, 0x20	; 32
    1cbc:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
	}}
	num=num%1000;
    1cc0:	88 85       	ldd	r24, Y+8	; 0x08
    1cc2:	99 85       	ldd	r25, Y+9	; 0x09
    1cc4:	aa 85       	ldd	r26, Y+10	; 0x0a
    1cc6:	bb 85       	ldd	r27, Y+11	; 0x0b
    1cc8:	28 ee       	ldi	r18, 0xE8	; 232
    1cca:	33 e0       	ldi	r19, 0x03	; 3
    1ccc:	40 e0       	ldi	r20, 0x00	; 0
    1cce:	50 e0       	ldi	r21, 0x00	; 0
    1cd0:	bc 01       	movw	r22, r24
    1cd2:	cd 01       	movw	r24, r26
    1cd4:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1cd8:	dc 01       	movw	r26, r24
    1cda:	cb 01       	movw	r24, r22
    1cdc:	88 87       	std	Y+8, r24	; 0x08
    1cde:	99 87       	std	Y+9, r25	; 0x09
    1ce0:	aa 87       	std	Y+10, r26	; 0x0a
    1ce2:	bb 87       	std	Y+11, r27	; 0x0b
	num1=num/100;
    1ce4:	88 85       	ldd	r24, Y+8	; 0x08
    1ce6:	99 85       	ldd	r25, Y+9	; 0x09
    1ce8:	aa 85       	ldd	r26, Y+10	; 0x0a
    1cea:	bb 85       	ldd	r27, Y+11	; 0x0b
    1cec:	24 e6       	ldi	r18, 0x64	; 100
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	40 e0       	ldi	r20, 0x00	; 0
    1cf2:	50 e0       	ldi	r21, 0x00	; 0
    1cf4:	bc 01       	movw	r22, r24
    1cf6:	cd 01       	movw	r24, r26
    1cf8:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1cfc:	da 01       	movw	r26, r20
    1cfe:	c9 01       	movw	r24, r18
    1d00:	8a 83       	std	Y+2, r24	; 0x02
    1d02:	9b 83       	std	Y+3, r25	; 0x03
    1d04:	ac 83       	std	Y+4, r26	; 0x04
    1d06:	bd 83       	std	Y+5, r27	; 0x05
	if (i==1)
    1d08:	89 81       	ldd	r24, Y+1	; 0x01
    1d0a:	81 30       	cpi	r24, 0x01	; 1
    1d0c:	39 f4       	brne	.+14     	; 0x1d1c <LCD_viddisplaynumber+0x152>
	{
		i=1;
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidwritedata(num1+48);
    1d12:	8a 81       	ldd	r24, Y+2	; 0x02
    1d14:	80 5d       	subi	r24, 0xD0	; 208
    1d16:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1d1a:	16 c0       	rjmp	.+44     	; 0x1d48 <LCD_viddisplaynumber+0x17e>
	}
	else if (i==0)
    1d1c:	89 81       	ldd	r24, Y+1	; 0x01
    1d1e:	88 23       	and	r24, r24
    1d20:	99 f4       	brne	.+38     	; 0x1d48 <LCD_viddisplaynumber+0x17e>
	{
	if (num1 !=0 )
    1d22:	8a 81       	ldd	r24, Y+2	; 0x02
    1d24:	9b 81       	ldd	r25, Y+3	; 0x03
    1d26:	ac 81       	ldd	r26, Y+4	; 0x04
    1d28:	bd 81       	ldd	r27, Y+5	; 0x05
    1d2a:	00 97       	sbiw	r24, 0x00	; 0
    1d2c:	a1 05       	cpc	r26, r1
    1d2e:	b1 05       	cpc	r27, r1
    1d30:	39 f0       	breq	.+14     	; 0x1d40 <LCD_viddisplaynumber+0x176>
	{
		i=1;
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidwritedata(num1+48);
    1d36:	8a 81       	ldd	r24, Y+2	; 0x02
    1d38:	80 5d       	subi	r24, 0xD0	; 208
    1d3a:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1d3e:	04 c0       	rjmp	.+8      	; 0x1d48 <LCD_viddisplaynumber+0x17e>
	}
	else
	{
		i=0;
    1d40:	19 82       	std	Y+1, r1	; 0x01
		LCD_vidwritedata(' ');
    1d42:	80 e2       	ldi	r24, 0x20	; 32
    1d44:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
	}}
	num=num%100;
    1d48:	88 85       	ldd	r24, Y+8	; 0x08
    1d4a:	99 85       	ldd	r25, Y+9	; 0x09
    1d4c:	aa 85       	ldd	r26, Y+10	; 0x0a
    1d4e:	bb 85       	ldd	r27, Y+11	; 0x0b
    1d50:	24 e6       	ldi	r18, 0x64	; 100
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	40 e0       	ldi	r20, 0x00	; 0
    1d56:	50 e0       	ldi	r21, 0x00	; 0
    1d58:	bc 01       	movw	r22, r24
    1d5a:	cd 01       	movw	r24, r26
    1d5c:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1d60:	dc 01       	movw	r26, r24
    1d62:	cb 01       	movw	r24, r22
    1d64:	88 87       	std	Y+8, r24	; 0x08
    1d66:	99 87       	std	Y+9, r25	; 0x09
    1d68:	aa 87       	std	Y+10, r26	; 0x0a
    1d6a:	bb 87       	std	Y+11, r27	; 0x0b
	num1=num/10;
    1d6c:	88 85       	ldd	r24, Y+8	; 0x08
    1d6e:	99 85       	ldd	r25, Y+9	; 0x09
    1d70:	aa 85       	ldd	r26, Y+10	; 0x0a
    1d72:	bb 85       	ldd	r27, Y+11	; 0x0b
    1d74:	2a e0       	ldi	r18, 0x0A	; 10
    1d76:	30 e0       	ldi	r19, 0x00	; 0
    1d78:	40 e0       	ldi	r20, 0x00	; 0
    1d7a:	50 e0       	ldi	r21, 0x00	; 0
    1d7c:	bc 01       	movw	r22, r24
    1d7e:	cd 01       	movw	r24, r26
    1d80:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1d84:	da 01       	movw	r26, r20
    1d86:	c9 01       	movw	r24, r18
    1d88:	8a 83       	std	Y+2, r24	; 0x02
    1d8a:	9b 83       	std	Y+3, r25	; 0x03
    1d8c:	ac 83       	std	Y+4, r26	; 0x04
    1d8e:	bd 83       	std	Y+5, r27	; 0x05
	if (i==1)
    1d90:	89 81       	ldd	r24, Y+1	; 0x01
    1d92:	81 30       	cpi	r24, 0x01	; 1
    1d94:	39 f4       	brne	.+14     	; 0x1da4 <LCD_viddisplaynumber+0x1da>
	{
		i=1;
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidwritedata(num1+48);
    1d9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d9c:	80 5d       	subi	r24, 0xD0	; 208
    1d9e:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1da2:	16 c0       	rjmp	.+44     	; 0x1dd0 <LCD_viddisplaynumber+0x206>
	}
	else if (i==0)
    1da4:	89 81       	ldd	r24, Y+1	; 0x01
    1da6:	88 23       	and	r24, r24
    1da8:	99 f4       	brne	.+38     	; 0x1dd0 <LCD_viddisplaynumber+0x206>
	{
	if (num1 !=0 )
    1daa:	8a 81       	ldd	r24, Y+2	; 0x02
    1dac:	9b 81       	ldd	r25, Y+3	; 0x03
    1dae:	ac 81       	ldd	r26, Y+4	; 0x04
    1db0:	bd 81       	ldd	r27, Y+5	; 0x05
    1db2:	00 97       	sbiw	r24, 0x00	; 0
    1db4:	a1 05       	cpc	r26, r1
    1db6:	b1 05       	cpc	r27, r1
    1db8:	39 f0       	breq	.+14     	; 0x1dc8 <LCD_viddisplaynumber+0x1fe>
	{
		i=1;
    1dba:	81 e0       	ldi	r24, 0x01	; 1
    1dbc:	89 83       	std	Y+1, r24	; 0x01
		LCD_vidwritedata(num1+48);
    1dbe:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc0:	80 5d       	subi	r24, 0xD0	; 208
    1dc2:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
    1dc6:	04 c0       	rjmp	.+8      	; 0x1dd0 <LCD_viddisplaynumber+0x206>
	}
	else
	{
		i=0;
    1dc8:	19 82       	std	Y+1, r1	; 0x01
		LCD_vidwritedata(' ');
    1dca:	80 e2       	ldi	r24, 0x20	; 32
    1dcc:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>
	}}
	num=num%10;
    1dd0:	88 85       	ldd	r24, Y+8	; 0x08
    1dd2:	99 85       	ldd	r25, Y+9	; 0x09
    1dd4:	aa 85       	ldd	r26, Y+10	; 0x0a
    1dd6:	bb 85       	ldd	r27, Y+11	; 0x0b
    1dd8:	2a e0       	ldi	r18, 0x0A	; 10
    1dda:	30 e0       	ldi	r19, 0x00	; 0
    1ddc:	40 e0       	ldi	r20, 0x00	; 0
    1dde:	50 e0       	ldi	r21, 0x00	; 0
    1de0:	bc 01       	movw	r22, r24
    1de2:	cd 01       	movw	r24, r26
    1de4:	0e 94 ee 11 	call	0x23dc	; 0x23dc <__udivmodsi4>
    1de8:	dc 01       	movw	r26, r24
    1dea:	cb 01       	movw	r24, r22
    1dec:	88 87       	std	Y+8, r24	; 0x08
    1dee:	99 87       	std	Y+9, r25	; 0x09
    1df0:	aa 87       	std	Y+10, r26	; 0x0a
    1df2:	bb 87       	std	Y+11, r27	; 0x0b
	LCD_vidwritedata(num+48);
    1df4:	88 85       	ldd	r24, Y+8	; 0x08
    1df6:	80 5d       	subi	r24, 0xD0	; 208
    1df8:	0e 94 45 09 	call	0x128a	; 0x128a <LCD_vidwritedata>

}
    1dfc:	2b 96       	adiw	r28, 0x0b	; 11
    1dfe:	0f b6       	in	r0, 0x3f	; 63
    1e00:	f8 94       	cli
    1e02:	de bf       	out	0x3e, r29	; 62
    1e04:	0f be       	out	0x3f, r0	; 63
    1e06:	cd bf       	out	0x3d, r28	; 61
    1e08:	cf 91       	pop	r28
    1e0a:	df 91       	pop	r29
    1e0c:	08 95       	ret

00001e0e <UART_vidinit>:
#include "utils.h"
#include "DIO.h"
#include <avr/delay.h>
#define f_cpu 8000000
extern void UART_vidinit ()
{
    1e0e:	df 93       	push	r29
    1e10:	cf 93       	push	r28
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
	DIO_vidsetpindir(d,0,input);
    1e16:	83 e0       	ldi	r24, 0x03	; 3
    1e18:	60 e0       	ldi	r22, 0x00	; 0
    1e1a:	40 e0       	ldi	r20, 0x00	; 0
    1e1c:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vidsetpindir>
    DIO_vidsetpindir(d,1,output);
    1e20:	83 e0       	ldi	r24, 0x03	; 3
    1e22:	61 e0       	ldi	r22, 0x01	; 1
    1e24:	41 e0       	ldi	r20, 0x01	; 1
    1e26:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vidsetpindir>
	UCSRA=0b00000000;
    1e2a:	eb e2       	ldi	r30, 0x2B	; 43
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	10 82       	st	Z, r1
//	UCSRB=0b00011000;
	set_bit(UCSRB,3);
    1e30:	aa e2       	ldi	r26, 0x2A	; 42
    1e32:	b0 e0       	ldi	r27, 0x00	; 0
    1e34:	ea e2       	ldi	r30, 0x2A	; 42
    1e36:	f0 e0       	ldi	r31, 0x00	; 0
    1e38:	80 81       	ld	r24, Z
    1e3a:	88 60       	ori	r24, 0x08	; 8
    1e3c:	8c 93       	st	X, r24
	set_bit(UCSRB,4);
    1e3e:	aa e2       	ldi	r26, 0x2A	; 42
    1e40:	b0 e0       	ldi	r27, 0x00	; 0
    1e42:	ea e2       	ldi	r30, 0x2A	; 42
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	80 81       	ld	r24, Z
    1e48:	80 61       	ori	r24, 0x10	; 16
    1e4a:	8c 93       	st	X, r24
	set_bit(UCSRC,2);
    1e4c:	a0 e4       	ldi	r26, 0x40	; 64
    1e4e:	b0 e0       	ldi	r27, 0x00	; 0
    1e50:	e0 e4       	ldi	r30, 0x40	; 64
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	80 81       	ld	r24, Z
    1e56:	84 60       	ori	r24, 0x04	; 4
    1e58:	8c 93       	st	X, r24
	set_bit(UCSRC,1);
    1e5a:	a0 e4       	ldi	r26, 0x40	; 64
    1e5c:	b0 e0       	ldi	r27, 0x00	; 0
    1e5e:	e0 e4       	ldi	r30, 0x40	; 64
    1e60:	f0 e0       	ldi	r31, 0x00	; 0
    1e62:	80 81       	ld	r24, Z
    1e64:	82 60       	ori	r24, 0x02	; 2
    1e66:	8c 93       	st	X, r24
	UBRRL=51;
    1e68:	e9 e2       	ldi	r30, 0x29	; 41
    1e6a:	f0 e0       	ldi	r31, 0x00	; 0
    1e6c:	83 e3       	ldi	r24, 0x33	; 51
    1e6e:	80 83       	st	Z, r24
	UBRRH=0;
    1e70:	e0 e4       	ldi	r30, 0x40	; 64
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	10 82       	st	Z, r1
}
    1e76:	cf 91       	pop	r28
    1e78:	df 91       	pop	r29
    1e7a:	08 95       	ret

00001e7c <UART_vidtransmit>:
extern void UART_vidtransmit (u8 data)
{
    1e7c:	df 93       	push	r29
    1e7e:	cf 93       	push	r28
    1e80:	0f 92       	push	r0
    1e82:	cd b7       	in	r28, 0x3d	; 61
    1e84:	de b7       	in	r29, 0x3e	; 62
    1e86:	89 83       	std	Y+1, r24	; 0x01
	while (get_bit(UCSRA,5)==0);
    1e88:	eb e2       	ldi	r30, 0x2B	; 43
    1e8a:	f0 e0       	ldi	r31, 0x00	; 0
    1e8c:	80 81       	ld	r24, Z
    1e8e:	88 2f       	mov	r24, r24
    1e90:	90 e0       	ldi	r25, 0x00	; 0
    1e92:	80 72       	andi	r24, 0x20	; 32
    1e94:	90 70       	andi	r25, 0x00	; 0
    1e96:	95 95       	asr	r25
    1e98:	87 95       	ror	r24
    1e9a:	95 95       	asr	r25
    1e9c:	87 95       	ror	r24
    1e9e:	95 95       	asr	r25
    1ea0:	87 95       	ror	r24
    1ea2:	95 95       	asr	r25
    1ea4:	87 95       	ror	r24
    1ea6:	95 95       	asr	r25
    1ea8:	87 95       	ror	r24
    1eaa:	00 97       	sbiw	r24, 0x00	; 0
    1eac:	69 f3       	breq	.-38     	; 0x1e88 <UART_vidtransmit+0xc>
	UDR=data;
    1eae:	ec e2       	ldi	r30, 0x2C	; 44
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	89 81       	ldd	r24, Y+1	; 0x01
    1eb4:	80 83       	st	Z, r24
}
    1eb6:	0f 90       	pop	r0
    1eb8:	cf 91       	pop	r28
    1eba:	df 91       	pop	r29
    1ebc:	08 95       	ret

00001ebe <UART_vidrecieve>:
extern u8 UART_vidrecieve (void)
{
    1ebe:	df 93       	push	r29
    1ec0:	cf 93       	push	r28
    1ec2:	0f 92       	push	r0
    1ec4:	cd b7       	in	r28, 0x3d	; 61
    1ec6:	de b7       	in	r29, 0x3e	; 62

	u8 data=0;
    1ec8:	19 82       	std	Y+1, r1	; 0x01
	while (get_bit(UCSRA,7)==0);
    1eca:	eb e2       	ldi	r30, 0x2B	; 43
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	80 81       	ld	r24, Z
    1ed0:	88 1f       	adc	r24, r24
    1ed2:	88 27       	eor	r24, r24
    1ed4:	88 1f       	adc	r24, r24
    1ed6:	88 2f       	mov	r24, r24
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	90 70       	andi	r25, 0x00	; 0
    1edc:	00 97       	sbiw	r24, 0x00	; 0
    1ede:	a9 f3       	breq	.-22     	; 0x1eca <UART_vidrecieve+0xc>
	data=UDR;
    1ee0:	ec e2       	ldi	r30, 0x2C	; 44
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	80 81       	ld	r24, Z
    1ee6:	89 83       	std	Y+1, r24	; 0x01
	set_bit(UCSRA,7);
    1ee8:	ab e2       	ldi	r26, 0x2B	; 43
    1eea:	b0 e0       	ldi	r27, 0x00	; 0
    1eec:	eb e2       	ldi	r30, 0x2B	; 43
    1eee:	f0 e0       	ldi	r31, 0x00	; 0
    1ef0:	80 81       	ld	r24, Z
    1ef2:	80 68       	ori	r24, 0x80	; 128
    1ef4:	8c 93       	st	X, r24
	return data;
    1ef6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <UART_recievenum>:
extern u16 UART_recievenum (void)
{
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	cd b7       	in	r28, 0x3d	; 61
    1f06:	de b7       	in	r29, 0x3e	; 62
    1f08:	6a 97       	sbiw	r28, 0x1a	; 26
    1f0a:	0f b6       	in	r0, 0x3f	; 63
    1f0c:	f8 94       	cli
    1f0e:	de bf       	out	0x3e, r29	; 62
    1f10:	0f be       	out	0x3f, r0	; 63
    1f12:	cd bf       	out	0x3d, r28	; 61
	u16 fact=1,num2=0;
    1f14:	81 e0       	ldi	r24, 0x01	; 1
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	98 87       	std	Y+8, r25	; 0x08
    1f1a:	8f 83       	std	Y+7, r24	; 0x07
    1f1c:	1e 82       	std	Y+6, r1	; 0x06
    1f1e:	1d 82       	std	Y+5, r1	; 0x05
	u8 num1[10];
	u8 i=0,num=UART_vidrecieve(),j,f;
    1f20:	1c 82       	std	Y+4, r1	; 0x04
    1f22:	0e 94 5f 0f 	call	0x1ebe	; 0x1ebe <UART_vidrecieve>
    1f26:	8b 83       	std	Y+3, r24	; 0x03
    1f28:	c5 c0       	rjmp	.+394    	; 0x20b4 <UART_recievenum+0x1b4>
	while(num!='/')
	{
		num=UART_vidrecieve();
    1f2a:	0e 94 5f 0f 	call	0x1ebe	; 0x1ebe <UART_vidrecieve>
    1f2e:	8b 83       	std	Y+3, r24	; 0x03
		switch (num)
    1f30:	8b 81       	ldd	r24, Y+3	; 0x03
    1f32:	28 2f       	mov	r18, r24
    1f34:	30 e0       	ldi	r19, 0x00	; 0
    1f36:	38 8f       	std	Y+24, r19	; 0x18
    1f38:	2f 8b       	std	Y+23, r18	; 0x17
    1f3a:	6f 89       	ldd	r22, Y+23	; 0x17
    1f3c:	78 8d       	ldd	r23, Y+24	; 0x18
    1f3e:	64 33       	cpi	r22, 0x34	; 52
    1f40:	71 05       	cpc	r23, r1
    1f42:	09 f4       	brne	.+2      	; 0x1f46 <UART_recievenum+0x46>
    1f44:	73 c0       	rjmp	.+230    	; 0x202c <UART_recievenum+0x12c>
    1f46:	8f 89       	ldd	r24, Y+23	; 0x17
    1f48:	98 8d       	ldd	r25, Y+24	; 0x18
    1f4a:	85 33       	cpi	r24, 0x35	; 53
    1f4c:	91 05       	cpc	r25, r1
    1f4e:	f4 f4       	brge	.+60     	; 0x1f8c <UART_recievenum+0x8c>
    1f50:	2f 89       	ldd	r18, Y+23	; 0x17
    1f52:	38 8d       	ldd	r19, Y+24	; 0x18
    1f54:	21 33       	cpi	r18, 0x31	; 49
    1f56:	31 05       	cpc	r19, r1
    1f58:	09 f4       	brne	.+2      	; 0x1f5c <UART_recievenum+0x5c>
    1f5a:	47 c0       	rjmp	.+142    	; 0x1fea <UART_recievenum+0xea>
    1f5c:	6f 89       	ldd	r22, Y+23	; 0x17
    1f5e:	78 8d       	ldd	r23, Y+24	; 0x18
    1f60:	62 33       	cpi	r22, 0x32	; 50
    1f62:	71 05       	cpc	r23, r1
    1f64:	34 f4       	brge	.+12     	; 0x1f72 <UART_recievenum+0x72>
    1f66:	8f 89       	ldd	r24, Y+23	; 0x17
    1f68:	98 8d       	ldd	r25, Y+24	; 0x18
    1f6a:	80 33       	cpi	r24, 0x30	; 48
    1f6c:	91 05       	cpc	r25, r1
    1f6e:	99 f1       	breq	.+102    	; 0x1fd6 <UART_recievenum+0xd6>
    1f70:	9e c0       	rjmp	.+316    	; 0x20ae <UART_recievenum+0x1ae>
    1f72:	2f 89       	ldd	r18, Y+23	; 0x17
    1f74:	38 8d       	ldd	r19, Y+24	; 0x18
    1f76:	22 33       	cpi	r18, 0x32	; 50
    1f78:	31 05       	cpc	r19, r1
    1f7a:	09 f4       	brne	.+2      	; 0x1f7e <UART_recievenum+0x7e>
    1f7c:	41 c0       	rjmp	.+130    	; 0x2000 <UART_recievenum+0x100>
    1f7e:	6f 89       	ldd	r22, Y+23	; 0x17
    1f80:	78 8d       	ldd	r23, Y+24	; 0x18
    1f82:	63 33       	cpi	r22, 0x33	; 51
    1f84:	71 05       	cpc	r23, r1
    1f86:	09 f4       	brne	.+2      	; 0x1f8a <UART_recievenum+0x8a>
    1f88:	46 c0       	rjmp	.+140    	; 0x2016 <UART_recievenum+0x116>
    1f8a:	91 c0       	rjmp	.+290    	; 0x20ae <UART_recievenum+0x1ae>
    1f8c:	8f 89       	ldd	r24, Y+23	; 0x17
    1f8e:	98 8d       	ldd	r25, Y+24	; 0x18
    1f90:	87 33       	cpi	r24, 0x37	; 55
    1f92:	91 05       	cpc	r25, r1
    1f94:	09 f4       	brne	.+2      	; 0x1f98 <UART_recievenum+0x98>
    1f96:	6b c0       	rjmp	.+214    	; 0x206e <UART_recievenum+0x16e>
    1f98:	2f 89       	ldd	r18, Y+23	; 0x17
    1f9a:	38 8d       	ldd	r19, Y+24	; 0x18
    1f9c:	28 33       	cpi	r18, 0x38	; 56
    1f9e:	31 05       	cpc	r19, r1
    1fa0:	6c f4       	brge	.+26     	; 0x1fbc <UART_recievenum+0xbc>
    1fa2:	6f 89       	ldd	r22, Y+23	; 0x17
    1fa4:	78 8d       	ldd	r23, Y+24	; 0x18
    1fa6:	65 33       	cpi	r22, 0x35	; 53
    1fa8:	71 05       	cpc	r23, r1
    1faa:	09 f4       	brne	.+2      	; 0x1fae <UART_recievenum+0xae>
    1fac:	4a c0       	rjmp	.+148    	; 0x2042 <UART_recievenum+0x142>
    1fae:	8f 89       	ldd	r24, Y+23	; 0x17
    1fb0:	98 8d       	ldd	r25, Y+24	; 0x18
    1fb2:	86 33       	cpi	r24, 0x36	; 54
    1fb4:	91 05       	cpc	r25, r1
    1fb6:	09 f4       	brne	.+2      	; 0x1fba <UART_recievenum+0xba>
    1fb8:	4f c0       	rjmp	.+158    	; 0x2058 <UART_recievenum+0x158>
    1fba:	79 c0       	rjmp	.+242    	; 0x20ae <UART_recievenum+0x1ae>
    1fbc:	2f 89       	ldd	r18, Y+23	; 0x17
    1fbe:	38 8d       	ldd	r19, Y+24	; 0x18
    1fc0:	28 33       	cpi	r18, 0x38	; 56
    1fc2:	31 05       	cpc	r19, r1
    1fc4:	09 f4       	brne	.+2      	; 0x1fc8 <UART_recievenum+0xc8>
    1fc6:	5e c0       	rjmp	.+188    	; 0x2084 <UART_recievenum+0x184>
    1fc8:	6f 89       	ldd	r22, Y+23	; 0x17
    1fca:	78 8d       	ldd	r23, Y+24	; 0x18
    1fcc:	69 33       	cpi	r22, 0x39	; 57
    1fce:	71 05       	cpc	r23, r1
    1fd0:	09 f4       	brne	.+2      	; 0x1fd4 <UART_recievenum+0xd4>
    1fd2:	63 c0       	rjmp	.+198    	; 0x209a <UART_recievenum+0x19a>
    1fd4:	6c c0       	rjmp	.+216    	; 0x20ae <UART_recievenum+0x1ae>
		{
		case '0':
			num1[i]=0;
    1fd6:	8c 81       	ldd	r24, Y+4	; 0x04
    1fd8:	28 2f       	mov	r18, r24
    1fda:	30 e0       	ldi	r19, 0x00	; 0
    1fdc:	ce 01       	movw	r24, r28
    1fde:	09 96       	adiw	r24, 0x09	; 9
    1fe0:	fc 01       	movw	r30, r24
    1fe2:	e2 0f       	add	r30, r18
    1fe4:	f3 1f       	adc	r31, r19
    1fe6:	10 82       	st	Z, r1
    1fe8:	62 c0       	rjmp	.+196    	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '1':
			num1[i]=1;
    1fea:	8c 81       	ldd	r24, Y+4	; 0x04
    1fec:	28 2f       	mov	r18, r24
    1fee:	30 e0       	ldi	r19, 0x00	; 0
    1ff0:	ce 01       	movw	r24, r28
    1ff2:	09 96       	adiw	r24, 0x09	; 9
    1ff4:	fc 01       	movw	r30, r24
    1ff6:	e2 0f       	add	r30, r18
    1ff8:	f3 1f       	adc	r31, r19
    1ffa:	81 e0       	ldi	r24, 0x01	; 1
    1ffc:	80 83       	st	Z, r24
    1ffe:	57 c0       	rjmp	.+174    	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '2':
			num1[i]=2;
    2000:	8c 81       	ldd	r24, Y+4	; 0x04
    2002:	28 2f       	mov	r18, r24
    2004:	30 e0       	ldi	r19, 0x00	; 0
    2006:	ce 01       	movw	r24, r28
    2008:	09 96       	adiw	r24, 0x09	; 9
    200a:	fc 01       	movw	r30, r24
    200c:	e2 0f       	add	r30, r18
    200e:	f3 1f       	adc	r31, r19
    2010:	82 e0       	ldi	r24, 0x02	; 2
    2012:	80 83       	st	Z, r24
    2014:	4c c0       	rjmp	.+152    	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '3':
			num1[i]=3;
    2016:	8c 81       	ldd	r24, Y+4	; 0x04
    2018:	28 2f       	mov	r18, r24
    201a:	30 e0       	ldi	r19, 0x00	; 0
    201c:	ce 01       	movw	r24, r28
    201e:	09 96       	adiw	r24, 0x09	; 9
    2020:	fc 01       	movw	r30, r24
    2022:	e2 0f       	add	r30, r18
    2024:	f3 1f       	adc	r31, r19
    2026:	83 e0       	ldi	r24, 0x03	; 3
    2028:	80 83       	st	Z, r24
    202a:	41 c0       	rjmp	.+130    	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '4':
			num1[i]=4;
    202c:	8c 81       	ldd	r24, Y+4	; 0x04
    202e:	28 2f       	mov	r18, r24
    2030:	30 e0       	ldi	r19, 0x00	; 0
    2032:	ce 01       	movw	r24, r28
    2034:	09 96       	adiw	r24, 0x09	; 9
    2036:	fc 01       	movw	r30, r24
    2038:	e2 0f       	add	r30, r18
    203a:	f3 1f       	adc	r31, r19
    203c:	84 e0       	ldi	r24, 0x04	; 4
    203e:	80 83       	st	Z, r24
    2040:	36 c0       	rjmp	.+108    	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '5':
			num1[i]=5;
    2042:	8c 81       	ldd	r24, Y+4	; 0x04
    2044:	28 2f       	mov	r18, r24
    2046:	30 e0       	ldi	r19, 0x00	; 0
    2048:	ce 01       	movw	r24, r28
    204a:	09 96       	adiw	r24, 0x09	; 9
    204c:	fc 01       	movw	r30, r24
    204e:	e2 0f       	add	r30, r18
    2050:	f3 1f       	adc	r31, r19
    2052:	85 e0       	ldi	r24, 0x05	; 5
    2054:	80 83       	st	Z, r24
    2056:	2b c0       	rjmp	.+86     	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '6':
			num1[i]=6;
    2058:	8c 81       	ldd	r24, Y+4	; 0x04
    205a:	28 2f       	mov	r18, r24
    205c:	30 e0       	ldi	r19, 0x00	; 0
    205e:	ce 01       	movw	r24, r28
    2060:	09 96       	adiw	r24, 0x09	; 9
    2062:	fc 01       	movw	r30, r24
    2064:	e2 0f       	add	r30, r18
    2066:	f3 1f       	adc	r31, r19
    2068:	86 e0       	ldi	r24, 0x06	; 6
    206a:	80 83       	st	Z, r24
    206c:	20 c0       	rjmp	.+64     	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '7':
			num1[i]=7;
    206e:	8c 81       	ldd	r24, Y+4	; 0x04
    2070:	28 2f       	mov	r18, r24
    2072:	30 e0       	ldi	r19, 0x00	; 0
    2074:	ce 01       	movw	r24, r28
    2076:	09 96       	adiw	r24, 0x09	; 9
    2078:	fc 01       	movw	r30, r24
    207a:	e2 0f       	add	r30, r18
    207c:	f3 1f       	adc	r31, r19
    207e:	87 e0       	ldi	r24, 0x07	; 7
    2080:	80 83       	st	Z, r24
    2082:	15 c0       	rjmp	.+42     	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '8':
			num1[i]=8;
    2084:	8c 81       	ldd	r24, Y+4	; 0x04
    2086:	28 2f       	mov	r18, r24
    2088:	30 e0       	ldi	r19, 0x00	; 0
    208a:	ce 01       	movw	r24, r28
    208c:	09 96       	adiw	r24, 0x09	; 9
    208e:	fc 01       	movw	r30, r24
    2090:	e2 0f       	add	r30, r18
    2092:	f3 1f       	adc	r31, r19
    2094:	88 e0       	ldi	r24, 0x08	; 8
    2096:	80 83       	st	Z, r24
    2098:	0a c0       	rjmp	.+20     	; 0x20ae <UART_recievenum+0x1ae>
			break;
		case '9':
			num1[i]=9;
    209a:	8c 81       	ldd	r24, Y+4	; 0x04
    209c:	28 2f       	mov	r18, r24
    209e:	30 e0       	ldi	r19, 0x00	; 0
    20a0:	ce 01       	movw	r24, r28
    20a2:	09 96       	adiw	r24, 0x09	; 9
    20a4:	fc 01       	movw	r30, r24
    20a6:	e2 0f       	add	r30, r18
    20a8:	f3 1f       	adc	r31, r19
    20aa:	89 e0       	ldi	r24, 0x09	; 9
    20ac:	80 83       	st	Z, r24
			break;
		default:
			break;
		}
		i++;
    20ae:	8c 81       	ldd	r24, Y+4	; 0x04
    20b0:	8f 5f       	subi	r24, 0xFF	; 255
    20b2:	8c 83       	std	Y+4, r24	; 0x04
extern u16 UART_recievenum (void)
{
	u16 fact=1,num2=0;
	u8 num1[10];
	u8 i=0,num=UART_vidrecieve(),j,f;
	while(num!='/')
    20b4:	8b 81       	ldd	r24, Y+3	; 0x03
    20b6:	8f 32       	cpi	r24, 0x2F	; 47
    20b8:	09 f0       	breq	.+2      	; 0x20bc <UART_recievenum+0x1bc>
    20ba:	37 cf       	rjmp	.-402    	; 0x1f2a <UART_recievenum+0x2a>
		default:
			break;
		}
		i++;
	}
i=i-1;
    20bc:	8c 81       	ldd	r24, Y+4	; 0x04
    20be:	81 50       	subi	r24, 0x01	; 1
    20c0:	8c 83       	std	Y+4, r24	; 0x04
switch (i)
    20c2:	8c 81       	ldd	r24, Y+4	; 0x04
    20c4:	28 2f       	mov	r18, r24
    20c6:	30 e0       	ldi	r19, 0x00	; 0
    20c8:	3e 8b       	std	Y+22, r19	; 0x16
    20ca:	2d 8b       	std	Y+21, r18	; 0x15
    20cc:	6d 89       	ldd	r22, Y+21	; 0x15
    20ce:	7e 89       	ldd	r23, Y+22	; 0x16
    20d0:	62 30       	cpi	r22, 0x02	; 2
    20d2:	71 05       	cpc	r23, r1
    20d4:	09 f1       	breq	.+66     	; 0x2118 <UART_recievenum+0x218>
    20d6:	8d 89       	ldd	r24, Y+21	; 0x15
    20d8:	9e 89       	ldd	r25, Y+22	; 0x16
    20da:	83 30       	cpi	r24, 0x03	; 3
    20dc:	91 05       	cpc	r25, r1
    20de:	34 f4       	brge	.+12     	; 0x20ec <UART_recievenum+0x1ec>
    20e0:	2d 89       	ldd	r18, Y+21	; 0x15
    20e2:	3e 89       	ldd	r19, Y+22	; 0x16
    20e4:	21 30       	cpi	r18, 0x01	; 1
    20e6:	31 05       	cpc	r19, r1
    20e8:	69 f0       	breq	.+26     	; 0x2104 <UART_recievenum+0x204>
    20ea:	8e c0       	rjmp	.+284    	; 0x2208 <UART_recievenum+0x308>
    20ec:	6d 89       	ldd	r22, Y+21	; 0x15
    20ee:	7e 89       	ldd	r23, Y+22	; 0x16
    20f0:	63 30       	cpi	r22, 0x03	; 3
    20f2:	71 05       	cpc	r23, r1
    20f4:	51 f1       	breq	.+84     	; 0x214a <UART_recievenum+0x24a>
    20f6:	8d 89       	ldd	r24, Y+21	; 0x15
    20f8:	9e 89       	ldd	r25, Y+22	; 0x16
    20fa:	84 30       	cpi	r24, 0x04	; 4
    20fc:	91 05       	cpc	r25, r1
    20fe:	09 f4       	brne	.+2      	; 0x2102 <UART_recievenum+0x202>
    2100:	4c c0       	rjmp	.+152    	; 0x219a <UART_recievenum+0x29a>
    2102:	82 c0       	rjmp	.+260    	; 0x2208 <UART_recievenum+0x308>
{
case 1:
	num2=num1[0];
    2104:	89 85       	ldd	r24, Y+9	; 0x09
    2106:	88 2f       	mov	r24, r24
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	9e 83       	std	Y+6, r25	; 0x06
    210c:	8d 83       	std	Y+5, r24	; 0x05
	return num2;
    210e:	2d 81       	ldd	r18, Y+5	; 0x05
    2110:	3e 81       	ldd	r19, Y+6	; 0x06
    2112:	3c 8b       	std	Y+20, r19	; 0x14
    2114:	2b 8b       	std	Y+19, r18	; 0x13
    2116:	79 c0       	rjmp	.+242    	; 0x220a <UART_recievenum+0x30a>
	break;
case 2:
	num2=num1[0]*10+num1[1];
    2118:	89 85       	ldd	r24, Y+9	; 0x09
    211a:	88 2f       	mov	r24, r24
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	9c 01       	movw	r18, r24
    2120:	22 0f       	add	r18, r18
    2122:	33 1f       	adc	r19, r19
    2124:	c9 01       	movw	r24, r18
    2126:	88 0f       	add	r24, r24
    2128:	99 1f       	adc	r25, r25
    212a:	88 0f       	add	r24, r24
    212c:	99 1f       	adc	r25, r25
    212e:	28 0f       	add	r18, r24
    2130:	39 1f       	adc	r19, r25
    2132:	8a 85       	ldd	r24, Y+10	; 0x0a
    2134:	88 2f       	mov	r24, r24
    2136:	90 e0       	ldi	r25, 0x00	; 0
    2138:	82 0f       	add	r24, r18
    213a:	93 1f       	adc	r25, r19
    213c:	9e 83       	std	Y+6, r25	; 0x06
    213e:	8d 83       	std	Y+5, r24	; 0x05
	return num2;
    2140:	6d 81       	ldd	r22, Y+5	; 0x05
    2142:	7e 81       	ldd	r23, Y+6	; 0x06
    2144:	7c 8b       	std	Y+20, r23	; 0x14
    2146:	6b 8b       	std	Y+19, r22	; 0x13
    2148:	60 c0       	rjmp	.+192    	; 0x220a <UART_recievenum+0x30a>
	break;
case 3:
	num2=num1[0]*100+num1[1]*10+num1[2];
    214a:	89 85       	ldd	r24, Y+9	; 0x09
    214c:	28 2f       	mov	r18, r24
    214e:	30 e0       	ldi	r19, 0x00	; 0
    2150:	84 e6       	ldi	r24, 0x64	; 100
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	28 9f       	mul	r18, r24
    2156:	a0 01       	movw	r20, r0
    2158:	29 9f       	mul	r18, r25
    215a:	50 0d       	add	r21, r0
    215c:	38 9f       	mul	r19, r24
    215e:	50 0d       	add	r21, r0
    2160:	11 24       	eor	r1, r1
    2162:	8a 85       	ldd	r24, Y+10	; 0x0a
    2164:	88 2f       	mov	r24, r24
    2166:	90 e0       	ldi	r25, 0x00	; 0
    2168:	9c 01       	movw	r18, r24
    216a:	22 0f       	add	r18, r18
    216c:	33 1f       	adc	r19, r19
    216e:	c9 01       	movw	r24, r18
    2170:	88 0f       	add	r24, r24
    2172:	99 1f       	adc	r25, r25
    2174:	88 0f       	add	r24, r24
    2176:	99 1f       	adc	r25, r25
    2178:	82 0f       	add	r24, r18
    217a:	93 1f       	adc	r25, r19
    217c:	9a 01       	movw	r18, r20
    217e:	28 0f       	add	r18, r24
    2180:	39 1f       	adc	r19, r25
    2182:	8b 85       	ldd	r24, Y+11	; 0x0b
    2184:	88 2f       	mov	r24, r24
    2186:	90 e0       	ldi	r25, 0x00	; 0
    2188:	82 0f       	add	r24, r18
    218a:	93 1f       	adc	r25, r19
    218c:	9e 83       	std	Y+6, r25	; 0x06
    218e:	8d 83       	std	Y+5, r24	; 0x05
	return num2;
    2190:	8d 81       	ldd	r24, Y+5	; 0x05
    2192:	9e 81       	ldd	r25, Y+6	; 0x06
    2194:	9c 8b       	std	Y+20, r25	; 0x14
    2196:	8b 8b       	std	Y+19, r24	; 0x13
    2198:	38 c0       	rjmp	.+112    	; 0x220a <UART_recievenum+0x30a>
	break;
case 4:
	num2=num1[0]*1000+num1[1]*100+num1[2]*10+num1[3];
    219a:	89 85       	ldd	r24, Y+9	; 0x09
    219c:	28 2f       	mov	r18, r24
    219e:	30 e0       	ldi	r19, 0x00	; 0
    21a0:	88 ee       	ldi	r24, 0xE8	; 232
    21a2:	93 e0       	ldi	r25, 0x03	; 3
    21a4:	28 9f       	mul	r18, r24
    21a6:	a0 01       	movw	r20, r0
    21a8:	29 9f       	mul	r18, r25
    21aa:	50 0d       	add	r21, r0
    21ac:	38 9f       	mul	r19, r24
    21ae:	50 0d       	add	r21, r0
    21b0:	11 24       	eor	r1, r1
    21b2:	8a 85       	ldd	r24, Y+10	; 0x0a
    21b4:	28 2f       	mov	r18, r24
    21b6:	30 e0       	ldi	r19, 0x00	; 0
    21b8:	84 e6       	ldi	r24, 0x64	; 100
    21ba:	90 e0       	ldi	r25, 0x00	; 0
    21bc:	bc 01       	movw	r22, r24
    21be:	26 9f       	mul	r18, r22
    21c0:	c0 01       	movw	r24, r0
    21c2:	27 9f       	mul	r18, r23
    21c4:	90 0d       	add	r25, r0
    21c6:	36 9f       	mul	r19, r22
    21c8:	90 0d       	add	r25, r0
    21ca:	11 24       	eor	r1, r1
    21cc:	48 0f       	add	r20, r24
    21ce:	59 1f       	adc	r21, r25
    21d0:	8b 85       	ldd	r24, Y+11	; 0x0b
    21d2:	88 2f       	mov	r24, r24
    21d4:	90 e0       	ldi	r25, 0x00	; 0
    21d6:	9c 01       	movw	r18, r24
    21d8:	22 0f       	add	r18, r18
    21da:	33 1f       	adc	r19, r19
    21dc:	c9 01       	movw	r24, r18
    21de:	88 0f       	add	r24, r24
    21e0:	99 1f       	adc	r25, r25
    21e2:	88 0f       	add	r24, r24
    21e4:	99 1f       	adc	r25, r25
    21e6:	82 0f       	add	r24, r18
    21e8:	93 1f       	adc	r25, r19
    21ea:	9a 01       	movw	r18, r20
    21ec:	28 0f       	add	r18, r24
    21ee:	39 1f       	adc	r19, r25
    21f0:	8c 85       	ldd	r24, Y+12	; 0x0c
    21f2:	88 2f       	mov	r24, r24
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	82 0f       	add	r24, r18
    21f8:	93 1f       	adc	r25, r19
    21fa:	9e 83       	std	Y+6, r25	; 0x06
    21fc:	8d 83       	std	Y+5, r24	; 0x05
	return num2;
    21fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2200:	9e 81       	ldd	r25, Y+6	; 0x06
    2202:	9c 8b       	std	Y+20, r25	; 0x14
    2204:	8b 8b       	std	Y+19, r24	; 0x13
    2206:	01 c0       	rjmp	.+2      	; 0x220a <UART_recievenum+0x30a>
    2208:	04 c0       	rjmp	.+8      	; 0x2212 <UART_recievenum+0x312>
	break;

}

}
    220a:	2b 89       	ldd	r18, Y+19	; 0x13
    220c:	3c 89       	ldd	r19, Y+20	; 0x14
    220e:	3a 8f       	std	Y+26, r19	; 0x1a
    2210:	29 8f       	std	Y+25, r18	; 0x19
    2212:	89 8d       	ldd	r24, Y+25	; 0x19
    2214:	9a 8d       	ldd	r25, Y+26	; 0x1a
    2216:	6a 96       	adiw	r28, 0x1a	; 26
    2218:	0f b6       	in	r0, 0x3f	; 63
    221a:	f8 94       	cli
    221c:	de bf       	out	0x3e, r29	; 62
    221e:	0f be       	out	0x3f, r0	; 63
    2220:	cd bf       	out	0x3d, r28	; 61
    2222:	cf 91       	pop	r28
    2224:	df 91       	pop	r29
    2226:	08 95       	ret

00002228 <UART_transmit_string>:
extern void UART_transmit_string (u8 string[])
{
    2228:	df 93       	push	r29
    222a:	cf 93       	push	r28
    222c:	cd b7       	in	r28, 0x3d	; 61
    222e:	de b7       	in	r29, 0x3e	; 62
    2230:	61 97       	sbiw	r28, 0x11	; 17
    2232:	0f b6       	in	r0, 0x3f	; 63
    2234:	f8 94       	cli
    2236:	de bf       	out	0x3e, r29	; 62
    2238:	0f be       	out	0x3f, r0	; 63
    223a:	cd bf       	out	0x3d, r28	; 61
    223c:	99 8b       	std	Y+17, r25	; 0x11
    223e:	88 8b       	std	Y+16, r24	; 0x10
	u8 i=0;
    2240:	1f 86       	std	Y+15, r1	; 0x0f
    2242:	80 c0       	rjmp	.+256    	; 0x2344 <UART_transmit_string+0x11c>
	while (string[i]!= 0)
	{
		UART_vidtransmit(string[i]);
    2244:	8f 85       	ldd	r24, Y+15	; 0x0f
    2246:	28 2f       	mov	r18, r24
    2248:	30 e0       	ldi	r19, 0x00	; 0
    224a:	88 89       	ldd	r24, Y+16	; 0x10
    224c:	99 89       	ldd	r25, Y+17	; 0x11
    224e:	fc 01       	movw	r30, r24
    2250:	e2 0f       	add	r30, r18
    2252:	f3 1f       	adc	r31, r19
    2254:	80 81       	ld	r24, Z
    2256:	0e 94 3e 0f 	call	0x1e7c	; 0x1e7c <UART_vidtransmit>
    225a:	80 e0       	ldi	r24, 0x00	; 0
    225c:	90 e0       	ldi	r25, 0x00	; 0
    225e:	a0 e8       	ldi	r26, 0x80	; 128
    2260:	bf e3       	ldi	r27, 0x3F	; 63
    2262:	8b 87       	std	Y+11, r24	; 0x0b
    2264:	9c 87       	std	Y+12, r25	; 0x0c
    2266:	ad 87       	std	Y+13, r26	; 0x0d
    2268:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    226a:	6b 85       	ldd	r22, Y+11	; 0x0b
    226c:	7c 85       	ldd	r23, Y+12	; 0x0c
    226e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2270:	9e 85       	ldd	r25, Y+14	; 0x0e
    2272:	20 e0       	ldi	r18, 0x00	; 0
    2274:	30 e0       	ldi	r19, 0x00	; 0
    2276:	4a ef       	ldi	r20, 0xFA	; 250
    2278:	54 e4       	ldi	r21, 0x44	; 68
    227a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    227e:	dc 01       	movw	r26, r24
    2280:	cb 01       	movw	r24, r22
    2282:	8f 83       	std	Y+7, r24	; 0x07
    2284:	98 87       	std	Y+8, r25	; 0x08
    2286:	a9 87       	std	Y+9, r26	; 0x09
    2288:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    228a:	6f 81       	ldd	r22, Y+7	; 0x07
    228c:	78 85       	ldd	r23, Y+8	; 0x08
    228e:	89 85       	ldd	r24, Y+9	; 0x09
    2290:	9a 85       	ldd	r25, Y+10	; 0x0a
    2292:	20 e0       	ldi	r18, 0x00	; 0
    2294:	30 e0       	ldi	r19, 0x00	; 0
    2296:	40 e8       	ldi	r20, 0x80	; 128
    2298:	5f e3       	ldi	r21, 0x3F	; 63
    229a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    229e:	88 23       	and	r24, r24
    22a0:	2c f4       	brge	.+10     	; 0x22ac <UART_transmit_string+0x84>
		__ticks = 1;
    22a2:	81 e0       	ldi	r24, 0x01	; 1
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	9e 83       	std	Y+6, r25	; 0x06
    22a8:	8d 83       	std	Y+5, r24	; 0x05
    22aa:	3f c0       	rjmp	.+126    	; 0x232a <UART_transmit_string+0x102>
	else if (__tmp > 65535)
    22ac:	6f 81       	ldd	r22, Y+7	; 0x07
    22ae:	78 85       	ldd	r23, Y+8	; 0x08
    22b0:	89 85       	ldd	r24, Y+9	; 0x09
    22b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    22b4:	20 e0       	ldi	r18, 0x00	; 0
    22b6:	3f ef       	ldi	r19, 0xFF	; 255
    22b8:	4f e7       	ldi	r20, 0x7F	; 127
    22ba:	57 e4       	ldi	r21, 0x47	; 71
    22bc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    22c0:	18 16       	cp	r1, r24
    22c2:	4c f5       	brge	.+82     	; 0x2316 <UART_transmit_string+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    22c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    22c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    22ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    22cc:	20 e0       	ldi	r18, 0x00	; 0
    22ce:	30 e0       	ldi	r19, 0x00	; 0
    22d0:	40 e2       	ldi	r20, 0x20	; 32
    22d2:	51 e4       	ldi	r21, 0x41	; 65
    22d4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    22d8:	dc 01       	movw	r26, r24
    22da:	cb 01       	movw	r24, r22
    22dc:	bc 01       	movw	r22, r24
    22de:	cd 01       	movw	r24, r26
    22e0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    22e4:	dc 01       	movw	r26, r24
    22e6:	cb 01       	movw	r24, r22
    22e8:	9e 83       	std	Y+6, r25	; 0x06
    22ea:	8d 83       	std	Y+5, r24	; 0x05
    22ec:	0f c0       	rjmp	.+30     	; 0x230c <UART_transmit_string+0xe4>
    22ee:	88 ec       	ldi	r24, 0xC8	; 200
    22f0:	90 e0       	ldi	r25, 0x00	; 0
    22f2:	9c 83       	std	Y+4, r25	; 0x04
    22f4:	8b 83       	std	Y+3, r24	; 0x03
    22f6:	8b 81       	ldd	r24, Y+3	; 0x03
    22f8:	9c 81       	ldd	r25, Y+4	; 0x04
    22fa:	01 97       	sbiw	r24, 0x01	; 1
    22fc:	f1 f7       	brne	.-4      	; 0x22fa <UART_transmit_string+0xd2>
    22fe:	9c 83       	std	Y+4, r25	; 0x04
    2300:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2302:	8d 81       	ldd	r24, Y+5	; 0x05
    2304:	9e 81       	ldd	r25, Y+6	; 0x06
    2306:	01 97       	sbiw	r24, 0x01	; 1
    2308:	9e 83       	std	Y+6, r25	; 0x06
    230a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    230c:	8d 81       	ldd	r24, Y+5	; 0x05
    230e:	9e 81       	ldd	r25, Y+6	; 0x06
    2310:	00 97       	sbiw	r24, 0x00	; 0
    2312:	69 f7       	brne	.-38     	; 0x22ee <UART_transmit_string+0xc6>
    2314:	14 c0       	rjmp	.+40     	; 0x233e <UART_transmit_string+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2316:	6f 81       	ldd	r22, Y+7	; 0x07
    2318:	78 85       	ldd	r23, Y+8	; 0x08
    231a:	89 85       	ldd	r24, Y+9	; 0x09
    231c:	9a 85       	ldd	r25, Y+10	; 0x0a
    231e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2322:	dc 01       	movw	r26, r24
    2324:	cb 01       	movw	r24, r22
    2326:	9e 83       	std	Y+6, r25	; 0x06
    2328:	8d 83       	std	Y+5, r24	; 0x05
    232a:	8d 81       	ldd	r24, Y+5	; 0x05
    232c:	9e 81       	ldd	r25, Y+6	; 0x06
    232e:	9a 83       	std	Y+2, r25	; 0x02
    2330:	89 83       	std	Y+1, r24	; 0x01
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	9a 81       	ldd	r25, Y+2	; 0x02
    2336:	01 97       	sbiw	r24, 0x01	; 1
    2338:	f1 f7       	brne	.-4      	; 0x2336 <UART_transmit_string+0x10e>
    233a:	9a 83       	std	Y+2, r25	; 0x02
    233c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1);
				i++;
    233e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2340:	8f 5f       	subi	r24, 0xFF	; 255
    2342:	8f 87       	std	Y+15, r24	; 0x0f

}
extern void UART_transmit_string (u8 string[])
{
	u8 i=0;
	while (string[i]!= 0)
    2344:	8f 85       	ldd	r24, Y+15	; 0x0f
    2346:	28 2f       	mov	r18, r24
    2348:	30 e0       	ldi	r19, 0x00	; 0
    234a:	88 89       	ldd	r24, Y+16	; 0x10
    234c:	99 89       	ldd	r25, Y+17	; 0x11
    234e:	fc 01       	movw	r30, r24
    2350:	e2 0f       	add	r30, r18
    2352:	f3 1f       	adc	r31, r19
    2354:	80 81       	ld	r24, Z
    2356:	88 23       	and	r24, r24
    2358:	09 f0       	breq	.+2      	; 0x235c <UART_transmit_string+0x134>
    235a:	74 cf       	rjmp	.-280    	; 0x2244 <UART_transmit_string+0x1c>
	{
		UART_vidtransmit(string[i]);
		_delay_ms(1);
				i++;
	}
}
    235c:	61 96       	adiw	r28, 0x11	; 17
    235e:	0f b6       	in	r0, 0x3f	; 63
    2360:	f8 94       	cli
    2362:	de bf       	out	0x3e, r29	; 62
    2364:	0f be       	out	0x3f, r0	; 63
    2366:	cd bf       	out	0x3d, r28	; 61
    2368:	cf 91       	pop	r28
    236a:	df 91       	pop	r29
    236c:	08 95       	ret

0000236e <main>:
//	break;
//}
//}
//}
void main()
{
    236e:	df 93       	push	r29
    2370:	cf 93       	push	r28
    2372:	0f 92       	push	r0
    2374:	cd b7       	in	r28, 0x3d	; 61
    2376:	de b7       	in	r29, 0x3e	; 62
	UART_vidinit();
    2378:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <UART_vidinit>
	LCD_vidinit();
    237c:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <LCD_vidinit>
	u8 bit;
	DIO_vidsetpindir(d,5,output);
    2380:	83 e0       	ldi	r24, 0x03	; 3
    2382:	65 e0       	ldi	r22, 0x05	; 5
    2384:	41 e0       	ldi	r20, 0x01	; 1
    2386:	0e 94 9b 05 	call	0xb36	; 0xb36 <DIO_vidsetpindir>
	timer1_vidinit();
    238a:	0e 94 c8 11 	call	0x2390	; 0x2390 <timer1_vidinit>
    238e:	ff cf       	rjmp	.-2      	; 0x238e <main+0x20>

00002390 <timer1_vidinit>:
 */
#include "std_types.h"
#include "registers.h"
#include "utils.h"
extern void timer1_vidinit(void)
{
    2390:	df 93       	push	r29
    2392:	cf 93       	push	r28
    2394:	cd b7       	in	r28, 0x3d	; 61
    2396:	de b7       	in	r29, 0x3e	; 62
	tccr1a=0b10000010;
    2398:	ef e4       	ldi	r30, 0x4F	; 79
    239a:	f0 e0       	ldi	r31, 0x00	; 0
    239c:	82 e8       	ldi	r24, 0x82	; 130
    239e:	80 83       	st	Z, r24
	tccr1b=0b00011100;
    23a0:	ee e4       	ldi	r30, 0x4E	; 78
    23a2:	f0 e0       	ldi	r31, 0x00	; 0
    23a4:	8c e1       	ldi	r24, 0x1C	; 28
    23a6:	80 83       	st	Z, r24
	icrl1=625;
    23a8:	e6 e4       	ldi	r30, 0x46	; 70
    23aa:	f0 e0       	ldi	r31, 0x00	; 0
    23ac:	81 e7       	ldi	r24, 0x71	; 113
    23ae:	80 83       	st	Z, r24
	ocra1l=0;
    23b0:	ea e4       	ldi	r30, 0x4A	; 74
    23b2:	f0 e0       	ldi	r31, 0x00	; 0
    23b4:	10 82       	st	Z, r1
}
    23b6:	cf 91       	pop	r28
    23b8:	df 91       	pop	r29
    23ba:	08 95       	ret

000023bc <set_duty>:

extern void set_duty(u16 duty)
{
    23bc:	df 93       	push	r29
    23be:	cf 93       	push	r28
    23c0:	00 d0       	rcall	.+0      	; 0x23c2 <set_duty+0x6>
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	9a 83       	std	Y+2, r25	; 0x02
    23c8:	89 83       	std	Y+1, r24	; 0x01
//	tccr0=0b01110101; //Configure TCCR0 as explained in the article
//	timsk=0b00000000;
//	ocr0=duty;
	ocra1l=duty;
    23ca:	ea e4       	ldi	r30, 0x4A	; 74
    23cc:	f0 e0       	ldi	r31, 0x00	; 0
    23ce:	89 81       	ldd	r24, Y+1	; 0x01
    23d0:	80 83       	st	Z, r24
}
    23d2:	0f 90       	pop	r0
    23d4:	0f 90       	pop	r0
    23d6:	cf 91       	pop	r28
    23d8:	df 91       	pop	r29
    23da:	08 95       	ret

000023dc <__udivmodsi4>:
    23dc:	a1 e2       	ldi	r26, 0x21	; 33
    23de:	1a 2e       	mov	r1, r26
    23e0:	aa 1b       	sub	r26, r26
    23e2:	bb 1b       	sub	r27, r27
    23e4:	fd 01       	movw	r30, r26
    23e6:	0d c0       	rjmp	.+26     	; 0x2402 <__udivmodsi4_ep>

000023e8 <__udivmodsi4_loop>:
    23e8:	aa 1f       	adc	r26, r26
    23ea:	bb 1f       	adc	r27, r27
    23ec:	ee 1f       	adc	r30, r30
    23ee:	ff 1f       	adc	r31, r31
    23f0:	a2 17       	cp	r26, r18
    23f2:	b3 07       	cpc	r27, r19
    23f4:	e4 07       	cpc	r30, r20
    23f6:	f5 07       	cpc	r31, r21
    23f8:	20 f0       	brcs	.+8      	; 0x2402 <__udivmodsi4_ep>
    23fa:	a2 1b       	sub	r26, r18
    23fc:	b3 0b       	sbc	r27, r19
    23fe:	e4 0b       	sbc	r30, r20
    2400:	f5 0b       	sbc	r31, r21

00002402 <__udivmodsi4_ep>:
    2402:	66 1f       	adc	r22, r22
    2404:	77 1f       	adc	r23, r23
    2406:	88 1f       	adc	r24, r24
    2408:	99 1f       	adc	r25, r25
    240a:	1a 94       	dec	r1
    240c:	69 f7       	brne	.-38     	; 0x23e8 <__udivmodsi4_loop>
    240e:	60 95       	com	r22
    2410:	70 95       	com	r23
    2412:	80 95       	com	r24
    2414:	90 95       	com	r25
    2416:	9b 01       	movw	r18, r22
    2418:	ac 01       	movw	r20, r24
    241a:	bd 01       	movw	r22, r26
    241c:	cf 01       	movw	r24, r30
    241e:	08 95       	ret

00002420 <__prologue_saves__>:
    2420:	2f 92       	push	r2
    2422:	3f 92       	push	r3
    2424:	4f 92       	push	r4
    2426:	5f 92       	push	r5
    2428:	6f 92       	push	r6
    242a:	7f 92       	push	r7
    242c:	8f 92       	push	r8
    242e:	9f 92       	push	r9
    2430:	af 92       	push	r10
    2432:	bf 92       	push	r11
    2434:	cf 92       	push	r12
    2436:	df 92       	push	r13
    2438:	ef 92       	push	r14
    243a:	ff 92       	push	r15
    243c:	0f 93       	push	r16
    243e:	1f 93       	push	r17
    2440:	cf 93       	push	r28
    2442:	df 93       	push	r29
    2444:	cd b7       	in	r28, 0x3d	; 61
    2446:	de b7       	in	r29, 0x3e	; 62
    2448:	ca 1b       	sub	r28, r26
    244a:	db 0b       	sbc	r29, r27
    244c:	0f b6       	in	r0, 0x3f	; 63
    244e:	f8 94       	cli
    2450:	de bf       	out	0x3e, r29	; 62
    2452:	0f be       	out	0x3f, r0	; 63
    2454:	cd bf       	out	0x3d, r28	; 61
    2456:	09 94       	ijmp

00002458 <__epilogue_restores__>:
    2458:	2a 88       	ldd	r2, Y+18	; 0x12
    245a:	39 88       	ldd	r3, Y+17	; 0x11
    245c:	48 88       	ldd	r4, Y+16	; 0x10
    245e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2460:	6e 84       	ldd	r6, Y+14	; 0x0e
    2462:	7d 84       	ldd	r7, Y+13	; 0x0d
    2464:	8c 84       	ldd	r8, Y+12	; 0x0c
    2466:	9b 84       	ldd	r9, Y+11	; 0x0b
    2468:	aa 84       	ldd	r10, Y+10	; 0x0a
    246a:	b9 84       	ldd	r11, Y+9	; 0x09
    246c:	c8 84       	ldd	r12, Y+8	; 0x08
    246e:	df 80       	ldd	r13, Y+7	; 0x07
    2470:	ee 80       	ldd	r14, Y+6	; 0x06
    2472:	fd 80       	ldd	r15, Y+5	; 0x05
    2474:	0c 81       	ldd	r16, Y+4	; 0x04
    2476:	1b 81       	ldd	r17, Y+3	; 0x03
    2478:	aa 81       	ldd	r26, Y+2	; 0x02
    247a:	b9 81       	ldd	r27, Y+1	; 0x01
    247c:	ce 0f       	add	r28, r30
    247e:	d1 1d       	adc	r29, r1
    2480:	0f b6       	in	r0, 0x3f	; 63
    2482:	f8 94       	cli
    2484:	de bf       	out	0x3e, r29	; 62
    2486:	0f be       	out	0x3f, r0	; 63
    2488:	cd bf       	out	0x3d, r28	; 61
    248a:	ed 01       	movw	r28, r26
    248c:	08 95       	ret

0000248e <_exit>:
    248e:	f8 94       	cli

00002490 <__stop_program>:
    2490:	ff cf       	rjmp	.-2      	; 0x2490 <__stop_program>
