Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 23:45:48 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |              43 |           16 |
| Yes          | No                    | Yes                    |              20 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      |                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                      | btnC_IBUF             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | s/number_0                           |                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                      | s/rgb_reg[11]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | vga_sync_unit/h_count_reg[9]_i_1_n_0 | btnC_IBUF             |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg0           | btnC_IBUF             |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | vga_sync_unit/E[0]                   |                       |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG | s/gradient                           |                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | vga_sync_unit/v_count_reg_reg[9]_3   |                       |                4 |             16 |         4.00 |
+----------------+--------------------------------------+-----------------------+------------------+----------------+--------------+


