$date
	Thu Jul 24 14:43:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 10 ! led [9:0] $end
$var reg 2 " key [1:0] $end
$scope module dut $end
$var wire 2 # KEY [1:0] $end
$var wire 10 $ LED [9:0] $end
$var wire 1 % a $end
$var wire 1 & b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
b11 $
b0 #
b0 "
b11 !
$end
#10000
b11111110 !
b11111110 $
0%
b1 "
b1 #
#20000
b11011010 !
b11011010 $
1%
0&
b10 "
b10 #
#30000
b1111100100 !
b1111100100 $
0%
b11 "
b11 #
#40000
