0.6
2018.2
Jun 14 2018
20:41:02
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/Smart Entry Gate Controller/Smart Entry Gate Controller.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/Smart Entry Gate Controller/Smart Entry Gate Controller.srcs/sim_1/new/fsm_practice_tb.v,1766564884,verilog,,,,fsm_practice_tb,,,,,,,,
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/Smart Entry Gate Controller/Smart Entry Gate Controller.srcs/sources_1/new/fsm_practice.v,1766563817,verilog,,E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/Smart Entry Gate Controller/Smart Entry Gate Controller.srcs/sim_1/new/fsm_practice_tb.v,,fsm_practice,,,,,,,,
