dd	,	V_43
parent_name	,	V_57
bg2_fail	,	V_14
VIDEO2_PLL	,	V_38
of_clk_add_provider	,	F_17
"syspll_byp"	,	L_4
AVPLL_A5	,	V_40
VIDEO_EXT0	,	V_10
berlin2_div_register	,	F_13
REG_MEMPLLCTL0	,	V_15
"avpll_vcoB"	,	L_3
berlin2_avpll_vco_register	,	F_9
AVPLL_A3	,	V_28
clk_num	,	V_64
AVPLL_A1	,	V_21
AVPLL_A2	,	V_36
"cpu"	,	L_8
clk_data	,	V_63
REG_CLKSELECT3	,	V_33
clk_put	,	F_6
of_device_is_compatible	,	F_8
MAX_CLKS	,	V_61
lock	,	V_26
REG_CLKENABLE	,	V_58
avpll_flags	,	V_5
ARRAY_SIZE	,	F_12
clk	,	V_4
REG_CLKSWITCH0	,	V_25
berlin2_gate_data	,	V_54
VIDEO2_IN	,	V_39
"avpll_vcoA"	,	L_2
AVPLL_B1	,	V_24
CPUPLL	,	V_18
SYSPLL	,	V_13
REG_CLKSELECT2	,	V_30
"%s: Unable to register leaf clock %d\n"	,	L_9
MEMPLL	,	V_16
AVPLL_B2	,	V_37
AVPLL_B3	,	V_27
__clk_get_name	,	F_5
full_name	,	V_62
"cpupll_byp"	,	L_6
clk_register_mux	,	F_11
"twd"	,	L_7
name	,	V_50
CLKID_SYS	,	V_48
pr_err	,	F_16
clks	,	V_47
iounmap	,	F_18
np	,	V_2
of_clk_get_by_name	,	F_3
BERLIN2_AVPLL_SCRAMBLE_QUIRK	,	V_19
VIDEO1_IN	,	V_35
"mempll_byp"	,	L_5
REG_CPUPLLCTL0	,	V_17
REG_SYSPLLCTL0	,	V_12
flags	,	V_52
REG_AVPLLCTL31	,	V_22
CLKID_GETH0	,	V_56
parent_ids	,	V_46
device_node	,	V_1
CLKID_TWD	,	V_60
AUDIO1_PLL	,	V_29
berlin2_clock_setup	,	F_1
"marvell,berlin2-global-register"	,	L_1
clk_register_gate	,	F_14
bit_idx	,	V_59
clk_register_fixed_factor	,	F_15
berlin2_div_data	,	V_42
map	,	V_49
gd	,	V_55
gbase	,	V_7
u8	,	T_2
clk_names	,	V_8
bg2_divs	,	V_41
VIDEO0_IN	,	V_32
berlin2_pll_register	,	F_7
VIDEO0_PLL	,	V_31
k	,	V_44
n	,	V_6
num_parents	,	V_45
bg2_gates	,	V_53
bg2_pll_map	,	V_11
berlin2_avpll_channel_register	,	F_10
parent_names	,	V_3
REFCLK	,	V_9
__init	,	T_1
of_iomap	,	F_2
REG_AVPLLCTL0	,	V_20
BERLIN2_AVPLL_BIT_QUIRK	,	V_23
div_flags	,	V_51
of_clk_src_onecell_get	,	V_65
VIDEO1_PLL	,	V_34
IS_ERR	,	F_4
