
fir_filter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007340  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08007520  08007520  00008520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075a0  080075a0  000090f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080075a0  080075a0  000085a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075a8  080075a8  000090f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075a8  080075a8  000085a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075ac  080075ac  000085ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000f4  20000000  080075b0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b4  200000f4  080076a4  000090f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  080076a4  000097a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c817  00000000  00000000  00009124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ca4  00000000  00000000  0002593b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  000295e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000121c  00000000  00000000  0002ad98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023760  00000000  00000000  0002bfb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf69  00000000  00000000  0004f714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2ab9  00000000  00000000  0006c67d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0014f136  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bc8  00000000  00000000  0014f1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009a  00000000  00000000  00155dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000d95  00000000  00000000  00155e56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  00156beb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000f4 	.word	0x200000f4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007508 	.word	0x08007508

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000f8 	.word	0x200000f8
 800021c:	08007508 	.word	0x08007508

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f006 f968 	bl	80068da <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	4b33      	ldr	r3, [pc, #204]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800060c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000612:	4b31      	ldr	r3, [pc, #196]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000614:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000618:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800061a:	4b2f      	ldr	r3, [pc, #188]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000620:	4b2d      	ldr	r3, [pc, #180]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000626:	4b2c      	ldr	r3, [pc, #176]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800062c:	4b2a      	ldr	r3, [pc, #168]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800062e:	2200      	movs	r2, #0
 8000630:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b29      	ldr	r3, [pc, #164]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000634:	2204      	movs	r2, #4
 8000636:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b27      	ldr	r3, [pc, #156]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800063a:	2200      	movs	r2, #0
 800063c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063e:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000640:	2200      	movs	r2, #0
 8000642:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000644:	4b24      	ldr	r3, [pc, #144]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000646:	2201      	movs	r2, #1
 8000648:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b23      	ldr	r3, [pc, #140]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T7_TRGO;
 8000652:	4b21      	ldr	r3, [pc, #132]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000654:	f44f 62f8 	mov.w	r2, #1984	@ 0x7c0
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800065a:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800065c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000660:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000662:	4b1d      	ldr	r3, [pc, #116]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000664:	2201      	movs	r2, #1
 8000666:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800066a:	4b1b      	ldr	r3, [pc, #108]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800066c:	2200      	movs	r2, #0
 800066e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000670:	4b19      	ldr	r3, [pc, #100]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000672:	2200      	movs	r2, #0
 8000674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000678:	4817      	ldr	r0, [pc, #92]	@ (80006d8 <MX_ADC1_Init+0xec>)
 800067a:	f001 f9dd 	bl	8001a38 <HAL_ADC_Init>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000684:	f000 fbe6 	bl	8000e54 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000688:	2300      	movs	r3, #0
 800068a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800068c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000690:	4619      	mov	r1, r3
 8000692:	4811      	ldr	r0, [pc, #68]	@ (80006d8 <MX_ADC1_Init+0xec>)
 8000694:	f002 f942 	bl	800291c <HAL_ADCEx_MultiModeConfigChannel>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800069e:	f000 fbd9 	bl	8000e54 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006a2:	4b0e      	ldr	r3, [pc, #56]	@ (80006dc <MX_ADC1_Init+0xf0>)
 80006a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a6:	2306      	movs	r3, #6
 80006a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ae:	237f      	movs	r3, #127	@ 0x7f
 80006b0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006b2:	2304      	movs	r3, #4
 80006b4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	4619      	mov	r1, r3
 80006be:	4806      	ldr	r0, [pc, #24]	@ (80006d8 <MX_ADC1_Init+0xec>)
 80006c0:	f001 fbfc 	bl	8001ebc <HAL_ADC_ConfigChannel>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80006ca:	f000 fbc3 	bl	8000e54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ce:	bf00      	nop
 80006d0:	3730      	adds	r7, #48	@ 0x30
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000110 	.word	0x20000110
 80006dc:	04300002 	.word	0x04300002

080006e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b09a      	sub	sp, #104	@ 0x68
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	2244      	movs	r2, #68	@ 0x44
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f006 f8ea 	bl	80068da <memset>
  if(adcHandle->Instance==ADC1)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800070e:	d15f      	bne.n	80007d0 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000710:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000714:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000716:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800071a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800071c:	f107 0310 	add.w	r3, r7, #16
 8000720:	4618      	mov	r0, r3
 8000722:	f004 f833 	bl	800478c <HAL_RCCEx_PeriphCLKConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800072c:	f000 fb92 	bl	8000e54 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <HAL_ADC_MspInit+0xf8>)
 8000732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000734:	4a28      	ldr	r2, [pc, #160]	@ (80007d8 <HAL_ADC_MspInit+0xf8>)
 8000736:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800073a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073c:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <HAL_ADC_MspInit+0xf8>)
 800073e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000740:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000748:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <HAL_ADC_MspInit+0xf8>)
 800074a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074c:	4a22      	ldr	r2, [pc, #136]	@ (80007d8 <HAL_ADC_MspInit+0xf8>)
 800074e:	f043 0301 	orr.w	r3, r3, #1
 8000752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000754:	4b20      	ldr	r3, [pc, #128]	@ (80007d8 <HAL_ADC_MspInit+0xf8>)
 8000756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000758:	f003 0301 	and.w	r3, r3, #1
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000760:	2301      	movs	r3, #1
 8000762:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000764:	2303      	movs	r3, #3
 8000766:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000770:	4619      	mov	r1, r3
 8000772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000776:	f003 f84f 	bl	8003818 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800077a:	4b18      	ldr	r3, [pc, #96]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 800077c:	4a18      	ldr	r2, [pc, #96]	@ (80007e0 <HAL_ADC_MspInit+0x100>)
 800077e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000780:	4b16      	ldr	r3, [pc, #88]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 8000782:	2205      	movs	r2, #5
 8000784:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000786:	4b15      	ldr	r3, [pc, #84]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800078c:	4b13      	ldr	r3, [pc, #76]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000792:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 8000794:	2280      	movs	r2, #128	@ 0x80
 8000796:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000798:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 800079a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 80007a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007a6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 80007aa:	2220      	movs	r2, #32
 80007ac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007b4:	4809      	ldr	r0, [pc, #36]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 80007b6:	f002 fdbd 	bl	8003334 <HAL_DMA_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80007c0:	f000 fb48 	bl	8000e54 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a05      	ldr	r2, [pc, #20]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 80007c8:	655a      	str	r2, [r3, #84]	@ 0x54
 80007ca:	4a04      	ldr	r2, [pc, #16]	@ (80007dc <HAL_ADC_MspInit+0xfc>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007d0:	bf00      	nop
 80007d2:	3768      	adds	r7, #104	@ 0x68
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40021000 	.word	0x40021000
 80007dc:	2000017c 	.word	0x2000017c
 80007e0:	40020008 	.word	0x40020008

080007e4 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08c      	sub	sp, #48	@ 0x30
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007ea:	463b      	mov	r3, r7
 80007ec:	2230      	movs	r2, #48	@ 0x30
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f006 f872 	bl	80068da <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80007f6:	4b16      	ldr	r3, [pc, #88]	@ (8000850 <MX_DAC1_Init+0x6c>)
 80007f8:	4a16      	ldr	r2, [pc, #88]	@ (8000854 <MX_DAC1_Init+0x70>)
 80007fa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80007fc:	4814      	ldr	r0, [pc, #80]	@ (8000850 <MX_DAC1_Init+0x6c>)
 80007fe:	f002 fa40 	bl	8002c82 <HAL_DAC_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000808:	f000 fb24 	bl	8000e54 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800080c:	2302      	movs	r3, #2
 800080e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000810:	2300      	movs	r3, #0
 8000812:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000814:	2300      	movs	r3, #0
 8000816:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000818:	2300      	movs	r3, #0
 800081a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800081c:	230a      	movs	r3, #10
 800081e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000820:	2300      	movs	r3, #0
 8000822:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000824:	2300      	movs	r3, #0
 8000826:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000828:	2301      	movs	r3, #1
 800082a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800082c:	2300      	movs	r3, #0
 800082e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000830:	463b      	mov	r3, r7
 8000832:	2200      	movs	r2, #0
 8000834:	4619      	mov	r1, r3
 8000836:	4806      	ldr	r0, [pc, #24]	@ (8000850 <MX_DAC1_Init+0x6c>)
 8000838:	f002 fb38 	bl	8002eac <HAL_DAC_ConfigChannel>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000842:	f000 fb07 	bl	8000e54 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	3730      	adds	r7, #48	@ 0x30
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	200001dc 	.word	0x200001dc
 8000854:	50000800 	.word	0x50000800

08000858 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08a      	sub	sp, #40	@ 0x28
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000860:	f107 0314 	add.w	r3, r7, #20
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a2b      	ldr	r2, [pc, #172]	@ (8000924 <HAL_DAC_MspInit+0xcc>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d14f      	bne.n	800091a <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800087a:	4b2b      	ldr	r3, [pc, #172]	@ (8000928 <HAL_DAC_MspInit+0xd0>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087e:	4a2a      	ldr	r2, [pc, #168]	@ (8000928 <HAL_DAC_MspInit+0xd0>)
 8000880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000886:	4b28      	ldr	r3, [pc, #160]	@ (8000928 <HAL_DAC_MspInit+0xd0>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000892:	4b25      	ldr	r3, [pc, #148]	@ (8000928 <HAL_DAC_MspInit+0xd0>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000896:	4a24      	ldr	r2, [pc, #144]	@ (8000928 <HAL_DAC_MspInit+0xd0>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089e:	4b22      	ldr	r3, [pc, #136]	@ (8000928 <HAL_DAC_MspInit+0xd0>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008aa:	2310      	movs	r3, #16
 80008ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ae:	2303      	movs	r3, #3
 80008b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b6:	f107 0314 	add.w	r3, r7, #20
 80008ba:	4619      	mov	r1, r3
 80008bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008c0:	f002 ffaa 	bl	8003818 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 80008c4:	4b19      	ldr	r3, [pc, #100]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008c6:	4a1a      	ldr	r2, [pc, #104]	@ (8000930 <HAL_DAC_MspInit+0xd8>)
 80008c8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80008ca:	4b18      	ldr	r3, [pc, #96]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008cc:	2206      	movs	r2, #6
 80008ce:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008d0:	4b16      	ldr	r3, [pc, #88]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008d2:	2210      	movs	r2, #16
 80008d4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80008d6:	4b15      	ldr	r3, [pc, #84]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008d8:	2200      	movs	r2, #0
 80008da:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80008dc:	4b13      	ldr	r3, [pc, #76]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008de:	2280      	movs	r2, #128	@ 0x80
 80008e0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80008e2:	4b12      	ldr	r3, [pc, #72]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80008ea:	4b10      	ldr	r3, [pc, #64]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008f0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008f4:	2220      	movs	r2, #32
 80008f6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80008fe:	480b      	ldr	r0, [pc, #44]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 8000900:	f002 fd18 	bl	8003334 <HAL_DMA_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 800090a:	f000 faa3 	bl	8000e54 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a06      	ldr	r2, [pc, #24]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	4a05      	ldr	r2, [pc, #20]	@ (800092c <HAL_DAC_MspInit+0xd4>)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 800091a:	bf00      	nop
 800091c:	3728      	adds	r7, #40	@ 0x28
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	50000800 	.word	0x50000800
 8000928:	40021000 	.word	0x40021000
 800092c:	200001f0 	.word	0x200001f0
 8000930:	4002001c 	.word	0x4002001c

08000934 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800093a:	4b16      	ldr	r3, [pc, #88]	@ (8000994 <MX_DMA_Init+0x60>)
 800093c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800093e:	4a15      	ldr	r2, [pc, #84]	@ (8000994 <MX_DMA_Init+0x60>)
 8000940:	f043 0304 	orr.w	r3, r3, #4
 8000944:	6493      	str	r3, [r2, #72]	@ 0x48
 8000946:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <MX_DMA_Init+0x60>)
 8000948:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800094a:	f003 0304 	and.w	r3, r3, #4
 800094e:	607b      	str	r3, [r7, #4]
 8000950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <MX_DMA_Init+0x60>)
 8000954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000956:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <MX_DMA_Init+0x60>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6493      	str	r3, [r2, #72]	@ 0x48
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <MX_DMA_Init+0x60>)
 8000960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	200b      	movs	r0, #11
 8000970:	f002 f953 	bl	8002c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000974:	200b      	movs	r0, #11
 8000976:	f002 f96a 	bl	8002c4e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2100      	movs	r1, #0
 800097e:	200c      	movs	r0, #12
 8000980:	f002 f94b 	bl	8002c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000984:	200c      	movs	r0, #12
 8000986:	f002 f962 	bl	8002c4e <HAL_NVIC_EnableIRQ>

}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40021000 	.word	0x40021000

08000998 <MX_GPIO_Init>:
/** Configure pins
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08a      	sub	sp, #40	@ 0x28
 800099c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
 80009ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ae:	4b52      	ldr	r3, [pc, #328]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a51      	ldr	r2, [pc, #324]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009b4:	f043 0320 	orr.w	r3, r3, #32
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b4f      	ldr	r3, [pc, #316]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0320 	and.w	r3, r3, #32
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009c6:	4b4c      	ldr	r3, [pc, #304]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	4a4b      	ldr	r2, [pc, #300]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d2:	4b49      	ldr	r3, [pc, #292]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b46      	ldr	r3, [pc, #280]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a45      	ldr	r2, [pc, #276]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b43      	ldr	r3, [pc, #268]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b40      	ldr	r3, [pc, #256]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	4a3f      	ldr	r2, [pc, #252]	@ (8000af8 <MX_GPIO_Init+0x160>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a02:	4b3d      	ldr	r3, [pc, #244]	@ (8000af8 <MX_GPIO_Init+0x160>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8000a14:	4839      	ldr	r0, [pc, #228]	@ (8000afc <MX_GPIO_Init+0x164>)
 8000a16:	f003 f881 	bl	8003b1c <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4834      	ldr	r0, [pc, #208]	@ (8000b00 <MX_GPIO_Init+0x168>)
 8000a2e:	f002 fef3 	bl	8003818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4619      	mov	r1, r3
 8000a46:	482f      	ldr	r0, [pc, #188]	@ (8000b04 <MX_GPIO_Init+0x16c>)
 8000a48:	f002 fee6 	bl	8003818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA5 PA6 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_10
 8000a4c:	f649 4362 	movw	r3, #40034	@ 0x9c62
 8000a50:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a52:	2303      	movs	r3, #3
 8000a54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5a:	f107 0314 	add.w	r3, r7, #20
 8000a5e:	4619      	mov	r1, r3
 8000a60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a64:	f002 fed8 	bl	8003818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a68:	230c      	movs	r3, #12
 8000a6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a78:	2307      	movs	r3, #7
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a86:	f002 fec7 	bl	8003818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000a8a:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a90:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a96:	2300      	movs	r3, #0
 8000a98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa4:	f002 feb8 	bl	8003818 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aac:	2303      	movs	r3, #3
 8000aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab4:	f107 0314 	add.w	r3, r7, #20
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4810      	ldr	r0, [pc, #64]	@ (8000afc <MX_GPIO_Init+0x164>)
 8000abc:	f002 feac 	bl	8003818 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 PB7
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8000ac0:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 8000ac4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4808      	ldr	r0, [pc, #32]	@ (8000afc <MX_GPIO_Init+0x164>)
 8000ada:	f002 fe9d 	bl	8003818 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	2017      	movs	r0, #23
 8000ae4:	f002 f899 	bl	8002c1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ae8:	2017      	movs	r0, #23
 8000aea:	f002 f8b0 	bl	8002c4e <HAL_NVIC_EnableIRQ>

}
 8000aee:	bf00      	nop
 8000af0:	3728      	adds	r7, #40	@ 0x28
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40021000 	.word	0x40021000
 8000afc:	48000400 	.word	0x48000400
 8000b00:	48001400 	.word	0x48001400
 8000b04:	48001800 	.word	0x48001800

08000b08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b0e:	f000 fd05 	bl	800151c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b12:	f000 f861 	bl	8000bd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b16:	f7ff ff3f 	bl	8000998 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b1a:	f7ff ff0b 	bl	8000934 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b1e:	f7ff fd65 	bl	80005ec <MX_ADC1_Init>
  MX_DAC1_Init();
 8000b22:	f7ff fe5f 	bl	80007e4 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000b26:	f000 fadd 	bl	80010e4 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000b2a:	f000 fb2b 	bl	8001184 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  ADC_DAC_frequency_init();
 8000b2e:	f000 f95b 	bl	8000de8 <ADC_DAC_frequency_init>
  // Initialization of ADC and DAC
  HAL_ADC_Start_DMA(&hadc1, adc_buffer, N);
 8000b32:	2220      	movs	r2, #32
 8000b34:	491e      	ldr	r1, [pc, #120]	@ (8000bb0 <main+0xa8>)
 8000b36:	481f      	ldr	r0, [pc, #124]	@ (8000bb4 <main+0xac>)
 8000b38:	f001 f902 	bl	8001d40 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, dac_buffer, N, DAC_ALIGN_12B_R);
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	2320      	movs	r3, #32
 8000b42:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb8 <main+0xb0>)
 8000b44:	2100      	movs	r1, #0
 8000b46:	481d      	ldr	r0, [pc, #116]	@ (8000bbc <main+0xb4>)
 8000b48:	f002 f8be 	bl	8002cc8 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim7);
 8000b4c:	481c      	ldr	r0, [pc, #112]	@ (8000bc0 <main+0xb8>)
 8000b4e:	f004 f865 	bl	8004c1c <HAL_TIM_Base_Start>
  arm_fir_init_f32(&filter1, FILTER_TAP_NUM, &filter_taps[0], &State[0], halfN);
 8000b52:	2310      	movs	r3, #16
 8000b54:	9300      	str	r3, [sp, #0]
 8000b56:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc4 <main+0xbc>)
 8000b58:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc8 <main+0xc0>)
 8000b5a:	211f      	movs	r1, #31
 8000b5c:	481b      	ldr	r0, [pc, #108]	@ (8000bcc <main+0xc4>)
 8000b5e:	f005 fb0f 	bl	8006180 <arm_fir_init_f32>

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000b62:	2000      	movs	r0, #0
 8000b64:	f000 fbae 	bl	80012c4 <BSP_LED_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000b68:	4b19      	ldr	r3, [pc, #100]	@ (8000bd0 <main+0xc8>)
 8000b6a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b6e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000b70:	4b17      	ldr	r3, [pc, #92]	@ (8000bd0 <main+0xc8>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000b76:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <main+0xc8>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000b7c:	4b14      	ldr	r3, [pc, #80]	@ (8000bd0 <main+0xc8>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000b82:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <main+0xc8>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000b88:	4911      	ldr	r1, [pc, #68]	@ (8000bd0 <main+0xc8>)
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f000 fbfc 	bl	8001388 <BSP_COM_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <main+0x92>
  {
    Error_Handler();
 8000b96:	f000 f95d 	bl	8000e54 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */

  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000b9a:	480e      	ldr	r0, [pc, #56]	@ (8000bd4 <main+0xcc>)
 8000b9c:	f005 fe48 	bl	8006830 <iprintf>

  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f000 fbc5 	bl	8001330 <BSP_LED_On>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

/* -- Sample board code to toggle leds ---- */
       BSP_LED_Toggle(LED_GREEN);
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 fbd8 	bl	800135c <BSP_LED_Toggle>
 8000bac:	e7fb      	b.n	8000ba6 <main+0x9e>
 8000bae:	bf00      	nop
 8000bb0:	20000260 	.word	0x20000260
 8000bb4:	20000110 	.word	0x20000110
 8000bb8:	200002e0 	.word	0x200002e0
 8000bbc:	200001dc 	.word	0x200001dc
 8000bc0:	20000574 	.word	0x20000574
 8000bc4:	2000046c 	.word	0x2000046c
 8000bc8:	20000008 	.word	0x20000008
 8000bcc:	20000460 	.word	0x20000460
 8000bd0:	20000250 	.word	0x20000250
 8000bd4:	08007520 	.word	0x08007520

08000bd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b094      	sub	sp, #80	@ 0x50
 8000bdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bde:	f107 0318 	add.w	r3, r7, #24
 8000be2:	2238      	movs	r2, #56	@ 0x38
 8000be4:	2100      	movs	r1, #0
 8000be6:	4618      	mov	r0, r3
 8000be8:	f005 fe77 	bl	80068da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
 8000bf8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f002 ffe4 	bl	8003bc8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c00:	2302      	movs	r3, #2
 8000c02:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c08:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c0a:	2340      	movs	r3, #64	@ 0x40
 8000c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c12:	2302      	movs	r3, #2
 8000c14:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000c16:	2304      	movs	r3, #4
 8000c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c1a:	2355      	movs	r3, #85	@ 0x55
 8000c1c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c22:	2302      	movs	r3, #2
 8000c24:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c26:	2302      	movs	r3, #2
 8000c28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	f107 0318 	add.w	r3, r7, #24
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f003 f87e 	bl	8003d30 <HAL_RCC_OscConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c3a:	f000 f90b 	bl	8000e54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3e:	230f      	movs	r3, #15
 8000c40:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c42:	2303      	movs	r3, #3
 8000c44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2104      	movs	r1, #4
 8000c56:	4618      	mov	r0, r3
 8000c58:	f003 fb7c 	bl	8004354 <HAL_RCC_ClockConfig>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000c62:	f000 f8f7 	bl	8000e54 <Error_Handler>
  }
}
 8000c66:	bf00      	nop
 8000c68:	3750      	adds	r7, #80	@ 0x50
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
// ISR for ADC and DAC conversion
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	for(int n=0; n<halfN; n++){ filt_in[n] = (float32_t) adc_buffer[n] - 2048; }
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	e014      	b.n	8000ca8 <HAL_ADC_ConvHalfCpltCallback+0x38>
 8000c7e:	4a21      	ldr	r2, [pc, #132]	@ (8000d04 <HAL_ADC_ConvHalfCpltCallback+0x94>)
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c86:	ee07 3a90 	vmov	s15, r3
 8000c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000c8e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000d08 <HAL_ADC_ConvHalfCpltCallback+0x98>
 8000c92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c96:	4a1d      	ldr	r2, [pc, #116]	@ (8000d0c <HAL_ADC_ConvHalfCpltCallback+0x9c>)
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4413      	add	r3, r2
 8000c9e:	edc3 7a00 	vstr	s15, [r3]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	2b0f      	cmp	r3, #15
 8000cac:	dde7      	ble.n	8000c7e <HAL_ADC_ConvHalfCpltCallback+0xe>
	arm_fir_f32(&filter1, filt_in_ptr, filt_out_ptr, halfN);
 8000cae:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <HAL_ADC_ConvHalfCpltCallback+0xa0>)
 8000cb0:	6819      	ldr	r1, [r3, #0]
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <HAL_ADC_ConvHalfCpltCallback+0xa4>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	2310      	movs	r3, #16
 8000cb8:	4817      	ldr	r0, [pc, #92]	@ (8000d18 <HAL_ADC_ConvHalfCpltCallback+0xa8>)
 8000cba:	f005 fa6f 	bl	800619c <arm_fir_f32>
	for(int n=0; n<halfN; n++){ dac_buffer[n] = (float32_t) filt_out[n] + 2048; }
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60bb      	str	r3, [r7, #8]
 8000cc2:	e014      	b.n	8000cee <HAL_ADC_ConvHalfCpltCallback+0x7e>
 8000cc4:	4a15      	ldr	r2, [pc, #84]	@ (8000d1c <HAL_ADC_ConvHalfCpltCallback+0xac>)
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	4413      	add	r3, r2
 8000ccc:	edd3 7a00 	vldr	s15, [r3]
 8000cd0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000d08 <HAL_ADC_ConvHalfCpltCallback+0x98>
 8000cd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cdc:	ee17 1a90 	vmov	r1, s15
 8000ce0:	4a0f      	ldr	r2, [pc, #60]	@ (8000d20 <HAL_ADC_ConvHalfCpltCallback+0xb0>)
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	3301      	adds	r3, #1
 8000cec:	60bb      	str	r3, [r7, #8]
 8000cee:	68bb      	ldr	r3, [r7, #8]
 8000cf0:	2b0f      	cmp	r3, #15
 8000cf2:	dde7      	ble.n	8000cc4 <HAL_ADC_ConvHalfCpltCallback+0x54>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8000cf4:	2110      	movs	r1, #16
 8000cf6:	480b      	ldr	r0, [pc, #44]	@ (8000d24 <HAL_ADC_ConvHalfCpltCallback+0xb4>)
 8000cf8:	f002 ff28 	bl	8003b4c <HAL_GPIO_TogglePin>
}
 8000cfc:	bf00      	nop
 8000cfe:	3710      	adds	r7, #16
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20000260 	.word	0x20000260
 8000d08:	45000000 	.word	0x45000000
 8000d0c:	20000360 	.word	0x20000360
 8000d10:	20000000 	.word	0x20000000
 8000d14:	20000004 	.word	0x20000004
 8000d18:	20000460 	.word	0x20000460
 8000d1c:	200003e0 	.word	0x200003e0
 8000d20:	200002e0 	.word	0x200002e0
 8000d24:	48000400 	.word	0x48000400

08000d28 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	for(int n=halfN; n<N; n++){ filt_in[n] = (float32_t) adc_buffer[n] - 2048; }
 8000d30:	2310      	movs	r3, #16
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	e014      	b.n	8000d60 <HAL_ADC_ConvCpltCallback+0x38>
 8000d36:	4a23      	ldr	r2, [pc, #140]	@ (8000dc4 <HAL_ADC_ConvCpltCallback+0x9c>)
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3e:	ee07 3a90 	vmov	s15, r3
 8000d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d46:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000dc8 <HAL_ADC_ConvCpltCallback+0xa0>
 8000d4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dcc <HAL_ADC_ConvCpltCallback+0xa4>)
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	edc3 7a00 	vstr	s15, [r3]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2b1f      	cmp	r3, #31
 8000d64:	dde7      	ble.n	8000d36 <HAL_ADC_ConvCpltCallback+0xe>
	arm_fir_f32(&filter1, filt_in_ptr + halfN, filt_out_ptr + halfN, halfN);
 8000d66:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd0 <HAL_ADC_ConvCpltCallback+0xa8>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8000d6e:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <HAL_ADC_ConvCpltCallback+0xac>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8000d76:	2310      	movs	r3, #16
 8000d78:	4817      	ldr	r0, [pc, #92]	@ (8000dd8 <HAL_ADC_ConvCpltCallback+0xb0>)
 8000d7a:	f005 fa0f 	bl	800619c <arm_fir_f32>
	for(int n=halfN; n<N; n++){ dac_buffer[n] = (float32_t) filt_out[n] + 2048; }
 8000d7e:	2310      	movs	r3, #16
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	e014      	b.n	8000dae <HAL_ADC_ConvCpltCallback+0x86>
 8000d84:	4a15      	ldr	r2, [pc, #84]	@ (8000ddc <HAL_ADC_ConvCpltCallback+0xb4>)
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	4413      	add	r3, r2
 8000d8c:	edd3 7a00 	vldr	s15, [r3]
 8000d90:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000dc8 <HAL_ADC_ConvCpltCallback+0xa0>
 8000d94:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d9c:	ee17 1a90 	vmov	r1, s15
 8000da0:	4a0f      	ldr	r2, [pc, #60]	@ (8000de0 <HAL_ADC_ConvCpltCallback+0xb8>)
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	3301      	adds	r3, #1
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	2b1f      	cmp	r3, #31
 8000db2:	dde7      	ble.n	8000d84 <HAL_ADC_ConvCpltCallback+0x5c>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8000db4:	2110      	movs	r1, #16
 8000db6:	480b      	ldr	r0, [pc, #44]	@ (8000de4 <HAL_ADC_ConvCpltCallback+0xbc>)
 8000db8:	f002 fec8 	bl	8003b4c <HAL_GPIO_TogglePin>
}
 8000dbc:	bf00      	nop
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000260 	.word	0x20000260
 8000dc8:	45000000 	.word	0x45000000
 8000dcc:	20000360 	.word	0x20000360
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	20000004 	.word	0x20000004
 8000dd8:	20000460 	.word	0x20000460
 8000ddc:	200003e0 	.word	0x200003e0
 8000de0:	200002e0 	.word	0x200002e0
 8000de4:	48000400 	.word	0x48000400

08000de8 <ADC_DAC_frequency_init>:


void ADC_DAC_frequency_init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dee:	1d3b      	adds	r3, r7, #4
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
  htim7.Instance = TIM7;
 8000df8:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000dfa:	4a15      	ldr	r2, [pc, #84]	@ (8000e50 <ADC_DAC_frequency_init+0x68>)
 8000dfc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = PSC;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e04:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = ARR;
 8000e0a:	4b10      	ldr	r3, [pc, #64]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e10:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000e16:	480d      	ldr	r0, [pc, #52]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000e18:	f003 fea8 	bl	8004b6c <HAL_TIM_Base_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <ADC_DAC_frequency_init+0x3e>
  {
    Error_Handler();
 8000e22:	f000 f817 	bl	8000e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e26:	2320      	movs	r3, #32
 8000e28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	4619      	mov	r1, r3
 8000e32:	4806      	ldr	r0, [pc, #24]	@ (8000e4c <ADC_DAC_frequency_init+0x64>)
 8000e34:	f004 fb08 	bl	8005448 <HAL_TIMEx_MasterConfigSynchronization>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <ADC_DAC_frequency_init+0x5a>
  {
    Error_Handler();
 8000e3e:	f000 f809 	bl	8000e54 <Error_Handler>
  }

}
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000574 	.word	0x20000574
 8000e50:	40001400 	.word	0x40001400

08000e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e58:	b672      	cpsid	i
}
 8000e5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <Error_Handler+0x8>

08000e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e66:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e6c:	f043 0301 	orr.w	r3, r3, #1
 8000e70:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e72:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e76:	f003 0301 	and.w	r3, r3, #1
 8000e7a:	607b      	str	r3, [r7, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7e:	4b09      	ldr	r3, [pc, #36]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e82:	4a08      	ldr	r2, [pc, #32]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e88:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_MspInit+0x44>)
 8000e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000e96:	f002 ff3b 	bl	8003d10 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <NMI_Handler+0x4>

08000eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <HardFault_Handler+0x4>

08000eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <MemManage_Handler+0x4>

08000ec0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <BusFault_Handler+0x4>

08000ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <UsageFault_Handler+0x4>

08000ed0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efe:	f000 fb5f 	bl	80015c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000f0c:	4802      	ldr	r0, [pc, #8]	@ (8000f18 <DMA1_Channel1_IRQHandler+0x10>)
 8000f0e:	f002 fb34 	bl	800357a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	2000017c 	.word	0x2000017c

08000f1c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8000f20:	4802      	ldr	r0, [pc, #8]	@ (8000f2c <DMA1_Channel2_IRQHandler+0x10>)
 8000f22:	f002 fb2a 	bl	800357a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200001f0 	.word	0x200001f0

08000f30 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000f34:	2080      	movs	r0, #128	@ 0x80
 8000f36:	f002 fe23 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000f3a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000f3e:	f002 fe1f 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000f42:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f46:	f002 fe1b 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f54:	4802      	ldr	r0, [pc, #8]	@ (8000f60 <TIM2_IRQHandler+0x10>)
 8000f56:	f003 fec3 	bl	8004ce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000528 	.word	0x20000528

08000f64 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000f68:	4802      	ldr	r0, [pc, #8]	@ (8000f74 <TIM7_IRQHandler+0x10>)
 8000f6a:	f003 feb9 	bl	8004ce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000574 	.word	0x20000574

08000f78 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
 8000f88:	e00a      	b.n	8000fa0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f8a:	f3af 8000 	nop.w
 8000f8e:	4601      	mov	r1, r0
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	1c5a      	adds	r2, r3, #1
 8000f94:	60ba      	str	r2, [r7, #8]
 8000f96:	b2ca      	uxtb	r2, r1
 8000f98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	617b      	str	r3, [r7, #20]
 8000fa0:	697a      	ldr	r2, [r7, #20]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	dbf0      	blt.n	8000f8a <_read+0x12>
  }

  return len;
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3718      	adds	r7, #24
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b086      	sub	sp, #24
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
 8000fc2:	e009      	b.n	8000fd8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	1c5a      	adds	r2, r3, #1
 8000fc8:	60ba      	str	r2, [r7, #8]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 fa3d 	bl	800144c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	697a      	ldr	r2, [r7, #20]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	dbf1      	blt.n	8000fc4 <_write+0x12>
  }
  return len;
 8000fe0:	687b      	ldr	r3, [r7, #4]
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3718      	adds	r7, #24
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <_close>:

int _close(int file)
{
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001002:	b480      	push	{r7}
 8001004:	b083      	sub	sp, #12
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001012:	605a      	str	r2, [r3, #4]
  return 0;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	370c      	adds	r7, #12
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr

08001022 <_isatty>:

int _isatty(int file)
{
 8001022:	b480      	push	{r7}
 8001024:	b083      	sub	sp, #12
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800102a:	2301      	movs	r3, #1
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800105c:	4a14      	ldr	r2, [pc, #80]	@ (80010b0 <_sbrk+0x5c>)
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <_sbrk+0x60>)
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001068:	4b13      	ldr	r3, [pc, #76]	@ (80010b8 <_sbrk+0x64>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001070:	4b11      	ldr	r3, [pc, #68]	@ (80010b8 <_sbrk+0x64>)
 8001072:	4a12      	ldr	r2, [pc, #72]	@ (80010bc <_sbrk+0x68>)
 8001074:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001076:	4b10      	ldr	r3, [pc, #64]	@ (80010b8 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	429a      	cmp	r2, r3
 8001082:	d207      	bcs.n	8001094 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001084:	f005 fc78 	bl	8006978 <__errno>
 8001088:	4603      	mov	r3, r0
 800108a:	220c      	movs	r2, #12
 800108c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	e009      	b.n	80010a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <_sbrk+0x64>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800109a:	4b07      	ldr	r3, [pc, #28]	@ (80010b8 <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	4a05      	ldr	r2, [pc, #20]	@ (80010b8 <_sbrk+0x64>)
 80010a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010a6:	68fb      	ldr	r3, [r7, #12]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3718      	adds	r7, #24
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20008000 	.word	0x20008000
 80010b4:	00000400 	.word	0x00000400
 80010b8:	20000524 	.word	0x20000524
 80010bc:	200007a8 	.word	0x200007a8

080010c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <SystemInit+0x20>)
 80010c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ca:	4a05      	ldr	r2, [pc, #20]	@ (80010e0 <SystemInit+0x20>)
 80010cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ea:	f107 0310 	add.w	r3, r7, #16
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	605a      	str	r2, [r3, #4]
 80010f4:	609a      	str	r2, [r3, #8]
 80010f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001102:	4b1f      	ldr	r3, [pc, #124]	@ (8001180 <MX_TIM2_Init+0x9c>)
 8001104:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001108:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 502;
 800110a:	4b1d      	ldr	r3, [pc, #116]	@ (8001180 <MX_TIM2_Init+0x9c>)
 800110c:	f44f 72fb 	mov.w	r2, #502	@ 0x1f6
 8001110:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001112:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <MX_TIM2_Init+0x9c>)
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8520;
 8001118:	4b19      	ldr	r3, [pc, #100]	@ (8001180 <MX_TIM2_Init+0x9c>)
 800111a:	f242 1248 	movw	r2, #8520	@ 0x2148
 800111e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001120:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <MX_TIM2_Init+0x9c>)
 8001122:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001126:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_TIM2_Init+0x9c>)
 800112a:	2200      	movs	r2, #0
 800112c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800112e:	4814      	ldr	r0, [pc, #80]	@ (8001180 <MX_TIM2_Init+0x9c>)
 8001130:	f003 fd1c 	bl	8004b6c <HAL_TIM_Base_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800113a:	f7ff fe8b 	bl	8000e54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800113e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001142:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001144:	f107 0310 	add.w	r3, r7, #16
 8001148:	4619      	mov	r1, r3
 800114a:	480d      	ldr	r0, [pc, #52]	@ (8001180 <MX_TIM2_Init+0x9c>)
 800114c:	f003 ff18 	bl	8004f80 <HAL_TIM_ConfigClockSource>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001156:	f7ff fe7d 	bl	8000e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	4619      	mov	r1, r3
 8001166:	4806      	ldr	r0, [pc, #24]	@ (8001180 <MX_TIM2_Init+0x9c>)
 8001168:	f004 f96e 	bl	8005448 <HAL_TIMEx_MasterConfigSynchronization>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001172:	f7ff fe6f 	bl	8000e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001176:	bf00      	nop
 8001178:	3720      	adds	r7, #32
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000528 	.word	0x20000528

08001184 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <MX_TIM7_Init+0x64>)
 8001196:	4a15      	ldr	r2, [pc, #84]	@ (80011ec <MX_TIM7_Init+0x68>)
 8001198:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 17-1;
 800119a:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <MX_TIM7_Init+0x64>)
 800119c:	2210      	movs	r2, #16
 800119e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_TIM7_Init+0x64>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 109;
 80011a6:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <MX_TIM7_Init+0x64>)
 80011a8:	226d      	movs	r2, #109	@ 0x6d
 80011aa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <MX_TIM7_Init+0x64>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80011b2:	480d      	ldr	r0, [pc, #52]	@ (80011e8 <MX_TIM7_Init+0x64>)
 80011b4:	f003 fcda 	bl	8004b6c <HAL_TIM_Base_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80011be:	f7ff fe49 	bl	8000e54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011c2:	2320      	movs	r3, #32
 80011c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	4619      	mov	r1, r3
 80011ce:	4806      	ldr	r0, [pc, #24]	@ (80011e8 <MX_TIM7_Init+0x64>)
 80011d0:	f004 f93a 	bl	8005448 <HAL_TIMEx_MasterConfigSynchronization>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80011da:	f7ff fe3b 	bl	8000e54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000574 	.word	0x20000574
 80011ec:	40001400 	.word	0x40001400

080011f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001200:	d114      	bne.n	800122c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001202:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <HAL_TIM_Base_MspInit+0x78>)
 8001204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001206:	4a18      	ldr	r2, [pc, #96]	@ (8001268 <HAL_TIM_Base_MspInit+0x78>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6593      	str	r3, [r2, #88]	@ 0x58
 800120e:	4b16      	ldr	r3, [pc, #88]	@ (8001268 <HAL_TIM_Base_MspInit+0x78>)
 8001210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	201c      	movs	r0, #28
 8001220:	f001 fcfb 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001224:	201c      	movs	r0, #28
 8001226:	f001 fd12 	bl	8002c4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800122a:	e018      	b.n	800125e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0e      	ldr	r2, [pc, #56]	@ (800126c <HAL_TIM_Base_MspInit+0x7c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d113      	bne.n	800125e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <HAL_TIM_Base_MspInit+0x78>)
 8001238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123a:	4a0b      	ldr	r2, [pc, #44]	@ (8001268 <HAL_TIM_Base_MspInit+0x78>)
 800123c:	f043 0320 	orr.w	r3, r3, #32
 8001240:	6593      	str	r3, [r2, #88]	@ 0x58
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <HAL_TIM_Base_MspInit+0x78>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001246:	f003 0320 	and.w	r3, r3, #32
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2100      	movs	r1, #0
 8001252:	2037      	movs	r0, #55	@ 0x37
 8001254:	f001 fce1 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001258:	2037      	movs	r0, #55	@ 0x37
 800125a:	f001 fcf8 	bl	8002c4e <HAL_NVIC_EnableIRQ>
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	40001400 	.word	0x40001400

08001270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001270:	480d      	ldr	r0, [pc, #52]	@ (80012a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001272:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001274:	f7ff ff24 	bl	80010c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001278:	480c      	ldr	r0, [pc, #48]	@ (80012ac <LoopForever+0x6>)
  ldr r1, =_edata
 800127a:	490d      	ldr	r1, [pc, #52]	@ (80012b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800127c:	4a0d      	ldr	r2, [pc, #52]	@ (80012b4 <LoopForever+0xe>)
  movs r3, #0
 800127e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001280:	e002      	b.n	8001288 <LoopCopyDataInit>

08001282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001286:	3304      	adds	r3, #4

08001288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800128c:	d3f9      	bcc.n	8001282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800128e:	4a0a      	ldr	r2, [pc, #40]	@ (80012b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001290:	4c0a      	ldr	r4, [pc, #40]	@ (80012bc <LoopForever+0x16>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001294:	e001      	b.n	800129a <LoopFillZerobss>

08001296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001298:	3204      	adds	r2, #4

0800129a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800129c:	d3fb      	bcc.n	8001296 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800129e:	f005 fb71 	bl	8006984 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012a2:	f7ff fc31 	bl	8000b08 <main>

080012a6 <LoopForever>:

LoopForever:
    b LoopForever
 80012a6:	e7fe      	b.n	80012a6 <LoopForever>
  ldr   r0, =_estack
 80012a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80012ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b0:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 80012b4:	080075b0 	.word	0x080075b0
  ldr r2, =_sbss
 80012b8:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 80012bc:	200007a8 	.word	0x200007a8

080012c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012c0:	e7fe      	b.n	80012c0 <ADC1_2_IRQHandler>
	...

080012c4 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b088      	sub	sp, #32
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 80012ce:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <BSP_LED_Init+0x64>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	4a15      	ldr	r2, [pc, #84]	@ (8001328 <BSP_LED_Init+0x64>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012da:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <BSP_LED_Init+0x64>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 80012e6:	2320      	movs	r3, #32
 80012e8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	4a0c      	ldr	r2, [pc, #48]	@ (800132c <BSP_LED_Init+0x68>)
 80012fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fe:	f107 020c 	add.w	r2, r7, #12
 8001302:	4611      	mov	r1, r2
 8001304:	4618      	mov	r0, r3
 8001306:	f002 fa87 	bl	8003818 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	4a07      	ldr	r2, [pc, #28]	@ (800132c <BSP_LED_Init+0x68>)
 800130e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001312:	2120      	movs	r1, #32
 8001314:	2200      	movs	r2, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f002 fc00 	bl	8003b1c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3720      	adds	r7, #32
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000
 800132c:	20000088 	.word	0x20000088

08001330 <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	4a06      	ldr	r2, [pc, #24]	@ (8001358 <BSP_LED_On+0x28>)
 800133e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001342:	2120      	movs	r1, #32
 8001344:	2201      	movs	r2, #1
 8001346:	4618      	mov	r0, r3
 8001348:	f002 fbe8 	bl	8003b1c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000088 	.word	0x20000088

0800135c <BSP_LED_Toggle>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4a06      	ldr	r2, [pc, #24]	@ (8001384 <BSP_LED_Toggle+0x28>)
 800136a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136e:	2220      	movs	r2, #32
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f002 fbea 	bl	8003b4c <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000088 	.word	0x20000088

08001388 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	6039      	str	r1, [r7, #0]
 8001392:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d903      	bls.n	80013a6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800139e:	f06f 0301 	mvn.w	r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	e018      	b.n	80013d8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2294      	movs	r2, #148	@ 0x94
 80013aa:	fb02 f303 	mul.w	r3, r2, r3
 80013ae:	4a0d      	ldr	r2, [pc, #52]	@ (80013e4 <BSP_COM_Init+0x5c>)
 80013b0:	4413      	add	r3, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 f866 	bl	8001484 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2294      	movs	r2, #148	@ 0x94
 80013bc:	fb02 f303 	mul.w	r3, r2, r3
 80013c0:	4a08      	ldr	r2, [pc, #32]	@ (80013e4 <BSP_COM_Init+0x5c>)
 80013c2:	4413      	add	r3, r2
 80013c4:	6839      	ldr	r1, [r7, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 f80e 	bl	80013e8 <MX_LPUART1_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d002      	beq.n	80013d8 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 80013d2:	f06f 0303 	mvn.w	r3, #3
 80013d6:	e000      	b.n	80013da <BSP_COM_Init+0x52>
    }
  }

  return ret;
 80013d8:	68fb      	ldr	r3, [r7, #12]
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200005c0 	.word	0x200005c0

080013e8 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <MX_LPUART1_Init+0x60>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	220c      	movs	r2, #12
 8001406:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	895b      	ldrh	r3, [r3, #10]
 800140c:	461a      	mov	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	891b      	ldrh	r3, [r3, #8]
 800141e:	461a      	mov	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	899b      	ldrh	r3, [r3, #12]
 8001428:	461a      	mov	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001434:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f004 f8ce 	bl	80055d8 <HAL_UART_Init>
 800143c:	4603      	mov	r3, r0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2000008c 	.word	0x2000008c

0800144c <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <__io_putchar+0x30>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	461a      	mov	r2, r3
 800145a:	2394      	movs	r3, #148	@ 0x94
 800145c:	fb02 f303 	mul.w	r3, r2, r3
 8001460:	4a07      	ldr	r2, [pc, #28]	@ (8001480 <__io_putchar+0x34>)
 8001462:	1898      	adds	r0, r3, r2
 8001464:	1d39      	adds	r1, r7, #4
 8001466:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800146a:	2201      	movs	r2, #1
 800146c:	f004 f90e 	bl	800568c <HAL_UART_Transmit>
  return ch;
 8001470:	687b      	ldr	r3, [r7, #4]
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000654 	.word	0x20000654
 8001480:	200005c0 	.word	0x200005c0

08001484 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800148c:	4b22      	ldr	r3, [pc, #136]	@ (8001518 <COM1_MspInit+0x94>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001490:	4a21      	ldr	r2, [pc, #132]	@ (8001518 <COM1_MspInit+0x94>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001498:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <COM1_MspInit+0x94>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	f003 0301 	and.w	r3, r3, #1
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80014a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <COM1_MspInit+0x94>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001518 <COM1_MspInit+0x94>)
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b0:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <COM1_MspInit+0x94>)
 80014b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80014bc:	4b16      	ldr	r3, [pc, #88]	@ (8001518 <COM1_MspInit+0x94>)
 80014be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c0:	4a15      	ldr	r2, [pc, #84]	@ (8001518 <COM1_MspInit+0x94>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80014c8:	4b13      	ldr	r3, [pc, #76]	@ (8001518 <COM1_MspInit+0x94>)
 80014ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80014d4:	2304      	movs	r3, #4
 80014d6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80014dc:	2302      	movs	r3, #2
 80014de:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80014e0:	2301      	movs	r3, #1
 80014e2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80014e4:	230c      	movs	r3, #12
 80014e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	4619      	mov	r1, r3
 80014ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f2:	f002 f991 	bl	8003818 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80014f6:	2308      	movs	r3, #8
 80014f8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80014fe:	230c      	movs	r3, #12
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	4619      	mov	r1, r3
 8001508:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800150c:	f002 f984 	bl	8003818 <HAL_GPIO_Init>
}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	@ 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000

0800151c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001522:	2300      	movs	r3, #0
 8001524:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001526:	2003      	movs	r0, #3
 8001528:	f001 fb6c 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800152c:	2000      	movs	r0, #0
 800152e:	f000 f80d 	bl	800154c <HAL_InitTick>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d002      	beq.n	800153e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	e001      	b.n	8001542 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800153e:	f7ff fc8f 	bl	8000e60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001542:	79fb      	ldrb	r3, [r7, #7]

}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001554:	2300      	movs	r3, #0
 8001556:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001558:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <HAL_InitTick+0x68>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d022      	beq.n	80015a6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001560:	4b15      	ldr	r3, [pc, #84]	@ (80015b8 <HAL_InitTick+0x6c>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <HAL_InitTick+0x68>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800156c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001570:	fbb2 f3f3 	udiv	r3, r2, r3
 8001574:	4618      	mov	r0, r3
 8001576:	f001 fb78 	bl	8002c6a <HAL_SYSTICK_Config>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d10f      	bne.n	80015a0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b0f      	cmp	r3, #15
 8001584:	d809      	bhi.n	800159a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001586:	2200      	movs	r2, #0
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	f04f 30ff 	mov.w	r0, #4294967295
 800158e:	f001 fb44 	bl	8002c1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001592:	4a0a      	ldr	r2, [pc, #40]	@ (80015bc <HAL_InitTick+0x70>)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6013      	str	r3, [r2, #0]
 8001598:	e007      	b.n	80015aa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	73fb      	strb	r3, [r7, #15]
 800159e:	e004      	b.n	80015aa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	73fb      	strb	r3, [r7, #15]
 80015a4:	e001      	b.n	80015aa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3710      	adds	r7, #16
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000094 	.word	0x20000094
 80015b8:	20000084 	.word	0x20000084
 80015bc:	20000090 	.word	0x20000090

080015c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c4:	4b05      	ldr	r3, [pc, #20]	@ (80015dc <HAL_IncTick+0x1c>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b05      	ldr	r3, [pc, #20]	@ (80015e0 <HAL_IncTick+0x20>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4413      	add	r3, r2
 80015ce:	4a03      	ldr	r2, [pc, #12]	@ (80015dc <HAL_IncTick+0x1c>)
 80015d0:	6013      	str	r3, [r2, #0]
}
 80015d2:	bf00      	nop
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	20000658 	.word	0x20000658
 80015e0:	20000094 	.word	0x20000094

080015e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return uwTick;
 80015e8:	4b03      	ldr	r3, [pc, #12]	@ (80015f8 <HAL_GetTick+0x14>)
 80015ea:	681b      	ldr	r3, [r3, #0]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000658 	.word	0x20000658

080015fc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	689b      	ldr	r3, [r3, #8]
 800160a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	431a      	orrs	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	609a      	str	r2, [r3, #8]
}
 8001616:	bf00      	nop
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	431a      	orrs	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	609a      	str	r2, [r3, #8]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001664:	b480      	push	{r7}
 8001666:	b087      	sub	sp, #28
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
 8001670:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	3360      	adds	r3, #96	@ 0x60
 8001676:	461a      	mov	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	4413      	add	r3, r2
 800167e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4b08      	ldr	r3, [pc, #32]	@ (80016a8 <LL_ADC_SetOffset+0x44>)
 8001686:	4013      	ands	r3, r2
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	430a      	orrs	r2, r1
 8001692:	4313      	orrs	r3, r2
 8001694:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800169c:	bf00      	nop
 800169e:	371c      	adds	r7, #28
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	03fff000 	.word	0x03fff000

080016ac <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3360      	adds	r3, #96	@ 0x60
 80016ba:	461a      	mov	r2, r3
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3714      	adds	r7, #20
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	3360      	adds	r3, #96	@ 0x60
 80016e8:	461a      	mov	r2, r3
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4413      	add	r3, r2
 80016f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	431a      	orrs	r2, r3
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001702:	bf00      	nop
 8001704:	371c      	adds	r7, #28
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800170e:	b480      	push	{r7}
 8001710:	b087      	sub	sp, #28
 8001712:	af00      	add	r7, sp, #0
 8001714:	60f8      	str	r0, [r7, #12]
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	3360      	adds	r3, #96	@ 0x60
 800171e:	461a      	mov	r2, r3
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4413      	add	r3, r2
 8001726:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	431a      	orrs	r2, r3
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001738:	bf00      	nop
 800173a:	371c      	adds	r7, #28
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001744:	b480      	push	{r7}
 8001746:	b087      	sub	sp, #28
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	3360      	adds	r3, #96	@ 0x60
 8001754:	461a      	mov	r2, r3
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4413      	add	r3, r2
 800175c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	431a      	orrs	r2, r3
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800176e:	bf00      	nop
 8001770:	371c      	adds	r7, #28
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr

0800177a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	6078      	str	r0, [r7, #4]
 8001782:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	615a      	str	r2, [r3, #20]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d101      	bne.n	80017b8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017b4:	2301      	movs	r3, #1
 80017b6:	e000      	b.n	80017ba <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b087      	sub	sp, #28
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	60f8      	str	r0, [r7, #12]
 80017ce:	60b9      	str	r1, [r7, #8]
 80017d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	3330      	adds	r3, #48	@ 0x30
 80017d6:	461a      	mov	r2, r3
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	0a1b      	lsrs	r3, r3, #8
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	f003 030c 	and.w	r3, r3, #12
 80017e2:	4413      	add	r3, r2
 80017e4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	f003 031f 	and.w	r3, r3, #31
 80017f0:	211f      	movs	r1, #31
 80017f2:	fa01 f303 	lsl.w	r3, r1, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	401a      	ands	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	0e9b      	lsrs	r3, r3, #26
 80017fe:	f003 011f 	and.w	r1, r3, #31
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	f003 031f 	and.w	r3, r3, #31
 8001808:	fa01 f303 	lsl.w	r3, r1, r3
 800180c:	431a      	orrs	r2, r3
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001812:	bf00      	nop
 8001814:	371c      	adds	r7, #28
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr

0800181e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800181e:	b480      	push	{r7}
 8001820:	b087      	sub	sp, #28
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	3314      	adds	r3, #20
 800182e:	461a      	mov	r2, r3
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	0e5b      	lsrs	r3, r3, #25
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	4413      	add	r3, r2
 800183c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	0d1b      	lsrs	r3, r3, #20
 8001846:	f003 031f 	and.w	r3, r3, #31
 800184a:	2107      	movs	r1, #7
 800184c:	fa01 f303 	lsl.w	r3, r1, r3
 8001850:	43db      	mvns	r3, r3
 8001852:	401a      	ands	r2, r3
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	0d1b      	lsrs	r3, r3, #20
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	431a      	orrs	r2, r3
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001868:	bf00      	nop
 800186a:	371c      	adds	r7, #28
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800188c:	43db      	mvns	r3, r3
 800188e:	401a      	ands	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f003 0318 	and.w	r3, r3, #24
 8001896:	4908      	ldr	r1, [pc, #32]	@ (80018b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001898:	40d9      	lsrs	r1, r3
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	400b      	ands	r3, r1
 800189e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018a2:	431a      	orrs	r2, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018aa:	bf00      	nop
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	0007ffff 	.word	0x0007ffff

080018bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f003 031f 	and.w	r3, r3, #31
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80018e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6093      	str	r3, [r2, #8]
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800190c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001910:	d101      	bne.n	8001916 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001912:	2301      	movs	r3, #1
 8001914:	e000      	b.n	8001918 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001934:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001938:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001960:	d101      	bne.n	8001966 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001984:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001988:	f043 0201 	orr.w	r2, r3, #1
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f003 0301 	and.w	r3, r3, #1
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d101      	bne.n	80019b4 <LL_ADC_IsEnabled+0x18>
 80019b0:	2301      	movs	r3, #1
 80019b2:	e000      	b.n	80019b6 <LL_ADC_IsEnabled+0x1a>
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019d2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019d6:	f043 0204 	orr.w	r2, r3, #4
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f003 0304 	and.w	r3, r3, #4
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	d101      	bne.n	8001a02 <LL_ADC_REG_IsConversionOngoing+0x18>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 0308 	and.w	r3, r3, #8
 8001a20:	2b08      	cmp	r3, #8
 8001a22:	d101      	bne.n	8001a28 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a24:	2301      	movs	r3, #1
 8001a26:	e000      	b.n	8001a2a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b089      	sub	sp, #36	@ 0x24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e167      	b.n	8001d22 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d109      	bne.n	8001a74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7fe fe3d 	bl	80006e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff3f 	bl	80018fc <LL_ADC_IsDeepPowerDownEnabled>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d004      	beq.n	8001a8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff25 	bl	80018d8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff ff5a 	bl	800194c <LL_ADC_IsInternalRegulatorEnabled>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d115      	bne.n	8001aca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff ff3e 	bl	8001924 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001aa8:	4ba0      	ldr	r3, [pc, #640]	@ (8001d2c <HAL_ADC_Init+0x2f4>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	099b      	lsrs	r3, r3, #6
 8001aae:	4aa0      	ldr	r2, [pc, #640]	@ (8001d30 <HAL_ADC_Init+0x2f8>)
 8001ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab4:	099b      	lsrs	r3, r3, #6
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001abc:	e002      	b.n	8001ac4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f9      	bne.n	8001abe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff ff3c 	bl	800194c <LL_ADC_IsInternalRegulatorEnabled>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d10d      	bne.n	8001af6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ade:	f043 0210 	orr.w	r2, r3, #16
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aea:	f043 0201 	orr.w	r2, r3, #1
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff ff75 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001b00:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b06:	f003 0310 	and.w	r3, r3, #16
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f040 8100 	bne.w	8001d10 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f040 80fc 	bne.w	8001d10 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b1c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b20:	f043 0202 	orr.w	r2, r3, #2
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff35 	bl	800199c <LL_ADC_IsEnabled>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d111      	bne.n	8001b5c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b38:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001b3c:	f7ff ff2e 	bl	800199c <LL_ADC_IsEnabled>
 8001b40:	4604      	mov	r4, r0
 8001b42:	487c      	ldr	r0, [pc, #496]	@ (8001d34 <HAL_ADC_Init+0x2fc>)
 8001b44:	f7ff ff2a 	bl	800199c <LL_ADC_IsEnabled>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	4323      	orrs	r3, r4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d105      	bne.n	8001b5c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	4619      	mov	r1, r3
 8001b56:	4878      	ldr	r0, [pc, #480]	@ (8001d38 <HAL_ADC_Init+0x300>)
 8001b58:	f7ff fd50 	bl	80015fc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	7f5b      	ldrb	r3, [r3, #29]
 8001b60:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b66:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001b6c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001b72:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b7a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d106      	bne.n	8001b98 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	045b      	lsls	r3, r3, #17
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d009      	beq.n	8001bb4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	68da      	ldr	r2, [r3, #12]
 8001bba:	4b60      	ldr	r3, [pc, #384]	@ (8001d3c <HAL_ADC_Init+0x304>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6812      	ldr	r2, [r2, #0]
 8001bc2:	69b9      	ldr	r1, [r7, #24]
 8001bc4:	430b      	orrs	r3, r1
 8001bc6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ff14 	bl	8001a10 <LL_ADC_INJ_IsConversionOngoing>
 8001be8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d16d      	bne.n	8001ccc <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d16a      	bne.n	8001ccc <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001bfa:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c02:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c04:	4313      	orrs	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001c12:	f023 0302 	bic.w	r3, r3, #2
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6812      	ldr	r2, [r2, #0]
 8001c1a:	69b9      	ldr	r1, [r7, #24]
 8001c1c:	430b      	orrs	r3, r1
 8001c1e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d017      	beq.n	8001c58 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	691a      	ldr	r2, [r3, #16]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001c36:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c40:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	6911      	ldr	r1, [r2, #16]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	6812      	ldr	r2, [r2, #0]
 8001c50:	430b      	orrs	r3, r1
 8001c52:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001c56:	e013      	b.n	8001c80 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	691a      	ldr	r2, [r3, #16]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001c66:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c7c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d118      	bne.n	8001cbc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001c94:	f023 0304 	bic.w	r3, r3, #4
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ca0:	4311      	orrs	r1, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ca6:	4311      	orrs	r1, r2
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cac:	430a      	orrs	r2, r1
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f042 0201 	orr.w	r2, r2, #1
 8001cb8:	611a      	str	r2, [r3, #16]
 8001cba:	e007      	b.n	8001ccc <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	691a      	ldr	r2, [r3, #16]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0201 	bic.w	r2, r2, #1
 8001cca:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d10c      	bne.n	8001cee <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	f023 010f 	bic.w	r1, r3, #15
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
 8001ce2:	1e5a      	subs	r2, r3, #1
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cec:	e007      	b.n	8001cfe <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f022 020f 	bic.w	r2, r2, #15
 8001cfc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d02:	f023 0303 	bic.w	r3, r3, #3
 8001d06:	f043 0201 	orr.w	r2, r3, #1
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d0e:	e007      	b.n	8001d20 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d14:	f043 0210 	orr.w	r2, r3, #16
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d20:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3724      	adds	r7, #36	@ 0x24
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd90      	pop	{r4, r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000084 	.word	0x20000084
 8001d30:	053e2d63 	.word	0x053e2d63
 8001d34:	50000100 	.word	0x50000100
 8001d38:	50000300 	.word	0x50000300
 8001d3c:	fff04007 	.word	0xfff04007

08001d40 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d4c:	4851      	ldr	r0, [pc, #324]	@ (8001e94 <HAL_ADC_Start_DMA+0x154>)
 8001d4e:	f7ff fdb5 	bl	80018bc <LL_ADC_GetMultimode>
 8001d52:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fe46 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f040 808f 	bne.w	8001e84 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADC_Start_DMA+0x34>
 8001d70:	2302      	movs	r3, #2
 8001d72:	e08a      	b.n	8001e8a <HAL_ADC_Start_DMA+0x14a>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2201      	movs	r2, #1
 8001d78:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d005      	beq.n	8001d8e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b05      	cmp	r3, #5
 8001d86:	d002      	beq.n	8001d8e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	2b09      	cmp	r3, #9
 8001d8c:	d173      	bne.n	8001e76 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f000 fc84 	bl	800269c <ADC_Enable>
 8001d94:	4603      	mov	r3, r0
 8001d96:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001d98:	7dfb      	ldrb	r3, [r7, #23]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d166      	bne.n	8001e6c <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001da6:	f023 0301 	bic.w	r3, r3, #1
 8001daa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a38      	ldr	r2, [pc, #224]	@ (8001e98 <HAL_ADC_Start_DMA+0x158>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d002      	beq.n	8001dc2 <HAL_ADC_Start_DMA+0x82>
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	e001      	b.n	8001dc6 <HAL_ADC_Start_DMA+0x86>
 8001dc2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	6812      	ldr	r2, [r2, #0]
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d002      	beq.n	8001dd4 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d105      	bne.n	8001de0 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d006      	beq.n	8001dfa <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df0:	f023 0206 	bic.w	r2, r3, #6
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	661a      	str	r2, [r3, #96]	@ 0x60
 8001df8:	e002      	b.n	8001e00 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e04:	4a25      	ldr	r2, [pc, #148]	@ (8001e9c <HAL_ADC_Start_DMA+0x15c>)
 8001e06:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e0c:	4a24      	ldr	r2, [pc, #144]	@ (8001ea0 <HAL_ADC_Start_DMA+0x160>)
 8001e0e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e14:	4a23      	ldr	r2, [pc, #140]	@ (8001ea4 <HAL_ADC_Start_DMA+0x164>)
 8001e16:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	221c      	movs	r2, #28
 8001e1e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	685a      	ldr	r2, [r3, #4]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f042 0210 	orr.w	r2, r2, #16
 8001e36:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f042 0201 	orr.w	r2, r2, #1
 8001e46:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	3340      	adds	r3, #64	@ 0x40
 8001e52:	4619      	mov	r1, r3
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f001 fb14 	bl	8003484 <HAL_DMA_Start_IT>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fdac 	bl	80019c2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001e6a:	e00d      	b.n	8001e88 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001e74:	e008      	b.n	8001e88 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001e82:	e001      	b.n	8001e88 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001e84:	2302      	movs	r3, #2
 8001e86:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e88:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	50000300 	.word	0x50000300
 8001e98:	50000100 	.word	0x50000100
 8001e9c:	080027a9 	.word	0x080027a9
 8001ea0:	08002881 	.word	0x08002881
 8001ea4:	0800289d 	.word	0x0800289d

08001ea8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b0b6      	sub	sp, #216	@ 0xd8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d101      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x22>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e3c8      	b.n	8002670 <HAL_ADC_ConfigChannel+0x7b4>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fd7d 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f040 83ad 	bne.w	8002652 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6818      	ldr	r0, [r3, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	6859      	ldr	r1, [r3, #4]
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	f7ff fc5e 	bl	80017c6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fd6b 	bl	80019ea <LL_ADC_REG_IsConversionOngoing>
 8001f14:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff fd77 	bl	8001a10 <LL_ADC_INJ_IsConversionOngoing>
 8001f22:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f040 81d9 	bne.w	80022e2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f040 81d4 	bne.w	80022e2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001f42:	d10f      	bne.n	8001f64 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f7ff fc65 	bl	800181e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fc0c 	bl	800177a <LL_ADC_SetSamplingTimeCommonConfig>
 8001f62:	e00e      	b.n	8001f82 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	6819      	ldr	r1, [r3, #0]
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	461a      	mov	r2, r3
 8001f72:	f7ff fc54 	bl	800181e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff fbfc 	bl	800177a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	08db      	lsrs	r3, r3, #3
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d022      	beq.n	8001fea <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	6919      	ldr	r1, [r3, #16]
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001fb4:	f7ff fb56 	bl	8001664 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6818      	ldr	r0, [r3, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	6919      	ldr	r1, [r3, #16]
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	f7ff fba2 	bl	800170e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6818      	ldr	r0, [r3, #0]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d102      	bne.n	8001fe0 <HAL_ADC_ConfigChannel+0x124>
 8001fda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fde:	e000      	b.n	8001fe2 <HAL_ADC_ConfigChannel+0x126>
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	f7ff fbae 	bl	8001744 <LL_ADC_SetOffsetSaturation>
 8001fe8:	e17b      	b.n	80022e2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2100      	movs	r1, #0
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fb5b 	bl	80016ac <LL_ADC_GetOffsetChannel>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d10a      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x15a>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff fb50 	bl	80016ac <LL_ADC_GetOffsetChannel>
 800200c:	4603      	mov	r3, r0
 800200e:	0e9b      	lsrs	r3, r3, #26
 8002010:	f003 021f 	and.w	r2, r3, #31
 8002014:	e01e      	b.n	8002054 <HAL_ADC_ConfigChannel+0x198>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2100      	movs	r1, #0
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff fb45 	bl	80016ac <LL_ADC_GetOffsetChannel>
 8002022:	4603      	mov	r3, r0
 8002024:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002028:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800202c:	fa93 f3a3 	rbit	r3, r3
 8002030:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002034:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002038:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800203c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002044:	2320      	movs	r3, #32
 8002046:	e004      	b.n	8002052 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002048:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800204c:	fab3 f383 	clz	r3, r3
 8002050:	b2db      	uxtb	r3, r3
 8002052:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800205c:	2b00      	cmp	r3, #0
 800205e:	d105      	bne.n	800206c <HAL_ADC_ConfigChannel+0x1b0>
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	0e9b      	lsrs	r3, r3, #26
 8002066:	f003 031f 	and.w	r3, r3, #31
 800206a:	e018      	b.n	800209e <HAL_ADC_ConfigChannel+0x1e2>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002074:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002078:	fa93 f3a3 	rbit	r3, r3
 800207c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002080:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002084:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002088:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002090:	2320      	movs	r3, #32
 8002092:	e004      	b.n	800209e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002094:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002098:	fab3 f383 	clz	r3, r3
 800209c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800209e:	429a      	cmp	r2, r3
 80020a0:	d106      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fb14 	bl	80016d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2101      	movs	r1, #1
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff faf8 	bl	80016ac <LL_ADC_GetOffsetChannel>
 80020bc:	4603      	mov	r3, r0
 80020be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10a      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x220>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2101      	movs	r1, #1
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff faed 	bl	80016ac <LL_ADC_GetOffsetChannel>
 80020d2:	4603      	mov	r3, r0
 80020d4:	0e9b      	lsrs	r3, r3, #26
 80020d6:	f003 021f 	and.w	r2, r3, #31
 80020da:	e01e      	b.n	800211a <HAL_ADC_ConfigChannel+0x25e>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2101      	movs	r1, #1
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fae2 	bl	80016ac <LL_ADC_GetOffsetChannel>
 80020e8:	4603      	mov	r3, r0
 80020ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80020f2:	fa93 f3a3 	rbit	r3, r3
 80020f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80020fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80020fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002102:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800210a:	2320      	movs	r3, #32
 800210c:	e004      	b.n	8002118 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800210e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002112:	fab3 f383 	clz	r3, r3
 8002116:	b2db      	uxtb	r3, r3
 8002118:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002122:	2b00      	cmp	r3, #0
 8002124:	d105      	bne.n	8002132 <HAL_ADC_ConfigChannel+0x276>
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	0e9b      	lsrs	r3, r3, #26
 800212c:	f003 031f 	and.w	r3, r3, #31
 8002130:	e018      	b.n	8002164 <HAL_ADC_ConfigChannel+0x2a8>
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800213a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800213e:	fa93 f3a3 	rbit	r3, r3
 8002142:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002146:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800214a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800214e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002156:	2320      	movs	r3, #32
 8002158:	e004      	b.n	8002164 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800215a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800215e:	fab3 f383 	clz	r3, r3
 8002162:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002164:	429a      	cmp	r2, r3
 8002166:	d106      	bne.n	8002176 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2200      	movs	r2, #0
 800216e:	2101      	movs	r1, #1
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fab1 	bl	80016d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2102      	movs	r1, #2
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff fa95 	bl	80016ac <LL_ADC_GetOffsetChannel>
 8002182:	4603      	mov	r3, r0
 8002184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002188:	2b00      	cmp	r3, #0
 800218a:	d10a      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0x2e6>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2102      	movs	r1, #2
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fa8a 	bl	80016ac <LL_ADC_GetOffsetChannel>
 8002198:	4603      	mov	r3, r0
 800219a:	0e9b      	lsrs	r3, r3, #26
 800219c:	f003 021f 	and.w	r2, r3, #31
 80021a0:	e01e      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x324>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2102      	movs	r1, #2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff fa7f 	bl	80016ac <LL_ADC_GetOffsetChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80021b8:	fa93 f3a3 	rbit	r3, r3
 80021bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80021c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80021c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80021c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d101      	bne.n	80021d4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80021d0:	2320      	movs	r3, #32
 80021d2:	e004      	b.n	80021de <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80021d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021d8:	fab3 f383 	clz	r3, r3
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d105      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x33c>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	0e9b      	lsrs	r3, r3, #26
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	e016      	b.n	8002226 <HAL_ADC_ConfigChannel+0x36a>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002200:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002204:	fa93 f3a3 	rbit	r3, r3
 8002208:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800220a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800220c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002210:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002218:	2320      	movs	r3, #32
 800221a:	e004      	b.n	8002226 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800221c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002220:	fab3 f383 	clz	r3, r3
 8002224:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002226:	429a      	cmp	r2, r3
 8002228:	d106      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2200      	movs	r2, #0
 8002230:	2102      	movs	r1, #2
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fa50 	bl	80016d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2103      	movs	r1, #3
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff fa34 	bl	80016ac <LL_ADC_GetOffsetChannel>
 8002244:	4603      	mov	r3, r0
 8002246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10a      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x3a8>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2103      	movs	r1, #3
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff fa29 	bl	80016ac <LL_ADC_GetOffsetChannel>
 800225a:	4603      	mov	r3, r0
 800225c:	0e9b      	lsrs	r3, r3, #26
 800225e:	f003 021f 	and.w	r2, r3, #31
 8002262:	e017      	b.n	8002294 <HAL_ADC_ConfigChannel+0x3d8>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2103      	movs	r1, #3
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff fa1e 	bl	80016ac <LL_ADC_GetOffsetChannel>
 8002270:	4603      	mov	r3, r0
 8002272:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800227c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800227e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002280:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002286:	2320      	movs	r3, #32
 8002288:	e003      	b.n	8002292 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800228a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800228c:	fab3 f383 	clz	r3, r3
 8002290:	b2db      	uxtb	r3, r3
 8002292:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800229c:	2b00      	cmp	r3, #0
 800229e:	d105      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x3f0>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	0e9b      	lsrs	r3, r3, #26
 80022a6:	f003 031f 	and.w	r3, r3, #31
 80022aa:	e011      	b.n	80022d0 <HAL_ADC_ConfigChannel+0x414>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80022b4:	fa93 f3a3 	rbit	r3, r3
 80022b8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80022ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80022be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80022c4:	2320      	movs	r3, #32
 80022c6:	e003      	b.n	80022d0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80022c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022ca:	fab3 f383 	clz	r3, r3
 80022ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d106      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2200      	movs	r2, #0
 80022da:	2103      	movs	r1, #3
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff f9fb 	bl	80016d8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff fb58 	bl	800199c <LL_ADC_IsEnabled>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f040 8140 	bne.w	8002574 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	6819      	ldr	r1, [r3, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	461a      	mov	r2, r3
 8002302:	f7ff fab7 	bl	8001874 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	4a8f      	ldr	r2, [pc, #572]	@ (8002548 <HAL_ADC_ConfigChannel+0x68c>)
 800230c:	4293      	cmp	r3, r2
 800230e:	f040 8131 	bne.w	8002574 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10b      	bne.n	800233a <HAL_ADC_ConfigChannel+0x47e>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	0e9b      	lsrs	r3, r3, #26
 8002328:	3301      	adds	r3, #1
 800232a:	f003 031f 	and.w	r3, r3, #31
 800232e:	2b09      	cmp	r3, #9
 8002330:	bf94      	ite	ls
 8002332:	2301      	movls	r3, #1
 8002334:	2300      	movhi	r3, #0
 8002336:	b2db      	uxtb	r3, r3
 8002338:	e019      	b.n	800236e <HAL_ADC_ConfigChannel+0x4b2>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002348:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800234a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800234c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800234e:	2b00      	cmp	r3, #0
 8002350:	d101      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002352:	2320      	movs	r3, #32
 8002354:	e003      	b.n	800235e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002356:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002358:	fab3 f383 	clz	r3, r3
 800235c:	b2db      	uxtb	r3, r3
 800235e:	3301      	adds	r3, #1
 8002360:	f003 031f 	and.w	r3, r3, #31
 8002364:	2b09      	cmp	r3, #9
 8002366:	bf94      	ite	ls
 8002368:	2301      	movls	r3, #1
 800236a:	2300      	movhi	r3, #0
 800236c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800236e:	2b00      	cmp	r3, #0
 8002370:	d079      	beq.n	8002466 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800237a:	2b00      	cmp	r3, #0
 800237c:	d107      	bne.n	800238e <HAL_ADC_ConfigChannel+0x4d2>
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	0e9b      	lsrs	r3, r3, #26
 8002384:	3301      	adds	r3, #1
 8002386:	069b      	lsls	r3, r3, #26
 8002388:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800238c:	e015      	b.n	80023ba <HAL_ADC_ConfigChannel+0x4fe>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002396:	fa93 f3a3 	rbit	r3, r3
 800239a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800239c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800239e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80023a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80023a6:	2320      	movs	r3, #32
 80023a8:	e003      	b.n	80023b2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80023aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ac:	fab3 f383 	clz	r3, r3
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	3301      	adds	r3, #1
 80023b4:	069b      	lsls	r3, r3, #26
 80023b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <HAL_ADC_ConfigChannel+0x51e>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	0e9b      	lsrs	r3, r3, #26
 80023cc:	3301      	adds	r3, #1
 80023ce:	f003 031f 	and.w	r3, r3, #31
 80023d2:	2101      	movs	r1, #1
 80023d4:	fa01 f303 	lsl.w	r3, r1, r3
 80023d8:	e017      	b.n	800240a <HAL_ADC_ConfigChannel+0x54e>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023e2:	fa93 f3a3 	rbit	r3, r3
 80023e6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80023e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80023ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80023f2:	2320      	movs	r3, #32
 80023f4:	e003      	b.n	80023fe <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80023f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023f8:	fab3 f383 	clz	r3, r3
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	3301      	adds	r3, #1
 8002400:	f003 031f 	and.w	r3, r3, #31
 8002404:	2101      	movs	r1, #1
 8002406:	fa01 f303 	lsl.w	r3, r1, r3
 800240a:	ea42 0103 	orr.w	r1, r2, r3
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10a      	bne.n	8002430 <HAL_ADC_ConfigChannel+0x574>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	0e9b      	lsrs	r3, r3, #26
 8002420:	3301      	adds	r3, #1
 8002422:	f003 021f 	and.w	r2, r3, #31
 8002426:	4613      	mov	r3, r2
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	4413      	add	r3, r2
 800242c:	051b      	lsls	r3, r3, #20
 800242e:	e018      	b.n	8002462 <HAL_ADC_ConfigChannel+0x5a6>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002438:	fa93 f3a3 	rbit	r3, r3
 800243c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800243e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002440:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002442:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002448:	2320      	movs	r3, #32
 800244a:	e003      	b.n	8002454 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800244c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800244e:	fab3 f383 	clz	r3, r3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	3301      	adds	r3, #1
 8002456:	f003 021f 	and.w	r2, r3, #31
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002462:	430b      	orrs	r3, r1
 8002464:	e081      	b.n	800256a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800246e:	2b00      	cmp	r3, #0
 8002470:	d107      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x5c6>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	0e9b      	lsrs	r3, r3, #26
 8002478:	3301      	adds	r3, #1
 800247a:	069b      	lsls	r3, r3, #26
 800247c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002480:	e015      	b.n	80024ae <HAL_ADC_ConfigChannel+0x5f2>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800248a:	fa93 f3a3 	rbit	r3, r3
 800248e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002492:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800249a:	2320      	movs	r3, #32
 800249c:	e003      	b.n	80024a6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800249e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024a0:	fab3 f383 	clz	r3, r3
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	3301      	adds	r3, #1
 80024a8:	069b      	lsls	r3, r3, #26
 80024aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d109      	bne.n	80024ce <HAL_ADC_ConfigChannel+0x612>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	0e9b      	lsrs	r3, r3, #26
 80024c0:	3301      	adds	r3, #1
 80024c2:	f003 031f 	and.w	r3, r3, #31
 80024c6:	2101      	movs	r1, #1
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	e017      	b.n	80024fe <HAL_ADC_ConfigChannel+0x642>
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d4:	6a3b      	ldr	r3, [r7, #32]
 80024d6:	fa93 f3a3 	rbit	r3, r3
 80024da:	61fb      	str	r3, [r7, #28]
  return result;
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80024e6:	2320      	movs	r3, #32
 80024e8:	e003      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	fab3 f383 	clz	r3, r3
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	3301      	adds	r3, #1
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2101      	movs	r1, #1
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	ea42 0103 	orr.w	r1, r2, r3
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10d      	bne.n	800252a <HAL_ADC_ConfigChannel+0x66e>
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	0e9b      	lsrs	r3, r3, #26
 8002514:	3301      	adds	r3, #1
 8002516:	f003 021f 	and.w	r2, r3, #31
 800251a:	4613      	mov	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4413      	add	r3, r2
 8002520:	3b1e      	subs	r3, #30
 8002522:	051b      	lsls	r3, r3, #20
 8002524:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002528:	e01e      	b.n	8002568 <HAL_ADC_ConfigChannel+0x6ac>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	613b      	str	r3, [r7, #16]
  return result;
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d104      	bne.n	800254c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002542:	2320      	movs	r3, #32
 8002544:	e006      	b.n	8002554 <HAL_ADC_ConfigChannel+0x698>
 8002546:	bf00      	nop
 8002548:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	fab3 f383 	clz	r3, r3
 8002552:	b2db      	uxtb	r3, r3
 8002554:	3301      	adds	r3, #1
 8002556:	f003 021f 	and.w	r2, r3, #31
 800255a:	4613      	mov	r3, r2
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	4413      	add	r3, r2
 8002560:	3b1e      	subs	r3, #30
 8002562:	051b      	lsls	r3, r3, #20
 8002564:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002568:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800256e:	4619      	mov	r1, r3
 8002570:	f7ff f955 	bl	800181e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b3f      	ldr	r3, [pc, #252]	@ (8002678 <HAL_ADC_ConfigChannel+0x7bc>)
 800257a:	4013      	ands	r3, r2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d071      	beq.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002580:	483e      	ldr	r0, [pc, #248]	@ (800267c <HAL_ADC_ConfigChannel+0x7c0>)
 8002582:	f7ff f861 	bl	8001648 <LL_ADC_GetCommonPathInternalCh>
 8002586:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a3c      	ldr	r2, [pc, #240]	@ (8002680 <HAL_ADC_ConfigChannel+0x7c4>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d004      	beq.n	800259e <HAL_ADC_ConfigChannel+0x6e2>
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a3a      	ldr	r2, [pc, #232]	@ (8002684 <HAL_ADC_ConfigChannel+0x7c8>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d127      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800259e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d121      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025b2:	d157      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025bc:	4619      	mov	r1, r3
 80025be:	482f      	ldr	r0, [pc, #188]	@ (800267c <HAL_ADC_ConfigChannel+0x7c0>)
 80025c0:	f7ff f82f 	bl	8001622 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025c4:	4b30      	ldr	r3, [pc, #192]	@ (8002688 <HAL_ADC_ConfigChannel+0x7cc>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	099b      	lsrs	r3, r3, #6
 80025ca:	4a30      	ldr	r2, [pc, #192]	@ (800268c <HAL_ADC_ConfigChannel+0x7d0>)
 80025cc:	fba2 2303 	umull	r2, r3, r2, r3
 80025d0:	099b      	lsrs	r3, r3, #6
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	4613      	mov	r3, r2
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	4413      	add	r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025de:	e002      	b.n	80025e6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1f9      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025ec:	e03a      	b.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a27      	ldr	r2, [pc, #156]	@ (8002690 <HAL_ADC_ConfigChannel+0x7d4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d113      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10d      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a22      	ldr	r2, [pc, #136]	@ (8002694 <HAL_ADC_ConfigChannel+0x7d8>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d02a      	beq.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800260e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002612:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002616:	4619      	mov	r1, r3
 8002618:	4818      	ldr	r0, [pc, #96]	@ (800267c <HAL_ADC_ConfigChannel+0x7c0>)
 800261a:	f7ff f802 	bl	8001622 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800261e:	e021      	b.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a1c      	ldr	r2, [pc, #112]	@ (8002698 <HAL_ADC_ConfigChannel+0x7dc>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d11c      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800262a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800262e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d116      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a16      	ldr	r2, [pc, #88]	@ (8002694 <HAL_ADC_ConfigChannel+0x7d8>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d011      	beq.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002640:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002644:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002648:	4619      	mov	r1, r3
 800264a:	480c      	ldr	r0, [pc, #48]	@ (800267c <HAL_ADC_ConfigChannel+0x7c0>)
 800264c:	f7fe ffe9 	bl	8001622 <LL_ADC_SetCommonPathInternalCh>
 8002650:	e008      	b.n	8002664 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002656:	f043 0220 	orr.w	r2, r3, #32
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800266c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002670:	4618      	mov	r0, r3
 8002672:	37d8      	adds	r7, #216	@ 0xd8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	80080000 	.word	0x80080000
 800267c:	50000300 	.word	0x50000300
 8002680:	c3210000 	.word	0xc3210000
 8002684:	90c00010 	.word	0x90c00010
 8002688:	20000084 	.word	0x20000084
 800268c:	053e2d63 	.word	0x053e2d63
 8002690:	c7520000 	.word	0xc7520000
 8002694:	50000100 	.word	0x50000100
 8002698:	cb840000 	.word	0xcb840000

0800269c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff f975 	bl	800199c <LL_ADC_IsEnabled>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d169      	bne.n	800278c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	4b36      	ldr	r3, [pc, #216]	@ (8002798 <ADC_Enable+0xfc>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00d      	beq.n	80026e2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ca:	f043 0210 	orr.w	r2, r3, #16
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026d6:	f043 0201 	orr.w	r2, r3, #1
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e055      	b.n	800278e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff f944 	bl	8001974 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80026ec:	482b      	ldr	r0, [pc, #172]	@ (800279c <ADC_Enable+0x100>)
 80026ee:	f7fe ffab 	bl	8001648 <LL_ADC_GetCommonPathInternalCh>
 80026f2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80026f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d013      	beq.n	8002724 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026fc:	4b28      	ldr	r3, [pc, #160]	@ (80027a0 <ADC_Enable+0x104>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	099b      	lsrs	r3, r3, #6
 8002702:	4a28      	ldr	r2, [pc, #160]	@ (80027a4 <ADC_Enable+0x108>)
 8002704:	fba2 2303 	umull	r2, r3, r2, r3
 8002708:	099b      	lsrs	r3, r3, #6
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	4613      	mov	r3, r2
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	4413      	add	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002716:	e002      	b.n	800271e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	3b01      	subs	r3, #1
 800271c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1f9      	bne.n	8002718 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002724:	f7fe ff5e 	bl	80015e4 <HAL_GetTick>
 8002728:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800272a:	e028      	b.n	800277e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff f933 	bl	800199c <LL_ADC_IsEnabled>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d104      	bne.n	8002746 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff f917 	bl	8001974 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002746:	f7fe ff4d 	bl	80015e4 <HAL_GetTick>
 800274a:	4602      	mov	r2, r0
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	1ad3      	subs	r3, r2, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d914      	bls.n	800277e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	2b01      	cmp	r3, #1
 8002760:	d00d      	beq.n	800277e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002766:	f043 0210 	orr.w	r2, r3, #16
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002772:	f043 0201 	orr.w	r2, r3, #1
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e007      	b.n	800278e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b01      	cmp	r3, #1
 800278a:	d1cf      	bne.n	800272c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	8000003f 	.word	0x8000003f
 800279c:	50000300 	.word	0x50000300
 80027a0:	20000084 	.word	0x20000084
 80027a4:	053e2d63 	.word	0x053e2d63

080027a8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027ba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d14b      	bne.n	800285a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0308 	and.w	r3, r3, #8
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d021      	beq.n	8002820 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fe ffdd 	bl	80017a0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d032      	beq.n	8002852 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d12b      	bne.n	8002852 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d11f      	bne.n	8002852 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002816:	f043 0201 	orr.w	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800281e:	e018      	b.n	8002852 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d111      	bne.n	8002852 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002832:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d105      	bne.n	8002852 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002852:	68f8      	ldr	r0, [r7, #12]
 8002854:	f7fe fa68 	bl	8000d28 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002858:	e00e      	b.n	8002878 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285e:	f003 0310 	and.w	r3, r3, #16
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002866:	68f8      	ldr	r0, [r7, #12]
 8002868:	f7ff fb1e 	bl	8001ea8 <HAL_ADC_ErrorCallback>
}
 800286c:	e004      	b.n	8002878 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	4798      	blx	r3
}
 8002878:	bf00      	nop
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7fe f9ee 	bl	8000c70 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002894:	bf00      	nop
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ba:	f043 0204 	orr.w	r2, r3, #4
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f7ff faf0 	bl	8001ea8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028c8:	bf00      	nop
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <LL_ADC_IsEnabled>:
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d101      	bne.n	80028e8 <LL_ADC_IsEnabled+0x18>
 80028e4:	2301      	movs	r3, #1
 80028e6:	e000      	b.n	80028ea <LL_ADC_IsEnabled+0x1a>
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b04      	cmp	r3, #4
 8002908:	d101      	bne.n	800290e <LL_ADC_REG_IsConversionOngoing+0x18>
 800290a:	2301      	movs	r3, #1
 800290c:	e000      	b.n	8002910 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800291c:	b590      	push	{r4, r7, lr}
 800291e:	b0a1      	sub	sp, #132	@ 0x84
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002932:	2b01      	cmp	r3, #1
 8002934:	d101      	bne.n	800293a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002936:	2302      	movs	r3, #2
 8002938:	e08b      	b.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002942:	2300      	movs	r3, #0
 8002944:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002946:	2300      	movs	r3, #0
 8002948:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002952:	d102      	bne.n	800295a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002954:	4b41      	ldr	r3, [pc, #260]	@ (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	e001      	b.n	800295e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800295a:	2300      	movs	r3, #0
 800295c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10b      	bne.n	800297c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002968:	f043 0220 	orr.w	r2, r3, #32
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e06a      	b.n	8002a52 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff ffb9 	bl	80028f6 <LL_ADC_REG_IsConversionOngoing>
 8002984:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff ffb3 	bl	80028f6 <LL_ADC_REG_IsConversionOngoing>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d14c      	bne.n	8002a30 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002996:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002998:	2b00      	cmp	r3, #0
 800299a:	d149      	bne.n	8002a30 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800299c:	4b30      	ldr	r3, [pc, #192]	@ (8002a60 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800299e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d028      	beq.n	80029fa <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80029a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	6859      	ldr	r1, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029ba:	035b      	lsls	r3, r3, #13
 80029bc:	430b      	orrs	r3, r1
 80029be:	431a      	orrs	r2, r3
 80029c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029c2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029c4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80029c8:	f7ff ff82 	bl	80028d0 <LL_ADC_IsEnabled>
 80029cc:	4604      	mov	r4, r0
 80029ce:	4823      	ldr	r0, [pc, #140]	@ (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80029d0:	f7ff ff7e 	bl	80028d0 <LL_ADC_IsEnabled>
 80029d4:	4603      	mov	r3, r0
 80029d6:	4323      	orrs	r3, r4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d133      	bne.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80029dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80029e4:	f023 030f 	bic.w	r3, r3, #15
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	6811      	ldr	r1, [r2, #0]
 80029ec:	683a      	ldr	r2, [r7, #0]
 80029ee:	6892      	ldr	r2, [r2, #8]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	431a      	orrs	r2, r3
 80029f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029f6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80029f8:	e024      	b.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80029fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a04:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a06:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a0a:	f7ff ff61 	bl	80028d0 <LL_ADC_IsEnabled>
 8002a0e:	4604      	mov	r4, r0
 8002a10:	4812      	ldr	r0, [pc, #72]	@ (8002a5c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a12:	f7ff ff5d 	bl	80028d0 <LL_ADC_IsEnabled>
 8002a16:	4603      	mov	r3, r0
 8002a18:	4323      	orrs	r3, r4
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d112      	bne.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002a26:	f023 030f 	bic.w	r3, r3, #15
 8002a2a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a2c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a2e:	e009      	b.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a34:	f043 0220 	orr.w	r2, r3, #32
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002a42:	e000      	b.n	8002a46 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002a4e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3784      	adds	r7, #132	@ 0x84
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd90      	pop	{r4, r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	50000100 	.word	0x50000100
 8002a60:	50000300 	.word	0x50000300

08002a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a74:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a80:	4013      	ands	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a8c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a96:	4a04      	ldr	r2, [pc, #16]	@ (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	60d3      	str	r3, [r2, #12]
}
 8002a9c:	bf00      	nop
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	e000ed00 	.word	0xe000ed00

08002aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ab0:	4b04      	ldr	r3, [pc, #16]	@ (8002ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	0a1b      	lsrs	r3, r3, #8
 8002ab6:	f003 0307 	and.w	r3, r3, #7
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	db0b      	blt.n	8002af2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	f003 021f 	and.w	r2, r3, #31
 8002ae0:	4907      	ldr	r1, [pc, #28]	@ (8002b00 <__NVIC_EnableIRQ+0x38>)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	095b      	lsrs	r3, r3, #5
 8002ae8:	2001      	movs	r0, #1
 8002aea:	fa00 f202 	lsl.w	r2, r0, r2
 8002aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	e000e100 	.word	0xe000e100

08002b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	6039      	str	r1, [r7, #0]
 8002b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	db0a      	blt.n	8002b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	490c      	ldr	r1, [pc, #48]	@ (8002b50 <__NVIC_SetPriority+0x4c>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	0112      	lsls	r2, r2, #4
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	440b      	add	r3, r1
 8002b28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b2c:	e00a      	b.n	8002b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	4908      	ldr	r1, [pc, #32]	@ (8002b54 <__NVIC_SetPriority+0x50>)
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	3b04      	subs	r3, #4
 8002b3c:	0112      	lsls	r2, r2, #4
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	440b      	add	r3, r1
 8002b42:	761a      	strb	r2, [r3, #24]
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	e000e100 	.word	0xe000e100
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	@ 0x24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f1c3 0307 	rsb	r3, r3, #7
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	bf28      	it	cs
 8002b76:	2304      	movcs	r3, #4
 8002b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	2b06      	cmp	r3, #6
 8002b80:	d902      	bls.n	8002b88 <NVIC_EncodePriority+0x30>
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	3b03      	subs	r3, #3
 8002b86:	e000      	b.n	8002b8a <NVIC_EncodePriority+0x32>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43da      	mvns	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	401a      	ands	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8002baa:	43d9      	mvns	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	4313      	orrs	r3, r2
         );
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3724      	adds	r7, #36	@ 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
	...

08002bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bd0:	d301      	bcc.n	8002bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00f      	b.n	8002bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <SysTick_Config+0x40>)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bde:	210f      	movs	r1, #15
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295
 8002be4:	f7ff ff8e 	bl	8002b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be8:	4b05      	ldr	r3, [pc, #20]	@ (8002c00 <SysTick_Config+0x40>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bee:	4b04      	ldr	r3, [pc, #16]	@ (8002c00 <SysTick_Config+0x40>)
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	e000e010 	.word	0xe000e010

08002c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff29 	bl	8002a64 <__NVIC_SetPriorityGrouping>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c28:	f7ff ff40 	bl	8002aac <__NVIC_GetPriorityGrouping>
 8002c2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	6978      	ldr	r0, [r7, #20]
 8002c34:	f7ff ff90 	bl	8002b58 <NVIC_EncodePriority>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3e:	4611      	mov	r1, r2
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff5f 	bl	8002b04 <__NVIC_SetPriority>
}
 8002c46:	bf00      	nop
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff ff33 	bl	8002ac8 <__NVIC_EnableIRQ>
}
 8002c62:	bf00      	nop
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}

08002c6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c6a:	b580      	push	{r7, lr}
 8002c6c:	b082      	sub	sp, #8
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f7ff ffa4 	bl	8002bc0 <SysTick_Config>
 8002c78:	4603      	mov	r3, r0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e014      	b.n	8002cbe <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	791b      	ldrb	r3, [r3, #4]
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d105      	bne.n	8002caa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f7fd fdd7 	bl	8000858 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2202      	movs	r2, #2
 8002cae:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2201      	movs	r2, #1
 8002cba:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b088      	sub	sp, #32
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
 8002cd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d101      	bne.n	8002ce0 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e0b2      	b.n	8002e46 <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	795b      	ldrb	r3, [r3, #5]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_DAC_Start_DMA+0x24>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e0ac      	b.n	8002e46 <HAL_DAC_Start_DMA+0x17e>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d129      	bne.n	8002d52 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	4a53      	ldr	r2, [pc, #332]	@ (8002e50 <HAL_DAC_Start_DMA+0x188>)
 8002d04:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	4a52      	ldr	r2, [pc, #328]	@ (8002e54 <HAL_DAC_Start_DMA+0x18c>)
 8002d0c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	4a51      	ldr	r2, [pc, #324]	@ (8002e58 <HAL_DAC_Start_DMA+0x190>)
 8002d14:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d24:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_DAC_Start_DMA+0x6c>
 8002d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d005      	beq.n	8002d3e <HAL_DAC_Start_DMA+0x76>
 8002d32:	e009      	b.n	8002d48 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	3308      	adds	r3, #8
 8002d3a:	61bb      	str	r3, [r7, #24]
        break;
 8002d3c:	e033      	b.n	8002da6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	330c      	adds	r3, #12
 8002d44:	61bb      	str	r3, [r7, #24]
        break;
 8002d46:	e02e      	b.n	8002da6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	3310      	adds	r3, #16
 8002d4e:	61bb      	str	r3, [r7, #24]
        break;
 8002d50:	e029      	b.n	8002da6 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4a41      	ldr	r2, [pc, #260]	@ (8002e5c <HAL_DAC_Start_DMA+0x194>)
 8002d58:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	4a40      	ldr	r2, [pc, #256]	@ (8002e60 <HAL_DAC_Start_DMA+0x198>)
 8002d60:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	4a3f      	ldr	r2, [pc, #252]	@ (8002e64 <HAL_DAC_Start_DMA+0x19c>)
 8002d68:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d78:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_DAC_Start_DMA+0xc0>
 8002d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	d005      	beq.n	8002d92 <HAL_DAC_Start_DMA+0xca>
 8002d86:	e009      	b.n	8002d9c <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	3314      	adds	r3, #20
 8002d8e:	61bb      	str	r3, [r7, #24]
        break;
 8002d90:	e009      	b.n	8002da6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	3318      	adds	r3, #24
 8002d98:	61bb      	str	r3, [r7, #24]
        break;
 8002d9a:	e004      	b.n	8002da6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	331c      	adds	r3, #28
 8002da2:	61bb      	str	r3, [r7, #24]
        break;
 8002da4:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d111      	bne.n	8002dd0 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002dba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6898      	ldr	r0, [r3, #8]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	f000 fb5d 	bl	8003484 <HAL_DMA_Start_IT>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	77fb      	strb	r3, [r7, #31]
 8002dce:	e010      	b.n	8002df2 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002dde:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	68d8      	ldr	r0, [r3, #12]
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	f000 fb4b 	bl	8003484 <HAL_DMA_Start_IT>
 8002dee:	4603      	mov	r3, r0
 8002df0:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002df8:	7ffb      	ldrb	r3, [r7, #31]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d11c      	bne.n	8002e38 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6819      	ldr	r1, [r3, #0]
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f003 0310 	and.w	r3, r3, #16
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e16:	4b14      	ldr	r3, [pc, #80]	@ (8002e68 <HAL_DAC_Start_DMA+0x1a0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	099b      	lsrs	r3, r3, #6
 8002e1c:	4a13      	ldr	r2, [pc, #76]	@ (8002e6c <HAL_DAC_Start_DMA+0x1a4>)
 8002e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e22:	099b      	lsrs	r3, r3, #6
 8002e24:	3301      	adds	r3, #1
 8002e26:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8002e28:	e002      	b.n	8002e30 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f9      	bne.n	8002e2a <HAL_DAC_Start_DMA+0x162>
 8002e36:	e005      	b.n	8002e44 <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	f043 0204 	orr.w	r2, r3, #4
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002e44:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3720      	adds	r7, #32
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	08003221 	.word	0x08003221
 8002e54:	08003243 	.word	0x08003243
 8002e58:	0800325f 	.word	0x0800325f
 8002e5c:	080032c9 	.word	0x080032c9
 8002e60:	080032eb 	.word	0x080032eb
 8002e64:	08003307 	.word	0x08003307
 8002e68:	20000084 	.word	0x20000084
 8002e6c:	053e2d63 	.word	0x053e2d63

08002e70 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08a      	sub	sp, #40	@ 0x28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d002      	beq.n	8002ec8 <HAL_DAC_ConfigChannel+0x1c>
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e1a1      	b.n	8003210 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	795b      	ldrb	r3, [r3, #5]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d101      	bne.n	8002ede <HAL_DAC_ConfigChannel+0x32>
 8002eda:	2302      	movs	r3, #2
 8002edc:	e198      	b.n	8003210 <HAL_DAC_ConfigChannel+0x364>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d17a      	bne.n	8002fe8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002ef2:	f7fe fb77 	bl	80015e4 <HAL_GetTick>
 8002ef6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d13d      	bne.n	8002f7a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002efe:	e018      	b.n	8002f32 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f00:	f7fe fb70 	bl	80015e4 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d911      	bls.n	8002f32 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00a      	beq.n	8002f32 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	f043 0208 	orr.w	r2, r3, #8
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e16e      	b.n	8003210 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1df      	bne.n	8002f00 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f48:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f4a:	e020      	b.n	8002f8e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f4c:	f7fe fb4a 	bl	80015e4 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d90f      	bls.n	8002f7a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	da0a      	bge.n	8002f7a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	f043 0208 	orr.w	r2, r3, #8
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2203      	movs	r2, #3
 8002f74:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e14a      	b.n	8003210 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	dbe3      	blt.n	8002f4c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f003 0310 	and.w	r3, r3, #16
 8002f9a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	ea02 0103 	and.w	r1, r2, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	409a      	lsls	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f003 0310 	and.w	r3, r3, #16
 8002fc8:	21ff      	movs	r1, #255	@ 0xff
 8002fca:	fa01 f303 	lsl.w	r3, r1, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	ea02 0103 	and.w	r1, r2, r3
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	69db      	ldr	r3, [r3, #28]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d11d      	bne.n	800302c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f003 0310 	and.w	r3, r3, #16
 8002ffe:	221f      	movs	r2, #31
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43db      	mvns	r3, r3
 8003006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003008:	4013      	ands	r3, r2
 800300a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003020:	4313      	orrs	r3, r2
 8003022:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800302a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f003 0310 	and.w	r3, r3, #16
 800303a:	2207      	movs	r2, #7
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003044:	4013      	ands	r3, r2
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d102      	bne.n	8003056 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8003050:	2300      	movs	r3, #0
 8003052:	623b      	str	r3, [r7, #32]
 8003054:	e00f      	b.n	8003076 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	2b02      	cmp	r3, #2
 800305c:	d102      	bne.n	8003064 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800305e:	2301      	movs	r3, #1
 8003060:	623b      	str	r3, [r7, #32]
 8003062:	e008      	b.n	8003076 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d102      	bne.n	8003072 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800306c:	2301      	movs	r3, #1
 800306e:	623b      	str	r3, [r7, #32]
 8003070:	e001      	b.n	8003076 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003072:	2300      	movs	r3, #0
 8003074:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	689a      	ldr	r2, [r3, #8]
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	4313      	orrs	r3, r2
 8003080:	6a3a      	ldr	r2, [r7, #32]
 8003082:	4313      	orrs	r3, r2
 8003084:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43db      	mvns	r3, r3
 8003096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003098:	4013      	ands	r3, r2
 800309a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	791b      	ldrb	r3, [r3, #4]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d102      	bne.n	80030aa <HAL_DAC_ConfigChannel+0x1fe>
 80030a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030a8:	e000      	b.n	80030ac <HAL_DAC_ConfigChannel+0x200>
 80030aa:	2300      	movs	r3, #0
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f003 0310 	and.w	r3, r3, #16
 80030b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030c4:	4013      	ands	r3, r2
 80030c6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	795b      	ldrb	r3, [r3, #5]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d102      	bne.n	80030d6 <HAL_DAC_ConfigChannel+0x22a>
 80030d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80030d4:	e000      	b.n	80030d8 <HAL_DAC_ConfigChannel+0x22c>
 80030d6:	2300      	movs	r3, #0
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	4313      	orrs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80030de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80030e4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d114      	bne.n	8003118 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80030ee:	f001 facf 	bl	8004690 <HAL_RCC_GetHCLKFreq>
 80030f2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	4a48      	ldr	r2, [pc, #288]	@ (8003218 <HAL_DAC_ConfigChannel+0x36c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d904      	bls.n	8003106 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80030fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003102:	627b      	str	r3, [r7, #36]	@ 0x24
 8003104:	e00f      	b.n	8003126 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	4a44      	ldr	r2, [pc, #272]	@ (800321c <HAL_DAC_ConfigChannel+0x370>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d90a      	bls.n	8003124 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24
 8003116:	e006      	b.n	8003126 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800311e:	4313      	orrs	r3, r2
 8003120:	627b      	str	r3, [r7, #36]	@ 0x24
 8003122:	e000      	b.n	8003126 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003124:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	fa02 f303 	lsl.w	r3, r2, r3
 8003132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003134:	4313      	orrs	r3, r2
 8003136:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	6819      	ldr	r1, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f003 0310 	and.w	r3, r3, #16
 800314c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43da      	mvns	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	400a      	ands	r2, r1
 800315c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f003 0310 	and.w	r3, r3, #16
 800316c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003178:	4013      	ands	r3, r2
 800317a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	697a      	ldr	r2, [r7, #20]
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003190:	4313      	orrs	r3, r2
 8003192:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800319a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6819      	ldr	r1, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f003 0310 	and.w	r3, r3, #16
 80031a8:	22c0      	movs	r2, #192	@ 0xc0
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43da      	mvns	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	400a      	ands	r2, r1
 80031b6:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	089b      	lsrs	r3, r3, #2
 80031be:	f003 030f 	and.w	r3, r3, #15
 80031c2:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	089b      	lsrs	r3, r3, #2
 80031ca:	021b      	lsls	r3, r3, #8
 80031cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f003 0310 	and.w	r3, r3, #16
 80031e2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80031e6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ea:	43db      	mvns	r3, r3
 80031ec:	ea02 0103 	and.w	r1, r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f003 0310 	and.w	r3, r3, #16
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	409a      	lsls	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2201      	movs	r2, #1
 8003206:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2200      	movs	r2, #0
 800320c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800320e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3728      	adds	r7, #40	@ 0x28
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}
 8003218:	09896800 	.word	0x09896800
 800321c:	04c4b400 	.word	0x04c4b400

08003220 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f7ff fe1e 	bl	8002e70 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2201      	movs	r2, #1
 8003238:	711a      	strb	r2, [r3, #4]
}
 800323a:	bf00      	nop
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b084      	sub	sp, #16
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800324e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f7ff fe17 	bl	8002e84 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003256:	bf00      	nop
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800326a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	691b      	ldr	r3, [r3, #16]
 8003270:	f043 0204 	orr.w	r2, r3, #4
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f7ff fe0d 	bl	8002e98 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2201      	movs	r2, #1
 8003282:	711a      	strb	r2, [r3, #4]
}
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f7ff ffd8 	bl	800328c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2201      	movs	r2, #1
 80032e0:	711a      	strb	r2, [r3, #4]
}
 80032e2:	bf00      	nop
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b084      	sub	sp, #16
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f7ff ffd1 	bl	80032a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80032fe:	bf00      	nop
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003306:	b580      	push	{r7, lr}
 8003308:	b084      	sub	sp, #16
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003312:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	691b      	ldr	r3, [r3, #16]
 8003318:	f043 0204 	orr.w	r2, r3, #4
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f7ff ffc7 	bl	80032b4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	711a      	strb	r2, [r3, #4]
}
 800332c:	bf00      	nop
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e08d      	b.n	8003462 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	461a      	mov	r2, r3
 800334c:	4b47      	ldr	r3, [pc, #284]	@ (800346c <HAL_DMA_Init+0x138>)
 800334e:	429a      	cmp	r2, r3
 8003350:	d80f      	bhi.n	8003372 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b45      	ldr	r3, [pc, #276]	@ (8003470 <HAL_DMA_Init+0x13c>)
 800335a:	4413      	add	r3, r2
 800335c:	4a45      	ldr	r2, [pc, #276]	@ (8003474 <HAL_DMA_Init+0x140>)
 800335e:	fba2 2303 	umull	r2, r3, r2, r3
 8003362:	091b      	lsrs	r3, r3, #4
 8003364:	009a      	lsls	r2, r3, #2
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a42      	ldr	r2, [pc, #264]	@ (8003478 <HAL_DMA_Init+0x144>)
 800336e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003370:	e00e      	b.n	8003390 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	461a      	mov	r2, r3
 8003378:	4b40      	ldr	r3, [pc, #256]	@ (800347c <HAL_DMA_Init+0x148>)
 800337a:	4413      	add	r3, r2
 800337c:	4a3d      	ldr	r2, [pc, #244]	@ (8003474 <HAL_DMA_Init+0x140>)
 800337e:	fba2 2303 	umull	r2, r3, r2, r3
 8003382:	091b      	lsrs	r3, r3, #4
 8003384:	009a      	lsls	r2, r3, #2
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a3c      	ldr	r2, [pc, #240]	@ (8003480 <HAL_DMA_Init+0x14c>)
 800338e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80033a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80033b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80033d4:	68fa      	ldr	r2, [r7, #12]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 f9b6 	bl	8003754 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033f0:	d102      	bne.n	80033f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685a      	ldr	r2, [r3, #4]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003400:	b2d2      	uxtb	r2, r2
 8003402:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800340c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d010      	beq.n	8003438 <HAL_DMA_Init+0x104>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b04      	cmp	r3, #4
 800341c:	d80c      	bhi.n	8003438 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f9d6 	bl	80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	e008      	b.n	800344a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40020407 	.word	0x40020407
 8003470:	bffdfff8 	.word	0xbffdfff8
 8003474:	cccccccd 	.word	0xcccccccd
 8003478:	40020000 	.word	0x40020000
 800347c:	bffdfbf8 	.word	0xbffdfbf8
 8003480:	40020400 	.word	0x40020400

08003484 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
 8003490:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003492:	2300      	movs	r3, #0
 8003494:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_DMA_Start_IT+0x20>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e066      	b.n	8003572 <HAL_DMA_Start_IT+0xee>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d155      	bne.n	8003564 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2202      	movs	r2, #2
 80034bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 0201 	bic.w	r2, r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 f8fb 	bl	80036d8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d008      	beq.n	80034fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f042 020e 	orr.w	r2, r2, #14
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e00f      	b.n	800351c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f022 0204 	bic.w	r2, r2, #4
 800350a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 020a 	orr.w	r2, r2, #10
 800351a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003534:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003538:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800353e:	2b00      	cmp	r3, #0
 8003540:	d007      	beq.n	8003552 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003550:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f042 0201 	orr.w	r2, r2, #1
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	e005      	b.n	8003570 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800356c:	2302      	movs	r3, #2
 800356e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003570:	7dfb      	ldrb	r3, [r7, #23]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3718      	adds	r7, #24
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003596:	f003 031f 	and.w	r3, r3, #31
 800359a:	2204      	movs	r2, #4
 800359c:	409a      	lsls	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	4013      	ands	r3, r2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d026      	beq.n	80035f4 <HAL_DMA_IRQHandler+0x7a>
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d021      	beq.n	80035f4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0320 	and.w	r3, r3, #32
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d107      	bne.n	80035ce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0204 	bic.w	r2, r2, #4
 80035cc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d2:	f003 021f 	and.w	r2, r3, #31
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	2104      	movs	r1, #4
 80035dc:	fa01 f202 	lsl.w	r2, r1, r2
 80035e0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d071      	beq.n	80036ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035f2:	e06c      	b.n	80036ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	2202      	movs	r2, #2
 80035fe:	409a      	lsls	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d02e      	beq.n	8003666 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d029      	beq.n	8003666 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0320 	and.w	r3, r3, #32
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10b      	bne.n	8003638 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 020a 	bic.w	r2, r2, #10
 800362e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363c:	f003 021f 	and.w	r2, r3, #31
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003644:	2102      	movs	r1, #2
 8003646:	fa01 f202 	lsl.w	r2, r1, r2
 800364a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003658:	2b00      	cmp	r3, #0
 800365a:	d038      	beq.n	80036ce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003664:	e033      	b.n	80036ce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366a:	f003 031f 	and.w	r3, r3, #31
 800366e:	2208      	movs	r2, #8
 8003670:	409a      	lsls	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	4013      	ands	r3, r2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d02a      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b00      	cmp	r3, #0
 8003682:	d025      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 020e 	bic.w	r2, r2, #14
 8003692:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003698:	f003 021f 	and.w	r2, r3, #31
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a0:	2101      	movs	r1, #1
 80036a2:	fa01 f202 	lsl.w	r2, r1, r2
 80036a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2201      	movs	r2, #1
 80036ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d004      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80036ce:	bf00      	nop
 80036d0:	bf00      	nop
}
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036ee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d004      	beq.n	8003702 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036fc:	68fa      	ldr	r2, [r7, #12]
 80036fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003700:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003706:	f003 021f 	and.w	r2, r3, #31
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370e:	2101      	movs	r1, #1
 8003710:	fa01 f202 	lsl.w	r2, r1, r2
 8003714:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	2b10      	cmp	r3, #16
 8003724:	d108      	bne.n	8003738 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003736:	e007      	b.n	8003748 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	60da      	str	r2, [r3, #12]
}
 8003748:	bf00      	nop
 800374a:	3714      	adds	r7, #20
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003754:	b480      	push	{r7}
 8003756:	b087      	sub	sp, #28
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	461a      	mov	r2, r3
 8003762:	4b16      	ldr	r3, [pc, #88]	@ (80037bc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003764:	429a      	cmp	r2, r3
 8003766:	d802      	bhi.n	800376e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003768:	4b15      	ldr	r3, [pc, #84]	@ (80037c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800376a:	617b      	str	r3, [r7, #20]
 800376c:	e001      	b.n	8003772 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800376e:	4b15      	ldr	r3, [pc, #84]	@ (80037c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003770:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	3b08      	subs	r3, #8
 800377e:	4a12      	ldr	r2, [pc, #72]	@ (80037c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003780:	fba2 2303 	umull	r2, r3, r2, r3
 8003784:	091b      	lsrs	r3, r3, #4
 8003786:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378c:	089b      	lsrs	r3, r3, #2
 800378e:	009a      	lsls	r2, r3, #2
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	4413      	add	r3, r2
 8003794:	461a      	mov	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a0b      	ldr	r2, [pc, #44]	@ (80037cc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800379e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f003 031f 	and.w	r3, r3, #31
 80037a6:	2201      	movs	r2, #1
 80037a8:	409a      	lsls	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80037ae:	bf00      	nop
 80037b0:	371c      	adds	r7, #28
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40020407 	.word	0x40020407
 80037c0:	40020800 	.word	0x40020800
 80037c4:	40020820 	.word	0x40020820
 80037c8:	cccccccd 	.word	0xcccccccd
 80037cc:	40020880 	.word	0x40020880

080037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003810 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80037e4:	4413      	add	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	461a      	mov	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a08      	ldr	r2, [pc, #32]	@ (8003814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80037f2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	2201      	movs	r2, #1
 80037fe:	409a      	lsls	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003804:	bf00      	nop
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	1000823f 	.word	0x1000823f
 8003814:	40020940 	.word	0x40020940

08003818 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003822:	2300      	movs	r3, #0
 8003824:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003826:	e15a      	b.n	8003ade <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	2101      	movs	r1, #1
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	fa01 f303 	lsl.w	r3, r1, r3
 8003834:	4013      	ands	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 814c 	beq.w	8003ad8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	2b01      	cmp	r3, #1
 800384a:	d005      	beq.n	8003858 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003854:	2b02      	cmp	r3, #2
 8003856:	d130      	bne.n	80038ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	2203      	movs	r2, #3
 8003864:	fa02 f303 	lsl.w	r3, r2, r3
 8003868:	43db      	mvns	r3, r3
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4013      	ands	r3, r2
 800386e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	68da      	ldr	r2, [r3, #12]
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4313      	orrs	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800388e:	2201      	movs	r2, #1
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4013      	ands	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	091b      	lsrs	r3, r3, #4
 80038a4:	f003 0201 	and.w	r2, r3, #1
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	2b03      	cmp	r3, #3
 80038c4:	d017      	beq.n	80038f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	2203      	movs	r2, #3
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	4013      	ands	r3, r2
 80038dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	689a      	ldr	r2, [r3, #8]
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	005b      	lsls	r3, r3, #1
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f003 0303 	and.w	r3, r3, #3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d123      	bne.n	800394a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	08da      	lsrs	r2, r3, #3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3208      	adds	r2, #8
 800390a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800390e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	220f      	movs	r2, #15
 800391a:	fa02 f303 	lsl.w	r3, r2, r3
 800391e:	43db      	mvns	r3, r3
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4013      	ands	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	691a      	ldr	r2, [r3, #16]
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f003 0307 	and.w	r3, r3, #7
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	4313      	orrs	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	08da      	lsrs	r2, r3, #3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3208      	adds	r2, #8
 8003944:	6939      	ldr	r1, [r7, #16]
 8003946:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	005b      	lsls	r3, r3, #1
 8003954:	2203      	movs	r2, #3
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	43db      	mvns	r3, r3
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	4013      	ands	r3, r2
 8003960:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f003 0203 	and.w	r2, r3, #3
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003986:	2b00      	cmp	r3, #0
 8003988:	f000 80a6 	beq.w	8003ad8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800398c:	4b5b      	ldr	r3, [pc, #364]	@ (8003afc <HAL_GPIO_Init+0x2e4>)
 800398e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003990:	4a5a      	ldr	r2, [pc, #360]	@ (8003afc <HAL_GPIO_Init+0x2e4>)
 8003992:	f043 0301 	orr.w	r3, r3, #1
 8003996:	6613      	str	r3, [r2, #96]	@ 0x60
 8003998:	4b58      	ldr	r3, [pc, #352]	@ (8003afc <HAL_GPIO_Init+0x2e4>)
 800399a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	60bb      	str	r3, [r7, #8]
 80039a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039a4:	4a56      	ldr	r2, [pc, #344]	@ (8003b00 <HAL_GPIO_Init+0x2e8>)
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	089b      	lsrs	r3, r3, #2
 80039aa:	3302      	adds	r3, #2
 80039ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f003 0303 	and.w	r3, r3, #3
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	220f      	movs	r2, #15
 80039bc:	fa02 f303 	lsl.w	r3, r2, r3
 80039c0:	43db      	mvns	r3, r3
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	4013      	ands	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80039ce:	d01f      	beq.n	8003a10 <HAL_GPIO_Init+0x1f8>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a4c      	ldr	r2, [pc, #304]	@ (8003b04 <HAL_GPIO_Init+0x2ec>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d019      	beq.n	8003a0c <HAL_GPIO_Init+0x1f4>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a4b      	ldr	r2, [pc, #300]	@ (8003b08 <HAL_GPIO_Init+0x2f0>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d013      	beq.n	8003a08 <HAL_GPIO_Init+0x1f0>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4a4a      	ldr	r2, [pc, #296]	@ (8003b0c <HAL_GPIO_Init+0x2f4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d00d      	beq.n	8003a04 <HAL_GPIO_Init+0x1ec>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a49      	ldr	r2, [pc, #292]	@ (8003b10 <HAL_GPIO_Init+0x2f8>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d007      	beq.n	8003a00 <HAL_GPIO_Init+0x1e8>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a48      	ldr	r2, [pc, #288]	@ (8003b14 <HAL_GPIO_Init+0x2fc>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d101      	bne.n	80039fc <HAL_GPIO_Init+0x1e4>
 80039f8:	2305      	movs	r3, #5
 80039fa:	e00a      	b.n	8003a12 <HAL_GPIO_Init+0x1fa>
 80039fc:	2306      	movs	r3, #6
 80039fe:	e008      	b.n	8003a12 <HAL_GPIO_Init+0x1fa>
 8003a00:	2304      	movs	r3, #4
 8003a02:	e006      	b.n	8003a12 <HAL_GPIO_Init+0x1fa>
 8003a04:	2303      	movs	r3, #3
 8003a06:	e004      	b.n	8003a12 <HAL_GPIO_Init+0x1fa>
 8003a08:	2302      	movs	r3, #2
 8003a0a:	e002      	b.n	8003a12 <HAL_GPIO_Init+0x1fa>
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e000      	b.n	8003a12 <HAL_GPIO_Init+0x1fa>
 8003a10:	2300      	movs	r3, #0
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	f002 0203 	and.w	r2, r2, #3
 8003a18:	0092      	lsls	r2, r2, #2
 8003a1a:	4093      	lsls	r3, r2
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a22:	4937      	ldr	r1, [pc, #220]	@ (8003b00 <HAL_GPIO_Init+0x2e8>)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	089b      	lsrs	r3, r3, #2
 8003a28:	3302      	adds	r3, #2
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a30:	4b39      	ldr	r3, [pc, #228]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a54:	4a30      	ldr	r2, [pc, #192]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a5a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	43db      	mvns	r3, r3
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4013      	ands	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003a76:	693a      	ldr	r2, [r7, #16]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a7e:	4a26      	ldr	r2, [pc, #152]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003a84:	4b24      	ldr	r3, [pc, #144]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	4013      	ands	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003aa8:	4a1b      	ldr	r2, [pc, #108]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003aae:	4b1a      	ldr	r3, [pc, #104]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	43db      	mvns	r3, r3
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	4013      	ands	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ad2:	4a11      	ldr	r2, [pc, #68]	@ (8003b18 <HAL_GPIO_Init+0x300>)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	3301      	adds	r3, #1
 8003adc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f47f ae9d 	bne.w	8003828 <HAL_GPIO_Init+0x10>
  }
}
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40010000 	.word	0x40010000
 8003b04:	48000400 	.word	0x48000400
 8003b08:	48000800 	.word	0x48000800
 8003b0c:	48000c00 	.word	0x48000c00
 8003b10:	48001000 	.word	0x48001000
 8003b14:	48001400 	.word	0x48001400
 8003b18:	40010400 	.word	0x40010400

08003b1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	807b      	strh	r3, [r7, #2]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b2c:	787b      	ldrb	r3, [r7, #1]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b32:	887a      	ldrh	r2, [r7, #2]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b38:	e002      	b.n	8003b40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b3a:	887a      	ldrh	r2, [r7, #2]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	460b      	mov	r3, r1
 8003b56:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b5e:	887a      	ldrh	r2, [r7, #2]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4013      	ands	r3, r2
 8003b64:	041a      	lsls	r2, r3, #16
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	43d9      	mvns	r1, r3
 8003b6a:	887b      	ldrh	r3, [r7, #2]
 8003b6c:	400b      	ands	r3, r1
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	619a      	str	r2, [r3, #24]
}
 8003b74:	bf00      	nop
 8003b76:	3714      	adds	r7, #20
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	4603      	mov	r3, r0
 8003b88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b8a:	4b08      	ldr	r3, [pc, #32]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b8c:	695a      	ldr	r2, [r3, #20]
 8003b8e:	88fb      	ldrh	r3, [r7, #6]
 8003b90:	4013      	ands	r3, r2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d006      	beq.n	8003ba4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b96:	4a05      	ldr	r2, [pc, #20]	@ (8003bac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b98:	88fb      	ldrh	r3, [r7, #6]
 8003b9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b9c:	88fb      	ldrh	r3, [r7, #6]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 f806 	bl	8003bb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ba4:	bf00      	nop
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40010400 	.word	0x40010400

08003bb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b083      	sub	sp, #12
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
	...

08003bc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d141      	bne.n	8003c5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003be2:	d131      	bne.n	8003c48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003be4:	4b47      	ldr	r3, [pc, #284]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bea:	4a46      	ldr	r2, [pc, #280]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bf4:	4b43      	ldr	r3, [pc, #268]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003bfc:	4a41      	ldr	r2, [pc, #260]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c04:	4b40      	ldr	r3, [pc, #256]	@ (8003d08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2232      	movs	r2, #50	@ 0x32
 8003c0a:	fb02 f303 	mul.w	r3, r2, r3
 8003c0e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c10:	fba2 2303 	umull	r2, r3, r2, r3
 8003c14:	0c9b      	lsrs	r3, r3, #18
 8003c16:	3301      	adds	r3, #1
 8003c18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c1a:	e002      	b.n	8003c22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c22:	4b38      	ldr	r3, [pc, #224]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c2e:	d102      	bne.n	8003c36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f2      	bne.n	8003c1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c36:	4b33      	ldr	r3, [pc, #204]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c42:	d158      	bne.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e057      	b.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c48:	4b2e      	ldr	r3, [pc, #184]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c58:	e04d      	b.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c60:	d141      	bne.n	8003ce6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c62:	4b28      	ldr	r3, [pc, #160]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c6e:	d131      	bne.n	8003cd4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c70:	4b24      	ldr	r3, [pc, #144]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c76:	4a23      	ldr	r2, [pc, #140]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c80:	4b20      	ldr	r3, [pc, #128]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c88:	4a1e      	ldr	r2, [pc, #120]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c90:	4b1d      	ldr	r3, [pc, #116]	@ (8003d08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2232      	movs	r2, #50	@ 0x32
 8003c96:	fb02 f303 	mul.w	r3, r2, r3
 8003c9a:	4a1c      	ldr	r2, [pc, #112]	@ (8003d0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca0:	0c9b      	lsrs	r3, r3, #18
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ca6:	e002      	b.n	8003cae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cae:	4b15      	ldr	r3, [pc, #84]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cba:	d102      	bne.n	8003cc2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f2      	bne.n	8003ca8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cc2:	4b10      	ldr	r3, [pc, #64]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cce:	d112      	bne.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e011      	b.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cda:	4a0a      	ldr	r2, [pc, #40]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ce4:	e007      	b.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ce6:	4b07      	ldr	r3, [pc, #28]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cee:	4a05      	ldr	r2, [pc, #20]	@ (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003cf4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	40007000 	.word	0x40007000
 8003d08:	20000084 	.word	0x20000084
 8003d0c:	431bde83 	.word	0x431bde83

08003d10 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003d14:	4b05      	ldr	r3, [pc, #20]	@ (8003d2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	4a04      	ldr	r2, [pc, #16]	@ (8003d2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d1e:	6093      	str	r3, [r2, #8]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	40007000 	.word	0x40007000

08003d30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e2fe      	b.n	8004340 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d075      	beq.n	8003e3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d4e:	4b97      	ldr	r3, [pc, #604]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 030c 	and.w	r3, r3, #12
 8003d56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d58:	4b94      	ldr	r3, [pc, #592]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	f003 0303 	and.w	r3, r3, #3
 8003d60:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	2b0c      	cmp	r3, #12
 8003d66:	d102      	bne.n	8003d6e <HAL_RCC_OscConfig+0x3e>
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d002      	beq.n	8003d74 <HAL_RCC_OscConfig+0x44>
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d10b      	bne.n	8003d8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d74:	4b8d      	ldr	r3, [pc, #564]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d05b      	beq.n	8003e38 <HAL_RCC_OscConfig+0x108>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d157      	bne.n	8003e38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e2d9      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d94:	d106      	bne.n	8003da4 <HAL_RCC_OscConfig+0x74>
 8003d96:	4b85      	ldr	r3, [pc, #532]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a84      	ldr	r2, [pc, #528]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da0:	6013      	str	r3, [r2, #0]
 8003da2:	e01d      	b.n	8003de0 <HAL_RCC_OscConfig+0xb0>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dac:	d10c      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x98>
 8003dae:	4b7f      	ldr	r3, [pc, #508]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a7e      	ldr	r2, [pc, #504]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003db4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003db8:	6013      	str	r3, [r2, #0]
 8003dba:	4b7c      	ldr	r3, [pc, #496]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a7b      	ldr	r2, [pc, #492]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	e00b      	b.n	8003de0 <HAL_RCC_OscConfig+0xb0>
 8003dc8:	4b78      	ldr	r3, [pc, #480]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a77      	ldr	r2, [pc, #476]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003dce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd2:	6013      	str	r3, [r2, #0]
 8003dd4:	4b75      	ldr	r3, [pc, #468]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a74      	ldr	r2, [pc, #464]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003dda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d013      	beq.n	8003e10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de8:	f7fd fbfc 	bl	80015e4 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df0:	f7fd fbf8 	bl	80015e4 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b64      	cmp	r3, #100	@ 0x64
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e29e      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e02:	4b6a      	ldr	r3, [pc, #424]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0f0      	beq.n	8003df0 <HAL_RCC_OscConfig+0xc0>
 8003e0e:	e014      	b.n	8003e3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fd fbe8 	bl	80015e4 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e18:	f7fd fbe4 	bl	80015e4 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b64      	cmp	r3, #100	@ 0x64
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e28a      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e2a:	4b60      	ldr	r3, [pc, #384]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0xe8>
 8003e36:	e000      	b.n	8003e3a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d075      	beq.n	8003f32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e46:	4b59      	ldr	r3, [pc, #356]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f003 030c 	and.w	r3, r3, #12
 8003e4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e50:	4b56      	ldr	r3, [pc, #344]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	f003 0303 	and.w	r3, r3, #3
 8003e58:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	2b0c      	cmp	r3, #12
 8003e5e:	d102      	bne.n	8003e66 <HAL_RCC_OscConfig+0x136>
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d002      	beq.n	8003e6c <HAL_RCC_OscConfig+0x13c>
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d11f      	bne.n	8003eac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e6c:	4b4f      	ldr	r3, [pc, #316]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d005      	beq.n	8003e84 <HAL_RCC_OscConfig+0x154>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e25d      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e84:	4b49      	ldr	r3, [pc, #292]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	061b      	lsls	r3, r3, #24
 8003e92:	4946      	ldr	r1, [pc, #280]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e98:	4b45      	ldr	r3, [pc, #276]	@ (8003fb0 <HAL_RCC_OscConfig+0x280>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fd fb55 	bl	800154c <HAL_InitTick>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d043      	beq.n	8003f30 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e249      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d023      	beq.n	8003efc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb4:	4b3d      	ldr	r3, [pc, #244]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a3c      	ldr	r2, [pc, #240]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003eba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ebe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec0:	f7fd fb90 	bl	80015e4 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ec8:	f7fd fb8c 	bl	80015e4 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e232      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eda:	4b34      	ldr	r3, [pc, #208]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ee6:	4b31      	ldr	r3, [pc, #196]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	061b      	lsls	r3, r3, #24
 8003ef4:	492d      	ldr	r1, [pc, #180]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	604b      	str	r3, [r1, #4]
 8003efa:	e01a      	b.n	8003f32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003efc:	4b2b      	ldr	r3, [pc, #172]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a2a      	ldr	r2, [pc, #168]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f02:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f08:	f7fd fb6c 	bl	80015e4 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f10:	f7fd fb68 	bl	80015e4 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e20e      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f22:	4b22      	ldr	r3, [pc, #136]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0x1e0>
 8003f2e:	e000      	b.n	8003f32 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d041      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d01c      	beq.n	8003f80 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f46:	4b19      	ldr	r3, [pc, #100]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f4c:	4a17      	ldr	r2, [pc, #92]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f4e:	f043 0301 	orr.w	r3, r3, #1
 8003f52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f56:	f7fd fb45 	bl	80015e4 <HAL_GetTick>
 8003f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f5c:	e008      	b.n	8003f70 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f5e:	f7fd fb41 	bl	80015e4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d901      	bls.n	8003f70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e1e7      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f70:	4b0e      	ldr	r3, [pc, #56]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d0ef      	beq.n	8003f5e <HAL_RCC_OscConfig+0x22e>
 8003f7e:	e020      	b.n	8003fc2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f80:	4b0a      	ldr	r3, [pc, #40]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f86:	4a09      	ldr	r2, [pc, #36]	@ (8003fac <HAL_RCC_OscConfig+0x27c>)
 8003f88:	f023 0301 	bic.w	r3, r3, #1
 8003f8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f90:	f7fd fb28 	bl	80015e4 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f96:	e00d      	b.n	8003fb4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f98:	f7fd fb24 	bl	80015e4 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d906      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e1ca      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
 8003faa:	bf00      	nop
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	20000090 	.word	0x20000090
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fb4:	4b8c      	ldr	r3, [pc, #560]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8003fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1ea      	bne.n	8003f98 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0304 	and.w	r3, r3, #4
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f000 80a6 	beq.w	800411c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fd4:	4b84      	ldr	r3, [pc, #528]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x2b4>
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCC_OscConfig+0x2b6>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fea:	4b7f      	ldr	r3, [pc, #508]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8003fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fee:	4a7e      	ldr	r2, [pc, #504]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8003ff0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ff6:	4b7c      	ldr	r3, [pc, #496]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8003ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ffe:	60fb      	str	r3, [r7, #12]
 8004000:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004002:	2301      	movs	r3, #1
 8004004:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004006:	4b79      	ldr	r3, [pc, #484]	@ (80041ec <HAL_RCC_OscConfig+0x4bc>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400e:	2b00      	cmp	r3, #0
 8004010:	d118      	bne.n	8004044 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004012:	4b76      	ldr	r3, [pc, #472]	@ (80041ec <HAL_RCC_OscConfig+0x4bc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a75      	ldr	r2, [pc, #468]	@ (80041ec <HAL_RCC_OscConfig+0x4bc>)
 8004018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800401c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800401e:	f7fd fae1 	bl	80015e4 <HAL_GetTick>
 8004022:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004024:	e008      	b.n	8004038 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004026:	f7fd fadd 	bl	80015e4 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	2b02      	cmp	r3, #2
 8004032:	d901      	bls.n	8004038 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004034:	2303      	movs	r3, #3
 8004036:	e183      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004038:	4b6c      	ldr	r3, [pc, #432]	@ (80041ec <HAL_RCC_OscConfig+0x4bc>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004040:	2b00      	cmp	r3, #0
 8004042:	d0f0      	beq.n	8004026 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d108      	bne.n	800405e <HAL_RCC_OscConfig+0x32e>
 800404c:	4b66      	ldr	r3, [pc, #408]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004052:	4a65      	ldr	r2, [pc, #404]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004054:	f043 0301 	orr.w	r3, r3, #1
 8004058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800405c:	e024      	b.n	80040a8 <HAL_RCC_OscConfig+0x378>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	2b05      	cmp	r3, #5
 8004064:	d110      	bne.n	8004088 <HAL_RCC_OscConfig+0x358>
 8004066:	4b60      	ldr	r3, [pc, #384]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800406c:	4a5e      	ldr	r2, [pc, #376]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800406e:	f043 0304 	orr.w	r3, r3, #4
 8004072:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004076:	4b5c      	ldr	r3, [pc, #368]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407c:	4a5a      	ldr	r2, [pc, #360]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004086:	e00f      	b.n	80040a8 <HAL_RCC_OscConfig+0x378>
 8004088:	4b57      	ldr	r3, [pc, #348]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800408a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408e:	4a56      	ldr	r2, [pc, #344]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004090:	f023 0301 	bic.w	r3, r3, #1
 8004094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004098:	4b53      	ldr	r3, [pc, #332]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800409a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409e:	4a52      	ldr	r2, [pc, #328]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 80040a0:	f023 0304 	bic.w	r3, r3, #4
 80040a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d016      	beq.n	80040de <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b0:	f7fd fa98 	bl	80015e4 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040b6:	e00a      	b.n	80040ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b8:	f7fd fa94 	bl	80015e4 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e138      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ce:	4b46      	ldr	r3, [pc, #280]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 80040d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d0ed      	beq.n	80040b8 <HAL_RCC_OscConfig+0x388>
 80040dc:	e015      	b.n	800410a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040de:	f7fd fa81 	bl	80015e4 <HAL_GetTick>
 80040e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040e4:	e00a      	b.n	80040fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e6:	f7fd fa7d 	bl	80015e4 <HAL_GetTick>
 80040ea:	4602      	mov	r2, r0
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e121      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040fc:	4b3a      	ldr	r3, [pc, #232]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 80040fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004102:	f003 0302 	and.w	r3, r3, #2
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1ed      	bne.n	80040e6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800410a:	7ffb      	ldrb	r3, [r7, #31]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d105      	bne.n	800411c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004110:	4b35      	ldr	r3, [pc, #212]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004114:	4a34      	ldr	r2, [pc, #208]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004116:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800411a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0320 	and.w	r3, r3, #32
 8004124:	2b00      	cmp	r3, #0
 8004126:	d03c      	beq.n	80041a2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d01c      	beq.n	800416a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004130:	4b2d      	ldr	r3, [pc, #180]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004132:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004136:	4a2c      	ldr	r2, [pc, #176]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004138:	f043 0301 	orr.w	r3, r3, #1
 800413c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004140:	f7fd fa50 	bl	80015e4 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004148:	f7fd fa4c 	bl	80015e4 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e0f2      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800415a:	4b23      	ldr	r3, [pc, #140]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800415c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0ef      	beq.n	8004148 <HAL_RCC_OscConfig+0x418>
 8004168:	e01b      	b.n	80041a2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800416a:	4b1f      	ldr	r3, [pc, #124]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 800416c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004170:	4a1d      	ldr	r2, [pc, #116]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004172:	f023 0301 	bic.w	r3, r3, #1
 8004176:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417a:	f7fd fa33 	bl	80015e4 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004182:	f7fd fa2f 	bl	80015e4 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e0d5      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004194:	4b14      	ldr	r3, [pc, #80]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 8004196:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1ef      	bne.n	8004182 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f000 80c9 	beq.w	800433e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041ac:	4b0e      	ldr	r3, [pc, #56]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	f003 030c 	and.w	r3, r3, #12
 80041b4:	2b0c      	cmp	r3, #12
 80041b6:	f000 8083 	beq.w	80042c0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d15e      	bne.n	8004280 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c2:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a08      	ldr	r2, [pc, #32]	@ (80041e8 <HAL_RCC_OscConfig+0x4b8>)
 80041c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ce:	f7fd fa09 	bl	80015e4 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041d4:	e00c      	b.n	80041f0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d6:	f7fd fa05 	bl	80015e4 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d905      	bls.n	80041f0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e0ab      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
 80041e8:	40021000 	.word	0x40021000
 80041ec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041f0:	4b55      	ldr	r3, [pc, #340]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1ec      	bne.n	80041d6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041fc:	4b52      	ldr	r3, [pc, #328]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 80041fe:	68da      	ldr	r2, [r3, #12]
 8004200:	4b52      	ldr	r3, [pc, #328]	@ (800434c <HAL_RCC_OscConfig+0x61c>)
 8004202:	4013      	ands	r3, r2
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6a11      	ldr	r1, [r2, #32]
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800420c:	3a01      	subs	r2, #1
 800420e:	0112      	lsls	r2, r2, #4
 8004210:	4311      	orrs	r1, r2
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004216:	0212      	lsls	r2, r2, #8
 8004218:	4311      	orrs	r1, r2
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800421e:	0852      	lsrs	r2, r2, #1
 8004220:	3a01      	subs	r2, #1
 8004222:	0552      	lsls	r2, r2, #21
 8004224:	4311      	orrs	r1, r2
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800422a:	0852      	lsrs	r2, r2, #1
 800422c:	3a01      	subs	r2, #1
 800422e:	0652      	lsls	r2, r2, #25
 8004230:	4311      	orrs	r1, r2
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004236:	06d2      	lsls	r2, r2, #27
 8004238:	430a      	orrs	r2, r1
 800423a:	4943      	ldr	r1, [pc, #268]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 800423c:	4313      	orrs	r3, r2
 800423e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004240:	4b41      	ldr	r3, [pc, #260]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a40      	ldr	r2, [pc, #256]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 8004246:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800424a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800424c:	4b3e      	ldr	r3, [pc, #248]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	4a3d      	ldr	r2, [pc, #244]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 8004252:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004256:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004258:	f7fd f9c4 	bl	80015e4 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004260:	f7fd f9c0 	bl	80015e4 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e066      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004272:	4b35      	ldr	r3, [pc, #212]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0f0      	beq.n	8004260 <HAL_RCC_OscConfig+0x530>
 800427e:	e05e      	b.n	800433e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004280:	4b31      	ldr	r3, [pc, #196]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a30      	ldr	r2, [pc, #192]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 8004286:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800428a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428c:	f7fd f9aa 	bl	80015e4 <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004294:	f7fd f9a6 	bl	80015e4 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e04c      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042a6:	4b28      	ldr	r3, [pc, #160]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f0      	bne.n	8004294 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80042b2:	4b25      	ldr	r3, [pc, #148]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 80042b4:	68da      	ldr	r2, [r3, #12]
 80042b6:	4924      	ldr	r1, [pc, #144]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 80042b8:	4b25      	ldr	r3, [pc, #148]	@ (8004350 <HAL_RCC_OscConfig+0x620>)
 80042ba:	4013      	ands	r3, r2
 80042bc:	60cb      	str	r3, [r1, #12]
 80042be:	e03e      	b.n	800433e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e039      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80042cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004348 <HAL_RCC_OscConfig+0x618>)
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f003 0203 	and.w	r2, r3, #3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d12c      	bne.n	800433a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	3b01      	subs	r3, #1
 80042ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d123      	bne.n	800433a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042fe:	429a      	cmp	r2, r3
 8004300:	d11b      	bne.n	800433a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800430e:	429a      	cmp	r2, r3
 8004310:	d113      	bne.n	800433a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431c:	085b      	lsrs	r3, r3, #1
 800431e:	3b01      	subs	r3, #1
 8004320:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004322:	429a      	cmp	r2, r3
 8004324:	d109      	bne.n	800433a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004330:	085b      	lsrs	r3, r3, #1
 8004332:	3b01      	subs	r3, #1
 8004334:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004336:	429a      	cmp	r2, r3
 8004338:	d001      	beq.n	800433e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e000      	b.n	8004340 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3720      	adds	r7, #32
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	40021000 	.word	0x40021000
 800434c:	019f800c 	.word	0x019f800c
 8004350:	feeefffc 	.word	0xfeeefffc

08004354 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e11e      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800436c:	4b91      	ldr	r3, [pc, #580]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 030f 	and.w	r3, r3, #15
 8004374:	683a      	ldr	r2, [r7, #0]
 8004376:	429a      	cmp	r2, r3
 8004378:	d910      	bls.n	800439c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800437a:	4b8e      	ldr	r3, [pc, #568]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f023 020f 	bic.w	r2, r3, #15
 8004382:	498c      	ldr	r1, [pc, #560]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	4313      	orrs	r3, r2
 8004388:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800438a:	4b8a      	ldr	r3, [pc, #552]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	429a      	cmp	r2, r3
 8004396:	d001      	beq.n	800439c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e106      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d073      	beq.n	8004490 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d129      	bne.n	8004404 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043b0:	4b81      	ldr	r3, [pc, #516]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e0f4      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80043c0:	f000 f99e 	bl	8004700 <RCC_GetSysClockFreqFromPLLSource>
 80043c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	4a7c      	ldr	r2, [pc, #496]	@ (80045bc <HAL_RCC_ClockConfig+0x268>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d93f      	bls.n	800444e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043ce:	4b7a      	ldr	r3, [pc, #488]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d009      	beq.n	80043ee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d033      	beq.n	800444e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d12f      	bne.n	800444e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043ee:	4b72      	ldr	r3, [pc, #456]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043f6:	4a70      	ldr	r2, [pc, #448]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80043f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043fe:	2380      	movs	r3, #128	@ 0x80
 8004400:	617b      	str	r3, [r7, #20]
 8004402:	e024      	b.n	800444e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	2b02      	cmp	r3, #2
 800440a:	d107      	bne.n	800441c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800440c:	4b6a      	ldr	r3, [pc, #424]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d109      	bne.n	800442c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e0c6      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800441c:	4b66      	ldr	r3, [pc, #408]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004424:	2b00      	cmp	r3, #0
 8004426:	d101      	bne.n	800442c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e0be      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800442c:	f000 f8ce 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 8004430:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	4a61      	ldr	r2, [pc, #388]	@ (80045bc <HAL_RCC_ClockConfig+0x268>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d909      	bls.n	800444e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800443a:	4b5f      	ldr	r3, [pc, #380]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004442:	4a5d      	ldr	r2, [pc, #372]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 8004444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004448:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800444a:	2380      	movs	r3, #128	@ 0x80
 800444c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800444e:	4b5a      	ldr	r3, [pc, #360]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f023 0203 	bic.w	r2, r3, #3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	4957      	ldr	r1, [pc, #348]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800445c:	4313      	orrs	r3, r2
 800445e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004460:	f7fd f8c0 	bl	80015e4 <HAL_GetTick>
 8004464:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004466:	e00a      	b.n	800447e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004468:	f7fd f8bc 	bl	80015e4 <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004476:	4293      	cmp	r3, r2
 8004478:	d901      	bls.n	800447e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e095      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800447e:	4b4e      	ldr	r3, [pc, #312]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 020c 	and.w	r2, r3, #12
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	429a      	cmp	r2, r3
 800448e:	d1eb      	bne.n	8004468 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d023      	beq.n	80044e4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0304 	and.w	r3, r3, #4
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d005      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044a8:	4b43      	ldr	r3, [pc, #268]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	4a42      	ldr	r2, [pc, #264]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044b2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0308 	and.w	r3, r3, #8
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d007      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80044c0:	4b3d      	ldr	r3, [pc, #244]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044c8:	4a3b      	ldr	r2, [pc, #236]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044d0:	4b39      	ldr	r3, [pc, #228]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	4936      	ldr	r1, [pc, #216]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	608b      	str	r3, [r1, #8]
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	2b80      	cmp	r3, #128	@ 0x80
 80044e8:	d105      	bne.n	80044f6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80044ea:	4b33      	ldr	r3, [pc, #204]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	4a32      	ldr	r2, [pc, #200]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 80044f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044f4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044f6:	4b2f      	ldr	r3, [pc, #188]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d21d      	bcs.n	8004540 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004504:	4b2b      	ldr	r3, [pc, #172]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f023 020f 	bic.w	r2, r3, #15
 800450c:	4929      	ldr	r1, [pc, #164]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	4313      	orrs	r3, r2
 8004512:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004514:	f7fd f866 	bl	80015e4 <HAL_GetTick>
 8004518:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800451a:	e00a      	b.n	8004532 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800451c:	f7fd f862 	bl	80015e4 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800452a:	4293      	cmp	r3, r2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e03b      	b.n	80045aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004532:	4b20      	ldr	r3, [pc, #128]	@ (80045b4 <HAL_RCC_ClockConfig+0x260>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d1ed      	bne.n	800451c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b00      	cmp	r3, #0
 800454a:	d008      	beq.n	800455e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800454c:	4b1a      	ldr	r3, [pc, #104]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	4917      	ldr	r1, [pc, #92]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0308 	and.w	r3, r3, #8
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800456a:	4b13      	ldr	r3, [pc, #76]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	490f      	ldr	r1, [pc, #60]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 800457a:	4313      	orrs	r3, r2
 800457c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800457e:	f000 f825 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 8004582:	4602      	mov	r2, r0
 8004584:	4b0c      	ldr	r3, [pc, #48]	@ (80045b8 <HAL_RCC_ClockConfig+0x264>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	091b      	lsrs	r3, r3, #4
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	490c      	ldr	r1, [pc, #48]	@ (80045c0 <HAL_RCC_ClockConfig+0x26c>)
 8004590:	5ccb      	ldrb	r3, [r1, r3]
 8004592:	f003 031f 	and.w	r3, r3, #31
 8004596:	fa22 f303 	lsr.w	r3, r2, r3
 800459a:	4a0a      	ldr	r2, [pc, #40]	@ (80045c4 <HAL_RCC_ClockConfig+0x270>)
 800459c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800459e:	4b0a      	ldr	r3, [pc, #40]	@ (80045c8 <HAL_RCC_ClockConfig+0x274>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7fc ffd2 	bl	800154c <HAL_InitTick>
 80045a8:	4603      	mov	r3, r0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40022000 	.word	0x40022000
 80045b8:	40021000 	.word	0x40021000
 80045bc:	04c4b400 	.word	0x04c4b400
 80045c0:	0800753c 	.word	0x0800753c
 80045c4:	20000084 	.word	0x20000084
 80045c8:	20000090 	.word	0x20000090

080045cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b087      	sub	sp, #28
 80045d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 030c 	and.w	r3, r3, #12
 80045da:	2b04      	cmp	r3, #4
 80045dc:	d102      	bne.n	80045e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045de:	4b2a      	ldr	r3, [pc, #168]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xbc>)
 80045e0:	613b      	str	r3, [r7, #16]
 80045e2:	e047      	b.n	8004674 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80045e4:	4b27      	ldr	r3, [pc, #156]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 030c 	and.w	r3, r3, #12
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	d102      	bne.n	80045f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045f0:	4b26      	ldr	r3, [pc, #152]	@ (800468c <HAL_RCC_GetSysClockFreq+0xc0>)
 80045f2:	613b      	str	r3, [r7, #16]
 80045f4:	e03e      	b.n	8004674 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80045f6:	4b23      	ldr	r3, [pc, #140]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f003 030c 	and.w	r3, r3, #12
 80045fe:	2b0c      	cmp	r3, #12
 8004600:	d136      	bne.n	8004670 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004602:	4b20      	ldr	r3, [pc, #128]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	f003 0303 	and.w	r3, r3, #3
 800460a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800460c:	4b1d      	ldr	r3, [pc, #116]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	091b      	lsrs	r3, r3, #4
 8004612:	f003 030f 	and.w	r3, r3, #15
 8004616:	3301      	adds	r3, #1
 8004618:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2b03      	cmp	r3, #3
 800461e:	d10c      	bne.n	800463a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004620:	4a1a      	ldr	r2, [pc, #104]	@ (800468c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	fbb2 f3f3 	udiv	r3, r2, r3
 8004628:	4a16      	ldr	r2, [pc, #88]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 800462a:	68d2      	ldr	r2, [r2, #12]
 800462c:	0a12      	lsrs	r2, r2, #8
 800462e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	617b      	str	r3, [r7, #20]
      break;
 8004638:	e00c      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800463a:	4a13      	ldr	r2, [pc, #76]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xbc>)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004642:	4a10      	ldr	r2, [pc, #64]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004644:	68d2      	ldr	r2, [r2, #12]
 8004646:	0a12      	lsrs	r2, r2, #8
 8004648:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800464c:	fb02 f303 	mul.w	r3, r2, r3
 8004650:	617b      	str	r3, [r7, #20]
      break;
 8004652:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	0e5b      	lsrs	r3, r3, #25
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	3301      	adds	r3, #1
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	fbb2 f3f3 	udiv	r3, r2, r3
 800466c:	613b      	str	r3, [r7, #16]
 800466e:	e001      	b.n	8004674 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004674:	693b      	ldr	r3, [r7, #16]
}
 8004676:	4618      	mov	r0, r3
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000
 8004688:	00f42400 	.word	0x00f42400
 800468c:	007a1200 	.word	0x007a1200

08004690 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004694:	4b03      	ldr	r3, [pc, #12]	@ (80046a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004696:	681b      	ldr	r3, [r3, #0]
}
 8004698:	4618      	mov	r0, r3
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	20000084 	.word	0x20000084

080046a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046ac:	f7ff fff0 	bl	8004690 <HAL_RCC_GetHCLKFreq>
 80046b0:	4602      	mov	r2, r0
 80046b2:	4b06      	ldr	r3, [pc, #24]	@ (80046cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	0a1b      	lsrs	r3, r3, #8
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	4904      	ldr	r1, [pc, #16]	@ (80046d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046be:	5ccb      	ldrb	r3, [r1, r3]
 80046c0:	f003 031f 	and.w	r3, r3, #31
 80046c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	40021000 	.word	0x40021000
 80046d0:	0800754c 	.word	0x0800754c

080046d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046d8:	f7ff ffda 	bl	8004690 <HAL_RCC_GetHCLKFreq>
 80046dc:	4602      	mov	r2, r0
 80046de:	4b06      	ldr	r3, [pc, #24]	@ (80046f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	0adb      	lsrs	r3, r3, #11
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	4904      	ldr	r1, [pc, #16]	@ (80046fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80046ea:	5ccb      	ldrb	r3, [r1, r3]
 80046ec:	f003 031f 	and.w	r3, r3, #31
 80046f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40021000 	.word	0x40021000
 80046fc:	0800754c 	.word	0x0800754c

08004700 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004700:	b480      	push	{r7}
 8004702:	b087      	sub	sp, #28
 8004704:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004706:	4b1e      	ldr	r3, [pc, #120]	@ (8004780 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004710:	4b1b      	ldr	r3, [pc, #108]	@ (8004780 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	091b      	lsrs	r3, r3, #4
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	3301      	adds	r3, #1
 800471c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	2b03      	cmp	r3, #3
 8004722:	d10c      	bne.n	800473e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004724:	4a17      	ldr	r2, [pc, #92]	@ (8004784 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	fbb2 f3f3 	udiv	r3, r2, r3
 800472c:	4a14      	ldr	r2, [pc, #80]	@ (8004780 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800472e:	68d2      	ldr	r2, [r2, #12]
 8004730:	0a12      	lsrs	r2, r2, #8
 8004732:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004736:	fb02 f303 	mul.w	r3, r2, r3
 800473a:	617b      	str	r3, [r7, #20]
    break;
 800473c:	e00c      	b.n	8004758 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800473e:	4a12      	ldr	r2, [pc, #72]	@ (8004788 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	fbb2 f3f3 	udiv	r3, r2, r3
 8004746:	4a0e      	ldr	r2, [pc, #56]	@ (8004780 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004748:	68d2      	ldr	r2, [r2, #12]
 800474a:	0a12      	lsrs	r2, r2, #8
 800474c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004750:	fb02 f303 	mul.w	r3, r2, r3
 8004754:	617b      	str	r3, [r7, #20]
    break;
 8004756:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004758:	4b09      	ldr	r3, [pc, #36]	@ (8004780 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	0e5b      	lsrs	r3, r3, #25
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	3301      	adds	r3, #1
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004772:	687b      	ldr	r3, [r7, #4]
}
 8004774:	4618      	mov	r0, r3
 8004776:	371c      	adds	r7, #28
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	40021000 	.word	0x40021000
 8004784:	007a1200 	.word	0x007a1200
 8004788:	00f42400 	.word	0x00f42400

0800478c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004794:	2300      	movs	r3, #0
 8004796:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004798:	2300      	movs	r3, #0
 800479a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f000 8098 	beq.w	80048da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047aa:	2300      	movs	r3, #0
 80047ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047ae:	4b43      	ldr	r3, [pc, #268]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d10d      	bne.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ba:	4b40      	ldr	r3, [pc, #256]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047be:	4a3f      	ldr	r2, [pc, #252]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80047c6:	4b3d      	ldr	r3, [pc, #244]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ce:	60bb      	str	r3, [r7, #8]
 80047d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047d2:	2301      	movs	r3, #1
 80047d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047d6:	4b3a      	ldr	r3, [pc, #232]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a39      	ldr	r2, [pc, #228]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047e2:	f7fc feff 	bl	80015e4 <HAL_GetTick>
 80047e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047e8:	e009      	b.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ea:	f7fc fefb 	bl	80015e4 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d902      	bls.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	74fb      	strb	r3, [r7, #19]
        break;
 80047fc:	e005      	b.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047fe:	4b30      	ldr	r3, [pc, #192]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004806:	2b00      	cmp	r3, #0
 8004808:	d0ef      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800480a:	7cfb      	ldrb	r3, [r7, #19]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d159      	bne.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004810:	4b2a      	ldr	r3, [pc, #168]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004816:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800481a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d01e      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	429a      	cmp	r2, r3
 800482a:	d019      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800482c:	4b23      	ldr	r3, [pc, #140]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800482e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004832:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004836:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004838:	4b20      	ldr	r3, [pc, #128]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800483a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800483e:	4a1f      	ldr	r2, [pc, #124]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004848:	4b1c      	ldr	r3, [pc, #112]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484e:	4a1b      	ldr	r2, [pc, #108]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004850:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004858:	4a18      	ldr	r2, [pc, #96]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b00      	cmp	r3, #0
 8004868:	d016      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486a:	f7fc febb 	bl	80015e4 <HAL_GetTick>
 800486e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004870:	e00b      	b.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004872:	f7fc feb7 	bl	80015e4 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004880:	4293      	cmp	r3, r2
 8004882:	d902      	bls.n	800488a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004884:	2303      	movs	r3, #3
 8004886:	74fb      	strb	r3, [r7, #19]
            break;
 8004888:	e006      	b.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800488a:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800488c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0ec      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004898:	7cfb      	ldrb	r3, [r7, #19]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d10b      	bne.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800489e:	4b07      	ldr	r3, [pc, #28]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ac:	4903      	ldr	r1, [pc, #12]	@ (80048bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80048b4:	e008      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048b6:	7cfb      	ldrb	r3, [r7, #19]
 80048b8:	74bb      	strb	r3, [r7, #18]
 80048ba:	e005      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80048bc:	40021000 	.word	0x40021000
 80048c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c4:	7cfb      	ldrb	r3, [r7, #19]
 80048c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048c8:	7c7b      	ldrb	r3, [r7, #17]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d105      	bne.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ce:	4ba6      	ldr	r3, [pc, #664]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d2:	4aa5      	ldr	r2, [pc, #660]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048e6:	4ba0      	ldr	r3, [pc, #640]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ec:	f023 0203 	bic.w	r2, r3, #3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	499c      	ldr	r1, [pc, #624]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004908:	4b97      	ldr	r3, [pc, #604]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800490a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800490e:	f023 020c 	bic.w	r2, r3, #12
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	4994      	ldr	r1, [pc, #592]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004918:	4313      	orrs	r3, r2
 800491a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0304 	and.w	r3, r3, #4
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800492a:	4b8f      	ldr	r3, [pc, #572]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800492c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004930:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	498b      	ldr	r1, [pc, #556]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800493a:	4313      	orrs	r3, r2
 800493c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00a      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800494c:	4b86      	ldr	r3, [pc, #536]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800494e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004952:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	4983      	ldr	r1, [pc, #524]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800495c:	4313      	orrs	r3, r2
 800495e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0320 	and.w	r3, r3, #32
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00a      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800496e:	4b7e      	ldr	r3, [pc, #504]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004974:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	497a      	ldr	r1, [pc, #488]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00a      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004990:	4b75      	ldr	r3, [pc, #468]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004996:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	4972      	ldr	r1, [pc, #456]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049b2:	4b6d      	ldr	r3, [pc, #436]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	4969      	ldr	r1, [pc, #420]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00a      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049d4:	4b64      	ldr	r3, [pc, #400]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	4961      	ldr	r1, [pc, #388]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00a      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049f6:	4b5c      	ldr	r3, [pc, #368]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a04:	4958      	ldr	r1, [pc, #352]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d015      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a18:	4b53      	ldr	r3, [pc, #332]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a26:	4950      	ldr	r1, [pc, #320]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a36:	d105      	bne.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a38:	4b4b      	ldr	r3, [pc, #300]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	4a4a      	ldr	r2, [pc, #296]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a42:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d015      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a50:	4b45      	ldr	r3, [pc, #276]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a56:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5e:	4942      	ldr	r1, [pc, #264]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a60:	4313      	orrs	r3, r2
 8004a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a6e:	d105      	bne.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a70:	4b3d      	ldr	r3, [pc, #244]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	4a3c      	ldr	r2, [pc, #240]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a7a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d015      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a88:	4b37      	ldr	r3, [pc, #220]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a96:	4934      	ldr	r1, [pc, #208]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004aa6:	d105      	bne.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa8:	4b2f      	ldr	r3, [pc, #188]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4a2e      	ldr	r2, [pc, #184]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ab2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d015      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ac0:	4b29      	ldr	r3, [pc, #164]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ace:	4926      	ldr	r1, [pc, #152]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ada:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ade:	d105      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ae0:	4b21      	ldr	r3, [pc, #132]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4a20      	ldr	r2, [pc, #128]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d015      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004af8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004afe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b06:	4918      	ldr	r1, [pc, #96]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b16:	d105      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b18:	4b13      	ldr	r3, [pc, #76]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	4a12      	ldr	r2, [pc, #72]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d015      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b30:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b3e:	490a      	ldr	r1, [pc, #40]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b4e:	d105      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b50:	4b05      	ldr	r3, [pc, #20]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	4a04      	ldr	r2, [pc, #16]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b5a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004b5c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000

08004b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e049      	b.n	8004c12 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d106      	bne.n	8004b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f7fc fb2c 	bl	80011f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	3304      	adds	r3, #4
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4610      	mov	r0, r2
 8004bac:	f000 fb14 	bl	80051d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d001      	beq.n	8004c34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e042      	b.n	8004cba <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a21      	ldr	r2, [pc, #132]	@ (8004cc8 <HAL_TIM_Base_Start+0xac>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d018      	beq.n	8004c78 <HAL_TIM_Base_Start+0x5c>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c4e:	d013      	beq.n	8004c78 <HAL_TIM_Base_Start+0x5c>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a1d      	ldr	r2, [pc, #116]	@ (8004ccc <HAL_TIM_Base_Start+0xb0>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d00e      	beq.n	8004c78 <HAL_TIM_Base_Start+0x5c>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1c      	ldr	r2, [pc, #112]	@ (8004cd0 <HAL_TIM_Base_Start+0xb4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d009      	beq.n	8004c78 <HAL_TIM_Base_Start+0x5c>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a1a      	ldr	r2, [pc, #104]	@ (8004cd4 <HAL_TIM_Base_Start+0xb8>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d004      	beq.n	8004c78 <HAL_TIM_Base_Start+0x5c>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a19      	ldr	r2, [pc, #100]	@ (8004cd8 <HAL_TIM_Base_Start+0xbc>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d115      	bne.n	8004ca4 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689a      	ldr	r2, [r3, #8]
 8004c7e:	4b17      	ldr	r3, [pc, #92]	@ (8004cdc <HAL_TIM_Base_Start+0xc0>)
 8004c80:	4013      	ands	r3, r2
 8004c82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2b06      	cmp	r3, #6
 8004c88:	d015      	beq.n	8004cb6 <HAL_TIM_Base_Start+0x9a>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c90:	d011      	beq.n	8004cb6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f042 0201 	orr.w	r2, r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca2:	e008      	b.n	8004cb6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f042 0201 	orr.w	r2, r2, #1
 8004cb2:	601a      	str	r2, [r3, #0]
 8004cb4:	e000      	b.n	8004cb8 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3714      	adds	r7, #20
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40012c00 	.word	0x40012c00
 8004ccc:	40000400 	.word	0x40000400
 8004cd0:	40000800 	.word	0x40000800
 8004cd4:	40013400 	.word	0x40013400
 8004cd8:	40014000 	.word	0x40014000
 8004cdc:	00010007 	.word	0x00010007

08004ce0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d020      	beq.n	8004d44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d01b      	beq.n	8004d44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f06f 0202 	mvn.w	r2, #2
 8004d14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 fa36 	bl	800519c <HAL_TIM_IC_CaptureCallback>
 8004d30:	e005      	b.n	8004d3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 fa28 	bl	8005188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fa39 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	f003 0304 	and.w	r3, r3, #4
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d020      	beq.n	8004d90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d01b      	beq.n	8004d90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f06f 0204 	mvn.w	r2, #4
 8004d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2202      	movs	r2, #2
 8004d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fa10 	bl	800519c <HAL_TIM_IC_CaptureCallback>
 8004d7c:	e005      	b.n	8004d8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 fa02 	bl	8005188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 fa13 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f003 0308 	and.w	r3, r3, #8
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d020      	beq.n	8004ddc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f003 0308 	and.w	r3, r3, #8
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d01b      	beq.n	8004ddc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f06f 0208 	mvn.w	r2, #8
 8004dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2204      	movs	r2, #4
 8004db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	69db      	ldr	r3, [r3, #28]
 8004dba:	f003 0303 	and.w	r3, r3, #3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 f9ea 	bl	800519c <HAL_TIM_IC_CaptureCallback>
 8004dc8:	e005      	b.n	8004dd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f9dc 	bl	8005188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 f9ed 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f003 0310 	and.w	r3, r3, #16
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d020      	beq.n	8004e28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f003 0310 	and.w	r3, r3, #16
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d01b      	beq.n	8004e28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f06f 0210 	mvn.w	r2, #16
 8004df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2208      	movs	r2, #8
 8004dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f9c4 	bl	800519c <HAL_TIM_IC_CaptureCallback>
 8004e14:	e005      	b.n	8004e22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f9b6 	bl	8005188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 f9c7 	bl	80051b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00c      	beq.n	8004e4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d007      	beq.n	8004e4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f06f 0201 	mvn.w	r2, #1
 8004e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f994 	bl	8005174 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d104      	bne.n	8004e60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d00c      	beq.n	8004e7a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d007      	beq.n	8004e7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 fb73 	bl	8005560 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d00c      	beq.n	8004e9e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d007      	beq.n	8004e9e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004e96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fb6b 	bl	8005574 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00c      	beq.n	8004ec2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d007      	beq.n	8004ec2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f981 	bl	80051c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f003 0320 	and.w	r3, r3, #32
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00c      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f06f 0220 	mvn.w	r2, #32
 8004ede:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 fb33 	bl	800554c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00c      	beq.n	8004f0a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d007      	beq.n	8004f0a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004f02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 fb3f 	bl	8005588 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00c      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f000 fb37 	bl	800559c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00c      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d007      	beq.n	8004f52 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004f4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 fb2f 	bl	80055b0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00c      	beq.n	8004f76 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d007      	beq.n	8004f76 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 fb27 	bl	80055c4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f76:	bf00      	nop
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
	...

08004f80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_TIM_ConfigClockSource+0x1c>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e0de      	b.n	800515a <HAL_TIM_ConfigClockSource+0x1da>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004fba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a63      	ldr	r2, [pc, #396]	@ (8005164 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	f000 80a9 	beq.w	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 8004fdc:	4a61      	ldr	r2, [pc, #388]	@ (8005164 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	f200 80ae 	bhi.w	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8004fe4:	4a60      	ldr	r2, [pc, #384]	@ (8005168 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	f000 80a1 	beq.w	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 8004fec:	4a5e      	ldr	r2, [pc, #376]	@ (8005168 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	f200 80a6 	bhi.w	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8004ff4:	4a5d      	ldr	r2, [pc, #372]	@ (800516c <HAL_TIM_ConfigClockSource+0x1ec>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	f000 8099 	beq.w	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 8004ffc:	4a5b      	ldr	r2, [pc, #364]	@ (800516c <HAL_TIM_ConfigClockSource+0x1ec>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	f200 809e 	bhi.w	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005004:	4a5a      	ldr	r2, [pc, #360]	@ (8005170 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005006:	4293      	cmp	r3, r2
 8005008:	f000 8091 	beq.w	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 800500c:	4a58      	ldr	r2, [pc, #352]	@ (8005170 <HAL_TIM_ConfigClockSource+0x1f0>)
 800500e:	4293      	cmp	r3, r2
 8005010:	f200 8096 	bhi.w	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005014:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005018:	f000 8089 	beq.w	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 800501c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005020:	f200 808e 	bhi.w	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005024:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005028:	d03e      	beq.n	80050a8 <HAL_TIM_ConfigClockSource+0x128>
 800502a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800502e:	f200 8087 	bhi.w	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005032:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005036:	f000 8086 	beq.w	8005146 <HAL_TIM_ConfigClockSource+0x1c6>
 800503a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800503e:	d87f      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005040:	2b70      	cmp	r3, #112	@ 0x70
 8005042:	d01a      	beq.n	800507a <HAL_TIM_ConfigClockSource+0xfa>
 8005044:	2b70      	cmp	r3, #112	@ 0x70
 8005046:	d87b      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005048:	2b60      	cmp	r3, #96	@ 0x60
 800504a:	d050      	beq.n	80050ee <HAL_TIM_ConfigClockSource+0x16e>
 800504c:	2b60      	cmp	r3, #96	@ 0x60
 800504e:	d877      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005050:	2b50      	cmp	r3, #80	@ 0x50
 8005052:	d03c      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0x14e>
 8005054:	2b50      	cmp	r3, #80	@ 0x50
 8005056:	d873      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005058:	2b40      	cmp	r3, #64	@ 0x40
 800505a:	d058      	beq.n	800510e <HAL_TIM_ConfigClockSource+0x18e>
 800505c:	2b40      	cmp	r3, #64	@ 0x40
 800505e:	d86f      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005060:	2b30      	cmp	r3, #48	@ 0x30
 8005062:	d064      	beq.n	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 8005064:	2b30      	cmp	r3, #48	@ 0x30
 8005066:	d86b      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005068:	2b20      	cmp	r3, #32
 800506a:	d060      	beq.n	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 800506c:	2b20      	cmp	r3, #32
 800506e:	d867      	bhi.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
 8005070:	2b00      	cmp	r3, #0
 8005072:	d05c      	beq.n	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 8005074:	2b10      	cmp	r3, #16
 8005076:	d05a      	beq.n	800512e <HAL_TIM_ConfigClockSource+0x1ae>
 8005078:	e062      	b.n	8005140 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800508a:	f000 f9bd 	bl	8005408 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800509c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	609a      	str	r2, [r3, #8]
      break;
 80050a6:	e04f      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050b8:	f000 f9a6 	bl	8005408 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689a      	ldr	r2, [r3, #8]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050ca:	609a      	str	r2, [r3, #8]
      break;
 80050cc:	e03c      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050da:	461a      	mov	r2, r3
 80050dc:	f000 f918 	bl	8005310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2150      	movs	r1, #80	@ 0x50
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 f971 	bl	80053ce <TIM_ITRx_SetConfig>
      break;
 80050ec:	e02c      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80050fa:	461a      	mov	r2, r3
 80050fc:	f000 f937 	bl	800536e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2160      	movs	r1, #96	@ 0x60
 8005106:	4618      	mov	r0, r3
 8005108:	f000 f961 	bl	80053ce <TIM_ITRx_SetConfig>
      break;
 800510c:	e01c      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800511a:	461a      	mov	r2, r3
 800511c:	f000 f8f8 	bl	8005310 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2140      	movs	r1, #64	@ 0x40
 8005126:	4618      	mov	r0, r3
 8005128:	f000 f951 	bl	80053ce <TIM_ITRx_SetConfig>
      break;
 800512c:	e00c      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4619      	mov	r1, r3
 8005138:	4610      	mov	r0, r2
 800513a:	f000 f948 	bl	80053ce <TIM_ITRx_SetConfig>
      break;
 800513e:	e003      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	73fb      	strb	r3, [r7, #15]
      break;
 8005144:	e000      	b.n	8005148 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005146:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005158:	7bfb      	ldrb	r3, [r7, #15]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	00100070 	.word	0x00100070
 8005168:	00100040 	.word	0x00100040
 800516c:	00100030 	.word	0x00100030
 8005170:	00100020 	.word	0x00100020

08005174 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a42      	ldr	r2, [pc, #264]	@ (80052f4 <TIM_Base_SetConfig+0x11c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00f      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051f6:	d00b      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a3f      	ldr	r2, [pc, #252]	@ (80052f8 <TIM_Base_SetConfig+0x120>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d007      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a3e      	ldr	r2, [pc, #248]	@ (80052fc <TIM_Base_SetConfig+0x124>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d003      	beq.n	8005210 <TIM_Base_SetConfig+0x38>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a3d      	ldr	r2, [pc, #244]	@ (8005300 <TIM_Base_SetConfig+0x128>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d108      	bne.n	8005222 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005216:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	4313      	orrs	r3, r2
 8005220:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a33      	ldr	r2, [pc, #204]	@ (80052f4 <TIM_Base_SetConfig+0x11c>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d01b      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005230:	d017      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a30      	ldr	r2, [pc, #192]	@ (80052f8 <TIM_Base_SetConfig+0x120>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d013      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	4a2f      	ldr	r2, [pc, #188]	@ (80052fc <TIM_Base_SetConfig+0x124>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d00f      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	4a2e      	ldr	r2, [pc, #184]	@ (8005300 <TIM_Base_SetConfig+0x128>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d00b      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a2d      	ldr	r2, [pc, #180]	@ (8005304 <TIM_Base_SetConfig+0x12c>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d007      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	4a2c      	ldr	r2, [pc, #176]	@ (8005308 <TIM_Base_SetConfig+0x130>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d003      	beq.n	8005262 <TIM_Base_SetConfig+0x8a>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a2b      	ldr	r2, [pc, #172]	@ (800530c <TIM_Base_SetConfig+0x134>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d108      	bne.n	8005274 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	4313      	orrs	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	4313      	orrs	r3, r2
 8005280:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a16      	ldr	r2, [pc, #88]	@ (80052f4 <TIM_Base_SetConfig+0x11c>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d00f      	beq.n	80052c0 <TIM_Base_SetConfig+0xe8>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a17      	ldr	r2, [pc, #92]	@ (8005300 <TIM_Base_SetConfig+0x128>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d00b      	beq.n	80052c0 <TIM_Base_SetConfig+0xe8>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a16      	ldr	r2, [pc, #88]	@ (8005304 <TIM_Base_SetConfig+0x12c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d007      	beq.n	80052c0 <TIM_Base_SetConfig+0xe8>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	4a15      	ldr	r2, [pc, #84]	@ (8005308 <TIM_Base_SetConfig+0x130>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d003      	beq.n	80052c0 <TIM_Base_SetConfig+0xe8>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a14      	ldr	r2, [pc, #80]	@ (800530c <TIM_Base_SetConfig+0x134>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d103      	bne.n	80052c8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f003 0301 	and.w	r3, r3, #1
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d105      	bne.n	80052e6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	f023 0201 	bic.w	r2, r3, #1
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	611a      	str	r2, [r3, #16]
  }
}
 80052e6:	bf00      	nop
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40012c00 	.word	0x40012c00
 80052f8:	40000400 	.word	0x40000400
 80052fc:	40000800 	.word	0x40000800
 8005300:	40013400 	.word	0x40013400
 8005304:	40014000 	.word	0x40014000
 8005308:	40014400 	.word	0x40014400
 800530c:	40014800 	.word	0x40014800

08005310 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	f023 0201 	bic.w	r2, r3, #1
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800533a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	011b      	lsls	r3, r3, #4
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	4313      	orrs	r3, r2
 8005344:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f023 030a 	bic.w	r3, r3, #10
 800534c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4313      	orrs	r3, r2
 8005354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	621a      	str	r2, [r3, #32]
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr

0800536e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800536e:	b480      	push	{r7}
 8005370:	b087      	sub	sp, #28
 8005372:	af00      	add	r7, sp, #0
 8005374:	60f8      	str	r0, [r7, #12]
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6a1b      	ldr	r3, [r3, #32]
 800537e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6a1b      	ldr	r3, [r3, #32]
 8005384:	f023 0210 	bic.w	r2, r3, #16
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005398:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	031b      	lsls	r3, r3, #12
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80053aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	621a      	str	r2, [r3, #32]
}
 80053c2:	bf00      	nop
 80053c4:	371c      	adds	r7, #28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b085      	sub	sp, #20
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
 80053d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80053e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f043 0307 	orr.w	r3, r3, #7
 80053f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	609a      	str	r2, [r3, #8]
}
 80053fc:	bf00      	nop
 80053fe:	3714      	adds	r7, #20
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005408:	b480      	push	{r7}
 800540a:	b087      	sub	sp, #28
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005422:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	021a      	lsls	r2, r3, #8
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	431a      	orrs	r2, r3
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4313      	orrs	r3, r2
 8005430:	697a      	ldr	r2, [r7, #20]
 8005432:	4313      	orrs	r3, r2
 8005434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	609a      	str	r2, [r3, #8]
}
 800543c:	bf00      	nop
 800543e:	371c      	adds	r7, #28
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005458:	2b01      	cmp	r3, #1
 800545a:	d101      	bne.n	8005460 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800545c:	2302      	movs	r3, #2
 800545e:	e065      	b.n	800552c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a2c      	ldr	r2, [pc, #176]	@ (8005538 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d004      	beq.n	8005494 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a2b      	ldr	r2, [pc, #172]	@ (800553c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d108      	bne.n	80054a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800549a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80054ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005538 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d018      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054d6:	d013      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a18      	ldr	r2, [pc, #96]	@ (8005540 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d00e      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a17      	ldr	r2, [pc, #92]	@ (8005544 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d009      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a12      	ldr	r2, [pc, #72]	@ (800553c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d004      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a13      	ldr	r2, [pc, #76]	@ (8005548 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d10c      	bne.n	800551a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005506:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	4313      	orrs	r3, r2
 8005510:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	40012c00 	.word	0x40012c00
 800553c:	40013400 	.word	0x40013400
 8005540:	40000400 	.word	0x40000400
 8005544:	40000800 	.word	0x40000800
 8005548:	40014000 	.word	0x40014000

0800554c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80055a4:	bf00      	nop
 80055a6:	370c      	adds	r7, #12
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80055b8:	bf00      	nop
 80055ba:	370c      	adds	r7, #12
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e042      	b.n	8005670 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d106      	bne.n	8005602 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055fc:	6878      	ldr	r0, [r7, #4]
 80055fe:	f000 f83b 	bl	8005678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2224      	movs	r2, #36	@ 0x24
 8005606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 0201 	bic.w	r2, r2, #1
 8005618:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561e:	2b00      	cmp	r3, #0
 8005620:	d002      	beq.n	8005628 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 fb8c 	bl	8005d40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f8bd 	bl	80057a8 <UART_SetConfig>
 800562e:	4603      	mov	r3, r0
 8005630:	2b01      	cmp	r3, #1
 8005632:	d101      	bne.n	8005638 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e01b      	b.n	8005670 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	685a      	ldr	r2, [r3, #4]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005646:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689a      	ldr	r2, [r3, #8]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005656:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f042 0201 	orr.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f000 fc0b 	bl	8005e84 <UART_CheckIdleState>
 800566e:	4603      	mov	r3, r0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3708      	adds	r7, #8
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b08a      	sub	sp, #40	@ 0x28
 8005690:	af02      	add	r7, sp, #8
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	603b      	str	r3, [r7, #0]
 8005698:	4613      	mov	r3, r2
 800569a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a2:	2b20      	cmp	r3, #32
 80056a4:	d17b      	bne.n	800579e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <HAL_UART_Transmit+0x26>
 80056ac:	88fb      	ldrh	r3, [r7, #6]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e074      	b.n	80057a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2221      	movs	r2, #33	@ 0x21
 80056c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056c6:	f7fb ff8d 	bl	80015e4 <HAL_GetTick>
 80056ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	88fa      	ldrh	r2, [r7, #6]
 80056d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	88fa      	ldrh	r2, [r7, #6]
 80056d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056e4:	d108      	bne.n	80056f8 <HAL_UART_Transmit+0x6c>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d104      	bne.n	80056f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	61bb      	str	r3, [r7, #24]
 80056f6:	e003      	b.n	8005700 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056fc:	2300      	movs	r3, #0
 80056fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005700:	e030      	b.n	8005764 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2200      	movs	r2, #0
 800570a:	2180      	movs	r1, #128	@ 0x80
 800570c:	68f8      	ldr	r0, [r7, #12]
 800570e:	f000 fc63 	bl	8005fd8 <UART_WaitOnFlagUntilTimeout>
 8005712:	4603      	mov	r3, r0
 8005714:	2b00      	cmp	r3, #0
 8005716:	d005      	beq.n	8005724 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2220      	movs	r2, #32
 800571c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e03d      	b.n	80057a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10b      	bne.n	8005742 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	881b      	ldrh	r3, [r3, #0]
 800572e:	461a      	mov	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005738:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	3302      	adds	r3, #2
 800573e:	61bb      	str	r3, [r7, #24]
 8005740:	e007      	b.n	8005752 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	781a      	ldrb	r2, [r3, #0]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	3301      	adds	r3, #1
 8005750:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005758:	b29b      	uxth	r3, r3
 800575a:	3b01      	subs	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800576a:	b29b      	uxth	r3, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1c8      	bne.n	8005702 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	2200      	movs	r2, #0
 8005778:	2140      	movs	r1, #64	@ 0x40
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fc2c 	bl	8005fd8 <UART_WaitOnFlagUntilTimeout>
 8005780:	4603      	mov	r3, r0
 8005782:	2b00      	cmp	r3, #0
 8005784:	d005      	beq.n	8005792 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2220      	movs	r2, #32
 800578a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e006      	b.n	80057a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800579a:	2300      	movs	r3, #0
 800579c:	e000      	b.n	80057a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800579e:	2302      	movs	r3, #2
  }
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3720      	adds	r7, #32
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057ac:	b08c      	sub	sp, #48	@ 0x30
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057b2:	2300      	movs	r3, #0
 80057b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	689a      	ldr	r2, [r3, #8]
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	691b      	ldr	r3, [r3, #16]
 80057c0:	431a      	orrs	r2, r3
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	431a      	orrs	r2, r3
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	4bab      	ldr	r3, [pc, #684]	@ (8005a84 <UART_SetConfig+0x2dc>)
 80057d8:	4013      	ands	r3, r2
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	6812      	ldr	r2, [r2, #0]
 80057de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057e0:	430b      	orrs	r3, r1
 80057e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4aa0      	ldr	r2, [pc, #640]	@ (8005a88 <UART_SetConfig+0x2e0>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d004      	beq.n	8005814 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005810:	4313      	orrs	r3, r2
 8005812:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800581e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	6812      	ldr	r2, [r2, #0]
 8005826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005828:	430b      	orrs	r3, r1
 800582a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	f023 010f 	bic.w	r1, r3, #15
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a91      	ldr	r2, [pc, #580]	@ (8005a8c <UART_SetConfig+0x2e4>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d125      	bne.n	8005898 <UART_SetConfig+0xf0>
 800584c:	4b90      	ldr	r3, [pc, #576]	@ (8005a90 <UART_SetConfig+0x2e8>)
 800584e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	2b03      	cmp	r3, #3
 8005858:	d81a      	bhi.n	8005890 <UART_SetConfig+0xe8>
 800585a:	a201      	add	r2, pc, #4	@ (adr r2, 8005860 <UART_SetConfig+0xb8>)
 800585c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005860:	08005871 	.word	0x08005871
 8005864:	08005881 	.word	0x08005881
 8005868:	08005879 	.word	0x08005879
 800586c:	08005889 	.word	0x08005889
 8005870:	2301      	movs	r3, #1
 8005872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005876:	e0d6      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005878:	2302      	movs	r3, #2
 800587a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800587e:	e0d2      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005880:	2304      	movs	r3, #4
 8005882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005886:	e0ce      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005888:	2308      	movs	r3, #8
 800588a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800588e:	e0ca      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005890:	2310      	movs	r3, #16
 8005892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005896:	e0c6      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a7d      	ldr	r2, [pc, #500]	@ (8005a94 <UART_SetConfig+0x2ec>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d138      	bne.n	8005914 <UART_SetConfig+0x16c>
 80058a2:	4b7b      	ldr	r3, [pc, #492]	@ (8005a90 <UART_SetConfig+0x2e8>)
 80058a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a8:	f003 030c 	and.w	r3, r3, #12
 80058ac:	2b0c      	cmp	r3, #12
 80058ae:	d82d      	bhi.n	800590c <UART_SetConfig+0x164>
 80058b0:	a201      	add	r2, pc, #4	@ (adr r2, 80058b8 <UART_SetConfig+0x110>)
 80058b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b6:	bf00      	nop
 80058b8:	080058ed 	.word	0x080058ed
 80058bc:	0800590d 	.word	0x0800590d
 80058c0:	0800590d 	.word	0x0800590d
 80058c4:	0800590d 	.word	0x0800590d
 80058c8:	080058fd 	.word	0x080058fd
 80058cc:	0800590d 	.word	0x0800590d
 80058d0:	0800590d 	.word	0x0800590d
 80058d4:	0800590d 	.word	0x0800590d
 80058d8:	080058f5 	.word	0x080058f5
 80058dc:	0800590d 	.word	0x0800590d
 80058e0:	0800590d 	.word	0x0800590d
 80058e4:	0800590d 	.word	0x0800590d
 80058e8:	08005905 	.word	0x08005905
 80058ec:	2300      	movs	r3, #0
 80058ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058f2:	e098      	b.n	8005a26 <UART_SetConfig+0x27e>
 80058f4:	2302      	movs	r3, #2
 80058f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80058fa:	e094      	b.n	8005a26 <UART_SetConfig+0x27e>
 80058fc:	2304      	movs	r3, #4
 80058fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005902:	e090      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005904:	2308      	movs	r3, #8
 8005906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800590a:	e08c      	b.n	8005a26 <UART_SetConfig+0x27e>
 800590c:	2310      	movs	r3, #16
 800590e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005912:	e088      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a5f      	ldr	r2, [pc, #380]	@ (8005a98 <UART_SetConfig+0x2f0>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d125      	bne.n	800596a <UART_SetConfig+0x1c2>
 800591e:	4b5c      	ldr	r3, [pc, #368]	@ (8005a90 <UART_SetConfig+0x2e8>)
 8005920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005924:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005928:	2b30      	cmp	r3, #48	@ 0x30
 800592a:	d016      	beq.n	800595a <UART_SetConfig+0x1b2>
 800592c:	2b30      	cmp	r3, #48	@ 0x30
 800592e:	d818      	bhi.n	8005962 <UART_SetConfig+0x1ba>
 8005930:	2b20      	cmp	r3, #32
 8005932:	d00a      	beq.n	800594a <UART_SetConfig+0x1a2>
 8005934:	2b20      	cmp	r3, #32
 8005936:	d814      	bhi.n	8005962 <UART_SetConfig+0x1ba>
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <UART_SetConfig+0x19a>
 800593c:	2b10      	cmp	r3, #16
 800593e:	d008      	beq.n	8005952 <UART_SetConfig+0x1aa>
 8005940:	e00f      	b.n	8005962 <UART_SetConfig+0x1ba>
 8005942:	2300      	movs	r3, #0
 8005944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005948:	e06d      	b.n	8005a26 <UART_SetConfig+0x27e>
 800594a:	2302      	movs	r3, #2
 800594c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005950:	e069      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005952:	2304      	movs	r3, #4
 8005954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005958:	e065      	b.n	8005a26 <UART_SetConfig+0x27e>
 800595a:	2308      	movs	r3, #8
 800595c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005960:	e061      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005962:	2310      	movs	r3, #16
 8005964:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005968:	e05d      	b.n	8005a26 <UART_SetConfig+0x27e>
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a4b      	ldr	r2, [pc, #300]	@ (8005a9c <UART_SetConfig+0x2f4>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d125      	bne.n	80059c0 <UART_SetConfig+0x218>
 8005974:	4b46      	ldr	r3, [pc, #280]	@ (8005a90 <UART_SetConfig+0x2e8>)
 8005976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800597e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005980:	d016      	beq.n	80059b0 <UART_SetConfig+0x208>
 8005982:	2bc0      	cmp	r3, #192	@ 0xc0
 8005984:	d818      	bhi.n	80059b8 <UART_SetConfig+0x210>
 8005986:	2b80      	cmp	r3, #128	@ 0x80
 8005988:	d00a      	beq.n	80059a0 <UART_SetConfig+0x1f8>
 800598a:	2b80      	cmp	r3, #128	@ 0x80
 800598c:	d814      	bhi.n	80059b8 <UART_SetConfig+0x210>
 800598e:	2b00      	cmp	r3, #0
 8005990:	d002      	beq.n	8005998 <UART_SetConfig+0x1f0>
 8005992:	2b40      	cmp	r3, #64	@ 0x40
 8005994:	d008      	beq.n	80059a8 <UART_SetConfig+0x200>
 8005996:	e00f      	b.n	80059b8 <UART_SetConfig+0x210>
 8005998:	2300      	movs	r3, #0
 800599a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800599e:	e042      	b.n	8005a26 <UART_SetConfig+0x27e>
 80059a0:	2302      	movs	r3, #2
 80059a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059a6:	e03e      	b.n	8005a26 <UART_SetConfig+0x27e>
 80059a8:	2304      	movs	r3, #4
 80059aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059ae:	e03a      	b.n	8005a26 <UART_SetConfig+0x27e>
 80059b0:	2308      	movs	r3, #8
 80059b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059b6:	e036      	b.n	8005a26 <UART_SetConfig+0x27e>
 80059b8:	2310      	movs	r3, #16
 80059ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059be:	e032      	b.n	8005a26 <UART_SetConfig+0x27e>
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a30      	ldr	r2, [pc, #192]	@ (8005a88 <UART_SetConfig+0x2e0>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d12a      	bne.n	8005a20 <UART_SetConfig+0x278>
 80059ca:	4b31      	ldr	r3, [pc, #196]	@ (8005a90 <UART_SetConfig+0x2e8>)
 80059cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80059d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059d8:	d01a      	beq.n	8005a10 <UART_SetConfig+0x268>
 80059da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80059de:	d81b      	bhi.n	8005a18 <UART_SetConfig+0x270>
 80059e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059e4:	d00c      	beq.n	8005a00 <UART_SetConfig+0x258>
 80059e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059ea:	d815      	bhi.n	8005a18 <UART_SetConfig+0x270>
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d003      	beq.n	80059f8 <UART_SetConfig+0x250>
 80059f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059f4:	d008      	beq.n	8005a08 <UART_SetConfig+0x260>
 80059f6:	e00f      	b.n	8005a18 <UART_SetConfig+0x270>
 80059f8:	2300      	movs	r3, #0
 80059fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059fe:	e012      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005a00:	2302      	movs	r3, #2
 8005a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a06:	e00e      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005a08:	2304      	movs	r3, #4
 8005a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a0e:	e00a      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005a10:	2308      	movs	r3, #8
 8005a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a16:	e006      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005a18:	2310      	movs	r3, #16
 8005a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a1e:	e002      	b.n	8005a26 <UART_SetConfig+0x27e>
 8005a20:	2310      	movs	r3, #16
 8005a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a17      	ldr	r2, [pc, #92]	@ (8005a88 <UART_SetConfig+0x2e0>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	f040 80a8 	bne.w	8005b82 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a36:	2b08      	cmp	r3, #8
 8005a38:	d834      	bhi.n	8005aa4 <UART_SetConfig+0x2fc>
 8005a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a40 <UART_SetConfig+0x298>)
 8005a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a40:	08005a65 	.word	0x08005a65
 8005a44:	08005aa5 	.word	0x08005aa5
 8005a48:	08005a6d 	.word	0x08005a6d
 8005a4c:	08005aa5 	.word	0x08005aa5
 8005a50:	08005a73 	.word	0x08005a73
 8005a54:	08005aa5 	.word	0x08005aa5
 8005a58:	08005aa5 	.word	0x08005aa5
 8005a5c:	08005aa5 	.word	0x08005aa5
 8005a60:	08005a7b 	.word	0x08005a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a64:	f7fe fe20 	bl	80046a8 <HAL_RCC_GetPCLK1Freq>
 8005a68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a6a:	e021      	b.n	8005ab0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa0 <UART_SetConfig+0x2f8>)
 8005a6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a70:	e01e      	b.n	8005ab0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a72:	f7fe fdab 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 8005a76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a78:	e01a      	b.n	8005ab0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a80:	e016      	b.n	8005ab0 <UART_SetConfig+0x308>
 8005a82:	bf00      	nop
 8005a84:	cfff69f3 	.word	0xcfff69f3
 8005a88:	40008000 	.word	0x40008000
 8005a8c:	40013800 	.word	0x40013800
 8005a90:	40021000 	.word	0x40021000
 8005a94:	40004400 	.word	0x40004400
 8005a98:	40004800 	.word	0x40004800
 8005a9c:	40004c00 	.word	0x40004c00
 8005aa0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005aae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	f000 812a 	beq.w	8005d0c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abc:	4a9e      	ldr	r2, [pc, #632]	@ (8005d38 <UART_SetConfig+0x590>)
 8005abe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ac2:	461a      	mov	r2, r3
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	685a      	ldr	r2, [r3, #4]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	005b      	lsls	r3, r3, #1
 8005ad4:	4413      	add	r3, r2
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d305      	bcc.n	8005ae8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d903      	bls.n	8005af0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005aee:	e10d      	b.n	8005d0c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af2:	2200      	movs	r2, #0
 8005af4:	60bb      	str	r3, [r7, #8]
 8005af6:	60fa      	str	r2, [r7, #12]
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005afc:	4a8e      	ldr	r2, [pc, #568]	@ (8005d38 <UART_SetConfig+0x590>)
 8005afe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2200      	movs	r2, #0
 8005b06:	603b      	str	r3, [r7, #0]
 8005b08:	607a      	str	r2, [r7, #4]
 8005b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b12:	f7fa fbd5 	bl	80002c0 <__aeabi_uldivmod>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4610      	mov	r0, r2
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	f04f 0200 	mov.w	r2, #0
 8005b22:	f04f 0300 	mov.w	r3, #0
 8005b26:	020b      	lsls	r3, r1, #8
 8005b28:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b2c:	0202      	lsls	r2, r0, #8
 8005b2e:	6979      	ldr	r1, [r7, #20]
 8005b30:	6849      	ldr	r1, [r1, #4]
 8005b32:	0849      	lsrs	r1, r1, #1
 8005b34:	2000      	movs	r0, #0
 8005b36:	460c      	mov	r4, r1
 8005b38:	4605      	mov	r5, r0
 8005b3a:	eb12 0804 	adds.w	r8, r2, r4
 8005b3e:	eb43 0905 	adc.w	r9, r3, r5
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	469a      	mov	sl, r3
 8005b4a:	4693      	mov	fp, r2
 8005b4c:	4652      	mov	r2, sl
 8005b4e:	465b      	mov	r3, fp
 8005b50:	4640      	mov	r0, r8
 8005b52:	4649      	mov	r1, r9
 8005b54:	f7fa fbb4 	bl	80002c0 <__aeabi_uldivmod>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b60:	6a3b      	ldr	r3, [r7, #32]
 8005b62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b66:	d308      	bcc.n	8005b7a <UART_SetConfig+0x3d2>
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b6e:	d204      	bcs.n	8005b7a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6a3a      	ldr	r2, [r7, #32]
 8005b76:	60da      	str	r2, [r3, #12]
 8005b78:	e0c8      	b.n	8005d0c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005b80:	e0c4      	b.n	8005d0c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8a:	d167      	bne.n	8005c5c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005b8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b90:	2b08      	cmp	r3, #8
 8005b92:	d828      	bhi.n	8005be6 <UART_SetConfig+0x43e>
 8005b94:	a201      	add	r2, pc, #4	@ (adr r2, 8005b9c <UART_SetConfig+0x3f4>)
 8005b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9a:	bf00      	nop
 8005b9c:	08005bc1 	.word	0x08005bc1
 8005ba0:	08005bc9 	.word	0x08005bc9
 8005ba4:	08005bd1 	.word	0x08005bd1
 8005ba8:	08005be7 	.word	0x08005be7
 8005bac:	08005bd7 	.word	0x08005bd7
 8005bb0:	08005be7 	.word	0x08005be7
 8005bb4:	08005be7 	.word	0x08005be7
 8005bb8:	08005be7 	.word	0x08005be7
 8005bbc:	08005bdf 	.word	0x08005bdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bc0:	f7fe fd72 	bl	80046a8 <HAL_RCC_GetPCLK1Freq>
 8005bc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bc6:	e014      	b.n	8005bf2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bc8:	f7fe fd84 	bl	80046d4 <HAL_RCC_GetPCLK2Freq>
 8005bcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bce:	e010      	b.n	8005bf2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8005d3c <UART_SetConfig+0x594>)
 8005bd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bd4:	e00d      	b.n	8005bf2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bd6:	f7fe fcf9 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 8005bda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bdc:	e009      	b.n	8005bf2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005be2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005be4:	e005      	b.n	8005bf2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8005be6:	2300      	movs	r3, #0
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005bf0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	f000 8089 	beq.w	8005d0c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	4a4e      	ldr	r2, [pc, #312]	@ (8005d38 <UART_SetConfig+0x590>)
 8005c00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c04:	461a      	mov	r2, r3
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c0c:	005a      	lsls	r2, r3, #1
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	085b      	lsrs	r3, r3, #1
 8005c14:	441a      	add	r2, r3
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c20:	6a3b      	ldr	r3, [r7, #32]
 8005c22:	2b0f      	cmp	r3, #15
 8005c24:	d916      	bls.n	8005c54 <UART_SetConfig+0x4ac>
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c2c:	d212      	bcs.n	8005c54 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	f023 030f 	bic.w	r3, r3, #15
 8005c36:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c38:	6a3b      	ldr	r3, [r7, #32]
 8005c3a:	085b      	lsrs	r3, r3, #1
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	f003 0307 	and.w	r3, r3, #7
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	8bfb      	ldrh	r3, [r7, #30]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	8bfa      	ldrh	r2, [r7, #30]
 8005c50:	60da      	str	r2, [r3, #12]
 8005c52:	e05b      	b.n	8005d0c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005c5a:	e057      	b.n	8005d0c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c5c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005c60:	2b08      	cmp	r3, #8
 8005c62:	d828      	bhi.n	8005cb6 <UART_SetConfig+0x50e>
 8005c64:	a201      	add	r2, pc, #4	@ (adr r2, 8005c6c <UART_SetConfig+0x4c4>)
 8005c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c6a:	bf00      	nop
 8005c6c:	08005c91 	.word	0x08005c91
 8005c70:	08005c99 	.word	0x08005c99
 8005c74:	08005ca1 	.word	0x08005ca1
 8005c78:	08005cb7 	.word	0x08005cb7
 8005c7c:	08005ca7 	.word	0x08005ca7
 8005c80:	08005cb7 	.word	0x08005cb7
 8005c84:	08005cb7 	.word	0x08005cb7
 8005c88:	08005cb7 	.word	0x08005cb7
 8005c8c:	08005caf 	.word	0x08005caf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c90:	f7fe fd0a 	bl	80046a8 <HAL_RCC_GetPCLK1Freq>
 8005c94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c96:	e014      	b.n	8005cc2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c98:	f7fe fd1c 	bl	80046d4 <HAL_RCC_GetPCLK2Freq>
 8005c9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005c9e:	e010      	b.n	8005cc2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ca0:	4b26      	ldr	r3, [pc, #152]	@ (8005d3c <UART_SetConfig+0x594>)
 8005ca2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ca4:	e00d      	b.n	8005cc2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ca6:	f7fe fc91 	bl	80045cc <HAL_RCC_GetSysClockFreq>
 8005caa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cac:	e009      	b.n	8005cc2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005cb4:	e005      	b.n	8005cc2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005cc0:	bf00      	nop
    }

    if (pclk != 0U)
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d021      	beq.n	8005d0c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ccc:	4a1a      	ldr	r2, [pc, #104]	@ (8005d38 <UART_SetConfig+0x590>)
 8005cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	fbb3 f2f2 	udiv	r2, r3, r2
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	085b      	lsrs	r3, r3, #1
 8005ce0:	441a      	add	r2, r3
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	2b0f      	cmp	r3, #15
 8005cf0:	d909      	bls.n	8005d06 <UART_SetConfig+0x55e>
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cf8:	d205      	bcs.n	8005d06 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cfa:	6a3b      	ldr	r3, [r7, #32]
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	60da      	str	r2, [r3, #12]
 8005d04:	e002      	b.n	8005d0c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2200      	movs	r2, #0
 8005d26:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005d28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3730      	adds	r7, #48	@ 0x30
 8005d30:	46bd      	mov	sp, r7
 8005d32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d36:	bf00      	nop
 8005d38:	08007554 	.word	0x08007554
 8005d3c:	00f42400 	.word	0x00f42400

08005d40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d4c:	f003 0308 	and.w	r3, r3, #8
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00a      	beq.n	8005d6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d00a      	beq.n	8005d8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	430a      	orrs	r2, r1
 8005d8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00a      	beq.n	8005dae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00a      	beq.n	8005dd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	430a      	orrs	r2, r1
 8005dce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd4:	f003 0310 	and.w	r3, r3, #16
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00a      	beq.n	8005df2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d00a      	beq.n	8005e14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d01a      	beq.n	8005e56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e3e:	d10a      	bne.n	8005e56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00a      	beq.n	8005e78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	430a      	orrs	r2, r1
 8005e76:	605a      	str	r2, [r3, #4]
  }
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b098      	sub	sp, #96	@ 0x60
 8005e88:	af02      	add	r7, sp, #8
 8005e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e94:	f7fb fba6 	bl	80015e4 <HAL_GetTick>
 8005e98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b08      	cmp	r3, #8
 8005ea6:	d12f      	bne.n	8005f08 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ea8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005eac:	9300      	str	r3, [sp, #0]
 8005eae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 f88e 	bl	8005fd8 <UART_WaitOnFlagUntilTimeout>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d022      	beq.n	8005f08 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eca:	e853 3f00 	ldrex	r3, [r3]
 8005ece:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ed2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ed6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	461a      	mov	r2, r3
 8005ede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ee0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ee2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ee6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ee8:	e841 2300 	strex	r3, r2, [r1]
 8005eec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1e6      	bne.n	8005ec2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2220      	movs	r2, #32
 8005ef8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e063      	b.n	8005fd0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	d149      	bne.n	8005faa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f16:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 f857 	bl	8005fd8 <UART_WaitOnFlagUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d03c      	beq.n	8005faa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	e853 3f00 	ldrex	r3, [r3]
 8005f3c:	623b      	str	r3, [r7, #32]
   return(result);
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f50:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1e6      	bne.n	8005f30 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	3308      	adds	r3, #8
 8005f68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	e853 3f00 	ldrex	r3, [r3]
 8005f70:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f023 0301 	bic.w	r3, r3, #1
 8005f78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3308      	adds	r3, #8
 8005f80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f82:	61fa      	str	r2, [r7, #28]
 8005f84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f86:	69b9      	ldr	r1, [r7, #24]
 8005f88:	69fa      	ldr	r2, [r7, #28]
 8005f8a:	e841 2300 	strex	r3, r2, [r1]
 8005f8e:	617b      	str	r3, [r7, #20]
   return(result);
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1e5      	bne.n	8005f62 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2220      	movs	r2, #32
 8005f9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e012      	b.n	8005fd0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2220      	movs	r2, #32
 8005fae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3758      	adds	r7, #88	@ 0x58
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	603b      	str	r3, [r7, #0]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fe8:	e04f      	b.n	800608a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff0:	d04b      	beq.n	800608a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ff2:	f7fb faf7 	bl	80015e4 <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d302      	bcc.n	8006008 <UART_WaitOnFlagUntilTimeout+0x30>
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	e04e      	b.n	80060aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0304 	and.w	r3, r3, #4
 8006016:	2b00      	cmp	r3, #0
 8006018:	d037      	beq.n	800608a <UART_WaitOnFlagUntilTimeout+0xb2>
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2b80      	cmp	r3, #128	@ 0x80
 800601e:	d034      	beq.n	800608a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	2b40      	cmp	r3, #64	@ 0x40
 8006024:	d031      	beq.n	800608a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	f003 0308 	and.w	r3, r3, #8
 8006030:	2b08      	cmp	r3, #8
 8006032:	d110      	bne.n	8006056 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2208      	movs	r2, #8
 800603a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f838 	bl	80060b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2208      	movs	r2, #8
 8006046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e029      	b.n	80060aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006060:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006064:	d111      	bne.n	800608a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800606e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 f81e 	bl	80060b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2220      	movs	r2, #32
 800607a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e00f      	b.n	80060aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69da      	ldr	r2, [r3, #28]
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	4013      	ands	r3, r2
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	429a      	cmp	r2, r3
 8006098:	bf0c      	ite	eq
 800609a:	2301      	moveq	r3, #1
 800609c:	2300      	movne	r3, #0
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	461a      	mov	r2, r3
 80060a2:	79fb      	ldrb	r3, [r7, #7]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d0a0      	beq.n	8005fea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b095      	sub	sp, #84	@ 0x54
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	461a      	mov	r2, r3
 80060d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80060da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060e0:	e841 2300 	strex	r3, r2, [r1]
 80060e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d1e6      	bne.n	80060ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3308      	adds	r3, #8
 80060f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006102:	f023 0301 	bic.w	r3, r3, #1
 8006106:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3308      	adds	r3, #8
 800610e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006110:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006112:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006114:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006116:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006118:	e841 2300 	strex	r3, r2, [r1]
 800611c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800611e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006120:	2b00      	cmp	r3, #0
 8006122:	d1e3      	bne.n	80060ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006128:	2b01      	cmp	r3, #1
 800612a:	d118      	bne.n	800615e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	60bb      	str	r3, [r7, #8]
   return(result);
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	f023 0310 	bic.w	r3, r3, #16
 8006140:	647b      	str	r3, [r7, #68]	@ 0x44
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	461a      	mov	r2, r3
 8006148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800614a:	61bb      	str	r3, [r7, #24]
 800614c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	6979      	ldr	r1, [r7, #20]
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	613b      	str	r3, [r7, #16]
   return(result);
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e6      	bne.n	800612c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2220      	movs	r2, #32
 8006162:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006172:	bf00      	nop
 8006174:	3754      	adds	r7, #84	@ 0x54
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
	...

08006180 <arm_fir_init_f32>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	9d04      	ldr	r5, [sp, #16]
 8006184:	8001      	strh	r1, [r0, #0]
 8006186:	3d01      	subs	r5, #1
 8006188:	440d      	add	r5, r1
 800618a:	6082      	str	r2, [r0, #8]
 800618c:	4604      	mov	r4, r0
 800618e:	00aa      	lsls	r2, r5, #2
 8006190:	4618      	mov	r0, r3
 8006192:	2100      	movs	r1, #0
 8006194:	f000 fba1 	bl	80068da <memset>
 8006198:	6060      	str	r0, [r4, #4]
 800619a:	bd38      	pop	{r3, r4, r5, pc}

0800619c <arm_fir_f32>:
 800619c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a0:	ed2d 8b10 	vpush	{d8-d15}
 80061a4:	b08b      	sub	sp, #44	@ 0x2c
 80061a6:	f8b0 c000 	ldrh.w	ip, [r0]
 80061aa:	9003      	str	r0, [sp, #12]
 80061ac:	e9d0 9401 	ldrd	r9, r4, [r0, #4]
 80061b0:	f10c 4080 	add.w	r0, ip, #1073741824	@ 0x40000000
 80061b4:	3801      	subs	r0, #1
 80061b6:	9304      	str	r3, [sp, #16]
 80061b8:	eb09 0580 	add.w	r5, r9, r0, lsl #2
 80061bc:	08db      	lsrs	r3, r3, #3
 80061be:	9402      	str	r4, [sp, #8]
 80061c0:	9500      	str	r5, [sp, #0]
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	f000 81f6 	beq.w	80065b4 <arm_fir_f32+0x418>
 80061c8:	469e      	mov	lr, r3
 80061ca:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 80061ce:	4620      	mov	r0, r4
 80061d0:	015e      	lsls	r6, r3, #5
 80061d2:	eb04 1443 	add.w	r4, r4, r3, lsl #5
 80061d6:	3020      	adds	r0, #32
 80061d8:	9605      	str	r6, [sp, #20]
 80061da:	9406      	str	r4, [sp, #24]
 80061dc:	f00c 0a07 	and.w	sl, ip, #7
 80061e0:	9007      	str	r0, [sp, #28]
 80061e2:	f109 0b1c 	add.w	fp, r9, #28
 80061e6:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 80061ea:	e9dd 8905 	ldrd	r8, r9, [sp, #20]
 80061ee:	e9cd 1205 	strd	r1, r2, [sp, #20]
 80061f2:	eb00 1743 	add.w	r7, r0, r3, lsl #5
 80061f6:	4650      	mov	r0, sl
 80061f8:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80061fc:	f8cd c020 	str.w	ip, [sp, #32]
 8006200:	f101 0620 	add.w	r6, r1, #32
 8006204:	3520      	adds	r5, #32
 8006206:	f102 0420 	add.w	r4, r2, #32
 800620a:	469c      	mov	ip, r3
 800620c:	f856 3c20 	ldr.w	r3, [r6, #-32]
 8006210:	f845 3c20 	str.w	r3, [r5, #-32]
 8006214:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8006218:	f845 3c1c 	str.w	r3, [r5, #-28]
 800621c:	f856 3c18 	ldr.w	r3, [r6, #-24]
 8006220:	f845 3c18 	str.w	r3, [r5, #-24]
 8006224:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8006228:	f845 3c14 	str.w	r3, [r5, #-20]
 800622c:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8006230:	f845 3c10 	str.w	r3, [r5, #-16]
 8006234:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8006238:	f845 3c0c 	str.w	r3, [r5, #-12]
 800623c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8006240:	f845 3c08 	str.w	r3, [r5, #-8]
 8006244:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006248:	f845 3c04 	str.w	r3, [r5, #-4]
 800624c:	ed1b 2a07 	vldr	s4, [fp, #-28]	@ 0xffffffe4
 8006250:	ed1b 1a06 	vldr	s2, [fp, #-24]	@ 0xffffffe8
 8006254:	ed5b 0a05 	vldr	s1, [fp, #-20]	@ 0xffffffec
 8006258:	ed1b 0a04 	vldr	s0, [fp, #-16]
 800625c:	ed1b 8a03 	vldr	s16, [fp, #-12]
 8006260:	ed5b 1a02 	vldr	s3, [fp, #-8]
 8006264:	ed5b 8a01 	vldr	s17, [fp, #-4]
 8006268:	eddf 6aa2 	vldr	s13, [pc, #648]	@ 80064f4 <arm_fir_f32+0x358>
 800626c:	465a      	mov	r2, fp
 800626e:	f1bc 0f00 	cmp.w	ip, #0
 8006272:	f000 8207 	beq.w	8006684 <arm_fir_f32+0x4e8>
 8006276:	f10b 0120 	add.w	r1, fp, #32
 800627a:	eef0 ba66 	vmov.f32	s23, s13
 800627e:	eeb0 6a66 	vmov.f32	s12, s13
 8006282:	eeb0 9a66 	vmov.f32	s18, s13
 8006286:	eef0 9a66 	vmov.f32	s19, s13
 800628a:	eeb0 aa66 	vmov.f32	s20, s13
 800628e:	eef0 aa66 	vmov.f32	s21, s13
 8006292:	eeb0 ba66 	vmov.f32	s22, s13
 8006296:	460a      	mov	r2, r1
 8006298:	4653      	mov	r3, sl
 800629a:	ed13 7a08 	vldr	s14, [r3, #-32]	@ 0xffffffe0
 800629e:	ed52 4a08 	vldr	s9, [r2, #-32]	@ 0xffffffe0
 80062a2:	ed53 ea07 	vldr	s29, [r3, #-28]	@ 0xffffffe4
 80062a6:	ed13 ea06 	vldr	s28, [r3, #-24]	@ 0xffffffe8
 80062aa:	ed53 da05 	vldr	s27, [r3, #-20]	@ 0xffffffec
 80062ae:	ed53 ca04 	vldr	s25, [r3, #-16]
 80062b2:	ed53 2a03 	vldr	s5, [r3, #-12]
 80062b6:	ed13 4a02 	vldr	s8, [r3, #-8]
 80062ba:	ed13 5a01 	vldr	s10, [r3, #-4]
 80062be:	ee67 fa02 	vmul.f32	s31, s14, s4
 80062c2:	ee27 da01 	vmul.f32	s26, s14, s2
 80062c6:	ed12 2a07 	vldr	s4, [r2, #-28]	@ 0xffffffe4
 80062ca:	ee27 ca20 	vmul.f32	s24, s14, s1
 80062ce:	ee27 3a00 	vmul.f32	s6, s14, s0
 80062d2:	ee67 3a08 	vmul.f32	s7, s14, s16
 80062d6:	ee67 5a21 	vmul.f32	s11, s14, s3
 80062da:	ee27 fa28 	vmul.f32	s30, s14, s17
 80062de:	ee67 7a24 	vmul.f32	s15, s14, s9
 80062e2:	ee3f ba8b 	vadd.f32	s22, s31, s22
 80062e6:	ee7d aa2a 	vadd.f32	s21, s26, s21
 80062ea:	ee6e fa81 	vmul.f32	s31, s29, s2
 80062ee:	ee2e daa0 	vmul.f32	s26, s29, s1
 80062f2:	ed12 1a06 	vldr	s2, [r2, #-24]	@ 0xffffffe8
 80062f6:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80062fa:	ee73 9a29 	vadd.f32	s19, s6, s19
 80062fe:	ee2e ca80 	vmul.f32	s24, s29, s0
 8006302:	ee2e 3a88 	vmul.f32	s6, s29, s16
 8006306:	ee33 9a89 	vadd.f32	s18, s7, s18
 800630a:	ee35 6a86 	vadd.f32	s12, s11, s12
 800630e:	ee6e 3aa1 	vmul.f32	s7, s29, s3
 8006312:	ee6e 5aa8 	vmul.f32	s11, s29, s17
 8006316:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800631a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800631e:	ee24 faae 	vmul.f32	s30, s9, s29
 8006322:	ee6e ea82 	vmul.f32	s29, s29, s4
 8006326:	ee2e 7a20 	vmul.f32	s14, s28, s1
 800632a:	ee3f ba8b 	vadd.f32	s22, s31, s22
 800632e:	ed52 0a05 	vldr	s1, [r2, #-20]	@ 0xffffffec
 8006332:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8006336:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800633a:	ee2e da00 	vmul.f32	s26, s28, s0
 800633e:	ee2e ca08 	vmul.f32	s24, s28, s16
 8006342:	ee73 9a29 	vadd.f32	s19, s6, s19
 8006346:	ee33 9a89 	vadd.f32	s18, s7, s18
 800634a:	ee2e 3a21 	vmul.f32	s6, s28, s3
 800634e:	ee6e 3a28 	vmul.f32	s7, s28, s17
 8006352:	ee35 6a86 	vadd.f32	s12, s11, s12
 8006356:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800635a:	ee64 5a8e 	vmul.f32	s11, s9, s28
 800635e:	ee22 fa0e 	vmul.f32	s30, s4, s28
 8006362:	ee7e 7aa7 	vadd.f32	s15, s29, s15
 8006366:	ee2e ea01 	vmul.f32	s28, s28, s2
 800636a:	ee6d 6a80 	vmul.f32	s13, s27, s0
 800636e:	ee7d aa2a 	vadd.f32	s21, s26, s21
 8006372:	ed12 0a04 	vldr	s0, [r2, #-16]
 8006376:	ee2d da88 	vmul.f32	s26, s27, s16
 800637a:	ee37 ba0b 	vadd.f32	s22, s14, s22
 800637e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 8006382:	ee73 9a29 	vadd.f32	s19, s6, s19
 8006386:	ee2d caa1 	vmul.f32	s24, s27, s3
 800638a:	ee2d 3aa8 	vmul.f32	s6, s27, s17
 800638e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8006392:	ee35 6a86 	vadd.f32	s12, s11, s12
 8006396:	ee64 3aad 	vmul.f32	s7, s9, s27
 800639a:	ee62 5a2d 	vmul.f32	s11, s4, s27
 800639e:	ee7f ba2b 	vadd.f32	s23, s30, s23
 80063a2:	ee7e 7a27 	vadd.f32	s15, s28, s15
 80063a6:	ee21 fa2d 	vmul.f32	s30, s2, s27
 80063aa:	ee6d daa0 	vmul.f32	s27, s27, s1
 80063ae:	ee6c fa88 	vmul.f32	s31, s25, s16
 80063b2:	ee36 ba8b 	vadd.f32	s22, s13, s22
 80063b6:	ed12 8a03 	vldr	s16, [r2, #-12]
 80063ba:	ee3d da2a 	vadd.f32	s26, s26, s21
 80063be:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80063c2:	ee6c aaa1 	vmul.f32	s21, s25, s3
 80063c6:	ee2c caa8 	vmul.f32	s24, s25, s17
 80063ca:	ee73 9a29 	vadd.f32	s19, s6, s19
 80063ce:	ee33 9a89 	vadd.f32	s18, s7, s18
 80063d2:	ee24 3aac 	vmul.f32	s6, s9, s25
 80063d6:	ee62 3a2c 	vmul.f32	s7, s4, s25
 80063da:	ee35 6a86 	vadd.f32	s12, s11, s12
 80063de:	ee7f ba2b 	vadd.f32	s23, s30, s23
 80063e2:	ee61 5a2c 	vmul.f32	s11, s2, s25
 80063e6:	ee20 faac 	vmul.f32	s30, s1, s25
 80063ea:	ee7d 7aa7 	vadd.f32	s15, s27, s15
 80063ee:	ee6c ca80 	vmul.f32	s25, s25, s0
 80063f2:	ee62 eaa1 	vmul.f32	s29, s5, s3
 80063f6:	ee3a da8d 	vadd.f32	s26, s21, s26
 80063fa:	ed52 1a02 	vldr	s3, [r2, #-8]
 80063fe:	ee62 aaa8 	vmul.f32	s21, s5, s17
 8006402:	ee3f ba8b 	vadd.f32	s22, s31, s22
 8006406:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800640a:	ee73 9a29 	vadd.f32	s19, s6, s19
 800640e:	ee24 caa2 	vmul.f32	s24, s9, s5
 8006412:	ee22 3a22 	vmul.f32	s6, s4, s5
 8006416:	ee33 9a89 	vadd.f32	s18, s7, s18
 800641a:	ee35 6a86 	vadd.f32	s12, s11, s12
 800641e:	ee61 3a22 	vmul.f32	s7, s2, s5
 8006422:	ee60 5aa2 	vmul.f32	s11, s1, s5
 8006426:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800642a:	ee7c 7aa7 	vadd.f32	s15, s25, s15
 800642e:	ee20 fa22 	vmul.f32	s30, s0, s5
 8006432:	ee62 2a88 	vmul.f32	s5, s5, s16
 8006436:	ee7e fa8b 	vadd.f32	s31, s29, s22
 800643a:	ee72 7aa7 	vadd.f32	s15, s5, s15
 800643e:	ee24 ba28 	vmul.f32	s22, s8, s17
 8006442:	ee7a aa8d 	vadd.f32	s21, s21, s26
 8006446:	ee3c aa0a 	vadd.f32	s20, s24, s20
 800644a:	ee24 da84 	vmul.f32	s26, s9, s8
 800644e:	ee22 ca04 	vmul.f32	s24, s4, s8
 8006452:	ee73 9a29 	vadd.f32	s19, s6, s19
 8006456:	ee33 9a89 	vadd.f32	s18, s7, s18
 800645a:	ee21 3a04 	vmul.f32	s6, s2, s8
 800645e:	ee60 3a84 	vmul.f32	s7, s1, s8
 8006462:	ee35 6a86 	vadd.f32	s12, s11, s12
 8006466:	ee7f ba2b 	vadd.f32	s23, s30, s23
 800646a:	ee60 5a04 	vmul.f32	s11, s0, s8
 800646e:	ee28 7a04 	vmul.f32	s14, s16, s8
 8006472:	ee64 6a21 	vmul.f32	s13, s8, s3
 8006476:	ed52 8a01 	vldr	s17, [r2, #-4]
 800647a:	ee73 9a29 	vadd.f32	s19, s6, s19
 800647e:	ee33 9a89 	vadd.f32	s18, s7, s18
 8006482:	ee35 6a86 	vadd.f32	s12, s11, s12
 8006486:	ee37 7a2b 	vadd.f32	s14, s14, s23
 800648a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800648e:	ee3b ba2f 	vadd.f32	s22, s22, s31
 8006492:	ee64 4a85 	vmul.f32	s9, s9, s10
 8006496:	ee7d aa2a 	vadd.f32	s21, s26, s21
 800649a:	ee22 4a05 	vmul.f32	s8, s4, s10
 800649e:	ee3c aa0a 	vadd.f32	s20, s24, s20
 80064a2:	ee61 2a05 	vmul.f32	s5, s2, s10
 80064a6:	ee20 3a85 	vmul.f32	s6, s1, s10
 80064aa:	ee60 3a05 	vmul.f32	s7, s0, s10
 80064ae:	ee68 5a05 	vmul.f32	s11, s16, s10
 80064b2:	ee61 ba85 	vmul.f32	s23, s3, s10
 80064b6:	ee65 7a28 	vmul.f32	s15, s10, s17
 80064ba:	3320      	adds	r3, #32
 80064bc:	429f      	cmp	r7, r3
 80064be:	ee34 ba8b 	vadd.f32	s22, s9, s22
 80064c2:	ee74 aa2a 	vadd.f32	s21, s8, s21
 80064c6:	ee32 aa8a 	vadd.f32	s20, s5, s20
 80064ca:	ee73 9a29 	vadd.f32	s19, s6, s19
 80064ce:	ee33 9a89 	vadd.f32	s18, s7, s18
 80064d2:	ee35 6a86 	vadd.f32	s12, s11, s12
 80064d6:	ee7b ba87 	vadd.f32	s23, s23, s14
 80064da:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80064de:	f102 0220 	add.w	r2, r2, #32
 80064e2:	f47f aeda 	bne.w	800629a <arm_fir_f32+0xfe>
 80064e6:	eb0b 0208 	add.w	r2, fp, r8
 80064ea:	46cb      	mov	fp, r9
 80064ec:	b3c0      	cbz	r0, 8006560 <arm_fir_f32+0x3c4>
 80064ee:	4603      	mov	r3, r0
 80064f0:	e004      	b.n	80064fc <arm_fir_f32+0x360>
 80064f2:	bf00      	nop
 80064f4:	00000000 	.word	0x00000000
 80064f8:	eef0 8a65 	vmov.f32	s17, s11
 80064fc:	ecfb 7a01 	vldmia	fp!, {s15}
 8006500:	ecf2 5a01 	vldmia	r2!, {s11}
 8006504:	ee27 2a82 	vmul.f32	s4, s15, s4
 8006508:	ee67 2a81 	vmul.f32	s5, s15, s2
 800650c:	ee27 3aa0 	vmul.f32	s6, s15, s1
 8006510:	ee67 3a80 	vmul.f32	s7, s15, s0
 8006514:	ee27 4a88 	vmul.f32	s8, s15, s16
 8006518:	ee67 4aa1 	vmul.f32	s9, s15, s3
 800651c:	ee28 5aa7 	vmul.f32	s10, s17, s15
 8006520:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006524:	3b01      	subs	r3, #1
 8006526:	ee3b ba02 	vadd.f32	s22, s22, s4
 800652a:	ee7a aaa2 	vadd.f32	s21, s21, s5
 800652e:	eeb0 2a41 	vmov.f32	s4, s2
 8006532:	ee3a aa03 	vadd.f32	s20, s20, s6
 8006536:	eeb0 1a60 	vmov.f32	s2, s1
 800653a:	ee79 9aa3 	vadd.f32	s19, s19, s7
 800653e:	eef0 0a40 	vmov.f32	s1, s0
 8006542:	ee39 9a04 	vadd.f32	s18, s18, s8
 8006546:	eeb0 0a48 	vmov.f32	s0, s16
 800654a:	ee36 6a24 	vadd.f32	s12, s12, s9
 800654e:	eeb0 8a61 	vmov.f32	s16, s3
 8006552:	ee7b ba85 	vadd.f32	s23, s23, s10
 8006556:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800655a:	eef0 1a68 	vmov.f32	s3, s17
 800655e:	d1cb      	bne.n	80064f8 <arm_fir_f32+0x35c>
 8006560:	f1be 0e01 	subs.w	lr, lr, #1
 8006564:	ed04 ba08 	vstr	s22, [r4, #-32]	@ 0xffffffe0
 8006568:	ed44 aa07 	vstr	s21, [r4, #-28]	@ 0xffffffe4
 800656c:	ed04 aa06 	vstr	s20, [r4, #-24]	@ 0xffffffe8
 8006570:	ed44 9a05 	vstr	s19, [r4, #-20]	@ 0xffffffec
 8006574:	ed04 9a04 	vstr	s18, [r4, #-16]
 8006578:	ed04 6a03 	vstr	s12, [r4, #-12]
 800657c:	ed44 ba02 	vstr	s23, [r4, #-8]
 8006580:	ed44 6a01 	vstr	s13, [r4, #-4]
 8006584:	f106 0620 	add.w	r6, r6, #32
 8006588:	f105 0520 	add.w	r5, r5, #32
 800658c:	f104 0420 	add.w	r4, r4, #32
 8006590:	468b      	mov	fp, r1
 8006592:	f47f ae3b 	bne.w	800620c <arm_fir_f32+0x70>
 8006596:	e9dd 1205 	ldrd	r1, r2, [sp, #20]
 800659a:	e9dd c908 	ldrd	ip, r9, [sp, #32]
 800659e:	9b01      	ldr	r3, [sp, #4]
 80065a0:	9800      	ldr	r0, [sp, #0]
 80065a2:	eb01 1143 	add.w	r1, r1, r3, lsl #5
 80065a6:	eb02 1243 	add.w	r2, r2, r3, lsl #5
 80065aa:	eb09 1943 	add.w	r9, r9, r3, lsl #5
 80065ae:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	9b04      	ldr	r3, [sp, #16]
 80065b6:	f013 0607 	ands.w	r6, r3, #7
 80065ba:	d026      	beq.n	800660a <arm_fir_f32+0x46e>
 80065bc:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 80065c0:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80065c4:	4633      	mov	r3, r6
 80065c6:	9f00      	ldr	r7, [sp, #0]
 80065c8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80065cc:	4666      	mov	r6, ip
 80065ce:	464d      	mov	r5, r9
 80065d0:	469c      	mov	ip, r3
 80065d2:	f851 3b04 	ldr.w	r3, [r1], #4
 80065d6:	f847 3b04 	str.w	r3, [r7], #4
 80065da:	ed1f 7a3a 	vldr	s14, [pc, #-232]	@ 80064f4 <arm_fir_f32+0x358>
 80065de:	b166      	cbz	r6, 80065fa <arm_fir_f32+0x45e>
 80065e0:	4633      	mov	r3, r6
 80065e2:	4644      	mov	r4, r8
 80065e4:	4628      	mov	r0, r5
 80065e6:	ecf0 7a01 	vldmia	r0!, {s15}
 80065ea:	ecf4 6a01 	vldmia	r4!, {s13}
 80065ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80065f2:	3b01      	subs	r3, #1
 80065f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80065f8:	d1f5      	bne.n	80065e6 <arm_fir_f32+0x44a>
 80065fa:	4561      	cmp	r1, ip
 80065fc:	eca2 7a01 	vstmia	r2!, {s14}
 8006600:	f105 0504 	add.w	r5, r5, #4
 8006604:	d1e5      	bne.n	80065d2 <arm_fir_f32+0x436>
 8006606:	46b4      	mov	ip, r6
 8006608:	44f1      	add	r9, lr
 800660a:	9b03      	ldr	r3, [sp, #12]
 800660c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006610:	ea5f 059c 	movs.w	r5, ip, lsr #2
 8006614:	685c      	ldr	r4, [r3, #4]
 8006616:	d01e      	beq.n	8006656 <arm_fir_f32+0x4ba>
 8006618:	f109 0210 	add.w	r2, r9, #16
 800661c:	f104 0310 	add.w	r3, r4, #16
 8006620:	4629      	mov	r1, r5
 8006622:	f852 0c10 	ldr.w	r0, [r2, #-16]
 8006626:	f843 0c10 	str.w	r0, [r3, #-16]
 800662a:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 800662e:	f843 0c0c 	str.w	r0, [r3, #-12]
 8006632:	f852 0c08 	ldr.w	r0, [r2, #-8]
 8006636:	f843 0c08 	str.w	r0, [r3, #-8]
 800663a:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800663e:	f843 0c04 	str.w	r0, [r3, #-4]
 8006642:	3901      	subs	r1, #1
 8006644:	f102 0210 	add.w	r2, r2, #16
 8006648:	f103 0310 	add.w	r3, r3, #16
 800664c:	d1e9      	bne.n	8006622 <arm_fir_f32+0x486>
 800664e:	eb09 1905 	add.w	r9, r9, r5, lsl #4
 8006652:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 8006656:	f01c 0c03 	ands.w	ip, ip, #3
 800665a:	d00e      	beq.n	800667a <arm_fir_f32+0x4de>
 800665c:	f8d9 3000 	ldr.w	r3, [r9]
 8006660:	6023      	str	r3, [r4, #0]
 8006662:	f1bc 0c01 	subs.w	ip, ip, #1
 8006666:	d008      	beq.n	800667a <arm_fir_f32+0x4de>
 8006668:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800666c:	6063      	str	r3, [r4, #4]
 800666e:	f1bc 0f01 	cmp.w	ip, #1
 8006672:	bf1c      	itt	ne
 8006674:	f8d9 3008 	ldrne.w	r3, [r9, #8]
 8006678:	60a3      	strne	r3, [r4, #8]
 800667a:	b00b      	add	sp, #44	@ 0x2c
 800667c:	ecbd 8b10 	vpop	{d8-d15}
 8006680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006684:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006688:	eef0 ba66 	vmov.f32	s23, s13
 800668c:	eeb0 6a66 	vmov.f32	s12, s13
 8006690:	eeb0 9a66 	vmov.f32	s18, s13
 8006694:	eef0 9a66 	vmov.f32	s19, s13
 8006698:	eeb0 aa66 	vmov.f32	s20, s13
 800669c:	eef0 aa66 	vmov.f32	s21, s13
 80066a0:	eeb0 ba66 	vmov.f32	s22, s13
 80066a4:	f102 0120 	add.w	r1, r2, #32
 80066a8:	e720      	b.n	80064ec <arm_fir_f32+0x350>
 80066aa:	bf00      	nop

080066ac <std>:
 80066ac:	2300      	movs	r3, #0
 80066ae:	b510      	push	{r4, lr}
 80066b0:	4604      	mov	r4, r0
 80066b2:	e9c0 3300 	strd	r3, r3, [r0]
 80066b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066ba:	6083      	str	r3, [r0, #8]
 80066bc:	8181      	strh	r1, [r0, #12]
 80066be:	6643      	str	r3, [r0, #100]	@ 0x64
 80066c0:	81c2      	strh	r2, [r0, #14]
 80066c2:	6183      	str	r3, [r0, #24]
 80066c4:	4619      	mov	r1, r3
 80066c6:	2208      	movs	r2, #8
 80066c8:	305c      	adds	r0, #92	@ 0x5c
 80066ca:	f000 f906 	bl	80068da <memset>
 80066ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <std+0x58>)
 80066d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80066d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <std+0x5c>)
 80066d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066d6:	4b0d      	ldr	r3, [pc, #52]	@ (800670c <std+0x60>)
 80066d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066da:	4b0d      	ldr	r3, [pc, #52]	@ (8006710 <std+0x64>)
 80066dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80066de:	4b0d      	ldr	r3, [pc, #52]	@ (8006714 <std+0x68>)
 80066e0:	6224      	str	r4, [r4, #32]
 80066e2:	429c      	cmp	r4, r3
 80066e4:	d006      	beq.n	80066f4 <std+0x48>
 80066e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80066ea:	4294      	cmp	r4, r2
 80066ec:	d002      	beq.n	80066f4 <std+0x48>
 80066ee:	33d0      	adds	r3, #208	@ 0xd0
 80066f0:	429c      	cmp	r4, r3
 80066f2:	d105      	bne.n	8006700 <std+0x54>
 80066f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80066f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066fc:	f000 b966 	b.w	80069cc <__retarget_lock_init_recursive>
 8006700:	bd10      	pop	{r4, pc}
 8006702:	bf00      	nop
 8006704:	08006855 	.word	0x08006855
 8006708:	08006877 	.word	0x08006877
 800670c:	080068af 	.word	0x080068af
 8006710:	080068d3 	.word	0x080068d3
 8006714:	2000065c 	.word	0x2000065c

08006718 <stdio_exit_handler>:
 8006718:	4a02      	ldr	r2, [pc, #8]	@ (8006724 <stdio_exit_handler+0xc>)
 800671a:	4903      	ldr	r1, [pc, #12]	@ (8006728 <stdio_exit_handler+0x10>)
 800671c:	4803      	ldr	r0, [pc, #12]	@ (800672c <stdio_exit_handler+0x14>)
 800671e:	f000 b869 	b.w	80067f4 <_fwalk_sglue>
 8006722:	bf00      	nop
 8006724:	20000098 	.word	0x20000098
 8006728:	08007269 	.word	0x08007269
 800672c:	200000a8 	.word	0x200000a8

08006730 <cleanup_stdio>:
 8006730:	6841      	ldr	r1, [r0, #4]
 8006732:	4b0c      	ldr	r3, [pc, #48]	@ (8006764 <cleanup_stdio+0x34>)
 8006734:	4299      	cmp	r1, r3
 8006736:	b510      	push	{r4, lr}
 8006738:	4604      	mov	r4, r0
 800673a:	d001      	beq.n	8006740 <cleanup_stdio+0x10>
 800673c:	f000 fd94 	bl	8007268 <_fflush_r>
 8006740:	68a1      	ldr	r1, [r4, #8]
 8006742:	4b09      	ldr	r3, [pc, #36]	@ (8006768 <cleanup_stdio+0x38>)
 8006744:	4299      	cmp	r1, r3
 8006746:	d002      	beq.n	800674e <cleanup_stdio+0x1e>
 8006748:	4620      	mov	r0, r4
 800674a:	f000 fd8d 	bl	8007268 <_fflush_r>
 800674e:	68e1      	ldr	r1, [r4, #12]
 8006750:	4b06      	ldr	r3, [pc, #24]	@ (800676c <cleanup_stdio+0x3c>)
 8006752:	4299      	cmp	r1, r3
 8006754:	d004      	beq.n	8006760 <cleanup_stdio+0x30>
 8006756:	4620      	mov	r0, r4
 8006758:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800675c:	f000 bd84 	b.w	8007268 <_fflush_r>
 8006760:	bd10      	pop	{r4, pc}
 8006762:	bf00      	nop
 8006764:	2000065c 	.word	0x2000065c
 8006768:	200006c4 	.word	0x200006c4
 800676c:	2000072c 	.word	0x2000072c

08006770 <global_stdio_init.part.0>:
 8006770:	b510      	push	{r4, lr}
 8006772:	4b0b      	ldr	r3, [pc, #44]	@ (80067a0 <global_stdio_init.part.0+0x30>)
 8006774:	4c0b      	ldr	r4, [pc, #44]	@ (80067a4 <global_stdio_init.part.0+0x34>)
 8006776:	4a0c      	ldr	r2, [pc, #48]	@ (80067a8 <global_stdio_init.part.0+0x38>)
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	4620      	mov	r0, r4
 800677c:	2200      	movs	r2, #0
 800677e:	2104      	movs	r1, #4
 8006780:	f7ff ff94 	bl	80066ac <std>
 8006784:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006788:	2201      	movs	r2, #1
 800678a:	2109      	movs	r1, #9
 800678c:	f7ff ff8e 	bl	80066ac <std>
 8006790:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006794:	2202      	movs	r2, #2
 8006796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800679a:	2112      	movs	r1, #18
 800679c:	f7ff bf86 	b.w	80066ac <std>
 80067a0:	20000794 	.word	0x20000794
 80067a4:	2000065c 	.word	0x2000065c
 80067a8:	08006719 	.word	0x08006719

080067ac <__sfp_lock_acquire>:
 80067ac:	4801      	ldr	r0, [pc, #4]	@ (80067b4 <__sfp_lock_acquire+0x8>)
 80067ae:	f000 b90e 	b.w	80069ce <__retarget_lock_acquire_recursive>
 80067b2:	bf00      	nop
 80067b4:	2000079d 	.word	0x2000079d

080067b8 <__sfp_lock_release>:
 80067b8:	4801      	ldr	r0, [pc, #4]	@ (80067c0 <__sfp_lock_release+0x8>)
 80067ba:	f000 b909 	b.w	80069d0 <__retarget_lock_release_recursive>
 80067be:	bf00      	nop
 80067c0:	2000079d 	.word	0x2000079d

080067c4 <__sinit>:
 80067c4:	b510      	push	{r4, lr}
 80067c6:	4604      	mov	r4, r0
 80067c8:	f7ff fff0 	bl	80067ac <__sfp_lock_acquire>
 80067cc:	6a23      	ldr	r3, [r4, #32]
 80067ce:	b11b      	cbz	r3, 80067d8 <__sinit+0x14>
 80067d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067d4:	f7ff bff0 	b.w	80067b8 <__sfp_lock_release>
 80067d8:	4b04      	ldr	r3, [pc, #16]	@ (80067ec <__sinit+0x28>)
 80067da:	6223      	str	r3, [r4, #32]
 80067dc:	4b04      	ldr	r3, [pc, #16]	@ (80067f0 <__sinit+0x2c>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1f5      	bne.n	80067d0 <__sinit+0xc>
 80067e4:	f7ff ffc4 	bl	8006770 <global_stdio_init.part.0>
 80067e8:	e7f2      	b.n	80067d0 <__sinit+0xc>
 80067ea:	bf00      	nop
 80067ec:	08006731 	.word	0x08006731
 80067f0:	20000794 	.word	0x20000794

080067f4 <_fwalk_sglue>:
 80067f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067f8:	4607      	mov	r7, r0
 80067fa:	4688      	mov	r8, r1
 80067fc:	4614      	mov	r4, r2
 80067fe:	2600      	movs	r6, #0
 8006800:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006804:	f1b9 0901 	subs.w	r9, r9, #1
 8006808:	d505      	bpl.n	8006816 <_fwalk_sglue+0x22>
 800680a:	6824      	ldr	r4, [r4, #0]
 800680c:	2c00      	cmp	r4, #0
 800680e:	d1f7      	bne.n	8006800 <_fwalk_sglue+0xc>
 8006810:	4630      	mov	r0, r6
 8006812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006816:	89ab      	ldrh	r3, [r5, #12]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d907      	bls.n	800682c <_fwalk_sglue+0x38>
 800681c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006820:	3301      	adds	r3, #1
 8006822:	d003      	beq.n	800682c <_fwalk_sglue+0x38>
 8006824:	4629      	mov	r1, r5
 8006826:	4638      	mov	r0, r7
 8006828:	47c0      	blx	r8
 800682a:	4306      	orrs	r6, r0
 800682c:	3568      	adds	r5, #104	@ 0x68
 800682e:	e7e9      	b.n	8006804 <_fwalk_sglue+0x10>

08006830 <iprintf>:
 8006830:	b40f      	push	{r0, r1, r2, r3}
 8006832:	b507      	push	{r0, r1, r2, lr}
 8006834:	4906      	ldr	r1, [pc, #24]	@ (8006850 <iprintf+0x20>)
 8006836:	ab04      	add	r3, sp, #16
 8006838:	6808      	ldr	r0, [r1, #0]
 800683a:	f853 2b04 	ldr.w	r2, [r3], #4
 800683e:	6881      	ldr	r1, [r0, #8]
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	f000 f9e9 	bl	8006c18 <_vfiprintf_r>
 8006846:	b003      	add	sp, #12
 8006848:	f85d eb04 	ldr.w	lr, [sp], #4
 800684c:	b004      	add	sp, #16
 800684e:	4770      	bx	lr
 8006850:	200000a4 	.word	0x200000a4

08006854 <__sread>:
 8006854:	b510      	push	{r4, lr}
 8006856:	460c      	mov	r4, r1
 8006858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685c:	f000 f868 	bl	8006930 <_read_r>
 8006860:	2800      	cmp	r0, #0
 8006862:	bfab      	itete	ge
 8006864:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006866:	89a3      	ldrhlt	r3, [r4, #12]
 8006868:	181b      	addge	r3, r3, r0
 800686a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800686e:	bfac      	ite	ge
 8006870:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006872:	81a3      	strhlt	r3, [r4, #12]
 8006874:	bd10      	pop	{r4, pc}

08006876 <__swrite>:
 8006876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800687a:	461f      	mov	r7, r3
 800687c:	898b      	ldrh	r3, [r1, #12]
 800687e:	05db      	lsls	r3, r3, #23
 8006880:	4605      	mov	r5, r0
 8006882:	460c      	mov	r4, r1
 8006884:	4616      	mov	r6, r2
 8006886:	d505      	bpl.n	8006894 <__swrite+0x1e>
 8006888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800688c:	2302      	movs	r3, #2
 800688e:	2200      	movs	r2, #0
 8006890:	f000 f83c 	bl	800690c <_lseek_r>
 8006894:	89a3      	ldrh	r3, [r4, #12]
 8006896:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800689a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800689e:	81a3      	strh	r3, [r4, #12]
 80068a0:	4632      	mov	r2, r6
 80068a2:	463b      	mov	r3, r7
 80068a4:	4628      	mov	r0, r5
 80068a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068aa:	f000 b853 	b.w	8006954 <_write_r>

080068ae <__sseek>:
 80068ae:	b510      	push	{r4, lr}
 80068b0:	460c      	mov	r4, r1
 80068b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068b6:	f000 f829 	bl	800690c <_lseek_r>
 80068ba:	1c43      	adds	r3, r0, #1
 80068bc:	89a3      	ldrh	r3, [r4, #12]
 80068be:	bf15      	itete	ne
 80068c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80068c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80068c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80068ca:	81a3      	strheq	r3, [r4, #12]
 80068cc:	bf18      	it	ne
 80068ce:	81a3      	strhne	r3, [r4, #12]
 80068d0:	bd10      	pop	{r4, pc}

080068d2 <__sclose>:
 80068d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d6:	f000 b809 	b.w	80068ec <_close_r>

080068da <memset>:
 80068da:	4402      	add	r2, r0
 80068dc:	4603      	mov	r3, r0
 80068de:	4293      	cmp	r3, r2
 80068e0:	d100      	bne.n	80068e4 <memset+0xa>
 80068e2:	4770      	bx	lr
 80068e4:	f803 1b01 	strb.w	r1, [r3], #1
 80068e8:	e7f9      	b.n	80068de <memset+0x4>
	...

080068ec <_close_r>:
 80068ec:	b538      	push	{r3, r4, r5, lr}
 80068ee:	4d06      	ldr	r5, [pc, #24]	@ (8006908 <_close_r+0x1c>)
 80068f0:	2300      	movs	r3, #0
 80068f2:	4604      	mov	r4, r0
 80068f4:	4608      	mov	r0, r1
 80068f6:	602b      	str	r3, [r5, #0]
 80068f8:	f7fa fb77 	bl	8000fea <_close>
 80068fc:	1c43      	adds	r3, r0, #1
 80068fe:	d102      	bne.n	8006906 <_close_r+0x1a>
 8006900:	682b      	ldr	r3, [r5, #0]
 8006902:	b103      	cbz	r3, 8006906 <_close_r+0x1a>
 8006904:	6023      	str	r3, [r4, #0]
 8006906:	bd38      	pop	{r3, r4, r5, pc}
 8006908:	20000798 	.word	0x20000798

0800690c <_lseek_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	4d07      	ldr	r5, [pc, #28]	@ (800692c <_lseek_r+0x20>)
 8006910:	4604      	mov	r4, r0
 8006912:	4608      	mov	r0, r1
 8006914:	4611      	mov	r1, r2
 8006916:	2200      	movs	r2, #0
 8006918:	602a      	str	r2, [r5, #0]
 800691a:	461a      	mov	r2, r3
 800691c:	f7fa fb8c 	bl	8001038 <_lseek>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	d102      	bne.n	800692a <_lseek_r+0x1e>
 8006924:	682b      	ldr	r3, [r5, #0]
 8006926:	b103      	cbz	r3, 800692a <_lseek_r+0x1e>
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	bd38      	pop	{r3, r4, r5, pc}
 800692c:	20000798 	.word	0x20000798

08006930 <_read_r>:
 8006930:	b538      	push	{r3, r4, r5, lr}
 8006932:	4d07      	ldr	r5, [pc, #28]	@ (8006950 <_read_r+0x20>)
 8006934:	4604      	mov	r4, r0
 8006936:	4608      	mov	r0, r1
 8006938:	4611      	mov	r1, r2
 800693a:	2200      	movs	r2, #0
 800693c:	602a      	str	r2, [r5, #0]
 800693e:	461a      	mov	r2, r3
 8006940:	f7fa fb1a 	bl	8000f78 <_read>
 8006944:	1c43      	adds	r3, r0, #1
 8006946:	d102      	bne.n	800694e <_read_r+0x1e>
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	b103      	cbz	r3, 800694e <_read_r+0x1e>
 800694c:	6023      	str	r3, [r4, #0]
 800694e:	bd38      	pop	{r3, r4, r5, pc}
 8006950:	20000798 	.word	0x20000798

08006954 <_write_r>:
 8006954:	b538      	push	{r3, r4, r5, lr}
 8006956:	4d07      	ldr	r5, [pc, #28]	@ (8006974 <_write_r+0x20>)
 8006958:	4604      	mov	r4, r0
 800695a:	4608      	mov	r0, r1
 800695c:	4611      	mov	r1, r2
 800695e:	2200      	movs	r2, #0
 8006960:	602a      	str	r2, [r5, #0]
 8006962:	461a      	mov	r2, r3
 8006964:	f7fa fb25 	bl	8000fb2 <_write>
 8006968:	1c43      	adds	r3, r0, #1
 800696a:	d102      	bne.n	8006972 <_write_r+0x1e>
 800696c:	682b      	ldr	r3, [r5, #0]
 800696e:	b103      	cbz	r3, 8006972 <_write_r+0x1e>
 8006970:	6023      	str	r3, [r4, #0]
 8006972:	bd38      	pop	{r3, r4, r5, pc}
 8006974:	20000798 	.word	0x20000798

08006978 <__errno>:
 8006978:	4b01      	ldr	r3, [pc, #4]	@ (8006980 <__errno+0x8>)
 800697a:	6818      	ldr	r0, [r3, #0]
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	200000a4 	.word	0x200000a4

08006984 <__libc_init_array>:
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	4d0d      	ldr	r5, [pc, #52]	@ (80069bc <__libc_init_array+0x38>)
 8006988:	4c0d      	ldr	r4, [pc, #52]	@ (80069c0 <__libc_init_array+0x3c>)
 800698a:	1b64      	subs	r4, r4, r5
 800698c:	10a4      	asrs	r4, r4, #2
 800698e:	2600      	movs	r6, #0
 8006990:	42a6      	cmp	r6, r4
 8006992:	d109      	bne.n	80069a8 <__libc_init_array+0x24>
 8006994:	4d0b      	ldr	r5, [pc, #44]	@ (80069c4 <__libc_init_array+0x40>)
 8006996:	4c0c      	ldr	r4, [pc, #48]	@ (80069c8 <__libc_init_array+0x44>)
 8006998:	f000 fdb6 	bl	8007508 <_init>
 800699c:	1b64      	subs	r4, r4, r5
 800699e:	10a4      	asrs	r4, r4, #2
 80069a0:	2600      	movs	r6, #0
 80069a2:	42a6      	cmp	r6, r4
 80069a4:	d105      	bne.n	80069b2 <__libc_init_array+0x2e>
 80069a6:	bd70      	pop	{r4, r5, r6, pc}
 80069a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069ac:	4798      	blx	r3
 80069ae:	3601      	adds	r6, #1
 80069b0:	e7ee      	b.n	8006990 <__libc_init_array+0xc>
 80069b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80069b6:	4798      	blx	r3
 80069b8:	3601      	adds	r6, #1
 80069ba:	e7f2      	b.n	80069a2 <__libc_init_array+0x1e>
 80069bc:	080075a8 	.word	0x080075a8
 80069c0:	080075a8 	.word	0x080075a8
 80069c4:	080075a8 	.word	0x080075a8
 80069c8:	080075ac 	.word	0x080075ac

080069cc <__retarget_lock_init_recursive>:
 80069cc:	4770      	bx	lr

080069ce <__retarget_lock_acquire_recursive>:
 80069ce:	4770      	bx	lr

080069d0 <__retarget_lock_release_recursive>:
 80069d0:	4770      	bx	lr
	...

080069d4 <_free_r>:
 80069d4:	b538      	push	{r3, r4, r5, lr}
 80069d6:	4605      	mov	r5, r0
 80069d8:	2900      	cmp	r1, #0
 80069da:	d041      	beq.n	8006a60 <_free_r+0x8c>
 80069dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069e0:	1f0c      	subs	r4, r1, #4
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	bfb8      	it	lt
 80069e6:	18e4      	addlt	r4, r4, r3
 80069e8:	f000 f8e0 	bl	8006bac <__malloc_lock>
 80069ec:	4a1d      	ldr	r2, [pc, #116]	@ (8006a64 <_free_r+0x90>)
 80069ee:	6813      	ldr	r3, [r2, #0]
 80069f0:	b933      	cbnz	r3, 8006a00 <_free_r+0x2c>
 80069f2:	6063      	str	r3, [r4, #4]
 80069f4:	6014      	str	r4, [r2, #0]
 80069f6:	4628      	mov	r0, r5
 80069f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069fc:	f000 b8dc 	b.w	8006bb8 <__malloc_unlock>
 8006a00:	42a3      	cmp	r3, r4
 8006a02:	d908      	bls.n	8006a16 <_free_r+0x42>
 8006a04:	6820      	ldr	r0, [r4, #0]
 8006a06:	1821      	adds	r1, r4, r0
 8006a08:	428b      	cmp	r3, r1
 8006a0a:	bf01      	itttt	eq
 8006a0c:	6819      	ldreq	r1, [r3, #0]
 8006a0e:	685b      	ldreq	r3, [r3, #4]
 8006a10:	1809      	addeq	r1, r1, r0
 8006a12:	6021      	streq	r1, [r4, #0]
 8006a14:	e7ed      	b.n	80069f2 <_free_r+0x1e>
 8006a16:	461a      	mov	r2, r3
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	b10b      	cbz	r3, 8006a20 <_free_r+0x4c>
 8006a1c:	42a3      	cmp	r3, r4
 8006a1e:	d9fa      	bls.n	8006a16 <_free_r+0x42>
 8006a20:	6811      	ldr	r1, [r2, #0]
 8006a22:	1850      	adds	r0, r2, r1
 8006a24:	42a0      	cmp	r0, r4
 8006a26:	d10b      	bne.n	8006a40 <_free_r+0x6c>
 8006a28:	6820      	ldr	r0, [r4, #0]
 8006a2a:	4401      	add	r1, r0
 8006a2c:	1850      	adds	r0, r2, r1
 8006a2e:	4283      	cmp	r3, r0
 8006a30:	6011      	str	r1, [r2, #0]
 8006a32:	d1e0      	bne.n	80069f6 <_free_r+0x22>
 8006a34:	6818      	ldr	r0, [r3, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	6053      	str	r3, [r2, #4]
 8006a3a:	4408      	add	r0, r1
 8006a3c:	6010      	str	r0, [r2, #0]
 8006a3e:	e7da      	b.n	80069f6 <_free_r+0x22>
 8006a40:	d902      	bls.n	8006a48 <_free_r+0x74>
 8006a42:	230c      	movs	r3, #12
 8006a44:	602b      	str	r3, [r5, #0]
 8006a46:	e7d6      	b.n	80069f6 <_free_r+0x22>
 8006a48:	6820      	ldr	r0, [r4, #0]
 8006a4a:	1821      	adds	r1, r4, r0
 8006a4c:	428b      	cmp	r3, r1
 8006a4e:	bf04      	itt	eq
 8006a50:	6819      	ldreq	r1, [r3, #0]
 8006a52:	685b      	ldreq	r3, [r3, #4]
 8006a54:	6063      	str	r3, [r4, #4]
 8006a56:	bf04      	itt	eq
 8006a58:	1809      	addeq	r1, r1, r0
 8006a5a:	6021      	streq	r1, [r4, #0]
 8006a5c:	6054      	str	r4, [r2, #4]
 8006a5e:	e7ca      	b.n	80069f6 <_free_r+0x22>
 8006a60:	bd38      	pop	{r3, r4, r5, pc}
 8006a62:	bf00      	nop
 8006a64:	200007a4 	.word	0x200007a4

08006a68 <sbrk_aligned>:
 8006a68:	b570      	push	{r4, r5, r6, lr}
 8006a6a:	4e0f      	ldr	r6, [pc, #60]	@ (8006aa8 <sbrk_aligned+0x40>)
 8006a6c:	460c      	mov	r4, r1
 8006a6e:	6831      	ldr	r1, [r6, #0]
 8006a70:	4605      	mov	r5, r0
 8006a72:	b911      	cbnz	r1, 8006a7a <sbrk_aligned+0x12>
 8006a74:	f000 fcb4 	bl	80073e0 <_sbrk_r>
 8006a78:	6030      	str	r0, [r6, #0]
 8006a7a:	4621      	mov	r1, r4
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	f000 fcaf 	bl	80073e0 <_sbrk_r>
 8006a82:	1c43      	adds	r3, r0, #1
 8006a84:	d103      	bne.n	8006a8e <sbrk_aligned+0x26>
 8006a86:	f04f 34ff 	mov.w	r4, #4294967295
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	bd70      	pop	{r4, r5, r6, pc}
 8006a8e:	1cc4      	adds	r4, r0, #3
 8006a90:	f024 0403 	bic.w	r4, r4, #3
 8006a94:	42a0      	cmp	r0, r4
 8006a96:	d0f8      	beq.n	8006a8a <sbrk_aligned+0x22>
 8006a98:	1a21      	subs	r1, r4, r0
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	f000 fca0 	bl	80073e0 <_sbrk_r>
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	d1f2      	bne.n	8006a8a <sbrk_aligned+0x22>
 8006aa4:	e7ef      	b.n	8006a86 <sbrk_aligned+0x1e>
 8006aa6:	bf00      	nop
 8006aa8:	200007a0 	.word	0x200007a0

08006aac <_malloc_r>:
 8006aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ab0:	1ccd      	adds	r5, r1, #3
 8006ab2:	f025 0503 	bic.w	r5, r5, #3
 8006ab6:	3508      	adds	r5, #8
 8006ab8:	2d0c      	cmp	r5, #12
 8006aba:	bf38      	it	cc
 8006abc:	250c      	movcc	r5, #12
 8006abe:	2d00      	cmp	r5, #0
 8006ac0:	4606      	mov	r6, r0
 8006ac2:	db01      	blt.n	8006ac8 <_malloc_r+0x1c>
 8006ac4:	42a9      	cmp	r1, r5
 8006ac6:	d904      	bls.n	8006ad2 <_malloc_r+0x26>
 8006ac8:	230c      	movs	r3, #12
 8006aca:	6033      	str	r3, [r6, #0]
 8006acc:	2000      	movs	r0, #0
 8006ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ad2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ba8 <_malloc_r+0xfc>
 8006ad6:	f000 f869 	bl	8006bac <__malloc_lock>
 8006ada:	f8d8 3000 	ldr.w	r3, [r8]
 8006ade:	461c      	mov	r4, r3
 8006ae0:	bb44      	cbnz	r4, 8006b34 <_malloc_r+0x88>
 8006ae2:	4629      	mov	r1, r5
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	f7ff ffbf 	bl	8006a68 <sbrk_aligned>
 8006aea:	1c43      	adds	r3, r0, #1
 8006aec:	4604      	mov	r4, r0
 8006aee:	d158      	bne.n	8006ba2 <_malloc_r+0xf6>
 8006af0:	f8d8 4000 	ldr.w	r4, [r8]
 8006af4:	4627      	mov	r7, r4
 8006af6:	2f00      	cmp	r7, #0
 8006af8:	d143      	bne.n	8006b82 <_malloc_r+0xd6>
 8006afa:	2c00      	cmp	r4, #0
 8006afc:	d04b      	beq.n	8006b96 <_malloc_r+0xea>
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	4639      	mov	r1, r7
 8006b02:	4630      	mov	r0, r6
 8006b04:	eb04 0903 	add.w	r9, r4, r3
 8006b08:	f000 fc6a 	bl	80073e0 <_sbrk_r>
 8006b0c:	4581      	cmp	r9, r0
 8006b0e:	d142      	bne.n	8006b96 <_malloc_r+0xea>
 8006b10:	6821      	ldr	r1, [r4, #0]
 8006b12:	1a6d      	subs	r5, r5, r1
 8006b14:	4629      	mov	r1, r5
 8006b16:	4630      	mov	r0, r6
 8006b18:	f7ff ffa6 	bl	8006a68 <sbrk_aligned>
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	d03a      	beq.n	8006b96 <_malloc_r+0xea>
 8006b20:	6823      	ldr	r3, [r4, #0]
 8006b22:	442b      	add	r3, r5
 8006b24:	6023      	str	r3, [r4, #0]
 8006b26:	f8d8 3000 	ldr.w	r3, [r8]
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	bb62      	cbnz	r2, 8006b88 <_malloc_r+0xdc>
 8006b2e:	f8c8 7000 	str.w	r7, [r8]
 8006b32:	e00f      	b.n	8006b54 <_malloc_r+0xa8>
 8006b34:	6822      	ldr	r2, [r4, #0]
 8006b36:	1b52      	subs	r2, r2, r5
 8006b38:	d420      	bmi.n	8006b7c <_malloc_r+0xd0>
 8006b3a:	2a0b      	cmp	r2, #11
 8006b3c:	d917      	bls.n	8006b6e <_malloc_r+0xc2>
 8006b3e:	1961      	adds	r1, r4, r5
 8006b40:	42a3      	cmp	r3, r4
 8006b42:	6025      	str	r5, [r4, #0]
 8006b44:	bf18      	it	ne
 8006b46:	6059      	strne	r1, [r3, #4]
 8006b48:	6863      	ldr	r3, [r4, #4]
 8006b4a:	bf08      	it	eq
 8006b4c:	f8c8 1000 	streq.w	r1, [r8]
 8006b50:	5162      	str	r2, [r4, r5]
 8006b52:	604b      	str	r3, [r1, #4]
 8006b54:	4630      	mov	r0, r6
 8006b56:	f000 f82f 	bl	8006bb8 <__malloc_unlock>
 8006b5a:	f104 000b 	add.w	r0, r4, #11
 8006b5e:	1d23      	adds	r3, r4, #4
 8006b60:	f020 0007 	bic.w	r0, r0, #7
 8006b64:	1ac2      	subs	r2, r0, r3
 8006b66:	bf1c      	itt	ne
 8006b68:	1a1b      	subne	r3, r3, r0
 8006b6a:	50a3      	strne	r3, [r4, r2]
 8006b6c:	e7af      	b.n	8006ace <_malloc_r+0x22>
 8006b6e:	6862      	ldr	r2, [r4, #4]
 8006b70:	42a3      	cmp	r3, r4
 8006b72:	bf0c      	ite	eq
 8006b74:	f8c8 2000 	streq.w	r2, [r8]
 8006b78:	605a      	strne	r2, [r3, #4]
 8006b7a:	e7eb      	b.n	8006b54 <_malloc_r+0xa8>
 8006b7c:	4623      	mov	r3, r4
 8006b7e:	6864      	ldr	r4, [r4, #4]
 8006b80:	e7ae      	b.n	8006ae0 <_malloc_r+0x34>
 8006b82:	463c      	mov	r4, r7
 8006b84:	687f      	ldr	r7, [r7, #4]
 8006b86:	e7b6      	b.n	8006af6 <_malloc_r+0x4a>
 8006b88:	461a      	mov	r2, r3
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	42a3      	cmp	r3, r4
 8006b8e:	d1fb      	bne.n	8006b88 <_malloc_r+0xdc>
 8006b90:	2300      	movs	r3, #0
 8006b92:	6053      	str	r3, [r2, #4]
 8006b94:	e7de      	b.n	8006b54 <_malloc_r+0xa8>
 8006b96:	230c      	movs	r3, #12
 8006b98:	6033      	str	r3, [r6, #0]
 8006b9a:	4630      	mov	r0, r6
 8006b9c:	f000 f80c 	bl	8006bb8 <__malloc_unlock>
 8006ba0:	e794      	b.n	8006acc <_malloc_r+0x20>
 8006ba2:	6005      	str	r5, [r0, #0]
 8006ba4:	e7d6      	b.n	8006b54 <_malloc_r+0xa8>
 8006ba6:	bf00      	nop
 8006ba8:	200007a4 	.word	0x200007a4

08006bac <__malloc_lock>:
 8006bac:	4801      	ldr	r0, [pc, #4]	@ (8006bb4 <__malloc_lock+0x8>)
 8006bae:	f7ff bf0e 	b.w	80069ce <__retarget_lock_acquire_recursive>
 8006bb2:	bf00      	nop
 8006bb4:	2000079c 	.word	0x2000079c

08006bb8 <__malloc_unlock>:
 8006bb8:	4801      	ldr	r0, [pc, #4]	@ (8006bc0 <__malloc_unlock+0x8>)
 8006bba:	f7ff bf09 	b.w	80069d0 <__retarget_lock_release_recursive>
 8006bbe:	bf00      	nop
 8006bc0:	2000079c 	.word	0x2000079c

08006bc4 <__sfputc_r>:
 8006bc4:	6893      	ldr	r3, [r2, #8]
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	b410      	push	{r4}
 8006bcc:	6093      	str	r3, [r2, #8]
 8006bce:	da08      	bge.n	8006be2 <__sfputc_r+0x1e>
 8006bd0:	6994      	ldr	r4, [r2, #24]
 8006bd2:	42a3      	cmp	r3, r4
 8006bd4:	db01      	blt.n	8006bda <__sfputc_r+0x16>
 8006bd6:	290a      	cmp	r1, #10
 8006bd8:	d103      	bne.n	8006be2 <__sfputc_r+0x1e>
 8006bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bde:	f000 bb6b 	b.w	80072b8 <__swbuf_r>
 8006be2:	6813      	ldr	r3, [r2, #0]
 8006be4:	1c58      	adds	r0, r3, #1
 8006be6:	6010      	str	r0, [r2, #0]
 8006be8:	7019      	strb	r1, [r3, #0]
 8006bea:	4608      	mov	r0, r1
 8006bec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bf0:	4770      	bx	lr

08006bf2 <__sfputs_r>:
 8006bf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf4:	4606      	mov	r6, r0
 8006bf6:	460f      	mov	r7, r1
 8006bf8:	4614      	mov	r4, r2
 8006bfa:	18d5      	adds	r5, r2, r3
 8006bfc:	42ac      	cmp	r4, r5
 8006bfe:	d101      	bne.n	8006c04 <__sfputs_r+0x12>
 8006c00:	2000      	movs	r0, #0
 8006c02:	e007      	b.n	8006c14 <__sfputs_r+0x22>
 8006c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c08:	463a      	mov	r2, r7
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	f7ff ffda 	bl	8006bc4 <__sfputc_r>
 8006c10:	1c43      	adds	r3, r0, #1
 8006c12:	d1f3      	bne.n	8006bfc <__sfputs_r+0xa>
 8006c14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006c18 <_vfiprintf_r>:
 8006c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1c:	460d      	mov	r5, r1
 8006c1e:	b09d      	sub	sp, #116	@ 0x74
 8006c20:	4614      	mov	r4, r2
 8006c22:	4698      	mov	r8, r3
 8006c24:	4606      	mov	r6, r0
 8006c26:	b118      	cbz	r0, 8006c30 <_vfiprintf_r+0x18>
 8006c28:	6a03      	ldr	r3, [r0, #32]
 8006c2a:	b90b      	cbnz	r3, 8006c30 <_vfiprintf_r+0x18>
 8006c2c:	f7ff fdca 	bl	80067c4 <__sinit>
 8006c30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c32:	07d9      	lsls	r1, r3, #31
 8006c34:	d405      	bmi.n	8006c42 <_vfiprintf_r+0x2a>
 8006c36:	89ab      	ldrh	r3, [r5, #12]
 8006c38:	059a      	lsls	r2, r3, #22
 8006c3a:	d402      	bmi.n	8006c42 <_vfiprintf_r+0x2a>
 8006c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c3e:	f7ff fec6 	bl	80069ce <__retarget_lock_acquire_recursive>
 8006c42:	89ab      	ldrh	r3, [r5, #12]
 8006c44:	071b      	lsls	r3, r3, #28
 8006c46:	d501      	bpl.n	8006c4c <_vfiprintf_r+0x34>
 8006c48:	692b      	ldr	r3, [r5, #16]
 8006c4a:	b99b      	cbnz	r3, 8006c74 <_vfiprintf_r+0x5c>
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	4630      	mov	r0, r6
 8006c50:	f000 fb70 	bl	8007334 <__swsetup_r>
 8006c54:	b170      	cbz	r0, 8006c74 <_vfiprintf_r+0x5c>
 8006c56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c58:	07dc      	lsls	r4, r3, #31
 8006c5a:	d504      	bpl.n	8006c66 <_vfiprintf_r+0x4e>
 8006c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c60:	b01d      	add	sp, #116	@ 0x74
 8006c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c66:	89ab      	ldrh	r3, [r5, #12]
 8006c68:	0598      	lsls	r0, r3, #22
 8006c6a:	d4f7      	bmi.n	8006c5c <_vfiprintf_r+0x44>
 8006c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c6e:	f7ff feaf 	bl	80069d0 <__retarget_lock_release_recursive>
 8006c72:	e7f3      	b.n	8006c5c <_vfiprintf_r+0x44>
 8006c74:	2300      	movs	r3, #0
 8006c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c78:	2320      	movs	r3, #32
 8006c7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c82:	2330      	movs	r3, #48	@ 0x30
 8006c84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006e34 <_vfiprintf_r+0x21c>
 8006c88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c8c:	f04f 0901 	mov.w	r9, #1
 8006c90:	4623      	mov	r3, r4
 8006c92:	469a      	mov	sl, r3
 8006c94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c98:	b10a      	cbz	r2, 8006c9e <_vfiprintf_r+0x86>
 8006c9a:	2a25      	cmp	r2, #37	@ 0x25
 8006c9c:	d1f9      	bne.n	8006c92 <_vfiprintf_r+0x7a>
 8006c9e:	ebba 0b04 	subs.w	fp, sl, r4
 8006ca2:	d00b      	beq.n	8006cbc <_vfiprintf_r+0xa4>
 8006ca4:	465b      	mov	r3, fp
 8006ca6:	4622      	mov	r2, r4
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4630      	mov	r0, r6
 8006cac:	f7ff ffa1 	bl	8006bf2 <__sfputs_r>
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	f000 80a7 	beq.w	8006e04 <_vfiprintf_r+0x1ec>
 8006cb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cb8:	445a      	add	r2, fp
 8006cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 809f 	beq.w	8006e04 <_vfiprintf_r+0x1ec>
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ccc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006cd0:	f10a 0a01 	add.w	sl, sl, #1
 8006cd4:	9304      	str	r3, [sp, #16]
 8006cd6:	9307      	str	r3, [sp, #28]
 8006cd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006cdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006cde:	4654      	mov	r4, sl
 8006ce0:	2205      	movs	r2, #5
 8006ce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ce6:	4853      	ldr	r0, [pc, #332]	@ (8006e34 <_vfiprintf_r+0x21c>)
 8006ce8:	f7f9 fa9a 	bl	8000220 <memchr>
 8006cec:	9a04      	ldr	r2, [sp, #16]
 8006cee:	b9d8      	cbnz	r0, 8006d28 <_vfiprintf_r+0x110>
 8006cf0:	06d1      	lsls	r1, r2, #27
 8006cf2:	bf44      	itt	mi
 8006cf4:	2320      	movmi	r3, #32
 8006cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cfa:	0713      	lsls	r3, r2, #28
 8006cfc:	bf44      	itt	mi
 8006cfe:	232b      	movmi	r3, #43	@ 0x2b
 8006d00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006d04:	f89a 3000 	ldrb.w	r3, [sl]
 8006d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d0a:	d015      	beq.n	8006d38 <_vfiprintf_r+0x120>
 8006d0c:	9a07      	ldr	r2, [sp, #28]
 8006d0e:	4654      	mov	r4, sl
 8006d10:	2000      	movs	r0, #0
 8006d12:	f04f 0c0a 	mov.w	ip, #10
 8006d16:	4621      	mov	r1, r4
 8006d18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d1c:	3b30      	subs	r3, #48	@ 0x30
 8006d1e:	2b09      	cmp	r3, #9
 8006d20:	d94b      	bls.n	8006dba <_vfiprintf_r+0x1a2>
 8006d22:	b1b0      	cbz	r0, 8006d52 <_vfiprintf_r+0x13a>
 8006d24:	9207      	str	r2, [sp, #28]
 8006d26:	e014      	b.n	8006d52 <_vfiprintf_r+0x13a>
 8006d28:	eba0 0308 	sub.w	r3, r0, r8
 8006d2c:	fa09 f303 	lsl.w	r3, r9, r3
 8006d30:	4313      	orrs	r3, r2
 8006d32:	9304      	str	r3, [sp, #16]
 8006d34:	46a2      	mov	sl, r4
 8006d36:	e7d2      	b.n	8006cde <_vfiprintf_r+0xc6>
 8006d38:	9b03      	ldr	r3, [sp, #12]
 8006d3a:	1d19      	adds	r1, r3, #4
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	9103      	str	r1, [sp, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	bfbb      	ittet	lt
 8006d44:	425b      	neglt	r3, r3
 8006d46:	f042 0202 	orrlt.w	r2, r2, #2
 8006d4a:	9307      	strge	r3, [sp, #28]
 8006d4c:	9307      	strlt	r3, [sp, #28]
 8006d4e:	bfb8      	it	lt
 8006d50:	9204      	strlt	r2, [sp, #16]
 8006d52:	7823      	ldrb	r3, [r4, #0]
 8006d54:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d56:	d10a      	bne.n	8006d6e <_vfiprintf_r+0x156>
 8006d58:	7863      	ldrb	r3, [r4, #1]
 8006d5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d5c:	d132      	bne.n	8006dc4 <_vfiprintf_r+0x1ac>
 8006d5e:	9b03      	ldr	r3, [sp, #12]
 8006d60:	1d1a      	adds	r2, r3, #4
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	9203      	str	r2, [sp, #12]
 8006d66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d6a:	3402      	adds	r4, #2
 8006d6c:	9305      	str	r3, [sp, #20]
 8006d6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006e44 <_vfiprintf_r+0x22c>
 8006d72:	7821      	ldrb	r1, [r4, #0]
 8006d74:	2203      	movs	r2, #3
 8006d76:	4650      	mov	r0, sl
 8006d78:	f7f9 fa52 	bl	8000220 <memchr>
 8006d7c:	b138      	cbz	r0, 8006d8e <_vfiprintf_r+0x176>
 8006d7e:	9b04      	ldr	r3, [sp, #16]
 8006d80:	eba0 000a 	sub.w	r0, r0, sl
 8006d84:	2240      	movs	r2, #64	@ 0x40
 8006d86:	4082      	lsls	r2, r0
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	3401      	adds	r4, #1
 8006d8c:	9304      	str	r3, [sp, #16]
 8006d8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d92:	4829      	ldr	r0, [pc, #164]	@ (8006e38 <_vfiprintf_r+0x220>)
 8006d94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d98:	2206      	movs	r2, #6
 8006d9a:	f7f9 fa41 	bl	8000220 <memchr>
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	d03f      	beq.n	8006e22 <_vfiprintf_r+0x20a>
 8006da2:	4b26      	ldr	r3, [pc, #152]	@ (8006e3c <_vfiprintf_r+0x224>)
 8006da4:	bb1b      	cbnz	r3, 8006dee <_vfiprintf_r+0x1d6>
 8006da6:	9b03      	ldr	r3, [sp, #12]
 8006da8:	3307      	adds	r3, #7
 8006daa:	f023 0307 	bic.w	r3, r3, #7
 8006dae:	3308      	adds	r3, #8
 8006db0:	9303      	str	r3, [sp, #12]
 8006db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006db4:	443b      	add	r3, r7
 8006db6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006db8:	e76a      	b.n	8006c90 <_vfiprintf_r+0x78>
 8006dba:	fb0c 3202 	mla	r2, ip, r2, r3
 8006dbe:	460c      	mov	r4, r1
 8006dc0:	2001      	movs	r0, #1
 8006dc2:	e7a8      	b.n	8006d16 <_vfiprintf_r+0xfe>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	3401      	adds	r4, #1
 8006dc8:	9305      	str	r3, [sp, #20]
 8006dca:	4619      	mov	r1, r3
 8006dcc:	f04f 0c0a 	mov.w	ip, #10
 8006dd0:	4620      	mov	r0, r4
 8006dd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006dd6:	3a30      	subs	r2, #48	@ 0x30
 8006dd8:	2a09      	cmp	r2, #9
 8006dda:	d903      	bls.n	8006de4 <_vfiprintf_r+0x1cc>
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d0c6      	beq.n	8006d6e <_vfiprintf_r+0x156>
 8006de0:	9105      	str	r1, [sp, #20]
 8006de2:	e7c4      	b.n	8006d6e <_vfiprintf_r+0x156>
 8006de4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006de8:	4604      	mov	r4, r0
 8006dea:	2301      	movs	r3, #1
 8006dec:	e7f0      	b.n	8006dd0 <_vfiprintf_r+0x1b8>
 8006dee:	ab03      	add	r3, sp, #12
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	462a      	mov	r2, r5
 8006df4:	4b12      	ldr	r3, [pc, #72]	@ (8006e40 <_vfiprintf_r+0x228>)
 8006df6:	a904      	add	r1, sp, #16
 8006df8:	4630      	mov	r0, r6
 8006dfa:	f3af 8000 	nop.w
 8006dfe:	4607      	mov	r7, r0
 8006e00:	1c78      	adds	r0, r7, #1
 8006e02:	d1d6      	bne.n	8006db2 <_vfiprintf_r+0x19a>
 8006e04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e06:	07d9      	lsls	r1, r3, #31
 8006e08:	d405      	bmi.n	8006e16 <_vfiprintf_r+0x1fe>
 8006e0a:	89ab      	ldrh	r3, [r5, #12]
 8006e0c:	059a      	lsls	r2, r3, #22
 8006e0e:	d402      	bmi.n	8006e16 <_vfiprintf_r+0x1fe>
 8006e10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e12:	f7ff fddd 	bl	80069d0 <__retarget_lock_release_recursive>
 8006e16:	89ab      	ldrh	r3, [r5, #12]
 8006e18:	065b      	lsls	r3, r3, #25
 8006e1a:	f53f af1f 	bmi.w	8006c5c <_vfiprintf_r+0x44>
 8006e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e20:	e71e      	b.n	8006c60 <_vfiprintf_r+0x48>
 8006e22:	ab03      	add	r3, sp, #12
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	462a      	mov	r2, r5
 8006e28:	4b05      	ldr	r3, [pc, #20]	@ (8006e40 <_vfiprintf_r+0x228>)
 8006e2a:	a904      	add	r1, sp, #16
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f000 f879 	bl	8006f24 <_printf_i>
 8006e32:	e7e4      	b.n	8006dfe <_vfiprintf_r+0x1e6>
 8006e34:	0800756c 	.word	0x0800756c
 8006e38:	08007576 	.word	0x08007576
 8006e3c:	00000000 	.word	0x00000000
 8006e40:	08006bf3 	.word	0x08006bf3
 8006e44:	08007572 	.word	0x08007572

08006e48 <_printf_common>:
 8006e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e4c:	4616      	mov	r6, r2
 8006e4e:	4698      	mov	r8, r3
 8006e50:	688a      	ldr	r2, [r1, #8]
 8006e52:	690b      	ldr	r3, [r1, #16]
 8006e54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	bfb8      	it	lt
 8006e5c:	4613      	movlt	r3, r2
 8006e5e:	6033      	str	r3, [r6, #0]
 8006e60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006e64:	4607      	mov	r7, r0
 8006e66:	460c      	mov	r4, r1
 8006e68:	b10a      	cbz	r2, 8006e6e <_printf_common+0x26>
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	6033      	str	r3, [r6, #0]
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	0699      	lsls	r1, r3, #26
 8006e72:	bf42      	ittt	mi
 8006e74:	6833      	ldrmi	r3, [r6, #0]
 8006e76:	3302      	addmi	r3, #2
 8006e78:	6033      	strmi	r3, [r6, #0]
 8006e7a:	6825      	ldr	r5, [r4, #0]
 8006e7c:	f015 0506 	ands.w	r5, r5, #6
 8006e80:	d106      	bne.n	8006e90 <_printf_common+0x48>
 8006e82:	f104 0a19 	add.w	sl, r4, #25
 8006e86:	68e3      	ldr	r3, [r4, #12]
 8006e88:	6832      	ldr	r2, [r6, #0]
 8006e8a:	1a9b      	subs	r3, r3, r2
 8006e8c:	42ab      	cmp	r3, r5
 8006e8e:	dc26      	bgt.n	8006ede <_printf_common+0x96>
 8006e90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006e94:	6822      	ldr	r2, [r4, #0]
 8006e96:	3b00      	subs	r3, #0
 8006e98:	bf18      	it	ne
 8006e9a:	2301      	movne	r3, #1
 8006e9c:	0692      	lsls	r2, r2, #26
 8006e9e:	d42b      	bmi.n	8006ef8 <_printf_common+0xb0>
 8006ea0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ea4:	4641      	mov	r1, r8
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	47c8      	blx	r9
 8006eaa:	3001      	adds	r0, #1
 8006eac:	d01e      	beq.n	8006eec <_printf_common+0xa4>
 8006eae:	6823      	ldr	r3, [r4, #0]
 8006eb0:	6922      	ldr	r2, [r4, #16]
 8006eb2:	f003 0306 	and.w	r3, r3, #6
 8006eb6:	2b04      	cmp	r3, #4
 8006eb8:	bf02      	ittt	eq
 8006eba:	68e5      	ldreq	r5, [r4, #12]
 8006ebc:	6833      	ldreq	r3, [r6, #0]
 8006ebe:	1aed      	subeq	r5, r5, r3
 8006ec0:	68a3      	ldr	r3, [r4, #8]
 8006ec2:	bf0c      	ite	eq
 8006ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ec8:	2500      	movne	r5, #0
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	bfc4      	itt	gt
 8006ece:	1a9b      	subgt	r3, r3, r2
 8006ed0:	18ed      	addgt	r5, r5, r3
 8006ed2:	2600      	movs	r6, #0
 8006ed4:	341a      	adds	r4, #26
 8006ed6:	42b5      	cmp	r5, r6
 8006ed8:	d11a      	bne.n	8006f10 <_printf_common+0xc8>
 8006eda:	2000      	movs	r0, #0
 8006edc:	e008      	b.n	8006ef0 <_printf_common+0xa8>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	4652      	mov	r2, sl
 8006ee2:	4641      	mov	r1, r8
 8006ee4:	4638      	mov	r0, r7
 8006ee6:	47c8      	blx	r9
 8006ee8:	3001      	adds	r0, #1
 8006eea:	d103      	bne.n	8006ef4 <_printf_common+0xac>
 8006eec:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef4:	3501      	adds	r5, #1
 8006ef6:	e7c6      	b.n	8006e86 <_printf_common+0x3e>
 8006ef8:	18e1      	adds	r1, r4, r3
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	2030      	movs	r0, #48	@ 0x30
 8006efe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f02:	4422      	add	r2, r4
 8006f04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006f08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006f0c:	3302      	adds	r3, #2
 8006f0e:	e7c7      	b.n	8006ea0 <_printf_common+0x58>
 8006f10:	2301      	movs	r3, #1
 8006f12:	4622      	mov	r2, r4
 8006f14:	4641      	mov	r1, r8
 8006f16:	4638      	mov	r0, r7
 8006f18:	47c8      	blx	r9
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d0e6      	beq.n	8006eec <_printf_common+0xa4>
 8006f1e:	3601      	adds	r6, #1
 8006f20:	e7d9      	b.n	8006ed6 <_printf_common+0x8e>
	...

08006f24 <_printf_i>:
 8006f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f28:	7e0f      	ldrb	r7, [r1, #24]
 8006f2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006f2c:	2f78      	cmp	r7, #120	@ 0x78
 8006f2e:	4691      	mov	r9, r2
 8006f30:	4680      	mov	r8, r0
 8006f32:	460c      	mov	r4, r1
 8006f34:	469a      	mov	sl, r3
 8006f36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006f3a:	d807      	bhi.n	8006f4c <_printf_i+0x28>
 8006f3c:	2f62      	cmp	r7, #98	@ 0x62
 8006f3e:	d80a      	bhi.n	8006f56 <_printf_i+0x32>
 8006f40:	2f00      	cmp	r7, #0
 8006f42:	f000 80d1 	beq.w	80070e8 <_printf_i+0x1c4>
 8006f46:	2f58      	cmp	r7, #88	@ 0x58
 8006f48:	f000 80b8 	beq.w	80070bc <_printf_i+0x198>
 8006f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006f54:	e03a      	b.n	8006fcc <_printf_i+0xa8>
 8006f56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006f5a:	2b15      	cmp	r3, #21
 8006f5c:	d8f6      	bhi.n	8006f4c <_printf_i+0x28>
 8006f5e:	a101      	add	r1, pc, #4	@ (adr r1, 8006f64 <_printf_i+0x40>)
 8006f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f64:	08006fbd 	.word	0x08006fbd
 8006f68:	08006fd1 	.word	0x08006fd1
 8006f6c:	08006f4d 	.word	0x08006f4d
 8006f70:	08006f4d 	.word	0x08006f4d
 8006f74:	08006f4d 	.word	0x08006f4d
 8006f78:	08006f4d 	.word	0x08006f4d
 8006f7c:	08006fd1 	.word	0x08006fd1
 8006f80:	08006f4d 	.word	0x08006f4d
 8006f84:	08006f4d 	.word	0x08006f4d
 8006f88:	08006f4d 	.word	0x08006f4d
 8006f8c:	08006f4d 	.word	0x08006f4d
 8006f90:	080070cf 	.word	0x080070cf
 8006f94:	08006ffb 	.word	0x08006ffb
 8006f98:	08007089 	.word	0x08007089
 8006f9c:	08006f4d 	.word	0x08006f4d
 8006fa0:	08006f4d 	.word	0x08006f4d
 8006fa4:	080070f1 	.word	0x080070f1
 8006fa8:	08006f4d 	.word	0x08006f4d
 8006fac:	08006ffb 	.word	0x08006ffb
 8006fb0:	08006f4d 	.word	0x08006f4d
 8006fb4:	08006f4d 	.word	0x08006f4d
 8006fb8:	08007091 	.word	0x08007091
 8006fbc:	6833      	ldr	r3, [r6, #0]
 8006fbe:	1d1a      	adds	r2, r3, #4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6032      	str	r2, [r6, #0]
 8006fc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e09c      	b.n	800710a <_printf_i+0x1e6>
 8006fd0:	6833      	ldr	r3, [r6, #0]
 8006fd2:	6820      	ldr	r0, [r4, #0]
 8006fd4:	1d19      	adds	r1, r3, #4
 8006fd6:	6031      	str	r1, [r6, #0]
 8006fd8:	0606      	lsls	r6, r0, #24
 8006fda:	d501      	bpl.n	8006fe0 <_printf_i+0xbc>
 8006fdc:	681d      	ldr	r5, [r3, #0]
 8006fde:	e003      	b.n	8006fe8 <_printf_i+0xc4>
 8006fe0:	0645      	lsls	r5, r0, #25
 8006fe2:	d5fb      	bpl.n	8006fdc <_printf_i+0xb8>
 8006fe4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006fe8:	2d00      	cmp	r5, #0
 8006fea:	da03      	bge.n	8006ff4 <_printf_i+0xd0>
 8006fec:	232d      	movs	r3, #45	@ 0x2d
 8006fee:	426d      	negs	r5, r5
 8006ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ff4:	4858      	ldr	r0, [pc, #352]	@ (8007158 <_printf_i+0x234>)
 8006ff6:	230a      	movs	r3, #10
 8006ff8:	e011      	b.n	800701e <_printf_i+0xfa>
 8006ffa:	6821      	ldr	r1, [r4, #0]
 8006ffc:	6833      	ldr	r3, [r6, #0]
 8006ffe:	0608      	lsls	r0, r1, #24
 8007000:	f853 5b04 	ldr.w	r5, [r3], #4
 8007004:	d402      	bmi.n	800700c <_printf_i+0xe8>
 8007006:	0649      	lsls	r1, r1, #25
 8007008:	bf48      	it	mi
 800700a:	b2ad      	uxthmi	r5, r5
 800700c:	2f6f      	cmp	r7, #111	@ 0x6f
 800700e:	4852      	ldr	r0, [pc, #328]	@ (8007158 <_printf_i+0x234>)
 8007010:	6033      	str	r3, [r6, #0]
 8007012:	bf14      	ite	ne
 8007014:	230a      	movne	r3, #10
 8007016:	2308      	moveq	r3, #8
 8007018:	2100      	movs	r1, #0
 800701a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800701e:	6866      	ldr	r6, [r4, #4]
 8007020:	60a6      	str	r6, [r4, #8]
 8007022:	2e00      	cmp	r6, #0
 8007024:	db05      	blt.n	8007032 <_printf_i+0x10e>
 8007026:	6821      	ldr	r1, [r4, #0]
 8007028:	432e      	orrs	r6, r5
 800702a:	f021 0104 	bic.w	r1, r1, #4
 800702e:	6021      	str	r1, [r4, #0]
 8007030:	d04b      	beq.n	80070ca <_printf_i+0x1a6>
 8007032:	4616      	mov	r6, r2
 8007034:	fbb5 f1f3 	udiv	r1, r5, r3
 8007038:	fb03 5711 	mls	r7, r3, r1, r5
 800703c:	5dc7      	ldrb	r7, [r0, r7]
 800703e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007042:	462f      	mov	r7, r5
 8007044:	42bb      	cmp	r3, r7
 8007046:	460d      	mov	r5, r1
 8007048:	d9f4      	bls.n	8007034 <_printf_i+0x110>
 800704a:	2b08      	cmp	r3, #8
 800704c:	d10b      	bne.n	8007066 <_printf_i+0x142>
 800704e:	6823      	ldr	r3, [r4, #0]
 8007050:	07df      	lsls	r7, r3, #31
 8007052:	d508      	bpl.n	8007066 <_printf_i+0x142>
 8007054:	6923      	ldr	r3, [r4, #16]
 8007056:	6861      	ldr	r1, [r4, #4]
 8007058:	4299      	cmp	r1, r3
 800705a:	bfde      	ittt	le
 800705c:	2330      	movle	r3, #48	@ 0x30
 800705e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007062:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007066:	1b92      	subs	r2, r2, r6
 8007068:	6122      	str	r2, [r4, #16]
 800706a:	f8cd a000 	str.w	sl, [sp]
 800706e:	464b      	mov	r3, r9
 8007070:	aa03      	add	r2, sp, #12
 8007072:	4621      	mov	r1, r4
 8007074:	4640      	mov	r0, r8
 8007076:	f7ff fee7 	bl	8006e48 <_printf_common>
 800707a:	3001      	adds	r0, #1
 800707c:	d14a      	bne.n	8007114 <_printf_i+0x1f0>
 800707e:	f04f 30ff 	mov.w	r0, #4294967295
 8007082:	b004      	add	sp, #16
 8007084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	f043 0320 	orr.w	r3, r3, #32
 800708e:	6023      	str	r3, [r4, #0]
 8007090:	4832      	ldr	r0, [pc, #200]	@ (800715c <_printf_i+0x238>)
 8007092:	2778      	movs	r7, #120	@ 0x78
 8007094:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007098:	6823      	ldr	r3, [r4, #0]
 800709a:	6831      	ldr	r1, [r6, #0]
 800709c:	061f      	lsls	r7, r3, #24
 800709e:	f851 5b04 	ldr.w	r5, [r1], #4
 80070a2:	d402      	bmi.n	80070aa <_printf_i+0x186>
 80070a4:	065f      	lsls	r7, r3, #25
 80070a6:	bf48      	it	mi
 80070a8:	b2ad      	uxthmi	r5, r5
 80070aa:	6031      	str	r1, [r6, #0]
 80070ac:	07d9      	lsls	r1, r3, #31
 80070ae:	bf44      	itt	mi
 80070b0:	f043 0320 	orrmi.w	r3, r3, #32
 80070b4:	6023      	strmi	r3, [r4, #0]
 80070b6:	b11d      	cbz	r5, 80070c0 <_printf_i+0x19c>
 80070b8:	2310      	movs	r3, #16
 80070ba:	e7ad      	b.n	8007018 <_printf_i+0xf4>
 80070bc:	4826      	ldr	r0, [pc, #152]	@ (8007158 <_printf_i+0x234>)
 80070be:	e7e9      	b.n	8007094 <_printf_i+0x170>
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	f023 0320 	bic.w	r3, r3, #32
 80070c6:	6023      	str	r3, [r4, #0]
 80070c8:	e7f6      	b.n	80070b8 <_printf_i+0x194>
 80070ca:	4616      	mov	r6, r2
 80070cc:	e7bd      	b.n	800704a <_printf_i+0x126>
 80070ce:	6833      	ldr	r3, [r6, #0]
 80070d0:	6825      	ldr	r5, [r4, #0]
 80070d2:	6961      	ldr	r1, [r4, #20]
 80070d4:	1d18      	adds	r0, r3, #4
 80070d6:	6030      	str	r0, [r6, #0]
 80070d8:	062e      	lsls	r6, r5, #24
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	d501      	bpl.n	80070e2 <_printf_i+0x1be>
 80070de:	6019      	str	r1, [r3, #0]
 80070e0:	e002      	b.n	80070e8 <_printf_i+0x1c4>
 80070e2:	0668      	lsls	r0, r5, #25
 80070e4:	d5fb      	bpl.n	80070de <_printf_i+0x1ba>
 80070e6:	8019      	strh	r1, [r3, #0]
 80070e8:	2300      	movs	r3, #0
 80070ea:	6123      	str	r3, [r4, #16]
 80070ec:	4616      	mov	r6, r2
 80070ee:	e7bc      	b.n	800706a <_printf_i+0x146>
 80070f0:	6833      	ldr	r3, [r6, #0]
 80070f2:	1d1a      	adds	r2, r3, #4
 80070f4:	6032      	str	r2, [r6, #0]
 80070f6:	681e      	ldr	r6, [r3, #0]
 80070f8:	6862      	ldr	r2, [r4, #4]
 80070fa:	2100      	movs	r1, #0
 80070fc:	4630      	mov	r0, r6
 80070fe:	f7f9 f88f 	bl	8000220 <memchr>
 8007102:	b108      	cbz	r0, 8007108 <_printf_i+0x1e4>
 8007104:	1b80      	subs	r0, r0, r6
 8007106:	6060      	str	r0, [r4, #4]
 8007108:	6863      	ldr	r3, [r4, #4]
 800710a:	6123      	str	r3, [r4, #16]
 800710c:	2300      	movs	r3, #0
 800710e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007112:	e7aa      	b.n	800706a <_printf_i+0x146>
 8007114:	6923      	ldr	r3, [r4, #16]
 8007116:	4632      	mov	r2, r6
 8007118:	4649      	mov	r1, r9
 800711a:	4640      	mov	r0, r8
 800711c:	47d0      	blx	sl
 800711e:	3001      	adds	r0, #1
 8007120:	d0ad      	beq.n	800707e <_printf_i+0x15a>
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	079b      	lsls	r3, r3, #30
 8007126:	d413      	bmi.n	8007150 <_printf_i+0x22c>
 8007128:	68e0      	ldr	r0, [r4, #12]
 800712a:	9b03      	ldr	r3, [sp, #12]
 800712c:	4298      	cmp	r0, r3
 800712e:	bfb8      	it	lt
 8007130:	4618      	movlt	r0, r3
 8007132:	e7a6      	b.n	8007082 <_printf_i+0x15e>
 8007134:	2301      	movs	r3, #1
 8007136:	4632      	mov	r2, r6
 8007138:	4649      	mov	r1, r9
 800713a:	4640      	mov	r0, r8
 800713c:	47d0      	blx	sl
 800713e:	3001      	adds	r0, #1
 8007140:	d09d      	beq.n	800707e <_printf_i+0x15a>
 8007142:	3501      	adds	r5, #1
 8007144:	68e3      	ldr	r3, [r4, #12]
 8007146:	9903      	ldr	r1, [sp, #12]
 8007148:	1a5b      	subs	r3, r3, r1
 800714a:	42ab      	cmp	r3, r5
 800714c:	dcf2      	bgt.n	8007134 <_printf_i+0x210>
 800714e:	e7eb      	b.n	8007128 <_printf_i+0x204>
 8007150:	2500      	movs	r5, #0
 8007152:	f104 0619 	add.w	r6, r4, #25
 8007156:	e7f5      	b.n	8007144 <_printf_i+0x220>
 8007158:	0800757d 	.word	0x0800757d
 800715c:	0800758e 	.word	0x0800758e

08007160 <__sflush_r>:
 8007160:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007168:	0716      	lsls	r6, r2, #28
 800716a:	4605      	mov	r5, r0
 800716c:	460c      	mov	r4, r1
 800716e:	d454      	bmi.n	800721a <__sflush_r+0xba>
 8007170:	684b      	ldr	r3, [r1, #4]
 8007172:	2b00      	cmp	r3, #0
 8007174:	dc02      	bgt.n	800717c <__sflush_r+0x1c>
 8007176:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007178:	2b00      	cmp	r3, #0
 800717a:	dd48      	ble.n	800720e <__sflush_r+0xae>
 800717c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800717e:	2e00      	cmp	r6, #0
 8007180:	d045      	beq.n	800720e <__sflush_r+0xae>
 8007182:	2300      	movs	r3, #0
 8007184:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007188:	682f      	ldr	r7, [r5, #0]
 800718a:	6a21      	ldr	r1, [r4, #32]
 800718c:	602b      	str	r3, [r5, #0]
 800718e:	d030      	beq.n	80071f2 <__sflush_r+0x92>
 8007190:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007192:	89a3      	ldrh	r3, [r4, #12]
 8007194:	0759      	lsls	r1, r3, #29
 8007196:	d505      	bpl.n	80071a4 <__sflush_r+0x44>
 8007198:	6863      	ldr	r3, [r4, #4]
 800719a:	1ad2      	subs	r2, r2, r3
 800719c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800719e:	b10b      	cbz	r3, 80071a4 <__sflush_r+0x44>
 80071a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80071a2:	1ad2      	subs	r2, r2, r3
 80071a4:	2300      	movs	r3, #0
 80071a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80071a8:	6a21      	ldr	r1, [r4, #32]
 80071aa:	4628      	mov	r0, r5
 80071ac:	47b0      	blx	r6
 80071ae:	1c43      	adds	r3, r0, #1
 80071b0:	89a3      	ldrh	r3, [r4, #12]
 80071b2:	d106      	bne.n	80071c2 <__sflush_r+0x62>
 80071b4:	6829      	ldr	r1, [r5, #0]
 80071b6:	291d      	cmp	r1, #29
 80071b8:	d82b      	bhi.n	8007212 <__sflush_r+0xb2>
 80071ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007264 <__sflush_r+0x104>)
 80071bc:	40ca      	lsrs	r2, r1
 80071be:	07d6      	lsls	r6, r2, #31
 80071c0:	d527      	bpl.n	8007212 <__sflush_r+0xb2>
 80071c2:	2200      	movs	r2, #0
 80071c4:	6062      	str	r2, [r4, #4]
 80071c6:	04d9      	lsls	r1, r3, #19
 80071c8:	6922      	ldr	r2, [r4, #16]
 80071ca:	6022      	str	r2, [r4, #0]
 80071cc:	d504      	bpl.n	80071d8 <__sflush_r+0x78>
 80071ce:	1c42      	adds	r2, r0, #1
 80071d0:	d101      	bne.n	80071d6 <__sflush_r+0x76>
 80071d2:	682b      	ldr	r3, [r5, #0]
 80071d4:	b903      	cbnz	r3, 80071d8 <__sflush_r+0x78>
 80071d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80071d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071da:	602f      	str	r7, [r5, #0]
 80071dc:	b1b9      	cbz	r1, 800720e <__sflush_r+0xae>
 80071de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071e2:	4299      	cmp	r1, r3
 80071e4:	d002      	beq.n	80071ec <__sflush_r+0x8c>
 80071e6:	4628      	mov	r0, r5
 80071e8:	f7ff fbf4 	bl	80069d4 <_free_r>
 80071ec:	2300      	movs	r3, #0
 80071ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80071f0:	e00d      	b.n	800720e <__sflush_r+0xae>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4628      	mov	r0, r5
 80071f6:	47b0      	blx	r6
 80071f8:	4602      	mov	r2, r0
 80071fa:	1c50      	adds	r0, r2, #1
 80071fc:	d1c9      	bne.n	8007192 <__sflush_r+0x32>
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d0c6      	beq.n	8007192 <__sflush_r+0x32>
 8007204:	2b1d      	cmp	r3, #29
 8007206:	d001      	beq.n	800720c <__sflush_r+0xac>
 8007208:	2b16      	cmp	r3, #22
 800720a:	d11e      	bne.n	800724a <__sflush_r+0xea>
 800720c:	602f      	str	r7, [r5, #0]
 800720e:	2000      	movs	r0, #0
 8007210:	e022      	b.n	8007258 <__sflush_r+0xf8>
 8007212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007216:	b21b      	sxth	r3, r3
 8007218:	e01b      	b.n	8007252 <__sflush_r+0xf2>
 800721a:	690f      	ldr	r7, [r1, #16]
 800721c:	2f00      	cmp	r7, #0
 800721e:	d0f6      	beq.n	800720e <__sflush_r+0xae>
 8007220:	0793      	lsls	r3, r2, #30
 8007222:	680e      	ldr	r6, [r1, #0]
 8007224:	bf08      	it	eq
 8007226:	694b      	ldreq	r3, [r1, #20]
 8007228:	600f      	str	r7, [r1, #0]
 800722a:	bf18      	it	ne
 800722c:	2300      	movne	r3, #0
 800722e:	eba6 0807 	sub.w	r8, r6, r7
 8007232:	608b      	str	r3, [r1, #8]
 8007234:	f1b8 0f00 	cmp.w	r8, #0
 8007238:	dde9      	ble.n	800720e <__sflush_r+0xae>
 800723a:	6a21      	ldr	r1, [r4, #32]
 800723c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800723e:	4643      	mov	r3, r8
 8007240:	463a      	mov	r2, r7
 8007242:	4628      	mov	r0, r5
 8007244:	47b0      	blx	r6
 8007246:	2800      	cmp	r0, #0
 8007248:	dc08      	bgt.n	800725c <__sflush_r+0xfc>
 800724a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800724e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007252:	81a3      	strh	r3, [r4, #12]
 8007254:	f04f 30ff 	mov.w	r0, #4294967295
 8007258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800725c:	4407      	add	r7, r0
 800725e:	eba8 0800 	sub.w	r8, r8, r0
 8007262:	e7e7      	b.n	8007234 <__sflush_r+0xd4>
 8007264:	20400001 	.word	0x20400001

08007268 <_fflush_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	690b      	ldr	r3, [r1, #16]
 800726c:	4605      	mov	r5, r0
 800726e:	460c      	mov	r4, r1
 8007270:	b913      	cbnz	r3, 8007278 <_fflush_r+0x10>
 8007272:	2500      	movs	r5, #0
 8007274:	4628      	mov	r0, r5
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	b118      	cbz	r0, 8007282 <_fflush_r+0x1a>
 800727a:	6a03      	ldr	r3, [r0, #32]
 800727c:	b90b      	cbnz	r3, 8007282 <_fflush_r+0x1a>
 800727e:	f7ff faa1 	bl	80067c4 <__sinit>
 8007282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d0f3      	beq.n	8007272 <_fflush_r+0xa>
 800728a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800728c:	07d0      	lsls	r0, r2, #31
 800728e:	d404      	bmi.n	800729a <_fflush_r+0x32>
 8007290:	0599      	lsls	r1, r3, #22
 8007292:	d402      	bmi.n	800729a <_fflush_r+0x32>
 8007294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007296:	f7ff fb9a 	bl	80069ce <__retarget_lock_acquire_recursive>
 800729a:	4628      	mov	r0, r5
 800729c:	4621      	mov	r1, r4
 800729e:	f7ff ff5f 	bl	8007160 <__sflush_r>
 80072a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072a4:	07da      	lsls	r2, r3, #31
 80072a6:	4605      	mov	r5, r0
 80072a8:	d4e4      	bmi.n	8007274 <_fflush_r+0xc>
 80072aa:	89a3      	ldrh	r3, [r4, #12]
 80072ac:	059b      	lsls	r3, r3, #22
 80072ae:	d4e1      	bmi.n	8007274 <_fflush_r+0xc>
 80072b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072b2:	f7ff fb8d 	bl	80069d0 <__retarget_lock_release_recursive>
 80072b6:	e7dd      	b.n	8007274 <_fflush_r+0xc>

080072b8 <__swbuf_r>:
 80072b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ba:	460e      	mov	r6, r1
 80072bc:	4614      	mov	r4, r2
 80072be:	4605      	mov	r5, r0
 80072c0:	b118      	cbz	r0, 80072ca <__swbuf_r+0x12>
 80072c2:	6a03      	ldr	r3, [r0, #32]
 80072c4:	b90b      	cbnz	r3, 80072ca <__swbuf_r+0x12>
 80072c6:	f7ff fa7d 	bl	80067c4 <__sinit>
 80072ca:	69a3      	ldr	r3, [r4, #24]
 80072cc:	60a3      	str	r3, [r4, #8]
 80072ce:	89a3      	ldrh	r3, [r4, #12]
 80072d0:	071a      	lsls	r2, r3, #28
 80072d2:	d501      	bpl.n	80072d8 <__swbuf_r+0x20>
 80072d4:	6923      	ldr	r3, [r4, #16]
 80072d6:	b943      	cbnz	r3, 80072ea <__swbuf_r+0x32>
 80072d8:	4621      	mov	r1, r4
 80072da:	4628      	mov	r0, r5
 80072dc:	f000 f82a 	bl	8007334 <__swsetup_r>
 80072e0:	b118      	cbz	r0, 80072ea <__swbuf_r+0x32>
 80072e2:	f04f 37ff 	mov.w	r7, #4294967295
 80072e6:	4638      	mov	r0, r7
 80072e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	6922      	ldr	r2, [r4, #16]
 80072ee:	1a98      	subs	r0, r3, r2
 80072f0:	6963      	ldr	r3, [r4, #20]
 80072f2:	b2f6      	uxtb	r6, r6
 80072f4:	4283      	cmp	r3, r0
 80072f6:	4637      	mov	r7, r6
 80072f8:	dc05      	bgt.n	8007306 <__swbuf_r+0x4e>
 80072fa:	4621      	mov	r1, r4
 80072fc:	4628      	mov	r0, r5
 80072fe:	f7ff ffb3 	bl	8007268 <_fflush_r>
 8007302:	2800      	cmp	r0, #0
 8007304:	d1ed      	bne.n	80072e2 <__swbuf_r+0x2a>
 8007306:	68a3      	ldr	r3, [r4, #8]
 8007308:	3b01      	subs	r3, #1
 800730a:	60a3      	str	r3, [r4, #8]
 800730c:	6823      	ldr	r3, [r4, #0]
 800730e:	1c5a      	adds	r2, r3, #1
 8007310:	6022      	str	r2, [r4, #0]
 8007312:	701e      	strb	r6, [r3, #0]
 8007314:	6962      	ldr	r2, [r4, #20]
 8007316:	1c43      	adds	r3, r0, #1
 8007318:	429a      	cmp	r2, r3
 800731a:	d004      	beq.n	8007326 <__swbuf_r+0x6e>
 800731c:	89a3      	ldrh	r3, [r4, #12]
 800731e:	07db      	lsls	r3, r3, #31
 8007320:	d5e1      	bpl.n	80072e6 <__swbuf_r+0x2e>
 8007322:	2e0a      	cmp	r6, #10
 8007324:	d1df      	bne.n	80072e6 <__swbuf_r+0x2e>
 8007326:	4621      	mov	r1, r4
 8007328:	4628      	mov	r0, r5
 800732a:	f7ff ff9d 	bl	8007268 <_fflush_r>
 800732e:	2800      	cmp	r0, #0
 8007330:	d0d9      	beq.n	80072e6 <__swbuf_r+0x2e>
 8007332:	e7d6      	b.n	80072e2 <__swbuf_r+0x2a>

08007334 <__swsetup_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	4b29      	ldr	r3, [pc, #164]	@ (80073dc <__swsetup_r+0xa8>)
 8007338:	4605      	mov	r5, r0
 800733a:	6818      	ldr	r0, [r3, #0]
 800733c:	460c      	mov	r4, r1
 800733e:	b118      	cbz	r0, 8007348 <__swsetup_r+0x14>
 8007340:	6a03      	ldr	r3, [r0, #32]
 8007342:	b90b      	cbnz	r3, 8007348 <__swsetup_r+0x14>
 8007344:	f7ff fa3e 	bl	80067c4 <__sinit>
 8007348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800734c:	0719      	lsls	r1, r3, #28
 800734e:	d422      	bmi.n	8007396 <__swsetup_r+0x62>
 8007350:	06da      	lsls	r2, r3, #27
 8007352:	d407      	bmi.n	8007364 <__swsetup_r+0x30>
 8007354:	2209      	movs	r2, #9
 8007356:	602a      	str	r2, [r5, #0]
 8007358:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800735c:	81a3      	strh	r3, [r4, #12]
 800735e:	f04f 30ff 	mov.w	r0, #4294967295
 8007362:	e033      	b.n	80073cc <__swsetup_r+0x98>
 8007364:	0758      	lsls	r0, r3, #29
 8007366:	d512      	bpl.n	800738e <__swsetup_r+0x5a>
 8007368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800736a:	b141      	cbz	r1, 800737e <__swsetup_r+0x4a>
 800736c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007370:	4299      	cmp	r1, r3
 8007372:	d002      	beq.n	800737a <__swsetup_r+0x46>
 8007374:	4628      	mov	r0, r5
 8007376:	f7ff fb2d 	bl	80069d4 <_free_r>
 800737a:	2300      	movs	r3, #0
 800737c:	6363      	str	r3, [r4, #52]	@ 0x34
 800737e:	89a3      	ldrh	r3, [r4, #12]
 8007380:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007384:	81a3      	strh	r3, [r4, #12]
 8007386:	2300      	movs	r3, #0
 8007388:	6063      	str	r3, [r4, #4]
 800738a:	6923      	ldr	r3, [r4, #16]
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	89a3      	ldrh	r3, [r4, #12]
 8007390:	f043 0308 	orr.w	r3, r3, #8
 8007394:	81a3      	strh	r3, [r4, #12]
 8007396:	6923      	ldr	r3, [r4, #16]
 8007398:	b94b      	cbnz	r3, 80073ae <__swsetup_r+0x7a>
 800739a:	89a3      	ldrh	r3, [r4, #12]
 800739c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073a4:	d003      	beq.n	80073ae <__swsetup_r+0x7a>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4628      	mov	r0, r5
 80073aa:	f000 f84f 	bl	800744c <__smakebuf_r>
 80073ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073b2:	f013 0201 	ands.w	r2, r3, #1
 80073b6:	d00a      	beq.n	80073ce <__swsetup_r+0x9a>
 80073b8:	2200      	movs	r2, #0
 80073ba:	60a2      	str	r2, [r4, #8]
 80073bc:	6962      	ldr	r2, [r4, #20]
 80073be:	4252      	negs	r2, r2
 80073c0:	61a2      	str	r2, [r4, #24]
 80073c2:	6922      	ldr	r2, [r4, #16]
 80073c4:	b942      	cbnz	r2, 80073d8 <__swsetup_r+0xa4>
 80073c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80073ca:	d1c5      	bne.n	8007358 <__swsetup_r+0x24>
 80073cc:	bd38      	pop	{r3, r4, r5, pc}
 80073ce:	0799      	lsls	r1, r3, #30
 80073d0:	bf58      	it	pl
 80073d2:	6962      	ldrpl	r2, [r4, #20]
 80073d4:	60a2      	str	r2, [r4, #8]
 80073d6:	e7f4      	b.n	80073c2 <__swsetup_r+0x8e>
 80073d8:	2000      	movs	r0, #0
 80073da:	e7f7      	b.n	80073cc <__swsetup_r+0x98>
 80073dc:	200000a4 	.word	0x200000a4

080073e0 <_sbrk_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4d06      	ldr	r5, [pc, #24]	@ (80073fc <_sbrk_r+0x1c>)
 80073e4:	2300      	movs	r3, #0
 80073e6:	4604      	mov	r4, r0
 80073e8:	4608      	mov	r0, r1
 80073ea:	602b      	str	r3, [r5, #0]
 80073ec:	f7f9 fe32 	bl	8001054 <_sbrk>
 80073f0:	1c43      	adds	r3, r0, #1
 80073f2:	d102      	bne.n	80073fa <_sbrk_r+0x1a>
 80073f4:	682b      	ldr	r3, [r5, #0]
 80073f6:	b103      	cbz	r3, 80073fa <_sbrk_r+0x1a>
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	bd38      	pop	{r3, r4, r5, pc}
 80073fc:	20000798 	.word	0x20000798

08007400 <__swhatbuf_r>:
 8007400:	b570      	push	{r4, r5, r6, lr}
 8007402:	460c      	mov	r4, r1
 8007404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007408:	2900      	cmp	r1, #0
 800740a:	b096      	sub	sp, #88	@ 0x58
 800740c:	4615      	mov	r5, r2
 800740e:	461e      	mov	r6, r3
 8007410:	da0d      	bge.n	800742e <__swhatbuf_r+0x2e>
 8007412:	89a3      	ldrh	r3, [r4, #12]
 8007414:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007418:	f04f 0100 	mov.w	r1, #0
 800741c:	bf14      	ite	ne
 800741e:	2340      	movne	r3, #64	@ 0x40
 8007420:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007424:	2000      	movs	r0, #0
 8007426:	6031      	str	r1, [r6, #0]
 8007428:	602b      	str	r3, [r5, #0]
 800742a:	b016      	add	sp, #88	@ 0x58
 800742c:	bd70      	pop	{r4, r5, r6, pc}
 800742e:	466a      	mov	r2, sp
 8007430:	f000 f848 	bl	80074c4 <_fstat_r>
 8007434:	2800      	cmp	r0, #0
 8007436:	dbec      	blt.n	8007412 <__swhatbuf_r+0x12>
 8007438:	9901      	ldr	r1, [sp, #4]
 800743a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800743e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007442:	4259      	negs	r1, r3
 8007444:	4159      	adcs	r1, r3
 8007446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800744a:	e7eb      	b.n	8007424 <__swhatbuf_r+0x24>

0800744c <__smakebuf_r>:
 800744c:	898b      	ldrh	r3, [r1, #12]
 800744e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007450:	079d      	lsls	r5, r3, #30
 8007452:	4606      	mov	r6, r0
 8007454:	460c      	mov	r4, r1
 8007456:	d507      	bpl.n	8007468 <__smakebuf_r+0x1c>
 8007458:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800745c:	6023      	str	r3, [r4, #0]
 800745e:	6123      	str	r3, [r4, #16]
 8007460:	2301      	movs	r3, #1
 8007462:	6163      	str	r3, [r4, #20]
 8007464:	b003      	add	sp, #12
 8007466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007468:	ab01      	add	r3, sp, #4
 800746a:	466a      	mov	r2, sp
 800746c:	f7ff ffc8 	bl	8007400 <__swhatbuf_r>
 8007470:	9f00      	ldr	r7, [sp, #0]
 8007472:	4605      	mov	r5, r0
 8007474:	4639      	mov	r1, r7
 8007476:	4630      	mov	r0, r6
 8007478:	f7ff fb18 	bl	8006aac <_malloc_r>
 800747c:	b948      	cbnz	r0, 8007492 <__smakebuf_r+0x46>
 800747e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007482:	059a      	lsls	r2, r3, #22
 8007484:	d4ee      	bmi.n	8007464 <__smakebuf_r+0x18>
 8007486:	f023 0303 	bic.w	r3, r3, #3
 800748a:	f043 0302 	orr.w	r3, r3, #2
 800748e:	81a3      	strh	r3, [r4, #12]
 8007490:	e7e2      	b.n	8007458 <__smakebuf_r+0xc>
 8007492:	89a3      	ldrh	r3, [r4, #12]
 8007494:	6020      	str	r0, [r4, #0]
 8007496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800749a:	81a3      	strh	r3, [r4, #12]
 800749c:	9b01      	ldr	r3, [sp, #4]
 800749e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80074a2:	b15b      	cbz	r3, 80074bc <__smakebuf_r+0x70>
 80074a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a8:	4630      	mov	r0, r6
 80074aa:	f000 f81d 	bl	80074e8 <_isatty_r>
 80074ae:	b128      	cbz	r0, 80074bc <__smakebuf_r+0x70>
 80074b0:	89a3      	ldrh	r3, [r4, #12]
 80074b2:	f023 0303 	bic.w	r3, r3, #3
 80074b6:	f043 0301 	orr.w	r3, r3, #1
 80074ba:	81a3      	strh	r3, [r4, #12]
 80074bc:	89a3      	ldrh	r3, [r4, #12]
 80074be:	431d      	orrs	r5, r3
 80074c0:	81a5      	strh	r5, [r4, #12]
 80074c2:	e7cf      	b.n	8007464 <__smakebuf_r+0x18>

080074c4 <_fstat_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4d07      	ldr	r5, [pc, #28]	@ (80074e4 <_fstat_r+0x20>)
 80074c8:	2300      	movs	r3, #0
 80074ca:	4604      	mov	r4, r0
 80074cc:	4608      	mov	r0, r1
 80074ce:	4611      	mov	r1, r2
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	f7f9 fd96 	bl	8001002 <_fstat>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	d102      	bne.n	80074e0 <_fstat_r+0x1c>
 80074da:	682b      	ldr	r3, [r5, #0]
 80074dc:	b103      	cbz	r3, 80074e0 <_fstat_r+0x1c>
 80074de:	6023      	str	r3, [r4, #0]
 80074e0:	bd38      	pop	{r3, r4, r5, pc}
 80074e2:	bf00      	nop
 80074e4:	20000798 	.word	0x20000798

080074e8 <_isatty_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4d06      	ldr	r5, [pc, #24]	@ (8007504 <_isatty_r+0x1c>)
 80074ec:	2300      	movs	r3, #0
 80074ee:	4604      	mov	r4, r0
 80074f0:	4608      	mov	r0, r1
 80074f2:	602b      	str	r3, [r5, #0]
 80074f4:	f7f9 fd95 	bl	8001022 <_isatty>
 80074f8:	1c43      	adds	r3, r0, #1
 80074fa:	d102      	bne.n	8007502 <_isatty_r+0x1a>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	b103      	cbz	r3, 8007502 <_isatty_r+0x1a>
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	bd38      	pop	{r3, r4, r5, pc}
 8007504:	20000798 	.word	0x20000798

08007508 <_init>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	bf00      	nop
 800750c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800750e:	bc08      	pop	{r3}
 8007510:	469e      	mov	lr, r3
 8007512:	4770      	bx	lr

08007514 <_fini>:
 8007514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007516:	bf00      	nop
 8007518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800751a:	bc08      	pop	{r3}
 800751c:	469e      	mov	lr, r3
 800751e:	4770      	bx	lr
