#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027ff0b38190 .scope module, "tb_v" "tb_v" 2 5;
 .timescale -9 -12;
v0000027ff0b42f10_0 .var "clk", 0 0;
v0000027ff0b420b0_0 .net "instruction", 31 0, v0000027ff0b49c20_0;  1 drivers
v0000027ff0b42290_0 .var "pc", 63 0;
v0000027ff0b42bf0_0 .net "pc_next", 63 0, L_0000027ff0b42470;  1 drivers
v0000027ff0b42ab0_0 .var "reset", 0 0;
S_0000027ff0b38790 .scope module, "uut" "IF" 2 17, 3 1 0, S_0000027ff0b38190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "pc_next";
    .port_info 3 /INPUT 64 "pc";
    .port_info 4 /OUTPUT 32 "instruction";
L_0000027ff0ba0ff8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027ff0b45c30_0 .net/2u *"_ivl_0", 63 0, L_0000027ff0ba0ff8;  1 drivers
v0000027ff0b45cd0_0 .net "clk", 0 0, v0000027ff0b42f10_0;  1 drivers
v0000027ff0b45d70_0 .net "instruction", 31 0, v0000027ff0b49c20_0;  alias, 1 drivers
v0000027ff0b45e10_0 .net "mid", 63 0, v0000027ff0c8e190_0;  1 drivers
v0000027ff0b42a10_0 .net "pc", 63 0, v0000027ff0b42290_0;  1 drivers
v0000027ff0b42e70_0 .net "pc_next", 63 0, L_0000027ff0b42470;  alias, 1 drivers
v0000027ff0b42fb0_0 .net "reset", 0 0, v0000027ff0b42ab0_0;  1 drivers
L_0000027ff0b42470 .arith/sum 64, v0000027ff0c8e190_0, L_0000027ff0ba0ff8;
S_0000027ff0b38920 .scope module, "m11" "Memory" 3 7, 4 1 0, S_0000027ff0b38790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 64 "pc";
v0000027ff0b49c20_0 .var "instruction", 31 0;
v0000027ff0c8dd70 .array "instructions", 19 0, 31 0;
v0000027ff0c8dec0_0 .net "pc", 63 0, v0000027ff0b42290_0;  alias, 1 drivers
v0000027ff0c8dd70_0 .array/port v0000027ff0c8dd70, 0;
v0000027ff0c8dd70_1 .array/port v0000027ff0c8dd70, 1;
v0000027ff0c8dd70_2 .array/port v0000027ff0c8dd70, 2;
E_0000027ff0b37710/0 .event anyedge, v0000027ff0c8dec0_0, v0000027ff0c8dd70_0, v0000027ff0c8dd70_1, v0000027ff0c8dd70_2;
v0000027ff0c8dd70_3 .array/port v0000027ff0c8dd70, 3;
v0000027ff0c8dd70_4 .array/port v0000027ff0c8dd70, 4;
v0000027ff0c8dd70_5 .array/port v0000027ff0c8dd70, 5;
v0000027ff0c8dd70_6 .array/port v0000027ff0c8dd70, 6;
E_0000027ff0b37710/1 .event anyedge, v0000027ff0c8dd70_3, v0000027ff0c8dd70_4, v0000027ff0c8dd70_5, v0000027ff0c8dd70_6;
v0000027ff0c8dd70_7 .array/port v0000027ff0c8dd70, 7;
v0000027ff0c8dd70_8 .array/port v0000027ff0c8dd70, 8;
v0000027ff0c8dd70_9 .array/port v0000027ff0c8dd70, 9;
v0000027ff0c8dd70_10 .array/port v0000027ff0c8dd70, 10;
E_0000027ff0b37710/2 .event anyedge, v0000027ff0c8dd70_7, v0000027ff0c8dd70_8, v0000027ff0c8dd70_9, v0000027ff0c8dd70_10;
v0000027ff0c8dd70_11 .array/port v0000027ff0c8dd70, 11;
v0000027ff0c8dd70_12 .array/port v0000027ff0c8dd70, 12;
v0000027ff0c8dd70_13 .array/port v0000027ff0c8dd70, 13;
v0000027ff0c8dd70_14 .array/port v0000027ff0c8dd70, 14;
E_0000027ff0b37710/3 .event anyedge, v0000027ff0c8dd70_11, v0000027ff0c8dd70_12, v0000027ff0c8dd70_13, v0000027ff0c8dd70_14;
v0000027ff0c8dd70_15 .array/port v0000027ff0c8dd70, 15;
v0000027ff0c8dd70_16 .array/port v0000027ff0c8dd70, 16;
v0000027ff0c8dd70_17 .array/port v0000027ff0c8dd70, 17;
v0000027ff0c8dd70_18 .array/port v0000027ff0c8dd70, 18;
E_0000027ff0b37710/4 .event anyedge, v0000027ff0c8dd70_15, v0000027ff0c8dd70_16, v0000027ff0c8dd70_17, v0000027ff0c8dd70_18;
v0000027ff0c8dd70_19 .array/port v0000027ff0c8dd70, 19;
E_0000027ff0b37710/5 .event anyedge, v0000027ff0c8dd70_19;
E_0000027ff0b37710 .event/or E_0000027ff0b37710/0, E_0000027ff0b37710/1, E_0000027ff0b37710/2, E_0000027ff0b37710/3, E_0000027ff0b37710/4, E_0000027ff0b37710/5;
S_0000027ff0c8df60 .scope module, "p1" "PC" 3 8, 5 1 0, S_0000027ff0b38790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "pcnext";
    .port_info 3 /OUTPUT 64 "pc";
v0000027ff0c8e0f0_0 .net "clk", 0 0, v0000027ff0b42f10_0;  alias, 1 drivers
v0000027ff0c8e190_0 .var "pc", 63 0;
v0000027ff0b45af0_0 .net "pcnext", 63 0, v0000027ff0b42290_0;  alias, 1 drivers
v0000027ff0b45b90_0 .net "reset", 0 0, v0000027ff0b42ab0_0;  alias, 1 drivers
E_0000027ff0b371d0/0 .event anyedge, v0000027ff0c8e190_0, v0000027ff0b45b90_0;
E_0000027ff0b371d0/1 .event posedge, v0000027ff0c8e0f0_0;
E_0000027ff0b371d0 .event/or E_0000027ff0b371d0/0, E_0000027ff0b371d0/1;
    .scope S_0000027ff0b38920;
T_0 ;
    %vpi_call 4 8 "$readmemb", "memory.mem", v0000027ff0c8dd70 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000027ff0b38920;
T_1 ;
    %wait E_0000027ff0b37710;
    %load/vec4 v0000027ff0c8dec0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000027ff0c8dd70, 4;
    %store/vec4 v0000027ff0b49c20_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027ff0c8df60;
T_2 ;
    %wait E_0000027ff0b371d0;
    %load/vec4 v0000027ff0b45b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027ff0c8e0f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027ff0b45af0_0;
    %assign/vec4 v0000027ff0c8e190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027ff0b45b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967292, 0, 32;
    %assign/vec4 v0000027ff0c8e190_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027ff0c8df60;
T_3 ;
    %load/vec4 v0000027ff0b45b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027ff0c8e190_0, 0;
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0000027ff0b38190;
T_4 ;
    %vpi_call 2 27 "$monitor", $time, ".clk:%b pc:%b inst:%b pc_next:%b", v0000027ff0b42f10_0, v0000027ff0b42290_0, v0000027ff0b420b0_0, v0000027ff0b42bf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff0b42f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff0b42ab0_0, 0, 1;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0000027ff0b42290_0, 0, 64;
    %delay 100000, 0;
    %load/vec4 v0000027ff0b42bf0_0;
    %store/vec4 v0000027ff0b42290_0, 0, 64;
    %vpi_call 2 35 "$monitor", $time, ".clk:%b pc:%b inst:%b pc_next:%b", v0000027ff0b42f10_0, v0000027ff0b42290_0, v0000027ff0b420b0_0, v0000027ff0b42bf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff0b42f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff0b42ab0_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v0000027ff0b42bf0_0;
    %store/vec4 v0000027ff0b42290_0, 0, 64;
    %vpi_call 2 40 "$monitor", $time, ".clk:%b pc:%b inst:%b pc_next:%b", v0000027ff0b42f10_0, v0000027ff0b42290_0, v0000027ff0b420b0_0, v0000027ff0b42bf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff0b42f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff0b42ab0_0, 0, 1;
    %delay 100000, 0;
    %load/vec4 v0000027ff0b42bf0_0;
    %store/vec4 v0000027ff0b42290_0, 0, 64;
    %vpi_call 2 45 "$monitor", $time, ".clk:%b pc:%b inst:%b pc_next:%b", v0000027ff0b42f10_0, v0000027ff0b42290_0, v0000027ff0b420b0_0, v0000027ff0b42bf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027ff0b42f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027ff0b42ab0_0, 0, 1;
    %delay 100000, 0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "IF.v";
    "Memory.v";
    "PC.v";
