
---------- Begin Simulation Statistics ----------
simSeconds                                   0.546583                       # Number of seconds simulated (Second)
simTicks                                 546582773000                       # Number of ticks simulated (Tick)
finalTick                                546582773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1662.15                       # Real time elapsed on the host (Second)
hostTickRate                                328840497                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8664788                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      178468490                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    60163                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     107372                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1093165547                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              10.931655                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.091477                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       187382765                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     9041                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      186255845                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  29266                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              8923314                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7884093                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                4381                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1092505422                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.170485                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.809179                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1028805001     94.17%     94.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  17846526      1.63%     95.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   9420851      0.86%     96.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  19956840      1.83%     98.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4905719      0.45%     98.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3407736      0.31%     99.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   4924208      0.45%     99.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   2418035      0.22%     99.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    820506      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1092505422                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1335694     68.43%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     1      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    648      0.03%     68.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     68.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     55      0.00%     68.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    97      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   96      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     68.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 530307     27.17%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 20355      1.04%     96.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             21622      1.11%     97.79% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            43167      2.21%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1104763      0.59%      0.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     112256111     60.27%     60.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      4919253      2.64%     63.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          9494      0.01%     63.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        16453      0.01%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1904      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           29      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5465      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16852      0.01%     63.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          102      0.00%     63.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14177      0.01%     63.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       119831      0.06%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2219      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          131      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            1      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          249      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            9      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           72      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            5      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     38256341     20.54%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     28838699     15.48%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       200095      0.11%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       493590      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      186255845                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.170382                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1952042                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.010480                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1465108666                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               195180679                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       184305384                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1889754                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1136237                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           870493                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   186126649                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       976475                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    399222                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           51027                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          660125                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       38551845                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      29512412                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2952327                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1337043                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1417      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        601950      6.11%      6.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       331344      3.36%      9.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       286913      2.91%     12.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      7940954     80.59%     92.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       324774      3.30%     96.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       366066      3.72%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        9853418                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1255      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        64113      5.64%      5.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        29276      2.58%      8.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        51139      4.50%     12.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       752323     66.19%     79.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        96674      8.51%     87.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     87.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond       141827     12.48%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1136607                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          361      0.19%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           22      0.01%      0.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        12299      6.38%      6.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect         9723      5.04%     11.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       106707     55.33%     66.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        16368      8.49%     75.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     75.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        47362     24.56%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       192842                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          162      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       537837      6.17%      6.17% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       302068      3.47%      9.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       235774      2.70%     12.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      7188630     82.47%     94.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       228100      2.62%     97.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       224239      2.57%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      8716810                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          162      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        10986      6.23%      6.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect         9458      5.36%     11.68% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        96921     54.94%     66.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        12304      6.98%     73.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     73.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        46569     26.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       176400                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3932346     39.91%     39.91% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      4842549     49.15%     89.05% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       601946      6.11%     95.16% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       476577      4.84%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      9853418                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       118810     64.70%     64.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        43577     23.73%     88.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      0.01%     88.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect        21213     11.55%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       183622                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           7942371                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      4253214                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            192842                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          43170                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       146226                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         46616                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              9853418                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                88758                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 6306045                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.639986                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           46636                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          652979                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             476577                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           176402                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1417      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       601950      6.11%      6.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       331344      3.36%      9.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       286913      2.91%     12.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      7940954     80.59%     92.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       324774      3.30%     96.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       366066      3.72%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      9853418                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          334      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       594763     16.77%     16.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        14000      0.39%     17.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       286118      8.07%     25.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2270694     64.01%     89.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        15398      0.43%     89.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       366066     10.32%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       3547373                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        12299     13.86%     13.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     13.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        60091     67.70%     81.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        16368     18.44%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        88758                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        12299     13.86%     13.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        60091     67.70%     81.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        16368     18.44%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        88758                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       652979                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       476577                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses       176402                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords        57085                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       710064                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               682370                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 682365                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             144528                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 537837                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              537837                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         8842753                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            4660                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            163619                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1091301836                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.163537                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.818751                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1019242014     93.40%     93.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        33822670      3.10%     96.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        15524186      1.42%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8067203      0.74%     98.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         4737674      0.43%     99.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2153967      0.20%     99.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          834734      0.08%     99.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          688200      0.06%     99.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         6231188      0.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1091301836                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         932                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                537842                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1000678      0.56%      0.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    107242799     60.09%     60.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      4787414      2.68%     63.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         8575      0.00%     63.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        14841      0.01%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1184      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         4898      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        14390      0.01%     63.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          102      0.00%     63.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        12430      0.01%     63.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       111445      0.06%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1068      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          122      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            1      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          237      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            7      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           57      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            4      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     63.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     36942655     20.70%     84.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     27733709     15.54%     99.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       137740      0.08%     99.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       454134      0.25%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    178468490                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6231188                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            100000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              178468490                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      100000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        178468490                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 10.931655                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.091477                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           65268238                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             785853                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         177103940                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         37080395                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        28187843                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1000678      0.56%      0.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    107242799     60.09%     60.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      4787414      2.68%     63.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         8575      0.00%     63.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        14841      0.01%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1184      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         4898      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        14390      0.01%     63.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          102      0.00%     63.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        12430      0.01%     63.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       111445      0.06%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1068      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          122      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            1      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          237      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            7      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           57      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            4      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     36942655     20.70%     84.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     27733709     15.54%     99.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       137740      0.08%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       454134      0.25%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    178468490                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      8716810                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      7718798                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       997850                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      7188630                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1528018                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       537842                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       537837                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       43026248                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          43026248                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      43026248                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         43026248                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     16612906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        16612906                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     16612906                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       16612906                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 533384410803                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 533384410803                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 533384410803                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 533384410803                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     59639154                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      59639154                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     59639154                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     59639154                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.278557                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.278557                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.278557                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.278557                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 32106.629075                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 32106.629075                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 32106.629075                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 32106.629075                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       110991                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         6511                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         4701                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           59                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      23.610083                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   110.355932                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     16394805                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          16394805                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       168960                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        168960                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       168960                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       168960                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     16443946                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     16443946                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     16443946                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     16443946                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 513651211303                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 513651211303                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 513651211303                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 513651211303                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.275724                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.275724                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.275724                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.275724                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 31236.493437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 31236.493437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 31236.493437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 31236.493437                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               16443424                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          466                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          466                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          466                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          466                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      1924000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      1924000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          466                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          466                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          466                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          466                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     31195038                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        31195038                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       250254                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        250254                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5137044000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5137044000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     31445292                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     31445292                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007958                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007958                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 20527.320243                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20527.320243                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       168931                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       168931                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        81323                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        81323                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1767299500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1767299500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002586                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 21731.853227                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 21731.853227                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     11831210                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11831210                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     16362652                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     16362652                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 528247366803                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 528247366803                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     28193862                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     28193862                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.580362                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.580362                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 32283.725572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 32283.725572                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           29                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           29                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     16362623                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     16362623                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 511883911803                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 511883911803                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.580361                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.580361                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 31283.731942                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 31283.731942                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.971523                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             59471125                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           16443936                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.616599                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.971523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          190                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          286                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          493564624                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         493564624                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 11314236                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1054463014                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14753379                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              11773994                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 200799                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4737046                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 31128                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              189272130                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                131358                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           185856623                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          9088958                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        38386924                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       29283364                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.170017                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       41047385                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      79631031                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         956863                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        381193                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     237339221                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    138469605                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          67670288                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     85346445                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         3262                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5921072                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1077859127                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  463388                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1759                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14462                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  12224252                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 68597                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1092505422                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.175768                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.095619                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1060795469     97.10%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1451656      0.13%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3143878      0.29%     97.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2291023      0.21%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1769197      0.16%     97.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1745575      0.16%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  3857391      0.35%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1144196      0.10%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 16307037      1.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1092505422                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             106959241                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.097844                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            9853418                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009014                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     14398296                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       12114726                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12114726                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12114726                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12114726                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       109525                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          109525                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       109525                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         109525                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1897479996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1897479996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1897479996                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1897479996                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12224251                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12224251                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12224251                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12224251                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.008960                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.008960                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.008960                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.008960                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 17324.629044                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 17324.629044                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 17324.629044                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 17324.629044                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2756                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           42                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      65.619048                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       102071                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            102071                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         6933                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          6933                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         6933                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         6933                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       102592                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       102592                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       102592                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       102592                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1659759497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1659759497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1659759497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1659759497                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.008392                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.008392                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.008392                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.008392                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 16178.254610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 16178.254610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 16178.254610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 16178.254610                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 102071                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12114726                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12114726                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       109525                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        109525                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1897479996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1897479996                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12224251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12224251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.008960                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.008960                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 17324.629044                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 17324.629044                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         6933                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         6933                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       102592                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       102592                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1659759497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1659759497                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.008392                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.008392                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 16178.254610                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 16178.254610                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.978702                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             12217318                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             102592                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             119.086459                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.978702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           97896600                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          97896600                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    200799                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1261772                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                472830152                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              187391806                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                26619                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 38551845                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                29512412                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  6848                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     12359                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                472302050                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           1815                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          75177                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       112783                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               187960                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                185726005                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               185175877                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  95248856                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 135909396                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.169394                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.700826                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     6915981                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1471449                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1882                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                1815                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1324569                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   63                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   4413                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           37080395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.339751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.076111                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               36833535     99.33%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                21858      0.06%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               160301      0.43%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                21554      0.06%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  369      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2531      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                16841      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  355      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  556      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  853      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1393      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1089      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1968      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1854      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               6166      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1245      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                762      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2406      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                533      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                838      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1160      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                137      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 50      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 66      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 87      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                158      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                165      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                199      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1225      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             37080395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                38365681                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                29294025                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4811                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    506519                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                12226775                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      3898                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 200799                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 15283559                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               474352246                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          63513                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  22520921                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             580084384                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              188517022                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7221                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 968796                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2381962                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              575639825                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           352264558                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   648901157                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                240459151                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1203349                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             334923342                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17341214                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    3393                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                3370                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  71985555                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1271918337                       # The number of ROB reads (Count)
system.cpu.rob.writes                       375832404                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  178468490                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   222                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  96682                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data               14188202                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  14284884                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 96682                       # number of overall hits (Count)
system.l2.overallHits::cpu.data              14188202                       # number of overall hits (Count)
system.l2.overallHits::total                 14284884                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 5897                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              2255735                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2261632                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                5897                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             2255735                       # number of overall misses (Count)
system.l2.overallMisses::total                2261632                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       484435000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    182365146500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       182849581500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      484435000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   182365146500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      182849581500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             102579                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           16443937                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              16546516                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            102579                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          16443937                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             16546516                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.057487                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.137177                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.136683                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.057487                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.137177                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.136683                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82149.397999                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80845.111017                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80848.511827                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82149.397999                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80845.111017                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80848.511827                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2245610                       # number of writebacks (Count)
system.l2.writebacks::total                   2245610                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             5897                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          2255735                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2261632                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            5897                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         2255735                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2261632                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    425465000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 159807796500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   160233261500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    425465000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 159807796500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  160233261500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.057487                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.137177                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.136683                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.057487                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.137177                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.136683                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72149.397999                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70845.111017                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70848.511827                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72149.397999                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70845.111017                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70848.511827                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2258502                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          100                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            100                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst           96682                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              96682                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          5897                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             5897                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    484435000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    484435000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       102579                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         102579                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.057487                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.057487                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82149.397999                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82149.397999                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         5897                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         5897                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    425465000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    425465000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.057487                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.057487                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72149.397999                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72149.397999                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data           14113501                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total              14113501                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          2249114                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2249114                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 181800404000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   181800404000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       16362615                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          16362615                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.137454                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.137454                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80832.009405                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80832.009405                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      2249114                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2249114                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 159309264000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 159309264000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.137454                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.137454                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70832.009405                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70832.009405                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          74701                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             74701                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6621                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6621                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    564742500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    564742500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        81322                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         81322                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.081417                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.081417                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 85295.650204                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85295.650204                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6621                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6621                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    498532500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    498532500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.081417                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.081417                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 75295.650204                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 75295.650204                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.222222                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.222222                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.222222                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.222222                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       101983                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           101983                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       101983                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       101983                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     16394805                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         16394805                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     16394805                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     16394805                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4094.984967                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     33091829                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2262598                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.625589                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       4.992534                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        24.160257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4065.832177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.005899                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.992635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   55                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  529                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3500                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   12                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  266998046                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 266998046                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2245610.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      5897.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   2255711.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.005361012500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       130372                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       130372                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             6855973                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2116681                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2261632                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2245610                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2261632                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2245610                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     24                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.64                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2261632                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2245610                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2256975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  79775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  79790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 130306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 130343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 130376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 130387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 130382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 130380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 130381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 130381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 130379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 130395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 130382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 130395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 130406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 130382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 130379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 130372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       130372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.347268                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.253112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.801536                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        130359     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           12      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        130372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       130372                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.224427                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.196307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.975270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            50585     38.80%     38.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               11      0.01%     38.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            79710     61.14%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               64      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        130372                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               144744448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            143719040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              264817069.16145343                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              262941034.91622484                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  546582606500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     121267.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    144365504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    143717312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 690486.452634686255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 264123772.521458506584                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 262937873.455444574356                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         5897                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      2255735                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2245610                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    182769250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  66601162750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 11991340036750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30993.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29525.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5339903.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    144367040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      144744448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       377408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       377408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    143719040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    143719040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         5897                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      2255735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2261632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2245610                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2245610                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         690486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      264126583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         264817069                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       690486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        690486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    262941035                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        262941035                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    262941035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        690486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     264126583                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        527758104                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2261608                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2245583                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       141364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       141266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       141027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       142762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       141027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       141152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       141012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       141101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       141273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       141650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       141353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       141167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       141207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       141535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       141293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       141419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       140233                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       140324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       140102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       140134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       140267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       140316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       140222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       140351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       140484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       140673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       140572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       140219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       140516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       140680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       140272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       140218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             24378782000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           11308040000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        66783932000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10779.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29529.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1503560                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1753977                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1249642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   230.833163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   194.361293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   145.359735                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       110734      8.86%      8.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       523339     41.88%     50.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       401680     32.14%     82.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       133529     10.69%     93.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        36735      2.94%     96.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        19971      1.60%     98.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        22672      1.81%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          522      0.04%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          460      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1249642                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         144742912                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      143717312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              264.814259                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              262.937873                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.07                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               72.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4465920060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2373662445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     8073276540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    5856573780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 43146498720.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 188273153460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  51341971680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  303531056685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   555.324960                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 131848716250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  18251480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 396482576750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4456609500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2368728945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     8074604580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    5865369480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 43146498720.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 188600637270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  51066195840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  303578644335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   555.412024                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 131127662000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  18251480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 397203631000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               12518                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2245610                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             11414                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2249114                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2249114                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          12518                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6780290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6780290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6780290                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    288463488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    288463488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                288463488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2261634                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2261634    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2261634                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         14523737000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        12136539250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4518658                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2257026                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             183914                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     18640415                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       102071                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            61511                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                9                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          16362615                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         16362614                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         102592                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         81322                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       307242                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     49331315                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               49638557                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     13097600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2101679424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2114777024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2258515                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 143719872                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          18805040                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000090                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.009516                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                18803340     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1699      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            18805040                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 546582773000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        33042892500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         153890495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       24665912991                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      33092033                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     16545495                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1584                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1583                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
