{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666098547469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666098547470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 21:09:07 2022 " "Processing started: Tue Oct 18 21:09:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666098547470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098547470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098547470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666098547690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666098547690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/oled_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oled_ram " "Found entity 1: oled_ram" {  } { { "src/oled_ram.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098552825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098552825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic_master_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/iic_master_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_master_tb " "Found entity 1: iic_master_tb" {  } { { "src/iic_master_tb.v" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master_tb.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098552826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098552826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/iic_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iic_master " "Found entity 1: iic_master" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098552827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098552827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/oled_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oled_ctrl " "Found entity 1: oled_ctrl" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098552828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098552828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098552828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098552828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(17) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(17): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(19) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(19): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(20) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(20): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(22) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(22): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(23) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(23): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(25) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(25): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(26) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(26): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(28) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(28): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(29) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(29): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(30) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(30): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(31) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(31): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(32) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(32): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "oled_ctrl oled_ctrl.sv(33) " "Verilog HDL Parameter Declaration warning at oled_ctrl.sv(33): Parameter Declaration in module \"oled_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(34) " "Verilog HDL Parameter Declaration warning at iic_master.sv(34): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(52) " "Verilog HDL Parameter Declaration warning at iic_master.sv(52): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(53) " "Verilog HDL Parameter Declaration warning at iic_master.sv(53): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(54) " "Verilog HDL Parameter Declaration warning at iic_master.sv(54): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(55) " "Verilog HDL Parameter Declaration warning at iic_master.sv(55): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 55 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(56) " "Verilog HDL Parameter Declaration warning at iic_master.sv(56): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(57) " "Verilog HDL Parameter Declaration warning at iic_master.sv(57): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "iic_master iic_master.sv(58) " "Verilog HDL Parameter Declaration warning at iic_master.sv(58): Parameter Declaration in module \"iic_master\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1666098552830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666098552857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.v(10) " "Verilog HDL assignment warning at top.v(10): truncated value with size 32 to match size of target (10)" {  } { { "src/top.v" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/top.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552857 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_ram oled_ram:oled_ram_m0 " "Elaborating entity \"oled_ram\" for hierarchy \"oled_ram:oled_ram_m0\"" {  } { { "src/top.v" "oled_ram_m0" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666098552858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_ctrl oled_ctrl:oled_ctrl_m0 " "Elaborating entity \"oled_ctrl\" for hierarchy \"oled_ctrl:oled_ctrl_m0\"" {  } { { "src/top.v" "oled_ctrl_m0" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666098552871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(90) " "Verilog HDL assignment warning at oled_ctrl.sv(90): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552872 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(102) " "Verilog HDL assignment warning at oled_ctrl.sv(102): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 oled_ctrl.sv(108) " "Verilog HDL assignment warning at oled_ctrl.sv(108): truncated value with size 32 to match size of target (11)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(111) " "Verilog HDL assignment warning at oled_ctrl.sv(111): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(121) " "Verilog HDL assignment warning at oled_ctrl.sv(121): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(127) " "Verilog HDL assignment warning at oled_ctrl.sv(127): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 oled_ctrl.sv(134) " "Verilog HDL assignment warning at oled_ctrl.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(137) " "Verilog HDL assignment warning at oled_ctrl.sv(137): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552873 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 oled_ctrl.sv(146) " "Verilog HDL assignment warning at oled_ctrl.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552874 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(150) " "Verilog HDL assignment warning at oled_ctrl.sv(150): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552874 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(153) " "Verilog HDL assignment warning at oled_ctrl.sv(153): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552874 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 oled_ctrl.sv(163) " "Verilog HDL assignment warning at oled_ctrl.sv(163): truncated value with size 32 to match size of target (4)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552874 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 oled_ctrl.sv(168) " "Verilog HDL assignment warning at oled_ctrl.sv(168): truncated value with size 32 to match size of target (11)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552874 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 oled_ctrl.sv(171) " "Verilog HDL assignment warning at oled_ctrl.sv(171): truncated value with size 32 to match size of target (3)" {  } { { "src/oled_ctrl.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/oled_ctrl.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552874 "|top|oled_ctrl:oled_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_master iic_master:iic_master_m0 " "Elaborating entity \"iic_master\" for hierarchy \"iic_master:iic_master_m0\"" {  } { { "src/top.v" "iic_master_m0" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666098552890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recv_data_r iic_master.sv(48) " "Verilog HDL or VHDL warning at iic_master.sv(48): object \"recv_data_r\" assigned a value but never read" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 iic_master.sv(37) " "Verilog HDL assignment warning at iic_master.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(74) " "Verilog HDL assignment warning at iic_master.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(88) " "Verilog HDL assignment warning at iic_master.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(90) " "Verilog HDL assignment warning at iic_master.sv(90): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(97) " "Verilog HDL assignment warning at iic_master.sv(97): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(98) " "Verilog HDL assignment warning at iic_master.sv(98): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(108) " "Verilog HDL assignment warning at iic_master.sv(108): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(110) " "Verilog HDL assignment warning at iic_master.sv(110): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(118) " "Verilog HDL assignment warning at iic_master.sv(118): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(119) " "Verilog HDL assignment warning at iic_master.sv(119): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(129) " "Verilog HDL assignment warning at iic_master.sv(129): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(131) " "Verilog HDL assignment warning at iic_master.sv(131): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(139) " "Verilog HDL assignment warning at iic_master.sv(139): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(140) " "Verilog HDL assignment warning at iic_master.sv(140): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iic_master.sv(148) " "Verilog HDL assignment warning at iic_master.sv(148): truncated value with size 32 to match size of target (1)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iic_master.sv(151) " "Verilog HDL assignment warning at iic_master.sv(151): truncated value with size 32 to match size of target (4)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(153) " "Verilog HDL assignment warning at iic_master.sv(153): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 iic_master.sv(160) " "Verilog HDL assignment warning at iic_master.sv(160): truncated value with size 32 to match size of target (1)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(163) " "Verilog HDL assignment warning at iic_master.sv(163): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(164) " "Verilog HDL assignment warning at iic_master.sv(164): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(175) " "Verilog HDL assignment warning at iic_master.sv(175): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 iic_master.sv(197) " "Verilog HDL assignment warning at iic_master.sv(197): truncated value with size 32 to match size of target (2)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 iic_master.sv(204) " "Verilog HDL assignment warning at iic_master.sv(204): truncated value with size 32 to match size of target (3)" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "recv_data iic_master.sv(18) " "Output port \"recv_data\" at iic_master.sv(18) has no driver" {  } { { "src/iic_master.sv" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/src/iic_master.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666098552891 "|top|iic_master:iic_master_m0"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "oled_ram:oled_ram_m0\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"oled_ram:oled_ram_m0\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top.ram0_oled_ram_76aaff49.hdl.mif " "Parameter INIT_FILE set to db/top.ram0_oled_ram_76aaff49.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "iic_master:iic_master_m0\|sda_out_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"iic_master:iic_master_m0\|sda_out_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666098553143 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666098553143 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666098553143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666098553170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"oled_ram:oled_ram_m0\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top.ram0_oled_ram_76aaff49.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top.ram0_oled_ram_76aaff49.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666098553170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3el1 " "Found entity 1: altsyncram_3el1" {  } { { "db/altsyncram_3el1.tdf" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/db/altsyncram_3el1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098553200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098553200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0 " "Elaborated megafunction instantiation \"iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666098553275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0 " "Instantiated megafunction \"iic_master:iic_master_m0\|altshift_taps:sda_out_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666098553275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666098553275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/db/shift_taps_c6m.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098553301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098553301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e81 " "Found entity 1: altsyncram_4e81" {  } { { "db/altsyncram_4e81.tdf" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/db/altsyncram_4e81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098553329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098553329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/db/cntr_sqf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098553357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098553357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Users/HUIP/Desktop/IIC_OLED/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666098553383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098553383 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666098553496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666098553655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666098554517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666098554517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666098554547 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666098554547 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1666098554547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666098554547 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666098554547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666098554547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666098554563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 21:09:14 2022 " "Processing ended: Tue Oct 18 21:09:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666098554563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666098554563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666098554563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666098554563 ""}
