# alu-systemverilog
8-bit Arithmetic Logic Unit (ALU) implemented in SystemVerilog with self-checking testbench

## Verification
The ALU is verified using a self-checking testbench that validates
arithmetic operations, logic operations, and status flags.
