-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgInput_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imgInput_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgInput_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgInput_data1_empty_n : IN STD_LOGIC;
    imgInput_data1_read : OUT STD_LOGIC;
    imgOutput_data4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    imgOutput_data4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgOutput_data4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgOutput_data4_full_n : IN STD_LOGIC;
    imgOutput_data4_write : OUT STD_LOGIC;
    mapX_data2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    mapX_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mapX_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mapX_data2_empty_n : IN STD_LOGIC;
    mapX_data2_read : OUT STD_LOGIC;
    mapY_data3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    mapY_data3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mapY_data3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mapY_data3_empty_n : IN STD_LOGIC;
    mapY_data3_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_3C1 : STD_LOGIC_VECTOR (11 downto 0) := "001111000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal rows_cast_i_fu_140_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rows_cast_i_reg_297 : STD_LOGIC_VECTOR (16 downto 0);
    signal cols_cast_i_fu_144_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal cols_cast_i_reg_303 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub284_i_fu_148_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub284_i_reg_308 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub300_i_fu_154_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub300_i_reg_313 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_134_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_i_reg_328 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_i_reg_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i_fu_173_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_reg_340 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add106_i_fu_178_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add106_i_reg_345 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln348_fu_186_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln348_reg_350 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln348_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln348_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln349_fu_203_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln349_reg_360 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln349_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln349_reg_365 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_reg_370 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln248_fu_220_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln248_reg_377 : STD_LOGIC_VECTOR (2 downto 0);
    signal cmp111_i_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp111_i_reg_385 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln248_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln315_fu_254_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln315_reg_390 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_395 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal empty_fu_281_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_400 : STD_LOGIC_VECTOR (0 downto 0);
    signal r1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r1_ce0 : STD_LOGIC;
    signal r1_we0 : STD_LOGIC;
    signal r1_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal r1_ce1 : STD_LOGIC;
    signal r1_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r2_ce0 : STD_LOGIC;
    signal r2_we0 : STD_LOGIC;
    signal r2_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal r2_ce1 : STD_LOGIC;
    signal r2_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_done : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_idle : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_ready : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_ce0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_we0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_done : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_idle : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_ready : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_ce0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_we0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_done : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_idle : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_ready : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgInput_data1_read : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapX_data2_read : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapY_data3_read : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_write : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_we0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce1 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_we0 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce1 : STD_LOGIC;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call9 : BOOLEAN;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call10 : BOOLEAN;
    signal grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal i_fu_70 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_2_fu_229_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_134_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_137_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln348_fu_183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln348_1_fu_190_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln349_fu_200_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln349_1_fu_207_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal div228_i_fu_240_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln315_fu_254_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln315_fu_254_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_265_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_134_ce : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_137_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal mul_ln315_fu_254_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        r1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        r1_ce0 : OUT STD_LOGIC;
        r1_we0 : OUT STD_LOGIC;
        r1_d0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        r2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        r2_ce0 : OUT STD_LOGIC;
        r2_we0 : OUT STD_LOGIC;
        r2_d0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgInput_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        imgInput_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        imgInput_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        imgInput_data1_empty_n : IN STD_LOGIC;
        imgInput_data1_read : OUT STD_LOGIC;
        mapX_data2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mapX_data2_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mapX_data2_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mapX_data2_empty_n : IN STD_LOGIC;
        mapX_data2_read : OUT STD_LOGIC;
        mapY_data3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mapY_data3_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        mapY_data3_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        mapY_data3_empty_n : IN STD_LOGIC;
        mapY_data3_read : OUT STD_LOGIC;
        imgOutput_data4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        imgOutput_data4_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        imgOutput_data4_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        imgOutput_data4_full_n : IN STD_LOGIC;
        imgOutput_data4_write : OUT STD_LOGIC;
        r2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        r2_ce0 : OUT STD_LOGIC;
        r2_we0 : OUT STD_LOGIC;
        r2_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        r2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        r2_ce1 : OUT STD_LOGIC;
        r2_q1 : IN STD_LOGIC_VECTOR (16 downto 0);
        idxprom2582_i : IN STD_LOGIC_VECTOR (2 downto 0);
        r1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        r1_ce0 : OUT STD_LOGIC;
        r1_we0 : OUT STD_LOGIC;
        r1_d0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        r1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        r1_ce1 : OUT STD_LOGIC;
        r1_q1 : IN STD_LOGIC_VECTOR (16 downto 0);
        add106_i : IN STD_LOGIC_VECTOR (16 downto 0);
        i : IN STD_LOGIC_VECTOR (16 downto 0);
        cmp263_i : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln315 : IN STD_LOGIC_VECTOR (11 downto 0);
        i_cast9_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cols_cast_i : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp111_i : IN STD_LOGIC_VECTOR (0 downto 0);
        bitcast_ln348 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln348_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln349 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln349_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv2_i : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component remap_accel_sitofp_32s_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component remap_accel_mul_2ns_11ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    r1_U : component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 17,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => r1_address0,
        ce0 => r1_ce0,
        we0 => r1_we0,
        d0 => r1_d0,
        address1 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address1,
        ce1 => r1_ce1,
        q1 => r1_q1);

    r2_U : component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 17,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => r2_address0,
        ce0 => r2_ce0,
        we0 => r2_we0,
        d0 => r2_d0,
        address1 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address1,
        ce1 => r2_ce1,
        q1 => r2_q1);

    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94 : component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start,
        ap_done => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_done,
        ap_idle => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_idle,
        ap_ready => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_ready,
        r1_address0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_address0,
        r1_ce0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_ce0,
        r1_we0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_we0,
        r1_d0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_d0);

    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100 : component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start,
        ap_done => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_done,
        ap_idle => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_idle,
        ap_ready => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_ready,
        r2_address0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_address0,
        r2_ce0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_ce0,
        r2_we0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_we0,
        r2_d0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_d0);

    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106 : component remap_accel_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start,
        ap_done => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_done,
        ap_idle => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_idle,
        ap_ready => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_ready,
        imgInput_data1_dout => imgInput_data1_dout,
        imgInput_data1_num_data_valid => ap_const_lv2_0,
        imgInput_data1_fifo_cap => ap_const_lv2_0,
        imgInput_data1_empty_n => imgInput_data1_empty_n,
        imgInput_data1_read => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgInput_data1_read,
        mapX_data2_dout => mapX_data2_dout,
        mapX_data2_num_data_valid => ap_const_lv2_0,
        mapX_data2_fifo_cap => ap_const_lv2_0,
        mapX_data2_empty_n => mapX_data2_empty_n,
        mapX_data2_read => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapX_data2_read,
        mapY_data3_dout => mapY_data3_dout,
        mapY_data3_num_data_valid => ap_const_lv2_0,
        mapY_data3_fifo_cap => ap_const_lv2_0,
        mapY_data3_empty_n => mapY_data3_empty_n,
        mapY_data3_read => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapY_data3_read,
        imgOutput_data4_din => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_din,
        imgOutput_data4_num_data_valid => ap_const_lv2_0,
        imgOutput_data4_fifo_cap => ap_const_lv2_0,
        imgOutput_data4_full_n => imgOutput_data4_full_n,
        imgOutput_data4_write => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_write,
        r2_address0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address0,
        r2_ce0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce0,
        r2_we0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_we0,
        r2_d0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_d0,
        r2_address1 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address1,
        r2_ce1 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce1,
        r2_q1 => r2_q1,
        idxprom2582_i => trunc_ln248_reg_377,
        r1_address0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address0,
        r1_ce0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce0,
        r1_we0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_we0,
        r1_d0 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_d0,
        r1_address1 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address1,
        r1_ce1 => grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce1,
        r1_q1 => r1_q1,
        add106_i => add106_i_reg_345,
        i => i_1_reg_370,
        cmp263_i => icmp_reg_395,
        mul_ln315 => mul_ln315_reg_390,
        i_cast9_i => empty_reg_400,
        cols_cast_i => p_read1,
        cmp111_i => cmp111_i_reg_385,
        bitcast_ln348 => trunc_ln348_reg_350,
        icmp_ln348_6 => icmp_ln348_reg_355,
        conv1_i => conv1_i_reg_328,
        bitcast_ln349 => trunc_ln349_reg_360,
        icmp_ln349_4 => icmp_ln349_reg_365,
        conv2_i => conv2_i_reg_334);

    sitofp_32s_32_5_no_dsp_1_U127 : component remap_accel_sitofp_32s_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_134_p0,
        ce => grp_fu_134_ce,
        dout => grp_fu_134_p1);

    sitofp_32s_32_5_no_dsp_1_U128 : component remap_accel_sitofp_32s_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_137_p0,
        ce => grp_fu_137_ce,
        dout => grp_fu_137_p1);

    mul_2ns_11ns_12_1_1_U129 : component remap_accel_mul_2ns_11ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln315_fu_254_p0,
        din1 => mul_ln315_fu_254_p1,
        dout => mul_ln315_fu_254_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln248_fu_224_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_ready = ap_const_logic_1)) then 
                    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_70 <= ap_const_lv17_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln248_fu_224_p2 = ap_const_lv1_0))) then 
                i_fu_70 <= i_2_fu_229_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add106_i_reg_345 <= add106_i_fu_178_p2;
                add_i_reg_340 <= add_i_fu_173_p2;
                icmp_ln348_reg_355 <= icmp_ln348_fu_194_p2;
                icmp_ln349_reg_365 <= icmp_ln349_fu_211_p2;
                trunc_ln348_reg_350 <= trunc_ln348_fu_186_p1;
                trunc_ln349_reg_360 <= trunc_ln349_fu_203_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln248_fu_224_p2 = ap_const_lv1_0))) then
                cmp111_i_reg_385 <= cmp111_i_fu_235_p2;
                mul_ln315_reg_390 <= mul_ln315_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    cols_cast_i_reg_303(15 downto 0) <= cols_cast_i_fu_144_p1(15 downto 0);
                    rows_cast_i_reg_297(15 downto 0) <= rows_cast_i_fu_140_p1(15 downto 0);
                sub284_i_reg_308 <= sub284_i_fu_148_p2;
                sub300_i_reg_313 <= sub300_i_fu_154_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                conv1_i_reg_328 <= grp_fu_134_p1;
                conv2_i_reg_334 <= grp_fu_137_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                empty_reg_400 <= empty_fu_281_p1;
                icmp_reg_395 <= icmp_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                i_1_reg_370 <= i_fu_70;
                trunc_ln248_reg_377 <= trunc_ln248_fu_220_p1;
            end if;
        end if;
    end process;
    rows_cast_i_reg_297(16) <= '0';
    cols_cast_i_reg_303(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, icmp_ln248_fu_224_p2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_done, ap_CS_fsm_state10, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln248_fu_224_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add106_i_fu_178_p2 <= std_logic_vector(unsigned(cols_cast_i_reg_303) + unsigned(ap_const_lv17_1));
    add_i_fu_173_p2 <= std_logic_vector(unsigned(rows_cast_i_reg_297) + unsigned(ap_const_lv17_4));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_done)
    begin
        if ((grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call10_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call10 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call9_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call9 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_done, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_done = ap_const_logic_0) or (grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8, icmp_ln248_fu_224_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln248_fu_224_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, icmp_ln248_fu_224_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln248_fu_224_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln348_fu_183_p1 <= conv1_i_reg_328;
    bitcast_ln349_fu_200_p1 <= conv2_i_reg_334;
    cmp111_i_fu_235_p2 <= "1" when (unsigned(i_fu_70) < unsigned(rows_cast_i_reg_297)) else "0";
    cols_cast_i_fu_144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1),17));
    div228_i_fu_240_p4 <= i_fu_70(2 downto 1);
    empty_fu_281_p1 <= i_1_reg_370(1 - 1 downto 0);

    grp_fu_134_ce_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, ap_block_state2_on_subcall_done, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            grp_fu_134_ce <= ap_const_logic_1;
        else 
            grp_fu_134_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_134_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub284_i_reg_308),32));


    grp_fu_137_ce_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, ap_block_state2_on_subcall_done, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            grp_fu_137_ce <= ap_const_logic_1;
        else 
            grp_fu_137_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_137_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub300_i_reg_313),32));

    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_ap_start_reg;
    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_ap_start_reg;
    grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_ap_start_reg;
    i_2_fu_229_p2 <= std_logic_vector(unsigned(i_fu_70) + unsigned(ap_const_lv17_1));
    icmp_fu_274_p2 <= "0" when (tmp_fu_265_p4 = ap_const_lv15_0) else "1";
    icmp_ln248_fu_224_p2 <= "1" when (i_fu_70 = add_i_reg_340) else "0";
    icmp_ln348_fu_194_p2 <= "1" when (trunc_ln348_1_fu_190_p1 = ap_const_lv23_0) else "0";
    icmp_ln349_fu_211_p2 <= "1" when (trunc_ln349_1_fu_207_p1 = ap_const_lv23_0) else "0";

    imgInput_data1_read_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgInput_data1_read, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            imgInput_data1_read <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgInput_data1_read;
        else 
            imgInput_data1_read <= ap_const_logic_0;
        end if; 
    end process;

    imgOutput_data4_din <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_din;

    imgOutput_data4_write_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_write, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            imgOutput_data4_write <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_imgOutput_data4_write;
        else 
            imgOutput_data4_write <= ap_const_logic_0;
        end if; 
    end process;


    mapX_data2_read_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapX_data2_read, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mapX_data2_read <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapX_data2_read;
        else 
            mapX_data2_read <= ap_const_logic_0;
        end if; 
    end process;


    mapY_data3_read_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapY_data3_read, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            mapY_data3_read <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_mapY_data3_read;
        else 
            mapY_data3_read <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln315_fu_254_p0 <= mul_ln315_fu_254_p00(2 - 1 downto 0);
    mul_ln315_fu_254_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div228_i_fu_240_p4),12));
    mul_ln315_fu_254_p1 <= ap_const_lv12_3C1(11 - 1 downto 0);

    r1_address0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_address0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r1_address0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r1_address0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_address0;
        else 
            r1_address0 <= "XXX";
        end if; 
    end process;


    r1_ce0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_ce0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r1_ce0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r1_ce0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_ce0;
        else 
            r1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r1_ce1_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r1_ce1 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_ce1;
        else 
            r1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    r1_d0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_d0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_d0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r1_d0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r1_d0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_d0;
        else 
            r1_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r1_we0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_we0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r1_we0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r1_we0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_1_fu_94_r1_we0;
        else 
            r1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    r2_address0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_address0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r2_address0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r2_address0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_address0;
        else 
            r2_address0 <= "XXX";
        end if; 
    end process;


    r2_ce0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_ce0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r2_ce0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r2_ce0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_ce0;
        else 
            r2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r2_ce1_assign_proc : process(grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r2_ce1 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_ce1;
        else 
            r2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    r2_d0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_d0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_d0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r2_d0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r2_d0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_d0;
        else 
            r2_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r2_we0_assign_proc : process(ap_CS_fsm_state2, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_we0, grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            r2_we0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_loop_width_fu_106_r2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r2_we0 <= grp_xFRemapLI_0_0_1_4_8_1080_1920_1_2_2_2_2_false_Pipeline_2_fu_100_r2_we0;
        else 
            r2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    rows_cast_i_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),17));
    sub284_i_fu_148_p2 <= std_logic_vector(unsigned(rows_cast_i_fu_140_p1) + unsigned(ap_const_lv17_1FFFF));
    sub300_i_fu_154_p2 <= std_logic_vector(unsigned(cols_cast_i_fu_144_p1) + unsigned(ap_const_lv17_1FFFF));
    tmp_fu_265_p4 <= i_1_reg_370(16 downto 2);
    trunc_ln248_fu_220_p1 <= i_fu_70(3 - 1 downto 0);
    trunc_ln348_1_fu_190_p1 <= bitcast_ln348_fu_183_p1(23 - 1 downto 0);
    trunc_ln348_fu_186_p1 <= bitcast_ln348_fu_183_p1(31 - 1 downto 0);
    trunc_ln349_1_fu_207_p1 <= bitcast_ln349_fu_200_p1(23 - 1 downto 0);
    trunc_ln349_fu_203_p1 <= bitcast_ln349_fu_200_p1(31 - 1 downto 0);
end behav;
