-- Project:   SamplingCircuit
-- Generated: 05/07/2024 18:36:51
-- PSoC Creator  4.4

ENTITY SamplingCircuit IS
    PORT(
        I2S_SDI_three(0)_PAD : IN std_ulogic;
        I2S_three_ws(0)_PAD : OUT std_ulogic;
        cs(0)_PAD : OUT std_ulogic;
        MOSI_1(0)_PAD : OUT std_ulogic;
        MISO_1(0)_PAD : IN std_ulogic;
        SCLK_1(0)_PAD : OUT std_ulogic;
        I2S_two_ws(0)_PAD : OUT std_ulogic;
        I2S_SDI_one(0)_PAD : IN std_ulogic;
        I2S_one(0)_PAD : OUT std_ulogic;
        I2S_one(1)_PAD : OUT std_ulogic;
        I2S_SDI_two(0)_PAD : IN std_ulogic;
        I2S_four_ws(0)_PAD : OUT std_ulogic;
        I2S_SDI_four(0)_PAD : IN std_ulogic;
        I2S_SDI_six(0)_PAD : IN std_ulogic;
        I2S_six_ws(0)_PAD : OUT std_ulogic;
        I2S_five_ws(0)_PAD : OUT std_ulogic;
        I2S_seven_ws(0)_PAD : OUT std_ulogic;
        I2S_eight_ws(0)_PAD : OUT std_ulogic;
        I2S_SDI_five(0)_PAD : IN std_ulogic;
        I2S_SDI_seven(0)_PAD : IN std_ulogic;
        I2S_SDI_eight(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 3.3e0;
END SamplingCircuit;

ARCHITECTURE __DEFAULT__ OF SamplingCircuit IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL I2S_SDI_eight(0)__PA : bit;
    SIGNAL I2S_SDI_five(0)__PA : bit;
    SIGNAL I2S_SDI_four(0)__PA : bit;
    SIGNAL I2S_SDI_one(0)__PA : bit;
    SIGNAL I2S_SDI_seven(0)__PA : bit;
    SIGNAL I2S_SDI_six(0)__PA : bit;
    SIGNAL I2S_SDI_three(0)__PA : bit;
    SIGNAL I2S_SDI_two(0)__PA : bit;
    SIGNAL I2S_eight_ws(0)__PA : bit;
    SIGNAL I2S_five_ws(0)__PA : bit;
    SIGNAL I2S_four_ws(0)__PA : bit;
    SIGNAL I2S_one(0)__PA : bit;
    SIGNAL I2S_one(1)__PA : bit;
    SIGNAL I2S_seven_ws(0)__PA : bit;
    SIGNAL I2S_six_ws(0)__PA : bit;
    SIGNAL I2S_three_ws(0)__PA : bit;
    SIGNAL I2S_two_ws(0)__PA : bit;
    SIGNAL MISO_1(0)__PA : bit;
    SIGNAL MOSI_1(0)__PA : bit;
    SIGNAL Net_23 : bit;
    ATTRIBUTE placement_force OF Net_23 : SIGNAL IS "U(0,5,A)1";
    SIGNAL Net_262 : bit;
    SIGNAL Net_263 : bit;
    ATTRIBUTE placement_force OF Net_263 : SIGNAL IS "U(0,4,A)1";
    SIGNAL Net_268 : bit;
    ATTRIBUTE placement_force OF Net_268 : SIGNAL IS "U(0,3,B)0";
    SIGNAL Net_26_0 : bit;
    SIGNAL Net_27 : bit;
    SIGNAL Net_535 : bit;
    ATTRIBUTE udbclken_assigned OF Net_535 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_535 : SIGNAL IS true;
    SIGNAL Net_535_local : bit;
    SIGNAL Net_559_0 : bit;
    SIGNAL Net_563 : bit;
    SIGNAL Net_575 : bit;
    SIGNAL Net_616_0 : bit;
    SIGNAL Net_620 : bit;
    SIGNAL Net_625 : bit;
    ATTRIBUTE placement_force OF Net_625 : SIGNAL IS "U(0,2,B)1";
    SIGNAL Net_626 : bit;
    SIGNAL Net_639 : bit;
    SIGNAL Net_659_0 : bit;
    SIGNAL Net_663 : bit;
    SIGNAL Net_668 : bit;
    ATTRIBUTE placement_force OF Net_668 : SIGNAL IS "U(3,2,B)1";
    SIGNAL Net_669 : bit;
    SIGNAL Net_674_0 : bit;
    SIGNAL Net_678 : bit;
    SIGNAL Net_683 : bit;
    ATTRIBUTE placement_force OF Net_683 : SIGNAL IS "U(2,2,B)2";
    SIGNAL Net_684 : bit;
    SIGNAL Net_688_0 : bit;
    SIGNAL Net_692 : bit;
    SIGNAL Net_697 : bit;
    ATTRIBUTE placement_force OF Net_697 : SIGNAL IS "U(2,1,B)1";
    SIGNAL Net_698 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_702_0 : bit;
    SIGNAL Net_711 : bit;
    ATTRIBUTE placement_force OF Net_711 : SIGNAL IS "U(3,5,B)1";
    SIGNAL Net_712 : bit;
    SIGNAL Net_716_0 : bit;
    SIGNAL Net_720 : bit;
    SIGNAL Net_725 : bit;
    ATTRIBUTE placement_force OF Net_725 : SIGNAL IS "U(3,3,B)1";
    SIGNAL Net_726 : bit;
    SIGNAL Net_739 : bit;
    ATTRIBUTE placement_force OF Net_739 : SIGNAL IS "U(1,3,B)1";
    SIGNAL Net_74 : bit;
    ATTRIBUTE placement_force OF Net_74 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_742 : bit;
    SIGNAL Net_743 : bit;
    ATTRIBUTE udbclken_assigned OF Net_743 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_743 : SIGNAL IS true;
    SIGNAL Net_743_local : bit;
    SIGNAL Net_747 : bit;
    SIGNAL Net_749 : bit;
    SIGNAL SCLK_1(0)__PA : bit;
    SIGNAL \I2Seight:bI2S:count_0\ : bit;
    SIGNAL \I2Seight:bI2S:count_1\ : bit;
    SIGNAL \I2Seight:bI2S:count_2\ : bit;
    SIGNAL \I2Seight:bI2S:count_3\ : bit;
    SIGNAL \I2Seight:bI2S:count_4\ : bit;
    SIGNAL \I2Seight:bI2S:count_5\ : bit;
    SIGNAL \I2Seight:bI2S:count_6\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Seight:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Seight:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:reset\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \I2Seight:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_data_in_0\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \I2Seight:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Seight:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_f0_load\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \I2Seight:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Seight:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_overflow_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \I2Seight:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \I2Seight:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_state_0\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \I2Seight:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_state_1\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \I2Seight:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rx_state_2\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \I2Seight:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Seight:bI2S:rxenable\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \I2Sfive:bI2S:count_0\ : bit;
    SIGNAL \I2Sfive:bI2S:count_1\ : bit;
    SIGNAL \I2Sfive:bI2S:count_2\ : bit;
    SIGNAL \I2Sfive:bI2S:count_3\ : bit;
    SIGNAL \I2Sfive:bI2S:count_4\ : bit;
    SIGNAL \I2Sfive:bI2S:count_5\ : bit;
    SIGNAL \I2Sfive:bI2S:count_6\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Sfive:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Sfive:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:reset\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \I2Sfive:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_data_in_0\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \I2Sfive:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Sfive:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_f0_load\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \I2Sfive:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Sfive:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_overflow_0\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \I2Sfive:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \I2Sfive:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_state_0\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \I2Sfive:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_state_1\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \I2Sfive:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rx_state_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \I2Sfive:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Sfive:bI2S:rxenable\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \I2Sfour:bI2S:count_0\ : bit;
    SIGNAL \I2Sfour:bI2S:count_1\ : bit;
    SIGNAL \I2Sfour:bI2S:count_2\ : bit;
    SIGNAL \I2Sfour:bI2S:count_3\ : bit;
    SIGNAL \I2Sfour:bI2S:count_4\ : bit;
    SIGNAL \I2Sfour:bI2S:count_5\ : bit;
    SIGNAL \I2Sfour:bI2S:count_6\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Sfour:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Sfour:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:reset\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \I2Sfour:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_data_in_0\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \I2Sfour:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Sfour:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_f0_load\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \I2Sfour:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Sfour:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_overflow_0\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \I2Sfour:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \I2Sfour:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_state_0\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \I2Sfour:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_state_1\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \I2Sfour:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rx_state_2\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \I2Sfour:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Sfour:bI2S:rxenable\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \I2Sone:bI2S:count_1\ : bit;
    SIGNAL \I2Sone:bI2S:count_2\ : bit;
    SIGNAL \I2Sone:bI2S:count_3\ : bit;
    SIGNAL \I2Sone:bI2S:count_4\ : bit;
    SIGNAL \I2Sone:bI2S:count_5\ : bit;
    SIGNAL \I2Sone:bI2S:count_6\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Sone:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Sone:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:reset\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \I2Sone:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_data_in_0\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \I2Sone:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Sone:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_f0_load\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \I2Sone:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Sone:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_overflow_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \I2Sone:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \I2Sone:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_state_0\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \I2Sone:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_state_1\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \I2Sone:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rx_state_2\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \I2Sone:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Sone:bI2S:rxenable\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \I2Sseven:bI2S:count_0\ : bit;
    SIGNAL \I2Sseven:bI2S:count_1\ : bit;
    SIGNAL \I2Sseven:bI2S:count_2\ : bit;
    SIGNAL \I2Sseven:bI2S:count_3\ : bit;
    SIGNAL \I2Sseven:bI2S:count_4\ : bit;
    SIGNAL \I2Sseven:bI2S:count_5\ : bit;
    SIGNAL \I2Sseven:bI2S:count_6\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Sseven:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Sseven:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:reset\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \I2Sseven:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_data_in_0\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \I2Sseven:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Sseven:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_f0_load\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \I2Sseven:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Sseven:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_overflow_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \I2Sseven:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \I2Sseven:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_state_0\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \I2Sseven:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_state_1\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \I2Sseven:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rx_state_2\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \I2Sseven:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Sseven:bI2S:rxenable\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \I2Ssix:bI2S:count_0\ : bit;
    SIGNAL \I2Ssix:bI2S:count_1\ : bit;
    SIGNAL \I2Ssix:bI2S:count_2\ : bit;
    SIGNAL \I2Ssix:bI2S:count_3\ : bit;
    SIGNAL \I2Ssix:bI2S:count_4\ : bit;
    SIGNAL \I2Ssix:bI2S:count_5\ : bit;
    SIGNAL \I2Ssix:bI2S:count_6\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Ssix:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Ssix:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:reset\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \I2Ssix:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_data_in_0\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \I2Ssix:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Ssix:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_f0_load\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \I2Ssix:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Ssix:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_overflow_0\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \I2Ssix:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \I2Ssix:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_state_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \I2Ssix:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_state_1\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \I2Ssix:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rx_state_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \I2Ssix:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Ssix:bI2S:rxenable\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \I2Sthree:bI2S:count_0\ : bit;
    SIGNAL \I2Sthree:bI2S:count_1\ : bit;
    SIGNAL \I2Sthree:bI2S:count_2\ : bit;
    SIGNAL \I2Sthree:bI2S:count_3\ : bit;
    SIGNAL \I2Sthree:bI2S:count_4\ : bit;
    SIGNAL \I2Sthree:bI2S:count_5\ : bit;
    SIGNAL \I2Sthree:bI2S:count_6\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Sthree:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Sthree:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:reset\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \I2Sthree:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_data_in_0\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \I2Sthree:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Sthree:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_f0_load\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \I2Sthree:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Sthree:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_overflow_0\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \I2Sthree:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \I2Sthree:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_state_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \I2Sthree:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_state_1\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \I2Sthree:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rx_state_2\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \I2Sthree:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Sthree:bI2S:rxenable\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \I2Stwo:bI2S:count_0\ : bit;
    SIGNAL \I2Stwo:bI2S:count_1\ : bit;
    SIGNAL \I2Stwo:bI2S:count_2\ : bit;
    SIGNAL \I2Stwo:bI2S:count_3\ : bit;
    SIGNAL \I2Stwo:bI2S:count_4\ : bit;
    SIGNAL \I2Stwo:bI2S:count_5\ : bit;
    SIGNAL \I2Stwo:bI2S:count_6\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_0\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_1\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_2\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_3\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_4\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_5\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_6\ : bit;
    SIGNAL \I2Stwo:bI2S:ctrl_reg_out_7\ : bit;
    SIGNAL \I2Stwo:bI2S:reset\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:reset\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \I2Stwo:bI2S:rx_data_in_0\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_data_in_0\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \I2Stwo:bI2S:rx_f0_full_0\ : bit;
    SIGNAL \I2Stwo:bI2S:rx_f0_load\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_f0_load\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \I2Stwo:bI2S:rx_int_out_0\ : bit;
    SIGNAL \I2Stwo:bI2S:rx_overflow_0\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_overflow_0\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \I2Stwo:bI2S:rx_overflow_sticky\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_overflow_sticky\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \I2Stwo:bI2S:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_state_0\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \I2Stwo:bI2S:rx_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_state_1\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \I2Stwo:bI2S:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rx_state_2\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \I2Stwo:bI2S:rxenable\ : bit;
    ATTRIBUTE placement_force OF \I2Stwo:bI2S:rxenable\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:cnt_enable\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:ld_ident\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \SPIM:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_cond\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_rx_data\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:mosi_from_dp_reg\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:mosi_hs_reg\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:mosi_pre_reg\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \SPIM:BSPIM:mosi_pre_reg_split\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:mosi_pre_reg_split\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \SPIM:BSPIM:mosi_pre_reg_split_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:mosi_pre_reg_split_1\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:rx_status_6\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \SPIM:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_0\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \SPIM:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_1\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \SPIM:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_2\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_0\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_4\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cs(0)__PA : bit;
    SIGNAL tmpOE__I2S_SDI_three_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__I2S_SDI_three_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE lib_model OF \SPIM:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \SPIM:BSPIM:mosi_pre_reg_split\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF I2S_SDI_three(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF I2S_SDI_three(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF I2S_three_ws(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF I2S_three_ws(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF cs(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF cs(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF MOSI_1(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF MOSI_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF MISO_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF MISO_1(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF SCLK_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF SCLK_1(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF I2S_two_ws(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF I2S_two_ws(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF I2S_SDI_one(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF I2S_SDI_one(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF I2S_one(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF I2S_one(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF I2S_one(1) : LABEL IS "iocell10";
    ATTRIBUTE Location OF I2S_one(1) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF I2S_SDI_two(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF I2S_SDI_two(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF I2S_four_ws(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF I2S_four_ws(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF I2S_SDI_four(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF I2S_SDI_four(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF I2S_SDI_six(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF I2S_SDI_six(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF I2S_six_ws(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF I2S_six_ws(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF I2S_five_ws(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF I2S_five_ws(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF I2S_seven_ws(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF I2S_seven_ws(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF I2S_eight_ws(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF I2S_eight_ws(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF I2S_SDI_five(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF I2S_SDI_five(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF I2S_SDI_seven(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF I2S_SDI_seven(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF I2S_SDI_eight(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF I2S_SDI_eight(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_overflow_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_overflow_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_23 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_overflow_0\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_overflow_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_overflow_0\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_overflow_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_overflow_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_overflow_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_overflow_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_overflow_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_overflow_0\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_overflow_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_overflow_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_overflow_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_overflow_0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_overflow_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF DmaI2S_three : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF I2S_DMA_three : LABEL IS "drqcell1";
    ATTRIBUTE Location OF I2S_DMA_three : LABEL IS "[DrqContainer=(0)][DrqId=(6)]";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:CtlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \I2Sthree:bI2S:CtlReg\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \I2Sthree:bI2S:BitCounter\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \I2Sthree:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \SPIM:BSPIM:BitCounter\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF I2S_DMA_one : LABEL IS "drqcell2";
    ATTRIBUTE Location OF I2S_DMA_one : LABEL IS "[DrqContainer=(0)][DrqId=(3)]";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:CtlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \I2Sone:bI2S:CtlReg\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \I2Sone:bI2S:BitCounter\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \I2Sone:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF DmaI2S_one : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF DmaI2S_two : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE lib_model OF I2S_DMA_two : LABEL IS "drqcell3";
    ATTRIBUTE Location OF I2S_DMA_two : LABEL IS "[DrqContainer=(0)][DrqId=(7)]";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:CtlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \I2Stwo:bI2S:CtlReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \I2Stwo:bI2S:BitCounter\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \I2Stwo:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:CtlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \I2Sfour:bI2S:CtlReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \I2Sfour:bI2S:BitCounter\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \I2Sfour:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF I2S_DMA_four : LABEL IS "drqcell4";
    ATTRIBUTE Location OF I2S_DMA_four : LABEL IS "[DrqContainer=(0)][DrqId=(2)]";
    ATTRIBUTE Location OF DmaI2S_four : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:CtlReg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \I2Ssix:bI2S:CtlReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \I2Ssix:bI2S:BitCounter\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \I2Ssix:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF I2S_DMA_six : LABEL IS "drqcell5";
    ATTRIBUTE Location OF I2S_DMA_six : LABEL IS "[DrqContainer=(0)][DrqId=(5)]";
    ATTRIBUTE Location OF DmaI2S_six : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:CtlReg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \I2Sfive:bI2S:CtlReg\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \I2Sfive:bI2S:BitCounter\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \I2Sfive:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF I2S_DMA_five : LABEL IS "drqcell6";
    ATTRIBUTE Location OF I2S_DMA_five : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE Location OF DmaI2S_five : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:CtlReg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \I2Sseven:bI2S:CtlReg\ : LABEL IS "U(2,5)";
    ATTRIBUTE Location OF \I2Sseven:bI2S:BitCounter\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \I2Sseven:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF I2S_DMA_seven : LABEL IS "drqcell7";
    ATTRIBUTE Location OF I2S_DMA_seven : LABEL IS "[DrqContainer=(0)][DrqId=(4)]";
    ATTRIBUTE Location OF DmaI2S_seven : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:CtlReg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \I2Seight:bI2S:CtlReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF \I2Seight:bI2S:BitCounter\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:Rx:STS[0]:Sts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \I2Seight:bI2S:Rx:STS[0]:Sts\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF I2S_DMA_eight : LABEL IS "drqcell8";
    ATTRIBUTE Location OF I2S_DMA_eight : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF DmaI2S_eight : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF DMA_TX : LABEL IS "drqcell9";
    ATTRIBUTE Location OF DMA_TX : LABEL IS "[DrqContainer=(0)][DrqId=(8)]";
    ATTRIBUTE lib_model OF Net_268 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_268 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:reset\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \I2Sthree:bI2S:reset\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_625 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_625 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_f0_load\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_f0_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_state_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_state_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_state_1\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_state_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_state_0\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_overflow_sticky\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rxenable\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rxenable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2Sthree:bI2S:rx_data_in_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \I2Sthree:bI2S:rx_data_in_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_263 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Net_263 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_2\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_1\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \SPIM:BSPIM:mosi_hs_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \SPIM:BSPIM:mosi_pre_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_cond\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_cond\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \SPIM:BSPIM:mosi_from_dp_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \SPIM:BSPIM:ld_ident\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:reset\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \I2Sone:bI2S:reset\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_739 : LABEL IS "macrocell36";
    ATTRIBUTE Location OF Net_739 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_f0_load\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_f0_load\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_state_2\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_state_1\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_state_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_state_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_state_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_overflow_sticky\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rxenable\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \I2Sone:bI2S:rxenable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2Sone:bI2S:rx_data_in_0\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \I2Sone:bI2S:rx_data_in_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:reset\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \I2Stwo:bI2S:reset\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_74 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_74 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_f0_load\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_f0_load\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_state_2\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_state_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_state_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_state_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_overflow_sticky\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rxenable\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rxenable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2Stwo:bI2S:rx_data_in_0\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \I2Stwo:bI2S:rx_data_in_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:reset\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \I2Sfour:bI2S:reset\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_668 : LABEL IS "macrocell54";
    ATTRIBUTE Location OF Net_668 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_f0_load\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_f0_load\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_state_2\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_state_1\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_state_0\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_state_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_overflow_sticky\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rxenable\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rxenable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2Sfour:bI2S:rx_data_in_0\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \I2Sfour:bI2S:rx_data_in_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:reset\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \I2Ssix:bI2S:reset\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_683 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF Net_683 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_f0_load\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_f0_load\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_state_2\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_state_1\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_state_0\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_overflow_sticky\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rxenable\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rxenable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \I2Ssix:bI2S:rx_data_in_0\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \I2Ssix:bI2S:rx_data_in_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:reset\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \I2Sfive:bI2S:reset\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_697 : LABEL IS "macrocell72";
    ATTRIBUTE Location OF Net_697 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_f0_load\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_f0_load\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_state_2\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_state_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_state_1\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_state_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_state_0\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_state_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_overflow_sticky\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rxenable\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rxenable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2Sfive:bI2S:rx_data_in_0\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \I2Sfive:bI2S:rx_data_in_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:reset\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \I2Sseven:bI2S:reset\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF Net_711 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF Net_711 : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_f0_load\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_f0_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_state_2\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_state_1\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_state_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_state_0\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_state_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_overflow_sticky\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rxenable\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rxenable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2Sseven:bI2S:rx_data_in_0\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \I2Sseven:bI2S:rx_data_in_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:reset\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \I2Seight:bI2S:reset\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_725 : LABEL IS "macrocell90";
    ATTRIBUTE Location OF Net_725 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_f0_load\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_f0_load\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_state_2\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_state_1\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_state_0\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_state_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \SPIM:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_overflow_sticky\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_overflow_sticky\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rxenable\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \I2Seight:bI2S:rxenable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2Seight:bI2S:rx_data_in_0\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \I2Seight:bI2S:rx_data_in_0\ : LABEL IS "U(3,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    \SPIM:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:mosi_pre_reg_split\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:mosi_from_dp\,
            main_4 => \SPIM:BSPIM:count_4\,
            main_5 => \SPIM:BSPIM:count_3\,
            main_6 => \SPIM:BSPIM:count_2\,
            main_7 => \SPIM:BSPIM:count_1\,
            main_8 => \SPIM:BSPIM:count_0\,
            main_9 => \SPIM:BSPIM:mosi_pre_reg\,
            main_10 => \SPIM:BSPIM:ld_ident\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_535,
            dclk_0 => Net_535_local,
            dclk_glb_1 => Net_743,
            dclk_1 => Net_743_local);

    I2S_SDI_three:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "dff2777f-f70b-45c8-842a-e5b7b01e006a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_three(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_three",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_three(0)__PA,
            oe => open,
            fb => Net_620,
            pad_in => I2S_SDI_three(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_three_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e31cfed1-cd9e-4edf-94c6-8a910c18788c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_three_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_three_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_three_ws(0)__PA,
            oe => open,
            pin_input => Net_625,
            pad_out => I2S_three_ws(0)_PAD,
            pad_in => I2S_three_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c9dfadb1-3745-4d35-a111-644d68e6e801",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs(0)__PA,
            oe => open,
            pin_input => Net_268,
            pad_out => cs(0)_PAD,
            pad_in => cs(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_1(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => MOSI_1(0)_PAD,
            pad_in => MOSI_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1449133b-4c77-4d7a-8df0-b1dbbb870e4e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_1(0)__PA,
            oe => open,
            fb => Net_262,
            pad_in => MISO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_1(0)__PA,
            oe => open,
            pin_input => Net_263,
            pad_out => SCLK_1(0)_PAD,
            pad_in => SCLK_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_two_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ae5a546c-8c7d-4b97-8760-01809a895766",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_two_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_two_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_two_ws(0)__PA,
            oe => open,
            pin_input => Net_74,
            pad_out => I2S_two_ws(0)_PAD,
            pad_in => I2S_two_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_one:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "42f2adb9-d50a-424b-9642-35c0f04307a5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_one(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_one",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_one(0)__PA,
            oe => open,
            fb => Net_563,
            pad_in => I2S_SDI_one(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_one:logicalport
        GENERIC MAP(
            drive_mode => "110110",
            ibuf_enabled => "11",
            id => "c8e19693-67d9-4f29-a02f-cee5400c223a",
            init_dr_st => "11",
            input_buffer_sel => "0000",
            input_clk_en => 0,
            input_sync => "11",
            input_sync_mode => "00",
            intr_mode => "0000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",",
            layout_mode => "CONTIGUOUS",
            oe_conn => "00",
            oe_reset => 0,
            oe_sync => "00",
            output_clk_en => 0,
            output_clock_mode => "00",
            output_conn => "11",
            output_mode => "00",
            output_reset => 0,
            output_sync => "00",
            ovt_hyst_trim => "00",
            ovt_needed => "00",
            ovt_slew_control => "0000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK,WS",
            pin_mode => "OO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "11",
            sio_ibuf => "00000000",
            sio_info => "0000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "00",
            spanning => 0,
            sw_only => 0,
            use_annotation => "00",
            vtrip => "1010",
            width => 2,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_one(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_one",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_one(0)__PA,
            oe => open,
            pin_input => Net_639,
            pad_out => I2S_one(0)_PAD,
            pad_in => I2S_one(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_one(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_one",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_one(1)__PA,
            oe => open,
            pin_input => Net_739,
            pad_out => I2S_one(1)_PAD,
            pad_in => I2S_one(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_two:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_two(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_two",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_two(0)__PA,
            oe => open,
            fb => Net_7,
            pad_in => I2S_SDI_two(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_four_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9676033d-f291-4956-b324-1e7555bb09da",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_four_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_four_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_four_ws(0)__PA,
            oe => open,
            pin_input => Net_668,
            pad_out => I2S_four_ws(0)_PAD,
            pad_in => I2S_four_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_four:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "bcc9fdb1-6b82-439b-869e-f565d2571f8f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_four(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_four",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_four(0)__PA,
            oe => open,
            fb => Net_663,
            pad_in => I2S_SDI_four(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_six:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a123c721-44b4-46fa-a966-afc23b66322d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_six(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_six",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_six(0)__PA,
            oe => open,
            fb => Net_678,
            pad_in => I2S_SDI_six(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_six_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "33a8c524-ff44-47f3-a961-44ba9e6b55f9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_six_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_six_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_six_ws(0)__PA,
            oe => open,
            pin_input => Net_683,
            pad_out => I2S_six_ws(0)_PAD,
            pad_in => I2S_six_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_five_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2e8ddec0-af05-49d6-82ff-62ffbd1da6f4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_five_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_five_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_five_ws(0)__PA,
            oe => open,
            pin_input => Net_697,
            pad_out => I2S_five_ws(0)_PAD,
            pad_in => I2S_five_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_seven_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e0aa78e9-dbf5-43bc-9f70-687b69edca90",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_seven_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_seven_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_seven_ws(0)__PA,
            oe => open,
            pin_input => Net_711,
            pad_out => I2S_seven_ws(0)_PAD,
            pad_in => I2S_seven_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_eight_ws:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "94882658-57f3-436e-8612-e3be6245144e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "SCK",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_eight_ws(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_eight_ws",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_eight_ws(0)__PA,
            oe => open,
            pin_input => Net_725,
            pad_out => I2S_eight_ws(0)_PAD,
            pad_in => I2S_eight_ws(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_five:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b67fce7b-30f7-414e-b6bf-286666ba08d7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_five(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_five",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_five(0)__PA,
            oe => open,
            fb => Net_692,
            pad_in => I2S_SDI_five(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_seven:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "51953730-74a4-4766-a8b6-97d18ec9d7d8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_seven(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_seven",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_seven(0)__PA,
            oe => open,
            fb => Net_742,
            pad_in => I2S_SDI_seven(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2S_SDI_eight:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "60032d31-c774-4ae0-88ec-d8f0867a6cfa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    I2S_SDI_eight(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2S_SDI_eight",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2S_SDI_eight(0)__PA,
            oe => open,
            fb => Net_720,
            pad_in => I2S_SDI_eight(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2Sthree:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_overflow_0\,
            main_0 => \I2Sthree:bI2S:rx_f0_load\,
            main_1 => \I2Sthree:bI2S:rx_f0_full_0\);

    \SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_rx_data\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_4) + (!main_0 * main_2 * main_4) + (!main_0 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            main_0 => Net_268,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\,
            main_4 => \SPIM:BSPIM:mosi_hs_reg\);

    \SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_0\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_4\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:rx_status_6\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\,
            main_5 => \SPIM:BSPIM:rx_status_4\);

    \I2Sone:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_overflow_0\,
            main_0 => \I2Sone:bI2S:rx_f0_load\,
            main_1 => \I2Sone:bI2S:rx_f0_full_0\);

    \I2Stwo:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_overflow_0\,
            main_0 => \I2Stwo:bI2S:rx_f0_load\,
            main_1 => \I2Stwo:bI2S:rx_f0_full_0\);

    \I2Sfour:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_overflow_0\,
            main_0 => \I2Sfour:bI2S:rx_f0_load\,
            main_1 => \I2Sfour:bI2S:rx_f0_full_0\);

    \I2Ssix:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_overflow_0\,
            main_0 => \I2Ssix:bI2S:rx_f0_load\,
            main_1 => \I2Ssix:bI2S:rx_f0_full_0\);

    \I2Sfive:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_overflow_0\,
            main_0 => \I2Sfive:bI2S:rx_f0_load\,
            main_1 => \I2Sfive:bI2S:rx_f0_full_0\);

    \I2Sseven:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_overflow_0\,
            main_0 => \I2Sseven:bI2S:rx_f0_load\,
            main_1 => \I2Sseven:bI2S:rx_f0_full_0\);

    \I2Seight:bI2S:rx_overflow_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_overflow_0\,
            main_0 => \I2Seight:bI2S:rx_f0_load\,
            main_1 => \I2Seight:bI2S:rx_f0_full_0\);

    DmaI2S_three:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_626,
            clock => ClockBlock_BUS_CLK);

    I2S_DMA_three:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_616_0,
            termin => '0',
            termout => Net_626,
            clock => ClockBlock_BUS_CLK);

    \I2Sthree:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Sthree:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Sthree:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Sthree:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Sthree:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Sthree:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Sthree:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Sthree:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Sthree:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Sthree:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Sthree:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Sthree:bI2S:count_6\,
            count_5 => \I2Sthree:bI2S:count_5\,
            count_4 => \I2Sthree:bI2S:count_4\,
            count_3 => \I2Sthree:bI2S:count_3\,
            count_2 => \I2Sthree:bI2S:count_2\,
            count_1 => \I2Sthree:bI2S:count_1\,
            count_0 => \I2Sthree:bI2S:count_0\);

    \I2Sthree:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_616_0,
            status_0 => \I2Sthree:bI2S:rx_overflow_0\,
            interrupt => \I2Sthree:bI2S:rx_int_out_0\);

    \I2Sthree:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Sthree:bI2S:rx_state_2\,
            cs_addr_1 => \I2Sthree:bI2S:rx_state_1\,
            cs_addr_0 => \I2Sthree:bI2S:rx_state_0\,
            route_si => \I2Sthree:bI2S:rx_data_in_0\,
            f0_load => \I2Sthree:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_616_0,
            f0_blk_stat_comb => \I2Sthree:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_535,
            load => open,
            enable => \SPIM:BSPIM:cnt_enable\,
            count_6 => \SPIM:BSPIM:count_6\,
            count_5 => \SPIM:BSPIM:count_5\,
            count_4 => \SPIM:BSPIM:count_4\,
            count_3 => \SPIM:BSPIM:count_3\,
            count_2 => \SPIM:BSPIM:count_2\,
            count_1 => \SPIM:BSPIM:count_1\,
            count_0 => \SPIM:BSPIM:count_0\,
            tc => \SPIM:BSPIM:cnt_tc\);

    \SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_535,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM:BSPIM:tx_status_4\,
            status_3 => \SPIM:BSPIM:load_rx_data\,
            status_2 => \SPIM:BSPIM:tx_status_2\,
            status_1 => \SPIM:BSPIM:tx_status_1\,
            status_0 => \SPIM:BSPIM:tx_status_0\,
            interrupt => Net_747);

    \SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_535,
            status_6 => \SPIM:BSPIM:rx_status_6\,
            status_5 => \SPIM:BSPIM:rx_status_5\,
            status_4 => \SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_535,
            cs_addr_2 => \SPIM:BSPIM:state_2\,
            cs_addr_1 => \SPIM:BSPIM:state_1\,
            cs_addr_0 => \SPIM:BSPIM:state_0\,
            route_si => Net_262,
            f1_load => \SPIM:BSPIM:load_rx_data\,
            so_comb => \SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    I2S_DMA_one:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_559_0,
            termin => '0',
            termout => Net_575,
            clock => ClockBlock_BUS_CLK);

    \I2Sone:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Sone:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Sone:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Sone:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Sone:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Sone:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Sone:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Sone:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Sone:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Sone:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Sone:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Sone:bI2S:count_6\,
            count_5 => \I2Sone:bI2S:count_5\,
            count_4 => \I2Sone:bI2S:count_4\,
            count_3 => \I2Sone:bI2S:count_3\,
            count_2 => \I2Sone:bI2S:count_2\,
            count_1 => \I2Sone:bI2S:count_1\,
            count_0 => Net_639);

    \I2Sone:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_559_0,
            status_0 => \I2Sone:bI2S:rx_overflow_0\,
            interrupt => \I2Sone:bI2S:rx_int_out_0\);

    \I2Sone:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Sone:bI2S:rx_state_2\,
            cs_addr_1 => \I2Sone:bI2S:rx_state_1\,
            cs_addr_0 => \I2Sone:bI2S:rx_state_0\,
            route_si => \I2Sone:bI2S:rx_data_in_0\,
            f0_load => \I2Sone:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_559_0,
            f0_blk_stat_comb => \I2Sone:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    DmaI2S_one:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_575,
            clock => ClockBlock_BUS_CLK);

    DmaI2S_two:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_27,
            clock => ClockBlock_BUS_CLK);

    I2S_DMA_two:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_26_0,
            termin => '0',
            termout => Net_27,
            clock => ClockBlock_BUS_CLK);

    \I2Stwo:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Stwo:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Stwo:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Stwo:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Stwo:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Stwo:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Stwo:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Stwo:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Stwo:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Stwo:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Stwo:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Stwo:bI2S:count_6\,
            count_5 => \I2Stwo:bI2S:count_5\,
            count_4 => \I2Stwo:bI2S:count_4\,
            count_3 => \I2Stwo:bI2S:count_3\,
            count_2 => \I2Stwo:bI2S:count_2\,
            count_1 => \I2Stwo:bI2S:count_1\,
            count_0 => \I2Stwo:bI2S:count_0\);

    \I2Stwo:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_26_0,
            status_0 => \I2Stwo:bI2S:rx_overflow_0\,
            interrupt => \I2Stwo:bI2S:rx_int_out_0\);

    \I2Stwo:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Stwo:bI2S:rx_state_2\,
            cs_addr_1 => \I2Stwo:bI2S:rx_state_1\,
            cs_addr_0 => \I2Stwo:bI2S:rx_state_0\,
            route_si => \I2Stwo:bI2S:rx_data_in_0\,
            f0_load => \I2Stwo:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_26_0,
            f0_blk_stat_comb => \I2Stwo:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Sfour:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Sfour:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Sfour:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Sfour:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Sfour:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Sfour:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Sfour:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Sfour:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Sfour:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Sfour:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Sfour:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Sfour:bI2S:count_6\,
            count_5 => \I2Sfour:bI2S:count_5\,
            count_4 => \I2Sfour:bI2S:count_4\,
            count_3 => \I2Sfour:bI2S:count_3\,
            count_2 => \I2Sfour:bI2S:count_2\,
            count_1 => \I2Sfour:bI2S:count_1\,
            count_0 => \I2Sfour:bI2S:count_0\);

    \I2Sfour:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_659_0,
            status_0 => \I2Sfour:bI2S:rx_overflow_0\,
            interrupt => \I2Sfour:bI2S:rx_int_out_0\);

    \I2Sfour:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Sfour:bI2S:rx_state_2\,
            cs_addr_1 => \I2Sfour:bI2S:rx_state_1\,
            cs_addr_0 => \I2Sfour:bI2S:rx_state_0\,
            route_si => \I2Sfour:bI2S:rx_data_in_0\,
            f0_load => \I2Sfour:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_659_0,
            f0_blk_stat_comb => \I2Sfour:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    I2S_DMA_four:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_659_0,
            termin => '0',
            termout => Net_669,
            clock => ClockBlock_BUS_CLK);

    DmaI2S_four:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_669,
            clock => ClockBlock_BUS_CLK);

    \I2Ssix:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Ssix:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Ssix:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Ssix:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Ssix:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Ssix:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Ssix:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Ssix:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Ssix:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Ssix:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Ssix:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Ssix:bI2S:count_6\,
            count_5 => \I2Ssix:bI2S:count_5\,
            count_4 => \I2Ssix:bI2S:count_4\,
            count_3 => \I2Ssix:bI2S:count_3\,
            count_2 => \I2Ssix:bI2S:count_2\,
            count_1 => \I2Ssix:bI2S:count_1\,
            count_0 => \I2Ssix:bI2S:count_0\);

    \I2Ssix:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_674_0,
            status_0 => \I2Ssix:bI2S:rx_overflow_0\,
            interrupt => \I2Ssix:bI2S:rx_int_out_0\);

    \I2Ssix:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Ssix:bI2S:rx_state_2\,
            cs_addr_1 => \I2Ssix:bI2S:rx_state_1\,
            cs_addr_0 => \I2Ssix:bI2S:rx_state_0\,
            route_si => \I2Ssix:bI2S:rx_data_in_0\,
            f0_load => \I2Ssix:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_674_0,
            f0_blk_stat_comb => \I2Ssix:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    I2S_DMA_six:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_674_0,
            termin => '0',
            termout => Net_684,
            clock => ClockBlock_BUS_CLK);

    DmaI2S_six:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_684,
            clock => ClockBlock_BUS_CLK);

    \I2Sfive:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Sfive:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Sfive:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Sfive:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Sfive:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Sfive:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Sfive:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Sfive:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Sfive:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Sfive:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Sfive:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Sfive:bI2S:count_6\,
            count_5 => \I2Sfive:bI2S:count_5\,
            count_4 => \I2Sfive:bI2S:count_4\,
            count_3 => \I2Sfive:bI2S:count_3\,
            count_2 => \I2Sfive:bI2S:count_2\,
            count_1 => \I2Sfive:bI2S:count_1\,
            count_0 => \I2Sfive:bI2S:count_0\);

    \I2Sfive:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_688_0,
            status_0 => \I2Sfive:bI2S:rx_overflow_0\,
            interrupt => \I2Sfive:bI2S:rx_int_out_0\);

    \I2Sfive:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Sfive:bI2S:rx_state_2\,
            cs_addr_1 => \I2Sfive:bI2S:rx_state_1\,
            cs_addr_0 => \I2Sfive:bI2S:rx_state_0\,
            route_si => \I2Sfive:bI2S:rx_data_in_0\,
            f0_load => \I2Sfive:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_688_0,
            f0_blk_stat_comb => \I2Sfive:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    I2S_DMA_five:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_688_0,
            termin => '0',
            termout => Net_698,
            clock => ClockBlock_BUS_CLK);

    DmaI2S_five:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_698,
            clock => ClockBlock_BUS_CLK);

    \I2Sseven:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Sseven:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Sseven:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Sseven:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Sseven:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Sseven:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Sseven:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Sseven:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Sseven:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Sseven:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Sseven:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Sseven:bI2S:count_6\,
            count_5 => \I2Sseven:bI2S:count_5\,
            count_4 => \I2Sseven:bI2S:count_4\,
            count_3 => \I2Sseven:bI2S:count_3\,
            count_2 => \I2Sseven:bI2S:count_2\,
            count_1 => \I2Sseven:bI2S:count_1\,
            count_0 => \I2Sseven:bI2S:count_0\);

    \I2Sseven:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_702_0,
            status_0 => \I2Sseven:bI2S:rx_overflow_0\,
            interrupt => \I2Sseven:bI2S:rx_int_out_0\);

    \I2Sseven:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Sseven:bI2S:rx_state_2\,
            cs_addr_1 => \I2Sseven:bI2S:rx_state_1\,
            cs_addr_0 => \I2Sseven:bI2S:rx_state_0\,
            route_si => \I2Sseven:bI2S:rx_data_in_0\,
            f0_load => \I2Sseven:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_702_0,
            f0_blk_stat_comb => \I2Sseven:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    I2S_DMA_seven:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_702_0,
            termin => '0',
            termout => Net_712,
            clock => ClockBlock_BUS_CLK);

    DmaI2S_seven:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_712,
            clock => ClockBlock_BUS_CLK);

    \I2Seight:bI2S:CtlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00011111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            control_7 => \I2Seight:bI2S:ctrl_reg_out_7\,
            control_6 => \I2Seight:bI2S:ctrl_reg_out_6\,
            control_5 => \I2Seight:bI2S:ctrl_reg_out_5\,
            control_4 => \I2Seight:bI2S:ctrl_reg_out_4\,
            control_3 => \I2Seight:bI2S:ctrl_reg_out_3\,
            control_2 => \I2Seight:bI2S:ctrl_reg_out_2\,
            control_1 => \I2Seight:bI2S:ctrl_reg_out_1\,
            control_0 => \I2Seight:bI2S:ctrl_reg_out_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2Seight:bI2S:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1111111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            load => open,
            enable => \I2Seight:bI2S:ctrl_reg_out_2\,
            count_6 => \I2Seight:bI2S:count_6\,
            count_5 => \I2Seight:bI2S:count_5\,
            count_4 => \I2Seight:bI2S:count_4\,
            count_3 => \I2Seight:bI2S:count_3\,
            count_2 => \I2Seight:bI2S:count_2\,
            count_1 => \I2Seight:bI2S:count_1\,
            count_0 => \I2Seight:bI2S:count_0\);

    \I2Seight:bI2S:Rx:STS[0]:Sts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_716_0,
            status_0 => \I2Seight:bI2S:rx_overflow_0\,
            interrupt => \I2Seight:bI2S:rx_int_out_0\);

    \I2Seight:bI2S:Rx:CH[0]:dpRx:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_743,
            cs_addr_2 => \I2Seight:bI2S:rx_state_2\,
            cs_addr_1 => \I2Seight:bI2S:rx_state_1\,
            cs_addr_0 => \I2Seight:bI2S:rx_state_0\,
            route_si => \I2Seight:bI2S:rx_data_in_0\,
            f0_load => \I2Seight:bI2S:rx_f0_load\,
            f1_load => open,
            f0_bus_stat_comb => Net_716_0,
            f0_blk_stat_comb => \I2Seight:bI2S:rx_f0_full_0\,
            busclk => ClockBlock_BUS_CLK);

    I2S_DMA_eight:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_716_0,
            termin => '0',
            termout => Net_726,
            clock => ClockBlock_BUS_CLK);

    DmaI2S_eight:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_726,
            clock => ClockBlock_BUS_CLK);

    DMA_TX:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_747,
            termin => '0',
            termout => Net_749,
            clock => ClockBlock_BUS_CLK);

    Net_268:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3) + (!main_0 * main_2) + (!main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_268,
            clock_0 => Net_535,
            main_0 => Net_268,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\);

    \I2Sthree:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:ctrl_reg_out_2\);

    Net_625:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_625,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:reset\,
            main_1 => \I2Sthree:bI2S:count_6\);

    \I2Sthree:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:rx_state_2\,
            main_1 => \I2Sthree:bI2S:rx_state_1\,
            main_2 => \I2Sthree:bI2S:rx_state_0\);

    \I2Sthree:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:rx_state_2\,
            main_1 => \I2Sthree:bI2S:rx_state_1\,
            main_2 => \I2Sthree:bI2S:rx_state_0\,
            main_3 => \I2Sthree:bI2S:rxenable\);

    \I2Sthree:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:count_6\,
            main_1 => \I2Sthree:bI2S:count_5\,
            main_2 => \I2Sthree:bI2S:count_4\,
            main_3 => \I2Sthree:bI2S:count_3\,
            main_4 => \I2Sthree:bI2S:count_2\,
            main_5 => \I2Sthree:bI2S:count_1\,
            main_6 => \I2Sthree:bI2S:rx_state_2\,
            main_7 => \I2Sthree:bI2S:rx_state_1\,
            main_8 => \I2Sthree:bI2S:rx_state_0\,
            main_9 => \I2Sthree:bI2S:rxenable\);

    \I2Sthree:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:count_6\,
            main_1 => \I2Sthree:bI2S:count_5\,
            main_2 => \I2Sthree:bI2S:count_4\,
            main_3 => \I2Sthree:bI2S:count_3\,
            main_4 => \I2Sthree:bI2S:count_2\,
            main_5 => \I2Sthree:bI2S:count_1\,
            main_6 => \I2Sthree:bI2S:rx_state_2\,
            main_7 => \I2Sthree:bI2S:rx_state_1\,
            main_8 => \I2Sthree:bI2S:rx_state_0\,
            main_9 => \I2Sthree:bI2S:rxenable\);

    \I2Sthree:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Sthree:bI2S:rx_f0_load\,
            main_2 => \I2Sthree:bI2S:rx_overflow_sticky\,
            main_3 => \I2Sthree:bI2S:rx_f0_full_0\);

    \I2Sthree:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Sthree:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Sthree:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Sthree:bI2S:count_6\,
            main_3 => \I2Sthree:bI2S:count_5\,
            main_4 => \I2Sthree:bI2S:count_4\,
            main_5 => \I2Sthree:bI2S:count_3\,
            main_6 => \I2Sthree:bI2S:count_2\,
            main_7 => \I2Sthree:bI2S:count_1\,
            main_8 => \I2Sthree:bI2S:count_0\,
            main_9 => \I2Sthree:bI2S:rx_overflow_sticky\,
            main_10 => \I2Sthree:bI2S:rxenable\);

    \I2Sthree:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sthree:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => Net_620,
            main_1 => \I2Sthree:bI2S:count_0\,
            main_2 => \I2Sthree:bI2S:rx_data_in_0\);

    Net_263:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_1 * !main_3) + (main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_263,
            clock_0 => Net_535,
            main_0 => Net_263,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_2\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_1\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_0\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:mosi_hs_reg\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:mosi_from_dp\,
            main_4 => \SPIM:BSPIM:mosi_hs_reg\,
            main_5 => \SPIM:BSPIM:mosi_from_dp_reg\);

    \SPIM:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:mosi_pre_reg\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:mosi_pre_reg_split\,
            main_1 => \SPIM:BSPIM:mosi_pre_reg_split_1\);

    \SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_cond\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:load_cond\);

    \SPIM:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:mosi_from_dp_reg\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:mosi_from_dp\);

    \SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:ld_ident\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:cnt_enable\,
            clock_0 => Net_535,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:cnt_enable\);

    \I2Sone:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:ctrl_reg_out_2\);

    Net_739:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_739,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:reset\,
            main_1 => \I2Sone:bI2S:count_6\);

    \I2Sone:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:rx_state_2\,
            main_1 => \I2Sone:bI2S:rx_state_1\,
            main_2 => \I2Sone:bI2S:rx_state_0\);

    \I2Sone:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:rx_state_2\,
            main_1 => \I2Sone:bI2S:rx_state_1\,
            main_2 => \I2Sone:bI2S:rx_state_0\,
            main_3 => \I2Sone:bI2S:rxenable\);

    \I2Sone:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:count_6\,
            main_1 => \I2Sone:bI2S:count_5\,
            main_2 => \I2Sone:bI2S:count_4\,
            main_3 => \I2Sone:bI2S:count_3\,
            main_4 => \I2Sone:bI2S:count_2\,
            main_5 => \I2Sone:bI2S:count_1\,
            main_6 => \I2Sone:bI2S:rx_state_2\,
            main_7 => \I2Sone:bI2S:rx_state_1\,
            main_8 => \I2Sone:bI2S:rx_state_0\,
            main_9 => \I2Sone:bI2S:rxenable\);

    \I2Sone:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:count_6\,
            main_1 => \I2Sone:bI2S:count_5\,
            main_2 => \I2Sone:bI2S:count_4\,
            main_3 => \I2Sone:bI2S:count_3\,
            main_4 => \I2Sone:bI2S:count_2\,
            main_5 => \I2Sone:bI2S:count_1\,
            main_6 => \I2Sone:bI2S:rx_state_2\,
            main_7 => \I2Sone:bI2S:rx_state_1\,
            main_8 => \I2Sone:bI2S:rx_state_0\,
            main_9 => \I2Sone:bI2S:rxenable\);

    \I2Sone:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Sone:bI2S:rx_f0_load\,
            main_2 => \I2Sone:bI2S:rx_overflow_sticky\,
            main_3 => \I2Sone:bI2S:rx_f0_full_0\);

    \I2Sone:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Sone:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Sone:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Sone:bI2S:count_6\,
            main_3 => \I2Sone:bI2S:count_5\,
            main_4 => \I2Sone:bI2S:count_4\,
            main_5 => \I2Sone:bI2S:count_3\,
            main_6 => \I2Sone:bI2S:count_2\,
            main_7 => \I2Sone:bI2S:count_1\,
            main_8 => Net_639,
            main_9 => \I2Sone:bI2S:rx_overflow_sticky\,
            main_10 => \I2Sone:bI2S:rxenable\);

    \I2Sone:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sone:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => Net_563,
            main_1 => Net_639,
            main_2 => \I2Sone:bI2S:rx_data_in_0\);

    \I2Stwo:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:ctrl_reg_out_2\);

    Net_74:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_74,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:reset\,
            main_1 => \I2Stwo:bI2S:count_6\);

    \I2Stwo:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:rx_state_2\,
            main_1 => \I2Stwo:bI2S:rx_state_1\,
            main_2 => \I2Stwo:bI2S:rx_state_0\);

    \I2Stwo:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:rx_state_2\,
            main_1 => \I2Stwo:bI2S:rx_state_1\,
            main_2 => \I2Stwo:bI2S:rx_state_0\,
            main_3 => \I2Stwo:bI2S:rxenable\);

    \I2Stwo:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:count_6\,
            main_1 => \I2Stwo:bI2S:count_5\,
            main_2 => \I2Stwo:bI2S:count_4\,
            main_3 => \I2Stwo:bI2S:count_3\,
            main_4 => \I2Stwo:bI2S:count_2\,
            main_5 => \I2Stwo:bI2S:count_1\,
            main_6 => \I2Stwo:bI2S:rx_state_2\,
            main_7 => \I2Stwo:bI2S:rx_state_1\,
            main_8 => \I2Stwo:bI2S:rx_state_0\,
            main_9 => \I2Stwo:bI2S:rxenable\);

    \I2Stwo:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:count_6\,
            main_1 => \I2Stwo:bI2S:count_5\,
            main_2 => \I2Stwo:bI2S:count_4\,
            main_3 => \I2Stwo:bI2S:count_3\,
            main_4 => \I2Stwo:bI2S:count_2\,
            main_5 => \I2Stwo:bI2S:count_1\,
            main_6 => \I2Stwo:bI2S:rx_state_2\,
            main_7 => \I2Stwo:bI2S:rx_state_1\,
            main_8 => \I2Stwo:bI2S:rx_state_0\,
            main_9 => \I2Stwo:bI2S:rxenable\);

    \I2Stwo:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Stwo:bI2S:rx_f0_load\,
            main_2 => \I2Stwo:bI2S:rx_overflow_sticky\,
            main_3 => \I2Stwo:bI2S:rx_f0_full_0\);

    \I2Stwo:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Stwo:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Stwo:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Stwo:bI2S:count_6\,
            main_3 => \I2Stwo:bI2S:count_5\,
            main_4 => \I2Stwo:bI2S:count_4\,
            main_5 => \I2Stwo:bI2S:count_3\,
            main_6 => \I2Stwo:bI2S:count_2\,
            main_7 => \I2Stwo:bI2S:count_1\,
            main_8 => \I2Stwo:bI2S:count_0\,
            main_9 => \I2Stwo:bI2S:rx_overflow_sticky\,
            main_10 => \I2Stwo:bI2S:rxenable\);

    \I2Stwo:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Stwo:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => Net_7,
            main_1 => \I2Stwo:bI2S:count_0\,
            main_2 => \I2Stwo:bI2S:rx_data_in_0\);

    \I2Sfour:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:ctrl_reg_out_2\);

    Net_668:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_668,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:reset\,
            main_1 => \I2Sfour:bI2S:count_6\);

    \I2Sfour:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:rx_state_2\,
            main_1 => \I2Sfour:bI2S:rx_state_1\,
            main_2 => \I2Sfour:bI2S:rx_state_0\);

    \I2Sfour:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:rx_state_2\,
            main_1 => \I2Sfour:bI2S:rx_state_1\,
            main_2 => \I2Sfour:bI2S:rx_state_0\,
            main_3 => \I2Sfour:bI2S:rxenable\);

    \I2Sfour:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:count_6\,
            main_1 => \I2Sfour:bI2S:count_5\,
            main_2 => \I2Sfour:bI2S:count_4\,
            main_3 => \I2Sfour:bI2S:count_3\,
            main_4 => \I2Sfour:bI2S:count_2\,
            main_5 => \I2Sfour:bI2S:count_1\,
            main_6 => \I2Sfour:bI2S:rx_state_2\,
            main_7 => \I2Sfour:bI2S:rx_state_1\,
            main_8 => \I2Sfour:bI2S:rx_state_0\,
            main_9 => \I2Sfour:bI2S:rxenable\);

    \I2Sfour:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:count_6\,
            main_1 => \I2Sfour:bI2S:count_5\,
            main_2 => \I2Sfour:bI2S:count_4\,
            main_3 => \I2Sfour:bI2S:count_3\,
            main_4 => \I2Sfour:bI2S:count_2\,
            main_5 => \I2Sfour:bI2S:count_1\,
            main_6 => \I2Sfour:bI2S:rx_state_2\,
            main_7 => \I2Sfour:bI2S:rx_state_1\,
            main_8 => \I2Sfour:bI2S:rx_state_0\,
            main_9 => \I2Sfour:bI2S:rxenable\);

    \I2Sfour:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Sfour:bI2S:rx_f0_load\,
            main_2 => \I2Sfour:bI2S:rx_overflow_sticky\,
            main_3 => \I2Sfour:bI2S:rx_f0_full_0\);

    \I2Sfour:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Sfour:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Sfour:bI2S:count_6\,
            main_3 => \I2Sfour:bI2S:count_5\,
            main_4 => \I2Sfour:bI2S:count_4\,
            main_5 => \I2Sfour:bI2S:count_3\,
            main_6 => \I2Sfour:bI2S:count_2\,
            main_7 => \I2Sfour:bI2S:count_1\,
            main_8 => \I2Sfour:bI2S:count_0\,
            main_9 => \I2Sfour:bI2S:rx_overflow_sticky\,
            main_10 => \I2Sfour:bI2S:rxenable\);

    \I2Sfour:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfour:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => \I2Sfour:bI2S:count_0\,
            main_1 => \I2Sfour:bI2S:rx_data_in_0\,
            main_2 => Net_663);

    \I2Ssix:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:ctrl_reg_out_2\);

    Net_683:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_683,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:reset\,
            main_1 => \I2Ssix:bI2S:count_6\);

    \I2Ssix:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:rx_state_2\,
            main_1 => \I2Ssix:bI2S:rx_state_1\,
            main_2 => \I2Ssix:bI2S:rx_state_0\);

    \I2Ssix:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:rx_state_2\,
            main_1 => \I2Ssix:bI2S:rx_state_1\,
            main_2 => \I2Ssix:bI2S:rx_state_0\,
            main_3 => \I2Ssix:bI2S:rxenable\);

    \I2Ssix:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:count_6\,
            main_1 => \I2Ssix:bI2S:count_5\,
            main_2 => \I2Ssix:bI2S:count_4\,
            main_3 => \I2Ssix:bI2S:count_3\,
            main_4 => \I2Ssix:bI2S:count_2\,
            main_5 => \I2Ssix:bI2S:count_1\,
            main_6 => \I2Ssix:bI2S:rx_state_2\,
            main_7 => \I2Ssix:bI2S:rx_state_1\,
            main_8 => \I2Ssix:bI2S:rx_state_0\,
            main_9 => \I2Ssix:bI2S:rxenable\);

    \I2Ssix:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:count_6\,
            main_1 => \I2Ssix:bI2S:count_5\,
            main_2 => \I2Ssix:bI2S:count_4\,
            main_3 => \I2Ssix:bI2S:count_3\,
            main_4 => \I2Ssix:bI2S:count_2\,
            main_5 => \I2Ssix:bI2S:count_1\,
            main_6 => \I2Ssix:bI2S:rx_state_2\,
            main_7 => \I2Ssix:bI2S:rx_state_1\,
            main_8 => \I2Ssix:bI2S:rx_state_0\,
            main_9 => \I2Ssix:bI2S:rxenable\);

    \I2Ssix:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Ssix:bI2S:rx_f0_load\,
            main_2 => \I2Ssix:bI2S:rx_overflow_sticky\,
            main_3 => \I2Ssix:bI2S:rx_f0_full_0\);

    \I2Ssix:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Ssix:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Ssix:bI2S:count_6\,
            main_3 => \I2Ssix:bI2S:count_5\,
            main_4 => \I2Ssix:bI2S:count_4\,
            main_5 => \I2Ssix:bI2S:count_3\,
            main_6 => \I2Ssix:bI2S:count_2\,
            main_7 => \I2Ssix:bI2S:count_1\,
            main_8 => \I2Ssix:bI2S:count_0\,
            main_9 => \I2Ssix:bI2S:rx_overflow_sticky\,
            main_10 => \I2Ssix:bI2S:rxenable\);

    \I2Ssix:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Ssix:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => \I2Ssix:bI2S:count_0\,
            main_1 => \I2Ssix:bI2S:rx_data_in_0\,
            main_2 => Net_678);

    \I2Sfive:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:ctrl_reg_out_2\);

    Net_697:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_697,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:reset\,
            main_1 => \I2Sfive:bI2S:count_6\);

    \I2Sfive:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:rx_state_2\,
            main_1 => \I2Sfive:bI2S:rx_state_1\,
            main_2 => \I2Sfive:bI2S:rx_state_0\);

    \I2Sfive:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:rx_state_2\,
            main_1 => \I2Sfive:bI2S:rx_state_1\,
            main_2 => \I2Sfive:bI2S:rx_state_0\,
            main_3 => \I2Sfive:bI2S:rxenable\);

    \I2Sfive:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:count_6\,
            main_1 => \I2Sfive:bI2S:count_5\,
            main_2 => \I2Sfive:bI2S:count_4\,
            main_3 => \I2Sfive:bI2S:count_3\,
            main_4 => \I2Sfive:bI2S:count_2\,
            main_5 => \I2Sfive:bI2S:count_1\,
            main_6 => \I2Sfive:bI2S:rx_state_2\,
            main_7 => \I2Sfive:bI2S:rx_state_1\,
            main_8 => \I2Sfive:bI2S:rx_state_0\,
            main_9 => \I2Sfive:bI2S:rxenable\);

    \I2Sfive:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:count_6\,
            main_1 => \I2Sfive:bI2S:count_5\,
            main_2 => \I2Sfive:bI2S:count_4\,
            main_3 => \I2Sfive:bI2S:count_3\,
            main_4 => \I2Sfive:bI2S:count_2\,
            main_5 => \I2Sfive:bI2S:count_1\,
            main_6 => \I2Sfive:bI2S:rx_state_2\,
            main_7 => \I2Sfive:bI2S:rx_state_1\,
            main_8 => \I2Sfive:bI2S:rx_state_0\,
            main_9 => \I2Sfive:bI2S:rxenable\);

    \I2Sfive:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Sfive:bI2S:rx_f0_load\,
            main_2 => \I2Sfive:bI2S:rx_overflow_sticky\,
            main_3 => \I2Sfive:bI2S:rx_f0_full_0\);

    \I2Sfive:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Sfive:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Sfive:bI2S:count_6\,
            main_3 => \I2Sfive:bI2S:count_5\,
            main_4 => \I2Sfive:bI2S:count_4\,
            main_5 => \I2Sfive:bI2S:count_3\,
            main_6 => \I2Sfive:bI2S:count_2\,
            main_7 => \I2Sfive:bI2S:count_1\,
            main_8 => \I2Sfive:bI2S:count_0\,
            main_9 => \I2Sfive:bI2S:rx_overflow_sticky\,
            main_10 => \I2Sfive:bI2S:rxenable\);

    \I2Sfive:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sfive:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => \I2Sfive:bI2S:count_0\,
            main_1 => \I2Sfive:bI2S:rx_data_in_0\,
            main_2 => Net_692);

    \I2Sseven:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:ctrl_reg_out_2\);

    Net_711:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_711,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:reset\,
            main_1 => \I2Sseven:bI2S:count_6\);

    \I2Sseven:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:rx_state_2\,
            main_1 => \I2Sseven:bI2S:rx_state_1\,
            main_2 => \I2Sseven:bI2S:rx_state_0\);

    \I2Sseven:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:rx_state_2\,
            main_1 => \I2Sseven:bI2S:rx_state_1\,
            main_2 => \I2Sseven:bI2S:rx_state_0\,
            main_3 => \I2Sseven:bI2S:rxenable\);

    \I2Sseven:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:count_6\,
            main_1 => \I2Sseven:bI2S:count_5\,
            main_2 => \I2Sseven:bI2S:count_4\,
            main_3 => \I2Sseven:bI2S:count_3\,
            main_4 => \I2Sseven:bI2S:count_2\,
            main_5 => \I2Sseven:bI2S:count_1\,
            main_6 => \I2Sseven:bI2S:rx_state_2\,
            main_7 => \I2Sseven:bI2S:rx_state_1\,
            main_8 => \I2Sseven:bI2S:rx_state_0\,
            main_9 => \I2Sseven:bI2S:rxenable\);

    \I2Sseven:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:count_6\,
            main_1 => \I2Sseven:bI2S:count_5\,
            main_2 => \I2Sseven:bI2S:count_4\,
            main_3 => \I2Sseven:bI2S:count_3\,
            main_4 => \I2Sseven:bI2S:count_2\,
            main_5 => \I2Sseven:bI2S:count_1\,
            main_6 => \I2Sseven:bI2S:rx_state_2\,
            main_7 => \I2Sseven:bI2S:rx_state_1\,
            main_8 => \I2Sseven:bI2S:rx_state_0\,
            main_9 => \I2Sseven:bI2S:rxenable\);

    \I2Sseven:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Sseven:bI2S:rx_f0_load\,
            main_2 => \I2Sseven:bI2S:rx_overflow_sticky\,
            main_3 => \I2Sseven:bI2S:rx_f0_full_0\);

    \I2Sseven:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Sseven:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Sseven:bI2S:count_6\,
            main_3 => \I2Sseven:bI2S:count_5\,
            main_4 => \I2Sseven:bI2S:count_4\,
            main_5 => \I2Sseven:bI2S:count_3\,
            main_6 => \I2Sseven:bI2S:count_2\,
            main_7 => \I2Sseven:bI2S:count_1\,
            main_8 => \I2Sseven:bI2S:count_0\,
            main_9 => \I2Sseven:bI2S:rx_overflow_sticky\,
            main_10 => \I2Sseven:bI2S:rxenable\);

    \I2Sseven:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Sseven:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => \I2Sseven:bI2S:count_0\,
            main_1 => \I2Sseven:bI2S:rx_data_in_0\,
            main_2 => Net_742);

    \I2Seight:bI2S:reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:reset\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:ctrl_reg_out_2\);

    Net_725:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_725,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:reset\,
            main_1 => \I2Seight:bI2S:count_6\);

    \I2Seight:bI2S:rx_f0_load\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_f0_load\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:rx_state_2\,
            main_1 => \I2Seight:bI2S:rx_state_1\,
            main_2 => \I2Seight:bI2S:rx_state_0\);

    \I2Seight:bI2S:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_state_2\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:rx_state_2\,
            main_1 => \I2Seight:bI2S:rx_state_1\,
            main_2 => \I2Seight:bI2S:rx_state_0\,
            main_3 => \I2Seight:bI2S:rxenable\);

    \I2Seight:bI2S:rx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * main_9) + (main_6 * !main_7 * main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_state_1\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:count_6\,
            main_1 => \I2Seight:bI2S:count_5\,
            main_2 => \I2Seight:bI2S:count_4\,
            main_3 => \I2Seight:bI2S:count_3\,
            main_4 => \I2Seight:bI2S:count_2\,
            main_5 => \I2Seight:bI2S:count_1\,
            main_6 => \I2Seight:bI2S:rx_state_2\,
            main_7 => \I2Seight:bI2S:rx_state_1\,
            main_8 => \I2Seight:bI2S:rx_state_0\,
            main_9 => \I2Seight:bI2S:rxenable\);

    \I2Seight:bI2S:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_1 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (main_0 * !main_2 * main_3 * main_4 * !main_5 * !main_6 * main_9) + (!main_6 * main_7 * main_9) + (main_6 * !main_7 * main_9) + (main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_state_0\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:count_6\,
            main_1 => \I2Seight:bI2S:count_5\,
            main_2 => \I2Seight:bI2S:count_4\,
            main_3 => \I2Seight:bI2S:count_3\,
            main_4 => \I2Seight:bI2S:count_2\,
            main_5 => \I2Seight:bI2S:count_1\,
            main_6 => \I2Seight:bI2S:rx_state_2\,
            main_7 => \I2Seight:bI2S:rx_state_1\,
            main_8 => \I2Seight:bI2S:rx_state_0\,
            main_9 => \I2Seight:bI2S:rxenable\);

    \SPIM:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:mosi_from_dp\,
            main_4 => \SPIM:BSPIM:count_4\,
            main_5 => \SPIM:BSPIM:count_3\,
            main_6 => \SPIM:BSPIM:count_2\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:mosi_pre_reg\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \I2Seight:bI2S:rx_overflow_sticky\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_overflow_sticky\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:ctrl_reg_out_1\,
            main_1 => \I2Seight:bI2S:rx_f0_load\,
            main_2 => \I2Seight:bI2S:rx_overflow_sticky\,
            main_3 => \I2Seight:bI2S:rx_f0_full_0\);

    \I2Seight:bI2S:rxenable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_9 * main_10) + (main_0 * !main_3 * !main_9 * main_10) + (main_0 * !main_4 * !main_9 * main_10) + (main_0 * !main_5 * !main_9 * main_10) + (main_0 * !main_6 * !main_9 * main_10) + (main_0 * main_7 * !main_9 * main_10) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_8 * !main_9) + (main_2 * main_3 * main_4 * main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rxenable\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:ctrl_reg_out_2\,
            main_1 => \I2Seight:bI2S:ctrl_reg_out_1\,
            main_2 => \I2Seight:bI2S:count_6\,
            main_3 => \I2Seight:bI2S:count_5\,
            main_4 => \I2Seight:bI2S:count_4\,
            main_5 => \I2Seight:bI2S:count_3\,
            main_6 => \I2Seight:bI2S:count_2\,
            main_7 => \I2Seight:bI2S:count_1\,
            main_8 => \I2Seight:bI2S:count_0\,
            main_9 => \I2Seight:bI2S:rx_overflow_sticky\,
            main_10 => \I2Seight:bI2S:rxenable\);

    \I2Seight:bI2S:rx_data_in_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2Seight:bI2S:rx_data_in_0\,
            clock_0 => Net_743,
            main_0 => \I2Seight:bI2S:count_0\,
            main_1 => \I2Seight:bI2S:rx_data_in_0\,
            main_2 => Net_720);

END __DEFAULT__;
