INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/booth/Projects/cmpen331/Lab_3_Rachael_Wilson/Lab_3_Rachael_Wilson.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
