(pcb "/home/aditya/Documents/KiCad/Projects/InvertingAmplifier/Inverting Amplifier/Inverting Amplifier.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~86~ubuntu20.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  141045 -99135  107875 -99135  107875 -83745  141045 -83745
            141045 -99135)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_1.27mm:PinHeader_1x03_P1.27mm_Vertical
      (place J3 113030 -92710 front 180 (PN Power))
    )
    (component Connector_PinHeader_1.27mm:PinHeader_1x02_P1.27mm_Vertical
      (place J2 111760 -96520 front 90 (PN Vo))
      (place J1 113030 -86360 front 270 (PN Vin))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U1 128270 -87630 front 270 (PN LM741))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R2 133350 -87630 front 270 (PN 1k))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (place R1 137160 -95250 front 90 (PN 10k))
    )
  )
  (library
    (image Connector_PinHeader_1.27mm:PinHeader_1x03_P1.27mm_Vertical
      (outline (path signal 100  -525 635  1050 635))
      (outline (path signal 100  1050 635  1050 -3175))
      (outline (path signal 100  1050 -3175  -1050 -3175))
      (outline (path signal 100  -1050 -3175  -1050 110))
      (outline (path signal 100  -1050 110  -525 635))
      (outline (path signal 120  -1110 -3235  -307.53 -3235))
      (outline (path signal 120  307.53 -3235  1110 -3235))
      (outline (path signal 120  -1110 -760  -1110 -3235))
      (outline (path signal 120  1110 -760  1110 -3235))
      (outline (path signal 120  -1110 -760  -563.471 -760))
      (outline (path signal 120  563.471 -760  1110 -760))
      (outline (path signal 120  -1110 0  -1110 760))
      (outline (path signal 120  -1110 760  0 760))
      (outline (path signal 50  -1550 1150  -1550 -3700))
      (outline (path signal 50  -1550 -3700  1550 -3700))
      (outline (path signal 50  1550 -3700  1550 1150))
      (outline (path signal 50  1550 1150  -1550 1150))
      (pin Oval[A]Pad_1000x1000_um 3 0 -2540)
      (pin Oval[A]Pad_1000x1000_um 2 0 -1270)
      (pin Rect[A]Pad_1000x1000_um 1 0 0)
    )
    (image Connector_PinHeader_1.27mm:PinHeader_1x02_P1.27mm_Vertical
      (outline (path signal 100  -525 635  1050 635))
      (outline (path signal 100  1050 635  1050 -1905))
      (outline (path signal 100  1050 -1905  -1050 -1905))
      (outline (path signal 100  -1050 -1905  -1050 110))
      (outline (path signal 100  -1050 110  -525 635))
      (outline (path signal 120  -1110 -1965  -307.53 -1965))
      (outline (path signal 120  307.53 -1965  1110 -1965))
      (outline (path signal 120  -1110 -760  -1110 -1965))
      (outline (path signal 120  1110 -760  1110 -1965))
      (outline (path signal 120  -1110 -760  -563.471 -760))
      (outline (path signal 120  563.471 -760  1110 -760))
      (outline (path signal 120  -1110 0  -1110 760))
      (outline (path signal 120  -1110 760  0 760))
      (outline (path signal 50  -1550 1150  -1550 -2450))
      (outline (path signal 50  -1550 -2450  1550 -2450))
      (outline (path signal 50  1550 -2450  1550 1150))
      (outline (path signal 50  1550 1150  -1550 1150))
      (pin Oval[A]Pad_1000x1000_um 2 0 -1270)
      (pin Rect[A]Pad_1000x1000_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  2010 800  2010 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal::1
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Oval[A]Pad_1000x1000_um
      (shape (path F.Cu 1000  0 0  0 0))
      (shape (path B.Cu 1000  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1000x1000_um
      (shape (rect F.Cu -500 -500 500 500))
      (shape (rect B.Cu -500 -500 500 500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J3-2 J2-1 J1-2 U1-3)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 R1-2)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 U1-6 R2-2)
    )
    (net -12V
      (pins J3-3 U1-4)
    )
    (net +12V
      (pins J3-1 U1-7)
    )
    (net "Net-(R1-Pad1)"
      (pins U1-2 R2-1 R1-1)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (class kicad_default "" +12V -12V GND "Net-(J1-Pad1)" "Net-(J2-Pad2)"
      "Net-(J5-Pad1)" "Net-(R1-Pad1)" "Net-(U1-Pad1)" "Net-(U1-Pad5)" "Net-(U1-Pad8)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
