Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 22:44:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.649        0.000                      0                 1566        0.024        0.000                      0                 1566       48.750        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.649        0.000                      0                 1562        0.024        0.000                      0                 1562       48.750        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.032        0.000                      0                    4        0.857        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.649ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.048ns  (logic 4.244ns (16.293%)  route 21.804ns (83.707%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.348    28.496    sm/M_alum_out[0]
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.146    28.642 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.805    29.447    sm/D_states_q[1]_i_8_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I2_O)        0.328    29.775 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.900    30.675    sm/D_states_q[1]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.799 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.471    31.270    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X55Y64         FDSE (Setup_fdse_C_D)       -0.067   104.918    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.918    
                         arrival time                         -31.270    
  -------------------------------------------------------------------
                         slack                                 73.649    

Slack (MET) :             74.089ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.659ns  (logic 4.018ns (15.659%)  route 21.641ns (84.341%))
  Logic Levels:           23  (LUT5=3 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.314    28.461    sm/M_alum_out[0]
    SLICE_X58Y60         LUT6 (Prop_lut6_I4_O)        0.124    28.585 f  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.158    28.743    sm/D_states_q[0]_i_10_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.867 f  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           1.249    30.116    sm/D_states_q[0]_i_3_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.240 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.640    30.880    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X56Y65         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X56Y65         FDSE (Setup_fdse_C_D)       -0.016   104.969    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        104.969    
                         arrival time                         -30.880    
  -------------------------------------------------------------------
                         slack                                 74.089    

Slack (MET) :             74.093ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.604ns  (logic 4.244ns (16.575%)  route 21.360ns (83.425%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.348    28.496    sm/M_alum_out[0]
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.146    28.642 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.805    29.447    sm/D_states_q[1]_i_8_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I2_O)        0.328    29.775 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.456    30.231    sm/D_states_q[1]_i_2_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I0_O)        0.124    30.355 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471    30.826    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X55Y63         FDSE (Setup_fdse_C_D)       -0.067   104.918    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.918    
                         arrival time                         -30.826    
  -------------------------------------------------------------------
                         slack                                 74.093    

Slack (MET) :             74.110ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.588ns  (logic 4.018ns (15.702%)  route 21.570ns (84.298%))
  Logic Levels:           23  (LUT5=3 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 f  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.582    28.730    sm/M_alum_out[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.854 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.689    29.543    sm/D_states_q[3]_i_14_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.124    29.667 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.517    30.184    sm/D_states_q[3]_i_4_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.308 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.810    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438   104.842    sm/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.179   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X57Y64         FDRE (Setup_fdre_C_D)       -0.067   104.919    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        104.919    
                         arrival time                         -30.810    
  -------------------------------------------------------------------
                         slack                                 74.110    

Slack (MET) :             74.213ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.471ns  (logic 4.018ns (15.775%)  route 21.453ns (84.225%))
  Logic Levels:           23  (LUT5=3 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 f  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 f  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 f  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.582    28.730    sm/M_alum_out[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.854 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.689    29.543    sm/D_states_q[3]_i_14_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.124    29.667 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.522    30.189    sm/D_states_q[3]_i_4_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I3_O)        0.124    30.313 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.692    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.438   104.842    sm/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.179   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X57Y64         FDRE (Setup_fdre_C_D)       -0.081   104.905    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        104.905    
                         arrival time                         -30.692    
  -------------------------------------------------------------------
                         slack                                 74.213    

Slack (MET) :             74.293ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.502ns  (logic 4.244ns (16.642%)  route 21.258ns (83.358%))
  Logic Levels:           23  (LUT5=5 LUT6=17 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.348    28.496    sm/M_alum_out[0]
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.146    28.642 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.805    29.447    sm/D_states_q[1]_i_8_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I2_O)        0.328    29.775 r  sm/D_states_q[1]_i_2/O
                         net (fo=3, routed)           0.825    30.600    sm/D_states_q[1]_i_2_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    30.724 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    30.724    sm/D_states_d__0[1]
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X55Y64         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X55Y64         FDSE (Setup_fdse_C_D)        0.031   105.016    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.016    
                         arrival time                         -30.724    
  -------------------------------------------------------------------
                         slack                                 74.293    

Slack (MET) :             74.396ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.227ns  (logic 4.141ns (16.415%)  route 21.086ns (83.585%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.194    16.933    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.328    17.261 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.426    17.687    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.811 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.172    17.983    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.107 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.319    18.426    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.550 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.608    19.158    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.282 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.263    19.545    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.669 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.318    19.987    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.111 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.655    20.766    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    20.890 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.871    21.761    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.152    21.913 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.858    22.772    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.356    23.128 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.469    23.597    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328    23.925 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           1.194    25.119    sm/M_alum_out[23]
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.124    25.243 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.932    26.175    sm/D_states_q[7]_i_58_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    26.299 r  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.648    26.947    sm/D_states_q[7]_i_41_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    27.071 r  sm/D_states_q[7]_i_20/O
                         net (fo=4, routed)           1.378    28.450    sm/D_states_q[7]_i_20_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.574 f  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.638    29.212    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    29.336 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          1.113    30.448    sm/accel_edge_n_0
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.179   105.085    
                         clock uncertainty           -0.035   105.049    
    SLICE_X59Y66         FDRE (Setup_fdre_C_CE)      -0.205   104.844    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.844    
                         arrival time                         -30.448    
  -------------------------------------------------------------------
                         slack                                 74.396    

Slack (MET) :             74.396ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.227ns  (logic 4.141ns (16.415%)  route 21.086ns (83.585%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.194    16.933    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.328    17.261 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.426    17.687    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.811 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.172    17.983    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.107 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.319    18.426    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.550 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.608    19.158    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.282 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.263    19.545    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.669 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.318    19.987    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.111 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.655    20.766    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    20.890 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.871    21.761    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.152    21.913 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.858    22.772    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.356    23.128 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.469    23.597    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328    23.925 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           1.194    25.119    sm/M_alum_out[23]
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.124    25.243 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.932    26.175    sm/D_states_q[7]_i_58_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    26.299 r  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.648    26.947    sm/D_states_q[7]_i_41_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    27.071 r  sm/D_states_q[7]_i_20/O
                         net (fo=4, routed)           1.378    28.450    sm/D_states_q[7]_i_20_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.574 f  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.638    29.212    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    29.336 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          1.113    30.448    sm/accel_edge_n_0
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.179   105.085    
                         clock uncertainty           -0.035   105.049    
    SLICE_X59Y66         FDRE (Setup_fdre_C_CE)      -0.205   104.844    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.844    
                         arrival time                         -30.448    
  -------------------------------------------------------------------
                         slack                                 74.396    

Slack (MET) :             74.396ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.227ns  (logic 4.141ns (16.415%)  route 21.086ns (83.585%))
  Logic Levels:           22  (LUT3=1 LUT4=1 LUT5=5 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.194    16.933    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.328    17.261 f  sm/D_registers_q[7][14]_i_31/O
                         net (fo=1, routed)           0.426    17.687    sm/D_registers_q[7][14]_i_31_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    17.811 r  sm/D_registers_q[7][14]_i_29/O
                         net (fo=2, routed)           0.172    17.983    sm/D_registers_q[7][14]_i_29_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.107 f  sm/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.319    18.426    sm/D_registers_q[7][17]_i_29_n_0
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.550 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.608    19.158    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.124    19.282 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.263    19.545    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I1_O)        0.124    19.669 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.318    19.987    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    20.111 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.655    20.766    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I2_O)        0.124    20.890 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.871    21.761    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.152    21.913 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           0.858    22.772    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.356    23.128 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=1, routed)           0.469    23.597    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328    23.925 f  sm/D_registers_q[7][23]_i_2/O
                         net (fo=2, routed)           1.194    25.119    sm/M_alum_out[23]
    SLICE_X47Y48         LUT4 (Prop_lut4_I2_O)        0.124    25.243 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.932    26.175    sm/D_states_q[7]_i_58_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.124    26.299 r  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.648    26.947    sm/D_states_q[7]_i_41_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.124    27.071 r  sm/D_states_q[7]_i_20/O
                         net (fo=4, routed)           1.378    28.450    sm/D_states_q[7]_i_20_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.574 f  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.638    29.212    sm/accel_edge/D_states_q_reg[0]_rep__0_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.124    29.336 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          1.113    30.448    sm/accel_edge_n_0
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.501   104.905    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.179   105.085    
                         clock uncertainty           -0.035   105.049    
    SLICE_X59Y66         FDRE (Setup_fdre_C_CE)      -0.205   104.844    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.844    
                         arrival time                         -30.448    
  -------------------------------------------------------------------
                         slack                                 74.396    

Slack (MET) :             74.502ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.291ns  (logic 4.254ns (16.820%)  route 21.037ns (83.180%))
  Logic Levels:           23  (LUT2=1 LUT5=3 LUT6=18 MUXF7=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.637     5.221    display/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          4.173     9.850    sm/M_display_reading
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.974 f  sm/D_registers_q[7][25]_i_47/O
                         net (fo=1, routed)           0.000     9.974    sm/D_registers_q[7][25]_i_47_n_0
    SLICE_X50Y66         MUXF7 (Prop_muxf7_I1_O)      0.214    10.188 f  sm/D_registers_q_reg[7][25]_i_33/O
                         net (fo=1, routed)           0.452    10.640    sm/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.297    10.937 f  sm/D_registers_q[7][25]_i_18/O
                         net (fo=1, routed)           0.817    11.755    sm/D_registers_q[7][25]_i_18_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  sm/D_registers_q[7][25]_i_9/O
                         net (fo=34, routed)          1.597    13.476    sm/M_sm_bsel[0]
    SLICE_X50Y55         LUT5 (Prop_lut5_I3_O)        0.124    13.600 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=92, routed)          2.990    16.590    sm/D_states_q_reg[4]_rep__0_0[1]
    SLICE_X54Y46         LUT5 (Prop_lut5_I0_O)        0.150    16.740 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=3, routed)           0.498    17.237    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.328    17.565 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.822    18.388    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.512 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=3, routed)           0.505    19.017    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.117    19.134 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.823    19.957    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I3_O)        0.348    20.305 r  sm/D_registers_q[7][0]_i_123/O
                         net (fo=1, routed)           0.422    20.727    sm/D_registers_q[7][0]_i_123_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.851 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.590    21.441    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.565 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.287    21.852    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I2_O)        0.124    21.976 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.808    22.784    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    22.908 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.633    23.541    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124    23.665 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.518    24.183    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    24.307 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.634    24.941    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.065 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.304    25.369    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X52Y51         LUT6 (Prop_lut6_I2_O)        0.124    25.493 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.592    26.085    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.209 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=5, routed)           0.814    27.023    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I1_O)        0.124    27.147 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.493    28.640    sm/M_alum_out[0]
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.152    28.792 r  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.609    29.402    sm/D_states_q[3]_i_9_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I1_O)        0.332    29.734 f  sm/D_states_q[3]_i_3/O
                         net (fo=3, routed)           0.655    30.388    sm/D_states_q[3]_i_3_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.512 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    30.512    sm/D_states_d__0[3]
    SLICE_X57Y65         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.179   105.021    
                         clock uncertainty           -0.035   104.985    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.029   105.014    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.014    
                         arrival time                         -30.512    
  -------------------------------------------------------------------
                         slack                                 74.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.853    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.856    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.856    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.856    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X53Y60         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.856    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y60         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.983%)  route 0.329ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    sr2/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.329     2.004    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.568    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.878    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.983%)  route 0.329ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    sr2/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.329     2.004    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.047    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y62         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.568    
    SLICE_X60Y62         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.878    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y54   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y48   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y50   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y54   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y53   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y51   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y54   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y60   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y62   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.704ns (12.869%)  route 4.767ns (87.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=99, routed)          2.908     8.565    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.689 r  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.054     9.743    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.867 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805    10.672    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436   104.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X53Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.704    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 94.032    

Slack (MET) :             94.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.704ns (12.869%)  route 4.767ns (87.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=99, routed)          2.908     8.565    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.689 r  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.054     9.743    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.867 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805    10.672    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436   104.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X53Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.704    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 94.032    

Slack (MET) :             94.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.704ns (12.869%)  route 4.767ns (87.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=99, routed)          2.908     8.565    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.689 r  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.054     9.743    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.867 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805    10.672    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436   104.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X53Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.704    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 94.032    

Slack (MET) :             94.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 0.704ns (12.869%)  route 4.767ns (87.131%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=99, routed)          2.908     8.565    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.689 r  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           1.054     9.743    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.867 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805    10.672    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436   104.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X53Y65         FDPE (Recov_fdpe_C_PRE)     -0.359   104.704    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.704    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                 94.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=125, routed)         0.301     1.946    sm/D_states_q_reg[1]_rep_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.991 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.301    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X53Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=125, routed)         0.301     1.946    sm/D_states_q_reg[1]_rep_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.991 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.301    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X53Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=125, routed)         0.301     1.946    sm/D_states_q_reg[1]_rep_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.991 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.301    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X53Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X55Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=125, routed)         0.301     1.946    sm/D_states_q_reg[1]_rep_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.991 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.310     2.301    fifo_reset_cond/AS[0]
    SLICE_X53Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X53Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.857    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.336ns  (logic 11.322ns (30.324%)  route 26.014ns (69.676%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    33.656    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.780 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.449    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    34.573 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.200    35.773    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.152    35.925 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.799    38.724    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    42.478 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.478    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.248ns  (logic 11.277ns (30.275%)  route 25.971ns (69.725%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    33.656    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.780 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.449    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    34.573 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.197    35.771    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.152    35.923 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.758    38.681    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    42.390 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.390    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.236ns  (logic 11.084ns (29.766%)  route 26.153ns (70.234%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    33.656    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.780 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.449    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    34.573 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.197    35.771    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I2_O)        0.124    35.895 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.940    38.835    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    42.378 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.378    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.938ns  (logic 11.085ns (30.010%)  route 25.853ns (69.990%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    33.649    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.124    33.773 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.670    34.443    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.124    34.567 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.038    35.605    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I1_O)        0.124    35.729 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.806    38.535    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    42.080 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.080    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.839ns  (logic 11.266ns (30.583%)  route 25.573ns (69.417%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.980    33.649    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.124    33.773 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.670    34.443    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.124    34.567 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.038    35.605    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I1_O)        0.153    35.758 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.526    38.284    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.981 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.981    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.667ns  (logic 11.054ns (30.147%)  route 25.613ns (69.853%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    33.656    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.780 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.449    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    34.573 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.200    35.773    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I3_O)        0.124    35.897 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.398    38.295    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.809 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.809    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.575ns  (logic 11.050ns (30.212%)  route 25.525ns (69.788%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=20, routed)          2.233     7.831    L_reg/M_sm_pbc[4]
    SLICE_X34Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.955 f  L_reg/L_33e0d362_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.717     8.672    L_reg/L_33e0d362_remainder0_carry_i_25__0_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.796 f  L_reg/L_33e0d362_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.099     9.895    L_reg/L_33e0d362_remainder0_carry_i_12__0_n_0
    SLICE_X38Y49         LUT3 (Prop_lut3_I0_O)        0.150    10.045 f  L_reg/L_33e0d362_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.729    L_reg/L_33e0d362_remainder0_carry_i_20__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.374    11.103 r  L_reg/L_33e0d362_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.951    12.054    L_reg/L_33e0d362_remainder0_carry_i_10__0_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.328    12.382 r  L_reg/L_33e0d362_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.382    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.915    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.032 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.032    bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__0_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.271 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.192    14.463    L_reg/L_33e0d362_remainder0_1[10]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.301    14.764 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.133    15.896    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.692    16.712    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.829    17.665    L_reg/i__carry_i_16__2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.150    17.815 r  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.851    18.667    L_reg/i__carry_i_20__2_n_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.326    18.993 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.840    19.832    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X34Y51         LUT4 (Prop_lut4_I3_O)        0.124    19.956 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           1.181    21.137    L_reg/D_registers_q_reg[3][8]_1[2]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.261 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.261    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.659 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.659    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.898 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.530    23.428    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.302    23.730 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    24.196    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.124    24.320 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.074    25.394    L_reg/i__carry_i_14__0_0
    SLICE_X35Y47         LUT3 (Prop_lut3_I0_O)        0.150    25.544 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.829    26.374    L_reg/i__carry_i_25__1_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.326    26.700 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.062    27.762    L_reg/i__carry_i_14__0_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.124    27.886 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.818    28.704    L_reg/i__carry_i_13__1_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.152    28.856 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    29.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.326    29.884 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.884    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.434 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.434    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.548 r  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.548    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.770 f  bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.861    31.631    bseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X33Y49         LUT6 (Prop_lut6_I1_O)        0.299    31.930 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    32.546    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124    32.670 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.987    33.656    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.780 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    34.449    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    34.573 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.998    35.572    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.124    35.696 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.512    38.207    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.717 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.717    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.979ns  (logic 11.275ns (32.234%)  route 23.704ns (67.766%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.712     7.329    L_reg/M_sm_pac[9]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.296     7.625 f  L_reg/L_33e0d362_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.803     8.428    L_reg/L_33e0d362_remainder0_carry_i_24_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.552 f  L_reg/L_33e0d362_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.237     9.788    L_reg/L_33e0d362_remainder0_carry__1_i_7_n_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.152     9.940 f  L_reg/L_33e0d362_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.802    10.742    L_reg/L_33e0d362_remainder0_carry_i_20_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.352    11.094 r  L_reg/L_33e0d362_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.869    11.963    L_reg/L_33e0d362_remainder0_carry_i_10_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.326    12.289 r  L_reg/L_33e0d362_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.289    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.713 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/O[1]
                         net (fo=7, routed)           0.933    13.646    L_reg/L_33e0d362_remainder0[1]
    SLICE_X46Y43         LUT3 (Prop_lut3_I2_O)        0.303    13.949 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           1.450    15.399    L_reg/i__carry__0_i_16_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.124    15.523 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.564    16.087    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I3_O)        0.118    16.205 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.045    17.249    L_reg/i__carry__1_i_9_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    17.575 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.433    18.008    L_reg/i__carry_i_19_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.150    18.158 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.961    19.119    L_reg/i__carry_i_11_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.326    19.445 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.056    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.563 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.563    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.677    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.990 f  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.266    22.256    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.306    22.562 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124    23.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.294    24.413    L_reg/i__carry_i_14_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.150    24.563 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    25.011    L_reg/i__carry_i_25_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.337 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.869    26.206    L_reg/i__carry_i_20_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.330 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.602    26.932    L_reg/i__carry_i_13_n_0
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.150    27.082 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    27.805    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.326    28.131 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.131    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.664 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.664    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.781 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.781    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.096 f  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.722    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.307    30.029 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.292    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.416 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.224    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.348 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    32.025    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    32.149 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.819    32.968    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.124    33.092 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.458    36.550    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.118 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.118    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.665ns  (logic 11.513ns (33.212%)  route 23.152ns (66.788%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.712     7.329    L_reg/M_sm_pac[9]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.296     7.625 f  L_reg/L_33e0d362_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.803     8.428    L_reg/L_33e0d362_remainder0_carry_i_24_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.552 f  L_reg/L_33e0d362_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.237     9.788    L_reg/L_33e0d362_remainder0_carry__1_i_7_n_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.152     9.940 f  L_reg/L_33e0d362_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.802    10.742    L_reg/L_33e0d362_remainder0_carry_i_20_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.352    11.094 r  L_reg/L_33e0d362_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.869    11.963    L_reg/L_33e0d362_remainder0_carry_i_10_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.326    12.289 r  L_reg/L_33e0d362_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.289    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.713 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/O[1]
                         net (fo=7, routed)           0.933    13.646    L_reg/L_33e0d362_remainder0[1]
    SLICE_X46Y43         LUT3 (Prop_lut3_I2_O)        0.303    13.949 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           1.450    15.399    L_reg/i__carry__0_i_16_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.124    15.523 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.564    16.087    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I3_O)        0.118    16.205 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.045    17.249    L_reg/i__carry__1_i_9_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    17.575 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.433    18.008    L_reg/i__carry_i_19_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.150    18.158 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.961    19.119    L_reg/i__carry_i_11_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.326    19.445 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.056    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.563 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.563    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.677    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.990 f  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.266    22.256    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.306    22.562 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124    23.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.294    24.413    L_reg/i__carry_i_14_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.150    24.563 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    25.011    L_reg/i__carry_i_25_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.337 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.869    26.206    L_reg/i__carry_i_20_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.330 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.602    26.932    L_reg/i__carry_i_13_n_0
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.150    27.082 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    27.805    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.326    28.131 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.131    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.664 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.664    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.781 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.781    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.096 f  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.722    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.307    30.029 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.292    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.416 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.224    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.348 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    32.025    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    32.149 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.819    32.968    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.152    33.120 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.906    36.026    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    39.804 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.804    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.301ns  (logic 11.472ns (33.445%)  route 22.829ns (66.555%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.712     7.329    L_reg/M_sm_pac[9]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.296     7.625 f  L_reg/L_33e0d362_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.803     8.428    L_reg/L_33e0d362_remainder0_carry_i_24_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.552 f  L_reg/L_33e0d362_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.237     9.788    L_reg/L_33e0d362_remainder0_carry__1_i_7_n_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.152     9.940 f  L_reg/L_33e0d362_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.802    10.742    L_reg/L_33e0d362_remainder0_carry_i_20_n_0
    SLICE_X40Y44         LUT5 (Prop_lut5_I4_O)        0.352    11.094 r  L_reg/L_33e0d362_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.869    11.963    L_reg/L_33e0d362_remainder0_carry_i_10_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.326    12.289 r  L_reg/L_33e0d362_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.289    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.713 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_carry/O[1]
                         net (fo=7, routed)           0.933    13.646    L_reg/L_33e0d362_remainder0[1]
    SLICE_X46Y43         LUT3 (Prop_lut3_I2_O)        0.303    13.949 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           1.450    15.399    L_reg/i__carry__0_i_16_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.124    15.523 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.564    16.087    L_reg/i__carry__1_i_15_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I3_O)        0.118    16.205 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.045    17.249    L_reg/i__carry__1_i_9_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.326    17.575 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.433    18.008    L_reg/i__carry_i_19_n_0
    SLICE_X45Y44         LUT3 (Prop_lut3_I0_O)        0.150    18.158 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.961    19.119    L_reg/i__carry_i_11_n_0
    SLICE_X44Y41         LUT2 (Prop_lut2_I1_O)        0.326    19.445 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.056    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X44Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.563 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.563    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.677 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.677    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.990 f  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.266    22.256    L_reg/L_33e0d362_remainder0_inferred__1/i__carry__2[3]
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.306    22.562 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124    23.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.294    24.413    L_reg/i__carry_i_14_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.150    24.563 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    25.011    L_reg/i__carry_i_25_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.326    25.337 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.869    26.206    L_reg/i__carry_i_20_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    26.330 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.602    26.932    L_reg/i__carry_i_13_n_0
    SLICE_X43Y40         LUT3 (Prop_lut3_I1_O)        0.150    27.082 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    27.805    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.326    28.131 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.131    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.664 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.664    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.781 r  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.781    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.096 f  aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.722    aseg_driver/decimal_renderer/L_33e0d362_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.307    30.029 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.292    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I1_O)        0.124    30.416 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.808    31.224    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.124    31.348 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    32.025    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.124    32.149 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.832    32.981    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I2_O)        0.152    33.133 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.569    35.703    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    39.440 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.440    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.350ns (76.713%)  route 0.410ns (23.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.410     2.089    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.298 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.298    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.414ns (73.804%)  route 0.502ns (26.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDPE (Prop_fdpe_C_Q)         0.128     1.662 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.502     2.164    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.450 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.450    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_925576247[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.460ns (73.819%)  route 0.518ns (26.181%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_925576247[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  forLoop_idx_0_925576247[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_925576247[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.753    forLoop_idx_0_925576247[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_925576247[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.105     1.903    forLoop_idx_0_925576247[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  forLoop_idx_0_925576247[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=16, routed)          0.338     2.286    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.515 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.515    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_942781507[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.480ns (73.676%)  route 0.529ns (26.324%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.586     1.530    forLoop_idx_0_942781507[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_942781507[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  forLoop_idx_0_942781507[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.767    forLoop_idx_0_942781507[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  forLoop_idx_0_942781507[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.864    forLoop_idx_0_942781507[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X61Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.909 r  forLoop_idx_0_942781507[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=17, routed)          0.403     2.312    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.538 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.538    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_925576247[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.466ns (72.515%)  route 0.555ns (27.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    forLoop_idx_0_925576247[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_925576247[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_925576247[0].cond_butt_sel_desel/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_925576247[0].cond_butt_sel_desel/D_ctr_q_reg[10]
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  forLoop_idx_0_925576247[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_925576247[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  forLoop_idx_0_925576247[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=23, routed)          0.427     2.322    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.557 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.557    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.383ns (67.826%)  route 0.656ns (32.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.656     2.336    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.578 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.578    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.454ns (70.003%)  route 0.623ns (29.997%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=13, routed)          0.175     1.878    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X64Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.371    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.615 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.615    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.373ns (65.916%)  route 0.710ns (34.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.710     2.390    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.621 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.621    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.499ns (71.685%)  route 0.592ns (28.315%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=13, routed)          0.175     1.878    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.043     1.921 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.338    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.292     3.630 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.630    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_942781507[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.481ns (69.790%)  route 0.641ns (30.210%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.591     1.535    forLoop_idx_0_942781507[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_942781507[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_942781507[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.771    forLoop_idx_0_942781507[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  forLoop_idx_0_942781507[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.868    forLoop_idx_0_942781507[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  forLoop_idx_0_942781507[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=15, routed)          0.517     2.430    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.656 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.656    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_942781507[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.502ns (28.408%)  route 3.786ns (71.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.786     5.288    forLoop_idx_0_942781507[0].cond_butt_dirs/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_942781507[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.501     4.905    forLoop_idx_0_942781507[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  forLoop_idx_0_942781507[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_942781507[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.093ns  (logic 1.488ns (29.209%)  route 3.605ns (70.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.605     5.093    forLoop_idx_0_942781507[3].cond_butt_dirs/sync/D[0]
    SLICE_X65Y69         FDRE                                         r  forLoop_idx_0_942781507[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498     4.902    forLoop_idx_0_942781507[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  forLoop_idx_0_942781507[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.957ns  (logic 1.500ns (30.255%)  route 3.458ns (69.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.458     4.957    forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.504     4.908    forLoop_idx_0_942781507[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.490ns (31.470%)  route 3.244ns (68.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.244     4.734    forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    forLoop_idx_0_942781507[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.496ns (43.408%)  route 1.950ns (56.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.950     3.445    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.496ns (43.408%)  route 1.950ns (56.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.950     3.445    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.496ns (43.408%)  route 1.950ns (56.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.950     3.445    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.496ns (43.408%)  route 1.950ns (56.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.950     3.445    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 1.496ns (43.408%)  route 1.950ns (56.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.950     3.445    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.082ns  (logic 1.493ns (48.455%)  route 1.589ns (51.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.589     3.082    cond_butt_next_play/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.501     4.905    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_925576247[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.230ns (33.354%)  route 0.459ns (66.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.459     0.689    forLoop_idx_0_925576247[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_925576247[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.862     2.052    forLoop_idx_0_925576247[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_925576247[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_925576247[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.236ns (33.754%)  route 0.463ns (66.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.463     0.699    forLoop_idx_0_925576247[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_925576247[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.862     2.052    forLoop_idx_0_925576247[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_925576247[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.261ns (28.234%)  route 0.664ns (71.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.664     0.925    cond_butt_next_play/sync/D[0]
    SLICE_X65Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.855     2.045    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.263ns (24.624%)  route 0.806ns (75.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.806     1.069    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.263ns (24.624%)  route 0.806ns (75.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.806     1.069    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.263ns (24.624%)  route 0.806ns (75.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.806     1.069    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.263ns (24.624%)  route 0.806ns (75.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.806     1.069    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.263ns (24.624%)  route 0.806ns (75.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.806     1.069    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.257ns (14.732%)  route 1.490ns (85.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.490     1.747    forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.053    forLoop_idx_0_942781507[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_942781507[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.268ns (14.579%)  route 1.568ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.568     1.835    forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.048    forLoop_idx_0_942781507[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_942781507[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





