# compile vhdl design source files
vhdl xil_defaultlib  "../../../askisiVHDL.srcs/sources_1/imports/regfile_sources/regfile.vhd"
vhdl xil_defaultlib  "../../../askisiVHDL.srcs/sim_1/imports/regfile_sources/tb_regfile.vhd"

# Do not sort compile order
nosort
