.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text

.balign 16

glabel func_800532F0 # 0
/* 000000 800532F0 3C013F80 */  lui         $at, 0x3f80
/* 000004 800532F4 44811000 */  mtc1        $at, $f2
/* 000008 800532F8 04800004 */  bltz        $a0, .L8005330C
/* 00000C 800532FC 3C01800A */   lui        $at, 0x800a
/* 000010 80053300 3C01800A */  lui         $at, %hi(D_800A7D34)
/* 000014 80053304 10000003 */  b           .L80053314
/* 000018 80053308 C4207D30 */   lwc1       $f0, %lo(D_800A7D30)($at)
.L8005330C:
/* 00001C 8005330C C4207D34 */  lwc1        $f0, %lo(D_800A7D34)($at)
/* 000020 80053310 00042023 */  subu        $a0, $zero, $a0
.L80053314:
/* 000024 80053314 10800008 */  beq         $a0, $zero, .L80053338
.L80053318:
/* 000028 80053318 308E0001 */   andi       $t6, $a0, 0x1
/* 00002C 8005331C 11C00003 */  beq         $t6, $zero, .L8005332C
/* 000030 80053320 00047843 */   sra        $t7, $a0, 1
/* 000034 80053324 46001082 */  mul.s       $f2, $f2, $f0
/* 000038 80053328 00000000 */  nop
.L8005332C:
/* 00003C 8005332C 46000002 */  mul.s       $f0, $f0, $f0
/* 000040 80053330 15E0FFF9 */  bne         $t7, $zero, .L80053318
/* 000044 80053334 01E02025 */   move       $a0, $t7
.L80053338:
/* 000048 80053338 03E00008 */  jr          $ra
/* 00004C 8005333C 46001006 */   mov.s      $f0, $f2

glabel func_80053340 # 1
/* 000050 80053340 18A0001F */  blez        $a1, .L800533C0
/* 000054 80053344 00000000 */   nop
/* 000058 80053348 240B2000 */  addiu       $t3, $zero, 0x2000
/* 00005C 8005334C 00AB082B */  sltu        $at, $a1, $t3
/* 000060 80053350 1020001D */  beq         $at, $zero, .L800533C8
/* 000064 80053354 00000000 */   nop
/* 000068 80053358 00804025 */  move        $t0, $a0
/* 00006C 8005335C 00854821 */  addu        $t1, $a0, $a1
/* 000070 80053360 0109082B */  sltu        $at, $t0, $t1
/* 000074 80053364 10200016 */  beq         $at, $zero, .L800533C0
/* 000078 80053368 00000000 */   nop
/* 00007C 8005336C 310A000F */  andi        $t2, $t0, 0xf
/* 000080 80053370 11400007 */  beq         $t2, $zero, .L80053390
/* 000084 80053374 2529FFF0 */   addiu      $t1, $t1, -0x10
/* 000088 80053378 010A4023 */  subu        $t0, $t0, $t2
/* 00008C 8005337C BD150000 */  (0x2f)      $s5, 0x0($t0)
/* 000090 80053380 0109082B */  sltu        $at, $t0, $t1
/* 000094 80053384 1020000E */  beq         $at, $zero, .L800533C0
/* 000098 80053388 00000000 */   nop
/* 00009C 8005338C 25080010 */  addiu       $t0, $t0, 0x10
.L80053390:
/* 0000A0 80053390 312A000F */  andi        $t2, $t1, 0xf
/* 0000A4 80053394 11400006 */  beq         $t2, $zero, .L800533B0
/* 0000A8 80053398 00000000 */   nop
/* 0000AC 8005339C 012A4823 */  subu        $t1, $t1, $t2
/* 0000B0 800533A0 BD350010 */  (0x2f)      $s5, 0x10($t1)
/* 0000B4 800533A4 0128082B */  sltu        $at, $t1, $t0
/* 0000B8 800533A8 14200005 */  bne         $at, $zero, .L800533C0
/* 0000BC 800533AC 00000000 */   nop
.L800533B0:
/* 0000C0 800533B0 BD110000 */  (0x2f)      $s1, 0x0($t0)
/* 0000C4 800533B4 0109082B */  sltu        $at, $t0, $t1
/* 0000C8 800533B8 1420FFFD */  bne         $at, $zero, .L800533B0
/* 0000CC 800533BC 25080010 */   addiu      $t0, $t0, 0x10
.L800533C0:
/* 0000D0 800533C0 03E00008 */  jr          $ra
/* 0000D4 800533C4 00000000 */   nop
.L800533C8:
/* 0000D8 800533C8 3C088000 */  lui         $t0, %hi(D_80000010)
/* 0000DC 800533CC 010B4821 */  addu        $t1, $t0, $t3
/* 0000E0 800533D0 2529FFF0 */  addiu       $t1, $t1, -0x10
.L800533D4:
/* 0000E4 800533D4 BD010000 */  (0x2f)      $at, %lo(D_80000000)($t0)
/* 0000E8 800533D8 0109082B */  sltu        $at, $t0, $t1
/* 0000EC 800533DC 1420FFFD */  bne         $at, $zero, .L800533D4
/* 0000F0 800533E0 25080010 */   addiu      $t0, $t0, %lo(D_80000010)
/* 0000F4 800533E4 03E00008 */  jr          $ra
/* 0000F8 800533E8 00000000 */   nop
/* 0000FC 800533EC 00000000 */  nop
