CLOCK_TEST_DICT = {

  0x10000: 'gcc_sys_noc_axi_clk',
  0x10001: 'gcc_sys_noc_west_axi_clk',
  0x10002: 'gcc_sys_noc_east_axi_clk',
  0x10003: 'gcc_sys_noc_qdss_stm_axi_clk',
  0x10004: 'gcc_sys_noc_hmss_ahb_clk',
  0x10005: 'gcc_snoc_cnoc_ahb_clk',
  0x10006: 'gcc_sys_noc_at_clk',
  0x10007: 'gcc_snoc_qosgen_extref',
  0x10008: 'gcc_sys_noc_pimem_axi_clk',
  0x10009: 'gcc_sys_noc_hs_axi_clk',
  0x1000A: 'gcc_bimc_nius_hs_axi_clk',
  0x1000B: 'gcc_bimc_nius_axi_clk',
  0x1000C: 'gcc_bimc_nius_cfg_ahb_clk',
  0x1000D: 'gcc_sys_noc_dcd_xo_clk',
  0x1000E: 'gcc_cfg_noc_ahb_clk',
  0x1000F: 'gcc_cfg_noc_west_ahb_clk',
  0x10010: 'gcc_cfg_noc_north_ahb_clk',
  0x10011: 'gcc_cfg_noc_east_ahb_clk',
  0x10012: 'gcc_cfg_noc_ddr_cfg_clk',
  0x10013: 'gcc_cfg_noc_tic_clk',
  0x10014: 'gcc_cfg_noc_usb3_axi_clk',
  0x10015: 'gcc_cnoc_periph_west_ahb_clk',
  0x10016: 'gcc_cnoc_periph_east_ahb_clk',
  0x10017: 'gcc_cfg_noc_dcd_xo_clk',
  0x10018: 'gcc_cfg_noc_west_dcd_xo_clk',
  0x10019: 'gcc_cfg_noc_east_dcd_xo_clk',
  0x1001A: 'gcc_cfg_noc_north_dcd_xo_clk',
  0x1001B: 'gcc_cfg_noc_ah2phy_xo_clk',
  0x1001C: 'gcc_tic_cfg_ahb_clk',
  0x1001D: 'gcc_imem_axi_clk',
  0x1001E: 'gcc_imem_cfg_ahb_clk',
  0x1001F: 'gcc_mmss_sys_noc_axi_clk',
  0x10020: 'gcc_mmss_noc_cfg_ahb_clk',
  0x10021: 'gcc_mmss_at_clk',
  0x10022: 'mmss_gcc_dbg_clk',
  0x10023: 'gcc_mmss_qm_core_clk',
  0x10024: 'gcc_mmss_trig_clk',
  0x10025: 'gcc_mmss_qm_ahb_clk',
  0x10026: 'gcc_mmss_noc_at_clk',
  0x10027: 'gcc_pimem_axi_clk',
  0x10028: 'gcc_pimem_ahb_clk',
  0x10029: 'gcc_qdss_dap_ahb_clk',
  0x1002A: 'gcc_qdss_cfg_ahb_clk',
  0x1002B: 'gcc_qdss_center_at_clk',
  0x1002C: 'gcc_west_at_clk',
  0x1002D: 'gcc_east_at_clk',
  0x1002E: 'gcc_north_at_clk',
  0x1002F: 'gcc_qdss_etr_usb_clk',
  0x10030: 'gcc_qdss_stm_clk',
  0x10031: 'gcc_qdss_traceclkin_clk',
  0x10032: 'gcc_qdss_tsctr_div2_clk',
  0x10033: 'gcc_qdss_tsctr_div3_clk',
  0x10034: 'gcc_qdss_tsctr_div4_clk',
  0x10035: 'gcc_qdss_tsctr_div8_clk',
  0x10036: 'gcc_qdss_tsctr_div16_clk',
  0x10037: 'gcc_qdss_trig_clk',
  0x10038: 'gcc_qdss_dap_clk',
  0x10039: 'gcc_east_apb_clk',
  0x1003A: 'gcc_west_apb_clk',
  0x1003B: 'gcc_north_apb_clk',
  0x1003C: 'gcc_center_apb_clk',
  0x1003D: 'gcc_qdss_xo_clk',
  0x1003E: 'gcc_usb30_master_clk',
  0x1003F: 'gcc_usb30_sleep_clk',
  0x10040: 'gcc_usb30_mock_utmi_clk',
  0x10041: 'gcc_usb3_phy_aux_clk',
  0x10042: 'gcc_usb3_phy_pipe_clk',
  0x10043: 'usb3_phy_wrapper_gcc_usb3_pipe_clk',
  0x10044: 'qusb2phy_prim_gcc_usb30_utmi_clk',
  0x10045: 'gcc_usb_phy_cfg_ahb2phy_clk',
  0x10046: 'gcc_sdcc2_apps_clk',
  0x10047: 'gcc_sdcc2_ahb_clk',
  0x10048: 'gcc_sdcc4_apps_clk',
  0x10049: 'gcc_sdcc4_ahb_clk',
  0x1004A: 'gcc_blsp1_ahb_clk',
  0x1004B: 'gcc_blsp1_sleep_clk',
  0x1004C: 'gcc_blsp1_qup1_spi_apps_clk',
  0x1004D: 'gcc_blsp1_qup1_i2c_apps_clk',
  0x1004E: 'gcc_blsp1_uart1_apps_clk',
  0x1004F: 'gcc_blsp1_uart1_sim_clk',
  0x10050: 'gcc_blsp1_qup2_spi_apps_clk',
  0x10051: 'gcc_blsp1_qup2_i2c_apps_clk',
  0x10052: 'gcc_blsp1_uart2_apps_clk',
  0x10053: 'gcc_blsp1_uart2_sim_clk',
  0x10054: 'gcc_blsp1_qup3_spi_apps_clk',
  0x10055: 'gcc_blsp1_qup3_i2c_apps_clk',
  0x10056: 'gcc_blsp1_uart3_apps_clk',
  0x10057: 'gcc_blsp1_uart3_sim_clk',
  0x10058: 'gcc_blsp1_qup4_spi_apps_clk',
  0x10059: 'gcc_blsp1_qup4_i2c_apps_clk',
  0x1005A: 'gcc_blsp1_qup5_spi_apps_clk',
  0x1005B: 'gcc_blsp1_qup5_i2c_apps_clk',
  0x1005C: 'gcc_blsp1_qup6_spi_apps_clk',
  0x1005D: 'gcc_blsp1_qup6_i2c_apps_clk',
  0x1005E: 'gcc_blsp2_ahb_clk',
  0x1005F: 'gcc_blsp2_sleep_clk',
  0x10060: 'gcc_blsp2_qup1_spi_apps_clk',
  0x10061: 'gcc_blsp2_qup1_i2c_apps_clk',
  0x10062: 'gcc_blsp2_uart1_apps_clk',
  0x10063: 'gcc_blsp2_uart1_sim_clk',
  0x10064: 'gcc_blsp2_qup2_spi_apps_clk',
  0x10065: 'gcc_blsp2_qup2_i2c_apps_clk',
  0x10066: 'gcc_blsp2_uart2_apps_clk',
  0x10067: 'gcc_blsp2_uart2_sim_clk',
  0x10068: 'gcc_blsp2_qup3_spi_apps_clk',
  0x10069: 'gcc_blsp2_qup3_i2c_apps_clk',
  0x1006A: 'gcc_blsp2_uart3_apps_clk',
  0x1006B: 'gcc_blsp2_uart3_sim_clk',
  0x1006C: 'gcc_blsp2_qup4_spi_apps_clk',
  0x1006D: 'gcc_blsp2_qup4_i2c_apps_clk',
  0x1006E: 'gcc_blsp2_qup5_spi_apps_clk',
  0x1006F: 'gcc_blsp2_qup5_i2c_apps_clk',
  0x10070: 'gcc_blsp2_qup6_spi_apps_clk',
  0x10071: 'gcc_blsp2_qup6_i2c_apps_clk',
  0x10072: 'gcc_pdm_ahb_clk',
  0x10073: 'gcc_pdm_xo4_clk',
  0x10074: 'gcc_pdm2_clk',
  0x10075: 'gcc_prng_ahb_clk',
  0x10076: 'gcc_tsif_ahb_clk',
  0x10077: 'gcc_tsif_ref_clk',
  0x10078: 'gcc_tsif_inactivity_timers_clk',
  0x10079: 'gcc_tcsr_ahb_clk',
  0x1007A: 'gcc_boot_rom_ahb_clk',
  0x1007B: 'gcc_msg_ram_ahb_clk',
  0x1007C: 'gcc_tlmm_north_ahb_clk',
  0x1007D: 'gcc_tlmm_west_ahb_clk',
  0x1007E: 'gcc_tlmm_east_ahb_clk',
  0x1007F: 'gcc_tlmm_clk',
  0x10080: 'gcc_mpm_ahb_clk',
  0x10081: 'gcc_rpm_proc_fclk',
  0x10082: 'gcc_rpm_proc_hclk',
  0x10083: 'gcc_rpm_bus_ahb_clk',
  0x10084: 'gcc_rpm_sleep_clk',
  0x10085: 'gcc_rpm_timer_clk',
  0x10086: 'gcc_rpm_mst_m2_cnoc_ahb_clk',
  0x10087: 'gcc_cnoc_mst_rpm_ahb_clk',
  0x10088: 'gcc_sec_ctrl_acc_clk',
  0x10089: 'gcc_sec_ctrl_ahb_clk',
  0x1008A: 'gcc_sec_ctrl_clk',
  0x1008B: 'gcc_sec_ctrl_sense_clk',
  0x1008C: 'gcc_sec_ctrl_boot_rom_patch_clk',
  0x1008D: 'gcc_spmi_ser_clk',
  0x1008E: 'gcc_spmi_cnoc_ahb_clk',
  0x1008F: 'gcc_spmi_ahb_clk',
  0x10090: 'gcc_spdm_cfg_ahb_clk',
  0x10091: 'gcc_spdm_mstr_ahb_clk',
  0x10092: 'gcc_spdm_ff_clk',
  0x10093: 'gcc_spdm_bimc_cy_clk',
  0x10094: 'gcc_spdm_snoc_cy_clk',
  0x10095: 'gcc_spdm_pnoc_cy_clk',
  0x10096: 'gcc_spdm_rpm_cy_clk',
  0x10097: 'gcc_ce1_clk',
  0x10098: 'gcc_ce1_axi_clk',
  0x10099: 'gcc_ce1_ahb_clk',
  0x1009A: 'gcc_ahb_clk',
  0x1009B: 'gcc_xo_clk',
  0x1009C: 'gcc_xo_div4_clk',
  0x1009D: 'gcc_im_sleep_clk',
  0x1009E: 'gcc_bimc_xo_clk',
  0x1009F: 'gcc_bimc_cfg_ahb_clk',
  0x100A0: 'gcc_bimc_sleep_clk',
  0x100A1: 'gcc_bimc_sysnoc_axi_clk',
  0x100A2: 'gcc_bimc_clk',
  0x100A3: 'gcc_bimc_mss_q6_axi_clk',
  0x100A4: 'gcc_bimc_at_clk',
  0x100A5: 'gcc_bimc_sysnoc_hs_axi_clk',
  0x100A6: 'gcc_bimc_pimem_axi_clk',
  0x100A7: 'gcc_bimc_dtts_xo_clk',
  0x100A8: 'gcc_ddr_dim_cfg_clk',
  0x100A9: 'gcc_bimc_ddr_cpll0_clk',
  0x100AA: 'gcc_bimc_ddr_cpll1_clk',
  0x100AB: 'gcc_ddr_dim_sleep_clk',
  0x100AC: 'gcc_bimc_gfx_clk',
  0x100AD: 'gcc_mccc_cfg_ahb_clk',
  0x100AE: 'gcc_lpass_q6_axi_clk',
  0x100AF: 'gcc_lpass_q6_smmu_axi_src_clk',
  0x100B0: 'gcc_lpass_q6_smmu_axi_clk',
  0x100B1: 'gcc_lpass_sway_clk',
  0x100B2: 'gcc_lpass_q6_smmu_ahb_clk',
  0x100B3: 'gcc_lpass_core_smmu_ahb_clk',
  0x100B4: 'gcc_lpass_smmu_aon_ahb_clk',
  0x100B5: 'gcc_lpass_trig_clk',
  0x100B6: 'gcc_lpass_at_clk',
  0x100B7: 'gcc_lpass_core_smmu_client_src_clk',
  0x100B8: 'gcc_lpass_core_smmu_client_clk',
  0x100B9: 'lpass_gcc_dbg_clk',
  0x100BA: 'gcc_hmss_ahb_clk',
  0x100BB: 'gcc_bimc_hmss_axi_clk',
  0x100BC: 'gcc_hmss_rbcpr_clk',
  0x100BD: 'gcc_hmss_trig_clk',
  0x100BE: 'gcc_hmss_at_clk',
  0x100BF: 'gcc_hmss_dvm_bus_clk',
  0x100C0: 'hmss_gcc_dbg_clk',
  0x100C1: 'gcc_snoc_bus_timeout0_ahb_clk',
  0x100C2: 'gcc_snoc_bus_timeout1_ahb_clk',
  0x100C3: 'gcc_snoc_bus_timeout3_ahb_clk',
  0x100C4: 'gcc_snoc_bus_timeout_extref',
  0x100C5: 'gcc_cnoc_periph_bus_timeout1_ahb_clk',
  0x100C6: 'gcc_cnoc_periph_bus_timeout2_ahb_clk',
  0x100C7: 'gcc_cnoc_bus_timeout0_ahb_clk',
  0x100C8: 'gcc_cnoc_bus_timeout1_ahb_clk',
  0x100C9: 'gcc_cnoc_bus_timeout2_ahb_clk',
  0x100CA: 'gcc_cnoc_bus_timeout3_ahb_clk',
  0x100CB: 'gcc_cnoc_bus_timeout4_ahb_clk',
  0x100CC: 'gcc_cnoc_bus_timeout5_ahb_clk',
  0x100CD: 'gcc_cnoc_bus_timeout6_ahb_clk',
  0x100CE: 'gcc_cnoc_bus_timeout7_ahb_clk',
  0x100CF: 'gcc_cnoc_bus_timeout8_ahb_clk',
  0x100D0: 'gcc_cnoc_bus_timeout9_ahb_clk',
  0x100D1: 'gcc_cnoc_bus_timeout10_ahb_clk',
  0x100D2: 'gcc_cnoc_bus_timeout11_ahb_clk',
  0x100D3: 'gcc_cnoc_bus_timeout12_ahb_clk',
  0x100D4: 'gcc_cnoc_bus_timeout13_ahb_clk',
  0x100D5: 'gcc_cnoc_bus_timeout14_ahb_clk',
  0x100D6: 'gcc_cnoc_bus_timeout_extref',
  0x100D7: 'gcc_qdss_apb2jtag_clk',
  0x100D8: 'gcc_rbcpr_cx_clk',
  0x100D9: 'gcc_rbcpr_cx_ahb_clk',
  0x100DA: 'gcc_rbcpr_mx_clk',
  0x100DB: 'gcc_rbcpr_mx_ahb_clk',
  0x100DC: 'qusb2phy_gcc_clk_test_prim',
  0x100DD: 'mpm_gcc_temp0_sensor_ringosc_clk',
  0x100DE: 'mpm_gcc_temp1_sensor_ringosc_clk',
  0x100DF: 'gcc_gp1_clk',
  0x100E0: 'gcc_gp2_clk',
  0x100E1: 'gcc_gp3_clk',
  0x100E2: 'gcc_pcie_0_slv_axi_clk',
  0x100E3: 'gcc_pcie_0_mstr_axi_clk',
  0x100E4: 'gcc_pcie_0_cfg_ahb_clk',
  0x100E5: 'gcc_pcie_0_aux_clk',
  0x100E6: 'gcc_pcie_0_pipe_clk',
  0x100E8: 'gcc_pcie_phy_aux_clk',
  0x100E9: 'gcc_obt_odt_clk',
  0x100EA: 'gcc_ufs_axi_clk',
  0x100EB: 'gcc_ufs_ahb_clk',
  0x100EC: 'gcc_ufs_tx_symbol_0_clk',
  0x100ED: 'gcc_ufs_rx_symbol_0_clk',
  0x100EE: 'ufs_tx_symbol_0_clk',
  0x100EF: 'ufs_rx_symbol_0_clk',
  0x100F0: 'gcc_ufs_unipro_core_clk',
  0x100F1: 'gcc_ufs_ice_core_clk',
  0x100F2: 'gcc_ufs_phy_aux_clk',
  0x100F3: 'gcc_ssc_snoc_ahbm_clk',
  0x100F4: 'gcc_sys_noc_ssc_q6_axi_clk',
  0x100F5: 'gcc_ssc_cnoc_ahbs_clk',
  0x100F6: 'gcc_ssc_cnoc_mpu_clk',
  0x100F7: 'gcc_ssc_at_clk',
  0x100F8: 'gcc_ssc_xo_clk',
  0x100F9: 'gcc_ssc_apb_clk',
  0x100FA: 'ssc_gcc_dbg_clk',
  0x100FB: 'gcc_vddcx_vs_clk',
  0x100FC: 'gcc_vddmx_vs_clk',
  0x100FD: 'gcc_vdda_vs_clk',
  0x100FE: 'gcc_vs_ctrl_clk',
  0x100FF: 'gcc_mss_vs_clk',
  0x10100: 'gcc_gpu_vs_clk',
  0x10101: 'gcc_apc0_vs_clk',
  0x10102: 'gcc_apc1_vs_clk',
  0x10103: 'gcc_aggre1_snoc_axi_clk',
  0x10104: 'gcc_aggre1_cnoc_ahb_clk',
  0x10105: 'gcc_aggre1_noc_at_clk',
  0x10106: 'gcc_aggre1_cnoc_periph_ahb_clk',
  0x10107: 'gcc_smmu_aggre1_axi_src_clk',
  0x10108: 'gcc_smmu_aggre1_axi_clk',
  0x10109: 'gcc_smmu_aggre1_ahb_clk',
  0x1010A: 'gcc_aggre1_usb3_axi_clk',
  0x1010B: 'gcc_aggre1_ufs_axi_clk',
  0x1010C: 'gcc_aggre1_noc_xo_clk',
  0x1010D: 'gcc_aggre1_noc_qosgen_extref',
  0x1010E: 'gcc_aggre2_snoc_axi_clk',
  0x1010F: 'gcc_aggre2_snoc_east_axi_clk',
  0x10110: 'gcc_aggre2_snoc_north_axi_clk',
  0x10111: 'gcc_aggre2_cnoc_ahb_clk',
  0x10112: 'gcc_aggre2_noc_at_clk',
  0x10113: 'gcc_smmu_aggre2_axi_src_clk',
  0x10114: 'gcc_smmu_aggre2_axi_clk',
  0x10115: 'gcc_smmu_aggre2_ahb_clk',
  0x10116: 'gcc_aggre2_noc_qosgen_extref',
  0x10117: 'gcc_aggre2_noc_ipa_clk',
  0x10118: 'gcc_aggre2_cnoc_periph_ahb_clk',
  0x10119: 'gcc_dcc_ahb_clk',
  0x1011A: 'gcc_ipa_2x_clk',
  0x1011B: 'gcc_ipa_clk',
  0x1011C: 'gcc_ipa_ahb_clk',
  0x1011D: 'gcc_ipa_sleep_clk',
  0x1011F: 'gcc_mss_cfg_ahb_clk',
  0x10120: 'gcc_mss_mnoc_bimc_axi_clk',
  0x10121: 'gcc_mss_trig_clk',
  0x10122: 'gcc_mss_at_clk',
  0x10123: 'gcc_mss_snoc_axi_clk',
  0x10124: 'gcc_mss_q6_bimc_axi_clk',
  0x10125: 'mss_gcc_dbg_clk',
  0x10126: 'gcc_glm_ahb_clk',
  0x10127: 'gcc_glm_clk',
  0x10128: 'gcc_glm_xo_clk',
  0x10129: 'gcc_skl_ahb_clk',
  0x1012A: 'gcc_aggre1_noc_msmpu_cfg_ahb_clk',
  0x1012B: 'gcc_aggre2_noc_msmpu_cfg_ahb_clk',
  0x1012C: 'gcc_mss_q6_msmpu_cfg_ahb_clk',
  0x1012D: 'gcc_mss_msmpu_cfg_ahb_clk',
  0x1012E: 'gcc_aggre1_snoc_msmpu_client_axi_clk',
  0x1012F: 'gcc_aggre2_snoc_msmpu_client_axi_clk',
  0x10130: 'gcc_mss_q6_msmpu_client_axi_clk',
  0x10131: 'gcc_mss_msmpu_client_axi_clk',
  0x10132: 'gcc_qrefs_vbg_cal_clk',
  0x10133: 'gcc_wcss_ahb_s0_clk',
  0x10134: 'gcc_wcss_axi_m_clk',
  0x10135: 'gcc_wcss_ecahb_clk',
  0x10136: 'gcc_wcss_shdreg_ahb_clk',
  0x10137: 'gcc_wcss_at_clk',
  0x10138: 'gcc_wcss_tsctr_div2_clk',
  0x10139: 'gcc_wcss_apb_clk',
  0x1013A: 'wcss_gcc_dbg_clk',
  0x1013B: 'gcc_gpu_cfg_ahb_clk',
  0x1013C: 'gcc_gpu_at_clk',
  0x1013D: 'gpu_gcc_dbg_clk',
  0x1013E: 'gcc_gpu_bimc_gfx_src_clk',
  0x1013F: 'gcc_gpu_bimc_gfx_clk',
  0x10140: 'gcc_gpu_trig_clk',
  0x10141: 'gcc_gpu_snoc_dvm_gfx_clk',
  0x10142: 'gcc_spss_snoc_emm_clk',
  0x10143: 'gcc_spss_cfg_ahb_clk',
  0x10144: 'gcc_spss_scsr_clk',
  0x10145: 'gcc_spss_sec_ctrl_clk',
  0x10146: 'gcc_spss_xo_clk',
  0x10147: 'gcc_spss_trig_clk',
  0x10148: 'spss_gcc_dbg_clk',
  0x10149: 'nav_gcc_dbg_clk',
  0x1014A: 'gcc_ahb2phy_east_clk',
  0x1014B: 'gcc_cm_phy_refgen1_clk',
  0x1014C: 'gcc_cm_phy_refgen2_clk',
  0x1014D: 'gcc_sram_sensor_xo_clk',
  0x1015F: 'pcie_0_pipe_clk',
  0x20003: 'gpucc_rbcpr_clk',
  0x20005: 'gpucc_rbbmtimer_clk',
  0x20007: 'gpucc_spdm_gfx3d_clk',
  0x20008: 'gpucc_gfx3d_clk',
  0x2000A: 'gpucc_gfx3d_isense_clk',
  0x3000A: 'sleep_clk_src',
  0x3000B: 'lpaif_spkr_clk_src',
  0x3000C: 'lpaif_pri_clk_src',
  0x3000D: 'lpaif_sec_clk_src',
  0x3000E: 'lpaif_ter_clk_src',
  0x3000F: 'lpaif_quad_clk_src',
  0x30010: 'lpaif_pcmoe_clk_src',
  0x30011: 'atime_clk_src',
  0x30012: 'resampler_clk_src',
  0x30013: 'aud_slimbus_clk_src',
  0x30014: 'qca_slimbus_clk_src',
  0x30015: 'core_clk_src',
  0x30016: 'aon_clk_src',
  0x30018: 'ext_mclk0_clk_src',
  0x30019: 'ext_mclk1_clk_src',
  0x3001A: 'ext_mclk2_clk_src',
  0x3001D: 'xo_clk_src',
  0x30022: 'qos_fixed_lat_counter_clk_src',
  0x30023: 'lpass_audio_core_gdsc_xo_clk',
  0x30024: 'lpass_audio_core_lpaif_codec_spkr_osr_clk',
  0x30025: 'lpass_audio_core_lpaif_codec_spkr_ibit_clk',
  0x30027: 'lpass_audio_core_lpaif_pri_ibit_clk',
  0x30029: 'lpass_audio_core_lpaif_sec_ibit_clk',
  0x3002B: 'lpass_audio_core_lpaif_ter_ibit_clk',
  0x3002D: 'lpass_audio_core_lpaif_quad_ibit_clk',
  0x3002E: 'lpass_audio_core_lpaif_pcm_data_oe_clk',
  0x3002F: 'lpass_audio_core_avsync_atime_clk',
  0x30030: 'lpass_audio_core_avsync_stc_clk',
  0x30031: 'lpass_audio_core_resampler_clk',
  0x30032: 'lpass_audio_core_aud_slimbus_clk',
  0x30033: 'lpass_audio_core_qca_slimbus_clk',
  0x30034: 'lpass_audio_core_core_clk',
  0x30035: 'lpass_audio_core_sysnoc_mport_core_clk',
  0x30036: 'lpass_audio_core_aud_slimbus_core_clk',
  0x30037: 'lpass_audio_core_qca_slimbus_core_clk',
  0x30038: 'lpass_audio_core_lpm_mem0_core_clk',
  0x30039: 'lpass_audio_core_lpm_mem1_core_clk',
  0x3003A: 'lpass_audio_core_lpm_mem2_core_clk',
  0x3003B: 'lpass_audio_core_lpm_mem3_core_clk',
  0x3003D: 'lpass_audio_core_qdsp_sway_aon_clk',
  0x3003E: 'lpass_audio_core_peripheral_smmu_cfg_cnoc_clk',
  0x3003F: 'lpass_audio_core_sysnoc_sway_snoc_clk',
  0x30040: 'lpass_audio_core_bcr_slp_clk',
  0x30043: 'lpass_audio_wrapper_sysnoc_sway_snoc_clk',
  0x30044: 'lpass_audio_wrapper_aon_clk',
  0x30045: 'lpass_audio_wrapper_qos_ahbs_aon_clk',
  0x30046: 'lpass_audio_wrapper_ext_mclk0_clk',
  0x30047: 'lpass_audio_wrapper_ext_mclk1_clk',
  0x30048: 'lpass_audio_wrapper_ext_mclk2_clk',
  0x30049: 'lpass_audio_wrapper_sysnoc_sway_aon_clk',
  0x3004A: 'lpass_q6ss_ahbm_aon_clk',
  0x3004B: 'lpass_q6ss_bcr_slp_clk',
  0x3004C: 'lpass_audio_wrapper_q6_smmu_gdsc_xo_clk',
  0x3004D: 'lpass_audio_wrapper_bus_timeout_aon_clk',
  0x3004E: 'lpass_audio_wrapper_mpu_cfg_aon_clk',
  0x3004F: 'lpass_audio_wrapper_q6_ahbm_mpu_aon_clk',
  0x30050: 'lpass_q6ss_ahbs_aon_clk',
  0x30051: 'lpass_audio_wrapper_qos_xo_lat_counter_clk',
  0x30052: 'lpass_audio_wrapper_qos_dmonitor_fixed_lat_counter_clk',
  0x30053: 'lpass_audio_wrapper_qos_danger_fixed_lat_counter_clk',
  0x30055: 'lpass_audio_core_qos_dmonitor_fixed_lat_counter_clk',
  0x30056: 'lpass_audio_core_bus_timeout_core_clk',
  0x30057: 'lpass_audio_core_lpm_core_clk',
  0x30058: 'lpass_audio_core_aud_slimbus_npl_clk',
  0x40001: 'mmss_mnoc_ahb_clk',
  0x40002: 'mmss_bto_ahb_clk',
  0x40003: 'mmss_misc_ahb_clk',
  0x40004: 'mmss_mnoc_axi_clk',
  0x40005: 'mmss_s0_axi_clk',
  0x40009: 'mmss_vmem_maxi_clk',
  0x4000A: 'mmss_vmem_ahb_clk',
  0x4000C: 'mmss_bimc_smmu_ahb_clk',
  0x4000D: 'mmss_bimc_smmu_axi_clk',
  0x4000E: 'mmss_video_core_clk',
  0x4000F: 'mmss_video_axi_clk',
  0x40010: 'mmss_video_maxi_clk',
  0x40011: 'mmss_video_ahb_clk',
  0x40012: 'mmss_mdss_rot_clk',
  0x40013: 'mmss_snoc_dvm_axi_clk',
  0x40014: 'mmss_mdss_mdp_clk',
  0x40016: 'mmss_mdss_pclk0_clk',
  0x40017: 'mmss_mdss_pclk1_clk',
  0x40018: 'mmss_mdss_extpclk_clk',
  0x40019: 'mmss_spdm_rm_maxi_clk',
  0x4001A: 'mmss_video_subcore0_clk',
  0x4001B: 'mmss_video_subcore1_clk',
  0x4001C: 'mmss_mdss_vsync_clk',
  0x4001D: 'mmss_mdss_hdmi_clk',
  0x4001E: 'mmss_mdss_byte0_clk',
  0x4001F: 'mmss_mdss_byte1_clk',
  0x40020: 'mmss_mdss_esc0_clk',
  0x40021: 'mmss_mdss_esc1_clk',
  0x40022: 'mmss_mdss_ahb_clk',
  0x40023: 'mmss_mdss_hdmi_dp_ahb_clk',
  0x40024: 'mmss_mdss_axi_clk',
  0x40025: 'mmss_camss_top_ahb_clk',
  0x40026: 'mmss_camss_micro_ahb_clk',
  0x40027: 'mmss_camss_gp0_clk',
  0x40028: 'mmss_camss_gp1_clk',
  0x40029: 'mmss_camss_mclk0_clk',
  0x4002A: 'mmss_camss_mclk1_clk',
  0x4002B: 'mmss_camss_mclk2_clk',
  0x4002C: 'mmss_camss_mclk3_clk',
  0x4002D: 'mmss_camss_cci_clk',
  0x4002E: 'mmss_camss_cci_ahb_clk',
  0x4002F: 'mmss_camss_csi0phytimer_clk',
  0x40030: 'mmss_camss_csi1phytimer_clk',
  0x40031: 'mmss_camss_csi2phytimer_clk',
  0x40032: 'mmss_camss_jpeg0_clk',
  0x40033: 'mmss_camss_ispif_ahb_clk',
  0x40035: 'mmss_camss_jpeg_ahb_clk',
  0x40036: 'mmss_camss_jpeg_axi_clk',
  0x40037: 'mmss_camss_ahb_clk',
  0x40038: 'mmss_camss_vfe0_clk',
  0x40039: 'mmss_camss_vfe1_clk',
  0x4003A: 'mmss_camss_cpp_clk',
  0x4003B: 'mmss_camss_cpp_ahb_clk',
  0x4003C: 'mmss_camss_vfe_vbif_ahb_clk',
  0x4003D: 'mmss_camss_vfe_vbif_axi_clk',
  0x4003E: 'mmss_spdm_dp_pixel_clk',
  0x4003F: 'mmss_camss_csi_vfe0_clk',
  0x40040: 'mmss_camss_csi_vfe1_clk',
  0x40041: 'mmss_camss_csi0_clk',
  0x40042: 'mmss_camss_csi0_ahb_clk',
  0x40043: 'mmss_camss_csiphy0_clk',
  0x40044: 'mmss_camss_csi0rdi_clk',
  0x40045: 'mmss_camss_csi0pix_clk',
  0x40046: 'mmss_camss_csi1_clk',
  0x40047: 'mmss_camss_csi1_ahb_clk',
  0x40049: 'mmss_camss_csi1rdi_clk',
  0x4004A: 'mmss_camss_csi1pix_clk',
  0x4004B: 'mmss_camss_csi2_clk',
  0x4004C: 'mmss_camss_csi2_ahb_clk',
  0x4004E: 'mmss_camss_csi2rdi_clk',
  0x4004F: 'mmss_camss_csi2pix_clk',
  0x40050: 'mmss_camss_csi3_clk',
  0x40051: 'mmss_camss_csi3_ahb_clk',
  0x40053: 'mmss_camss_csi3rdi_clk',
  0x40054: 'mmss_camss_csi3pix_clk',
  0x40055: 'mmss_spdm_cpp_clk',
  0x40056: 'mmss_spdm_jpeg0_clk',
  0x40058: 'mmss_spdm_mdp_clk',
  0x40059: 'mmss_spdm_axi_clk',
  0x4005A: 'mmss_spdm_video_core_clk',
  0x4005B: 'mmss_spdm_vfe0_clk',
  0x4005C: 'mmss_spdm_vfe1_clk',
  0x4005E: 'mmss_spdm_pclk1_clk',
  0x4005F: 'mmss_spdm_rot_clk',
  0x40060: 'mmss_spdm_ahb_clk',
  0x40061: 'mmss_spdm_pclk0_clk',
  0x40062: 'mmss_spdm_csi0_clk',
  0x40063: 'mmss_spdm_rm_axi_clk',
  0x40070: 'mmss_mnoc_maxi_clk',
  0x40071: 'mmss_camss_vfe0_stream_clk',
  0x40072: 'mmss_camss_vfe1_stream_clk',
  0x40073: 'mmss_camss_cpp_vbif_ahb_clk',
  0x40074: 'mmss_spdm_dp_crypto_clk',
  0x40077: 'mmss_misc_cxo_clk',
  0x4007A: 'mmss_camss_cpp_axi_clk',
  0x40085: 'mmss_camss_csiphy1_clk',
  0x40086: 'mmss_camss_vfe0_ahb_clk',
  0x40087: 'mmss_camss_vfe1_ahb_clk',
  0x40088: 'mmss_camss_csiphy2_clk',
  0x40089: 'mmss_fd_core_clk',
  0x4008A: 'mmss_fd_core_uar_clk',
  0x4008C: 'mmss_fd_ahb_clk',
  0x4008D: 'mmss_camss_cphy_csid0_clk',
  0x4008E: 'mmss_camss_cphy_csid1_clk',
  0x4008F: 'mmss_camss_cphy_csid2_clk',
  0x40090: 'mmss_camss_cphy_csid3_clk',
  0x40098: 'mmss_mdss_dp_link_clk',
  0x40099: 'mmss_mdss_dp_link_intf_clk',
  0x4009A: 'mmss_mdss_dp_crypto_clk',
  0x4009B: 'mmss_mdss_dp_pixel_clk',
  0x4009C: 'mmss_mdss_dp_aux_clk',
  0x4009D: 'mmss_mdss_dp_gtc_clk',
  0x400A4: 'mmss_throttle_camss_ahb_clk',
  0x400A5: 'mmss_throttle_mdss_ahb_clk',
  0x400A6: 'mmss_throttle_video_ahb_clk',
  0x400A7: 'mmss_throttle_camss_cxo_clk',
  0x400A8: 'mmss_throttle_mdss_cxo_clk',
  0x400A9: 'mmss_throttle_video_cxo_clk',
  0x400AA: 'mmss_throttle_camss_axi_clk',
  0x400AB: 'mmss_throttle_mdss_axi_clk',
  0x400AC: 'mmss_throttle_video_axi_clk',
  0x400AD: 'mmss_mdss_byte0_intf_clk',
  0x400AE: 'mmss_mdss_byte1_intf_clk',
  0x50041: 'clk_src_bit_coxm_mnd',
  0x50042: 'clk_src_rbcpr_ref',
  0x50043: 'clk_bit_coxm',
  0x50044: 'clk_rbcpr_ref',
  0x50045: 'clk_xo_cx',
  0x50046: 'clk_axi_crypto',
  0x50047: 'clk_timeout_slp',
  0x50049: 'clk_bus_config',
  0x5004A: 'clk_bus_pll_outctrl',
  0x5004B: 'clk_bus_rbcpr',
  0x5004C: 'clk_bus_coxm',
  0x5004D: 'clk_bus_crypto',
  0x5004E: 'clk_bus_mgpi',
  0x5004F: 'clk_bus_mvc',
  0x50051: 'clk_bus_stmr',
  0x50052: 'clk_bus_slave_timeout',
  0x50053: 'clk_bus_uim0',
  0x50054: 'clk_bus_uim1',
  0x50055: 'clk_bus_uim2',
  0x50056: 'clk_bus_uim3',
  0x5005A: 'clk_src_uim0_mnd',
  0x5005B: 'clk_src_uim1_mnd',
  0x5005C: 'clk_src_uim2_mnd',
  0x5005D: 'clk_src_uim3_mnd',
  0x5005E: 'clk_card_src_uim0',
  0x5005F: 'clk_card_src_uim1',
  0x50061: 'clk_card_src_uim2',
  0x50062: 'clk_card_src_uim3',
  0x50063: 'clk_uart_bit_uim0',
  0x50064: 'clk_uart_bit_uim1',
  0x50065: 'clk_uart_bit_uim2',
  0x50066: 'clk_uart_bit_uim3',
  0x50067: 'dbg_dtr_clksig',
  0x50069: 'dbg_q6_clksig',
  0x5006A: 'dbg_nav_clksig',
  0x5006B: 'dbg_modem_clksig',
  0x5006C: 'dtr1_pll_dtest',
  0x5006D: 'dtr2_pll_dtest',
  0x5006E: 'q6_pll_dtest',
  0x5006F: 'nav_pll_dtest',
  0x50071: 'modem_offline_pll_dtest',
  0x50072: 'dtr1_pll_lock_det',
  0x50073: 'dtr2_pll_lock_det',
  0x50074: 'q6_pll_lock_det',
  0x50075: 'nav_pll_lock_det',
  0x50076: 'mss_offline_pll_lock_det',
  0x50077: 'clk_bus_rfc',
  0x500C0: 'clk_bus_pseudo_hm_rcg',
  0x50100: 'clk_src_bus_mss_config',
  0x50100: 'clk_src_bus_mss_config',
  0x50180: 'clk_bus_q6',
  0x501C0: 'clk_axi_mnoc',
  0x501C0: 'clk_axi_mnoc_q6',
  0x501C0: 'clk_axi_nav_sample',
  0x501C0: 'gcc_mss_mfab_axi_clk_src',
  0x501C0: 'gcc_mss_mfab_axi_clk_src',
  0x50240: 'clk_xo_mdm',
  0x502C0: 'clk_bus_nav',
  0x50300: 'clk_axi_nav',
  0x50300: 'gcc_mss_nav_ce_axi_clk_src',
  0x50300: 'gcc_mss_nav_ce_axi_clk_src',
  0x50340: 'clk_xo_nav',
  0x50380: 'mss_dgr_ahb_clk',
  0x503C0: 'mss_dgr_axi_clk',
  0x70001: 'scc_qup_spi1_clk',
  0x70002: 'scc_qup_i2c1_clk',
  0x70003: 'scc_qup_spi2_clk',
  0x70004: 'scc_qup_i2c2_clk',
  0x70005: 'scc_qup_spi3_clk',
  0x70006: 'scc_qup_i2c3_clk',
  0x70007: 'scc_uart_dm_uart1_clk',
  0x70008: 'scc_uart_dm_uart2_clk',
  0x70009: 'scc_uart_dm_uart3_clk',
  0x7000A: 'scc_dbg_tsctr_clk',
  0x7000B: 'scc_q6_spm_clk',
  0x7000C: 'scc_crif_clk',
  0x7000D: 'scc_csr_h_clk',
  0x7000E: 'scc_blsp_h_clk',
  0x7000F: 'scc_data_h_clk',
  0x70010: 'scc_q6_ahbm_clk',
  0x70011: 'scc_q6_ahbs_clk',
  0x70012: 'scc_cfg_ahb_clk',
  0x70013: 'scc_smem_clk',
  0x70014: 'scc_ahb_timeout_clk',
  0x70015: 'scc_q6_xpu2_client_clk',
  0x70016: 'scc_q6_xpu2_config_clk',
  0x70017: 'scc_at_clk',
  0x70018: 'scc_q6_atbm_clk',
  0x70019: 'scc_pclkdbg_clk',
  0x7001A: 'scc_vs_vddmx_clk',
  0x7001B: 'scc_vs_vddcx_clk',
  0x7001C: 'q6_pll_dtest',
  0x7001D: 'q6_pll_lock_det',
  0x7001E: 'q6ss_dbg_clk',
  0x7001F: 'scc_pll_lock_det',
  0x80001: 'wcss_css_noc_clk',
  0x80002: 'wcss_top_axi_clk',
  0x80003: 'wcss_top_ahb_clk',
  0x80004: 'wcss_css_apb_clk',
  0x80005: 'wcss_ahb_tslv_clk',
  0x80006: 'wcss_dbg_atb_clk',
  0x80007: 'wcss_dbg_apb_clk',
  0x80008: 'wcss_dbg_ts_clk',
  0x80009: 'wcss_wmac1_apb_clk',
  0x8000A: 'wcss_phy1_apb_clk',
  0x8000B: 'wcss_wmac1_css_mac_clk',
  0x8000C: 'wcss_wmac1_mac_clk',
  0x8000D: 'wcss_phy1_320_clk',
  0x8000E: 'wcss_phy1_bw_clk',
  0x8000F: 'wcss_phy1_bwx2_clk',
  0x80010: 'wcss_phy1_x2_clk',
  0x80011: 'wcss_phy1_clk',
  0x80012: 'wcss_phy1_160_clk',
  0x80013: 'wcss_phy1_80_clk',
  0x80014: 'wcss_phy1_40_clk',
  0x80015: 'wcss_phy1_20_clk',
  0x80016: 'wcss_phy1_tdac_clk',
  0x80017: 'wcss_phy1_tadc_clk',
  0x80018: 'wcss_phy1_t240_clk',
  0x80019: 'wcss_phy1_30_clk',
  0x8001A: 'wcss_wmac2_apb_clk',
  0x8001B: 'wcss_phy2_apb_clk',
  0x8001C: 'wcss_wmac2_css_mac_clk',
  0x8001D: 'wcss_wmac2_mac_clk',
  0x8001E: 'wcss_phy2_320_clk',
  0x8001F: 'wcss_phy2_bw_clk',
  0x80020: 'wcss_phy2_bwx2_clk',
  0x80021: 'wcss_phy2_x2_clk',
  0x80022: 'wcss_phy2_clk',
  0x80023: 'wcss_phy2_160_clk',
  0x80024: 'wcss_phy2_80_clk',
  0x80025: 'wcss_phy2_40_clk',
  0x80026: 'wcss_phy2_20_clk',
  0x80027: 'wcss_phy2_tdac_clk',
  0x80028: 'wcss_phy2_tadc_clk',
  0x80029: 'wcss_phy2_t240_clk',
  0x8002A: 'wcss_phy2_30_clk',
  0x8002B: 'wcss_top_slp_clk',
  0x8002C: 'wcss_top_ref_clk',
  0x8002D: 'wcss_css_wsi_clk',
  0x8002E: 'phy1_11ac_radio_adc_0_clk',
  0x8002F: 'phy1_11ac_radio_adc_1_clk',
  0x80030: 'phy2_11ac_radio_adc_0_clk',
  0x80031: 'phy2_11ac_radio_adc_1_clk',
  0x80032: 'wcss_rfactrl_clk',
  0x80033: 'wcss_phy1_dfs_clk',
  0x80034: 'wcss_phy2_dfs_clk',
  0x80035: 'wcss_dbg_css_atb_clk',
  0x80036: 'wcss_dbg_css_apb_clk',
  0x80037: 'wcss_dbg_css_ts_clk',
  0x80038: 'wcss_top_dac_apb_clk',
  0x80039: 'wcss_rfactrl_apb_clk',
  0x8003A: 'wcss_rfactrl_phy1_80_clk',
  0x8003B: 'wcss_rfactrl_phy2_80_clk',
  0x8003C: 'wcss_rfactrl_phy1_11ac_radio_adc_0_clk',
  0x8003D: 'wcss_rfactrl_phy1_11ac_radio_adc_1_clk',
  0x8003E: 'wcss_rfactrl_dac_apb_clk',
  0x8003F: 'wcss_wcssdbg_cfg_apb_clk',

}

