// Seed: 2432787053
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5(
      1'b0, ~id_4
  );
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5, id_6;
  assign id_3 = id_1;
  wire id_7;
  assign id_5 = -1'h0;
  assign id_4 = id_3;
  id_8(
      .id_0(id_4), .id_1(id_7), .id_2(id_5), .id_3(id_5 & 1), .id_4(id_1)
  );
  assign id_5 = id_5;
  wire id_9;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
