// Seed: 192569270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_27;
  initial begin
    id_18 <= id_4;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  wire id_12;
  assign id_4 = 1;
  assign id_9 = id_11;
  wire id_13;
  wor  id_14 = 1'b0;
  wire id_15;
  reg  id_16;
  always @(*) begin
    id_5 <= id_16;
    id_4 <= 1;
  end
  wire id_17;
  module_0(
      id_14,
      id_12,
      id_14,
      id_16,
      id_10,
      id_15,
      id_8,
      id_13,
      id_17,
      id_7,
      id_9,
      id_9,
      id_11,
      id_1,
      id_10,
      id_13,
      id_3,
      id_16,
      id_10,
      id_9,
      id_13,
      id_17,
      id_15,
      id_13,
      id_11,
      id_17
  );
endmodule
