Synthesizing design: usb_tx.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg78/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {adder_1bit.sv adder_nbit.sv ahb_lite_interface.sv tx_controller.sv data_buffer.sv rx_decoder.sv edge_detector.sv tx_encoder.sv rx_eop.sv flex_counter.sv flex_counter2.sv flex_pts_sr.sv flex_stp_sr.sv rx_rcu_usb.sv rx_timer.sv sr_8bit.sv start_bit_det.sv sync_high.sv sync_low.sv tx_timer.sv usb_rx.sv tx_pts.sv usb_tx.sv}
Running PRESTO HDLC
Compiling source file ./source/adder_1bit.sv
Compiling source file ./source/adder_nbit.sv
Compiling source file ./source/ahb_lite_interface.sv
Compiling source file ./source/tx_controller.sv
Compiling source file ./source/data_buffer.sv
Compiling source file ./source/rx_decoder.sv
Compiling source file ./source/edge_detector.sv
Compiling source file ./source/tx_encoder.sv
Compiling source file ./source/rx_eop.sv
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_counter2.sv
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/flex_stp_sr.sv
Compiling source file ./source/rx_rcu_usb.sv
Compiling source file ./source/rx_timer.sv
Compiling source file ./source/sr_8bit.sv
Compiling source file ./source/start_bit_det.sv
Warning:  ./source/start_bit_det.sv:49: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/start_bit_det.sv:53: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ./source/start_bit_det.sv:57: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/sync_high.sv
Warning:  ./source/start_bit_det.sv:47: delay controls are ignored for synthesis. (VER-176)
Compiling source file ./source/sync_low.sv
Compiling source file ./source/tx_timer.sv
Compiling source file ./source/usb_rx.sv
Compiling source file ./source/tx_pts.sv
Compiling source file ./source/usb_tx.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate usb_tx -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'usb_tx'.
Information: Building the design 'tx_timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_controller'. (HDL-193)

Statistics for case statements in always block at line 77 in file
	'./source/tx_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            91            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine tx_controller line 44 in file
		'./source/tx_controller.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|       state_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  stored_tx_packet_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     eop_enable_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    timer_enable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pts_enable_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      data_out_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   encoder_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| get_tx_packet_data_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| tx_transfer_active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_encoder'. (HDL-193)

Inferred memory devices in process
	in routine tx_encoder line 21 in file
		'./source/tx_encoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dplus_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   dminus_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'tx_pts'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'tx_timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 26 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rollover_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter2' instantiated from design 'tx_timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter2_NUM_CNT_BITS4 line 27 in file
		'./source/flex_counter2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| activate_get_tx_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'tx_pts' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1'h0". (HDL-193)
Warning:  ./source/flex_pts_sr.sv:49: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_pts_sr_8_0 line 24 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    buff_out_reg     | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 1
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 25 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'flex_pts_sr_8_0'
  Processing 'tx_pts'
  Processing 'tx_encoder'
  Processing 'tx_controller'
Information: Added key list 'DesignWare' to design 'tx_controller'. (DDB-72)
  Processing 'flex_counter2_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter2_NUM_CNT_BITS4'. (DDB-72)
  Processing 'flex_counter_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4'. (DDB-72)
  Processing 'tx_timer'
  Processing 'usb_tx'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter2_NUM_CNT_BITS4_DW01_sub_0'
  Processing 'flex_counter2_NUM_CNT_BITS4_DW01_dec_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  167877.0      1.26      41.8       0.0                          
    0:00:04  167877.0      1.26      41.8       0.0                          
    0:00:04  167877.0      1.26      41.8       0.0                          
    0:00:04  167877.0      1.26      41.8       0.0                          
    0:00:04  167877.0      1.26      41.8       0.0                          
    0:00:04  165213.0      1.26      41.7       0.0                          
    0:00:04  166221.0      1.30      41.9       0.0                          
    0:00:04  166581.0      1.28      41.6       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  166833.0      1.23      41.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  166833.0      1.23      41.5       0.0                          
    0:00:04  168498.0      1.21      41.0       0.0 CTRL/data_out_reg[3]/D   
    0:00:04  169434.0      1.20      40.7       0.0 CTRL/pts_enable_reg/D    
    0:00:05  169722.0      1.17      40.4       0.0 TIMER/A/rollover_reg/D   
    0:00:05  170298.0      1.16      40.4       0.0 CTRL/state_reg[1]/D      
    0:00:05  171162.0      1.16      40.2       0.0 TIMER/A/rollover_reg/D   
    0:00:05  170874.0      1.13      39.6       0.0 CTRL/data_out_reg[0]/D   
    0:00:05  171594.0      1.11      39.0       0.0 CTRL/data_out_reg[4]/D   
    0:00:05  171702.0      1.10      38.7       0.0 TIMER/A/rollover_reg/D   
    0:00:05  171846.0      1.09      38.7       0.0 CTRL/data_out_reg[2]/D   
    0:00:05  172530.0      1.09      38.8       0.0 CTRL/pts_enable_reg/D    
    0:00:05  172530.0      1.09      38.7       0.0 CTRL/stored_tx_packet_reg[0]/D
    0:00:05  172890.0      1.09      39.4       0.0 CTRL/pts_enable_reg/D    
    0:00:05  173034.0      1.09      39.4       0.0 TIMER/A/rollover_reg/D   
    0:00:05  173538.0      1.07      39.1       0.0 CTRL/data_out_reg[2]/D   
    0:00:05  173682.0      1.07      39.1       0.0 CTRL/pts_enable_reg/D    
    0:00:05  174474.0      1.06      38.9       0.0 CTRL/data_out_reg[2]/D   
    0:00:05  174474.0      1.06      38.9       0.0                          
    0:00:05  174474.0      1.06      38.9       0.0                          
    0:00:06  174258.0      1.06      38.8       0.0                          
    0:00:06  174474.0      1.06      38.8       0.0                          
    0:00:06  175410.0      1.06      38.6       0.0                          
    0:00:06  175698.0      1.06      38.5       0.0                          
    0:00:06  175806.0      1.06      38.5       0.0                          
    0:00:06  176094.0      1.06      38.4       0.0                          
    0:00:06  176022.0      1.06      38.4       0.0                          
    0:00:06  176094.0      1.06      38.4       0.0                          
    0:00:06  176742.0      1.06      38.1       0.0                          
    0:00:06  177534.0      1.06      37.3       0.0                          
    0:00:06  177174.0      1.06      36.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  177174.0      1.06      36.2       0.0                          
    0:00:06  177174.0      1.06      36.2       0.0                          
    0:00:06  175230.0      1.06      36.2       0.0                          
    0:00:06  174438.0      1.06      36.3       0.0                          
    0:00:06  174150.0      1.06      36.3       0.0                          
    0:00:06  174150.0      1.06      36.3       0.0                          
    0:00:06  174150.0      1.06      36.3       0.0                          
    0:00:06  174150.0      1.06      36.3       0.0                          
    0:00:06  174150.0      1.06      36.3       0.0                          
    0:00:06  173790.0      1.06      35.9       0.0                          
    0:00:06  173790.0      1.06      35.9       0.0                          
    0:00:06  173790.0      1.06      35.9       0.0                          
    0:00:06  173790.0      1.06      35.9       0.0                          
    0:00:06  173790.0      1.06      35.9       0.0                          
    0:00:06  173790.0      1.06      35.9       0.0                          
    0:00:06  174186.0      1.05      35.8       0.0 TIMER/A/rollover_reg/D   
    0:00:06  174330.0      1.04      35.8       0.0 CTRL/eop_enable_reg/D    
    0:00:06  174474.0      1.04      35.8       0.0                          
    0:00:06  174618.0      1.04      35.8       0.0                          
    0:00:06  174474.0      1.04      35.8       0.0                          
    0:00:06  174762.0      1.04      35.7       0.0                          
    0:00:06  175050.0      1.04      35.7       0.0                          
    0:00:06  175410.0      1.04      35.7       0.0                          
    0:00:07  175914.0      1.04      35.6       0.0                          
    0:00:07  176130.0      1.04      35.5       0.0 CTRL/data_out_reg[7]/D   
    0:00:07  176058.0      1.03      35.3       0.0 CTRL/data_out_reg[2]/D   
    0:00:07  176706.0      1.02      36.9       0.0 CTRL/data_out_reg[2]/D   
    0:00:07  177858.0      1.01      36.8       0.0 CTRL/data_out_reg[4]/D   
    0:00:07  177930.0      1.01      36.8       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/usb_tx.rep
report_area >> reports/usb_tx.rep
report_power -hier >> reports/usb_tx.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/usb_tx.v"
Writing verilog file '/home/ecegrid/a/mg78/ece337/CDL/mapped/usb_tx.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Thu Apr 29 01:14:32 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              12
    Connected to power or ground (LINT-32)                         10
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'A' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clear' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'tx_timer', a pin on submodule 'B' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'tx_timer', the same net is connected to more than one pin on submodule 'A'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[2]'', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'tx_timer', the same net is connected to more than one pin on submodule 'B'. (LINT-33)
   Net '*Logic0*' is connected to pins 'clear', 'rollover_val[2]'', 'rollover_val[1]', 'rollover_val[0]'.
quit

Thank you...
Done


